##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_5
		4.6::Critical Path Report for Clock_6
		4.7::Critical Path Report for Clock_7
		4.8::Critical Path Report for Clock_8
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_7:R vs. Clock_7:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.5::Critical Path Report for (Clock_8:R vs. Clock_8:R)
		5.6::Critical Path Report for (Clock_6:R vs. Clock_6:R)
		5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1       | Frequency: 63.45 MHz  | Target: 3.00 MHz   | 
Clock: Clock_2       | Frequency: 63.06 MHz  | Target: 3.00 MHz   | 
Clock: Clock_3       | Frequency: 63.45 MHz  | Target: 3.00 MHz   | 
Clock: Clock_4       | Frequency: 62.70 MHz  | Target: 3.00 MHz   | 
Clock: Clock_5       | Frequency: 63.45 MHz  | Target: 3.00 MHz   | 
Clock: Clock_6       | Frequency: 63.45 MHz  | Target: 3.00 MHz   | 
Clock: Clock_7       | Frequency: 62.72 MHz  | Target: 3.00 MHz   | 
Clock: Clock_8       | Frequency: 63.09 MHz  | Target: 3.00 MHz   | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        333333           317572      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        333333           317477      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3       Clock_3        333333           317572      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4       Clock_4        333333           317383      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5       Clock_5        333333           317572      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6       Clock_6        333333           317572      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_7       Clock_7        333333           317389      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_8       Clock_8        333333           317482      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase  
-------------------------  ------------  ----------------  
Eye_Rod_1(0)_PAD           25830         Clock_8:R         
Eye_Rod_2(0)_PAD           25597         Clock_8:R         
Left_Eyeball_Pan(0)_PAD    25992         Clock_2:R         
Left_Eyeball_Tilt(0)_PAD   26521         Clock_2:R         
Left_Eyebrow_Pan(0)_PAD    24806         Clock_4:R         
Left_Eyebrow_Tilt(0)_PAD   25579         Clock_4:R         
Lower_Lips_Left(0)_PAD     24549         Clock_7:R         
Lower_Lips_Right(0)_PAD    24389         Clock_7:R         
NeckHandle_Left(0)_PAD     25120         Clock_5:R         
NeckHandle_Right(0)_PAD    24925         Clock_5:R         
Right_Eyeball_Pan(0)_PAD   24771         Clock_1:R         
Right_Eyeball_Tilt(0)_PAD  23092         Clock_1:R         
Right_Eyebrow_Pan(0)_PAD   23967         Clock_3:R         
Right_Eyebrow_Tilt(0)_PAD  23565         Clock_3:R         
Upper_Lips_Left(0)_PAD     22842         Clock_6:R         
Upper_Lips_Right(0)_PAD    23872         Clock_6:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.45 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 63.06 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2997   6497  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11627  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11627  317477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 63.45 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2902   6402  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11532  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 62.70 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317383p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3090   6590  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11720  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11720  317383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 63.45 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2902   6402  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11532  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell10      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
Frequency: 63.45 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2902   6402  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11532  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell12      0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for Clock_7
*************************************
Clock: Clock_7
Frequency: 62.72 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317389p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3084   6584  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  11714  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  11714  317389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1


===================================================================== 
4.8::Critical Path Report for Clock_8
*************************************
Clock: Clock_8
Frequency: 63.09 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2991   6491  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   5130  11621  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  11621  317482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_7:R vs. Clock_7:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317389p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3084   6584  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  11714  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  11714  317389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2997   6497  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11627  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11627  317477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317383p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3090   6590  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11720  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11720  317383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (Clock_8:R vs. Clock_8:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2991   6491  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   5130  11621  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  11621  317482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell16      0      0  RISE       1


5.6::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2902   6402  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11532  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell12      0      0  RISE       1


5.7::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2902   6402  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11532  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell6       0      0  RISE       1


5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2902   6402  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11532  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317383p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11720
-------------------------------------   ----- 
End-of-path arrival time (ps)           11720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3090   6590  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11720  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11720  317383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317389p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3084   6584  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  11714  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  11714  317389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11627
-------------------------------------   ----- 
End-of-path arrival time (ps)           11627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2997   6497  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11627  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11627  317477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11621
-------------------------------------   ----- 
End-of-path arrival time (ps)           11621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2991   6491  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   5130  11621  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  11621  317482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell16      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2902   6402  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11532  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2902   6402  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11532  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell10      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317572p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2902   6402  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11532  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11532  317572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell12      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320683p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6591
-------------------------------------   ---- 
End-of-path arrival time (ps)           6591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3091   6591  320683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320683p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6590
-------------------------------------   ---- 
End-of-path arrival time (ps)           6590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3090   6590  320683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   3084   6584  320689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   3084   6584  320689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyebrow:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Left_Eyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320712p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  317383  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  317383  RISE       1
\Left_Eyebrow:PWMUDB:status_2\/main_1          macrocell4      2956   6456  320712  RISE       1
\Left_Eyebrow:PWMUDB:status_2\/q               macrocell4      3350   9806  320712  RISE       1
\Left_Eyebrow:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2315  12121  320712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Lower_Lips:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Lower_Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320727p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12106
-------------------------------------   ----- 
End-of-path arrival time (ps)           12106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  317389  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  317389  RISE       1
\Lower_Lips:PWMUDB:status_2\/main_1          macrocell7       2941   6441  320727  RISE       1
\Lower_Lips:PWMUDB:status_2\/q               macrocell7       3350   9791  320727  RISE       1
\Lower_Lips:PWMUDB:genblk8:stsreg\/status_2  statusicell7     2315  12106  320727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:genblk8:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyeball:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Right_Eyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320749p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317572  RISE       1
\Right_Eyeball:PWMUDB:status_2\/main_1          macrocell1      2921   6421  320749  RISE       1
\Right_Eyeball:PWMUDB:status_2\/q               macrocell1      3350   9771  320749  RISE       1
\Right_Eyeball:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  12084  320749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:genblk8:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyebrow:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Right_Eyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320749p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  317572  RISE       1
\Right_Eyebrow:PWMUDB:status_2\/main_1          macrocell3      2921   6421  320749  RISE       1
\Right_Eyebrow:PWMUDB:status_2\/q               macrocell3      3350   9771  320749  RISE       1
\Right_Eyebrow:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2313  12084  320749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:genblk8:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \NeckHandle:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \NeckHandle:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320749p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  317572  RISE       1
\NeckHandle:PWMUDB:status_2\/main_1          macrocell5       2921   6421  320749  RISE       1
\NeckHandle:PWMUDB:status_2\/q               macrocell5       3350   9771  320749  RISE       1
\NeckHandle:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2313  12084  320749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:genblk8:stsreg\/clock                   statusicell5        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Upper_Lips:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Upper_Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320749p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  317572  RISE       1
\Upper_Lips:PWMUDB:status_2\/main_1          macrocell6       2921   6421  320749  RISE       1
\Upper_Lips:PWMUDB:status_2\/q               macrocell6       3350   9771  320749  RISE       1
\Upper_Lips:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2313  12084  320749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320776p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2997   6497  320776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320777p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2997   6497  320777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320782p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   2991   6491  320782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell16      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320782p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2991   6491  320782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Left_Eyeball:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Left_Eyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320867p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11967
-------------------------------------   ----- 
End-of-path arrival time (ps)           11967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  317477  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  317477  RISE       1
\Left_Eyeball:PWMUDB:status_2\/main_1          macrocell2      2862   6362  320867  RISE       1
\Left_Eyeball:PWMUDB:status_2\/q               macrocell2      3350   9712  320867  RISE       1
\Left_Eyeball:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2255  11967  320867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:genblk8:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2903   6403  320871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2903   6403  320871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2903   6403  320871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell10      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   2903   6403  320871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell12      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317572  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  320872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  317572  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2902   6402  320872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  317572  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2902   6402  320872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  317572  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   2902   6402  320872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Eye_Rod:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Eye_Rod:PWMUDB:genblk8:stsreg\/clock
Path slack     : 320881p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11952
-------------------------------------   ----- 
End-of-path arrival time (ps)           11952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15    760    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0    760  317482  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2740   3500  317482  RISE       1
\Eye_Rod:PWMUDB:status_2\/main_1          macrocell8       2847   6347  320881  RISE       1
\Eye_Rod:PWMUDB:status_2\/q               macrocell8       3350   9697  320881  RISE       1
\Eye_Rod:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2255  11952  320881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:genblk8:stsreg\/clock                      statusicell8        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 322907p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:runmode_enable\/q         macrocell30     1250   1250  319607  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3116   4366  322907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:runmode_enable\/q
Path End       : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 322907p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:runmode_enable\/q         macrocell51      1250   1250  319607  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   3116   4366  322907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:runmode_enable\/q
Path End       : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 322921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:runmode_enable\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  319745  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3102   4352  322921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 322921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:runmode_enable\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:runmode_enable\/q         macrocell23     1250   1250  319745  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3102   4352  322921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell6       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:runmode_enable\/q
Path End       : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 322921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:runmode_enable\/q         macrocell37      1250   1250  319745  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   3102   4352  322921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell10      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:runmode_enable\/q
Path End       : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 322921p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:runmode_enable\/q         macrocell44      1250   1250  319745  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   3102   4352  322921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell12      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:runmode_enable\/q
Path End       : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 323001p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:runmode_enable\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:runmode_enable\/q         macrocell16     1250   1250  319701  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   3022   4272  323001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:runmode_enable\/q
Path End       : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 323001p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:runmode_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:runmode_enable\/q         macrocell58      1250   1250  319701  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   3022   4272  323001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:runmode_enable\/q
Path End       : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 323045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:runmode_enable\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:runmode_enable\/q         macrocell9      1250   1250  319745  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2979   4229  323045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 323045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:runmode_enable\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:runmode_enable\/q         macrocell23     1250   1250  319745  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2979   4229  323045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:runmode_enable\/q
Path End       : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 323045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:runmode_enable\/q         macrocell37     1250   1250  319745  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   2979   4229  323045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:runmode_enable\/q
Path End       : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 323045p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:runmode_enable\/q         macrocell44      1250   1250  319745  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   2979   4229  323045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 323050p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:runmode_enable\/q         macrocell30     1250   1250  319607  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   2974   4224  323050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:runmode_enable\/q
Path End       : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 323050p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:runmode_enable\/q         macrocell51      1250   1250  319607  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   2974   4224  323050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell14      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:runmode_enable\/q
Path End       : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 323143p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:runmode_enable\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:runmode_enable\/q         macrocell16     1250   1250  319701  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2880   4130  323143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:runmode_enable\/q
Path End       : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 323143p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:runmode_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:runmode_enable\/q         macrocell58      1250   1250  319701  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   2880   4130  323143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell16      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2197/main_1
Capture Clock  : Net_2197/clock_0
Path slack     : 323346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  323346  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  323346  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  323346  RISE       1
Net_2197/main_1                               macrocell36     2607   6477  323346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2197/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_1636/main_1
Capture Clock  : Net_1636/clock_0
Path slack     : 323346p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  323346  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  323346  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  323346  RISE       1
Net_1636/main_1                             macrocell57      2607   6477  323346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1636/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_46/main_1
Capture Clock  : Net_46/clock_0
Path slack     : 323353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  323353  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  323353  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  323353  RISE       1
Net_46/main_1                                  macrocell15     2600   6470  323353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_46/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2328/main_1
Capture Clock  : Net_2328/clock_0
Path slack     : 323353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell5   1600   1600  323353  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell6      0   1600  323353  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell6   2270   3870  323353  RISE       1
Net_2328/main_1                                macrocell29     2600   6470  323353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_2328/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_728/main_1
Capture Clock  : Net_728/clock_0
Path slack     : 323353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell9    1600   1600  323353  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell10      0   1600  323353  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell10   2270   3870  323353  RISE       1
Net_728/main_1                              macrocell43      2600   6470  323353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_728/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_738/main_1
Capture Clock  : Net_738/clock_0
Path slack     : 323353p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell11   1600   1600  323353  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell12      0   1600  323353  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell12   2270   3870  323353  RISE       1
Net_738/main_1                              macrocell50      2600   6470  323353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_738/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Left_Eyebrow:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Left_Eyebrow:PWMUDB:prevCompare2\/clock_0
Path slack     : 323360p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  323346  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  323346  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  323346  RISE       1
\Left_Eyebrow:PWMUDB:prevCompare2\/main_0     macrocell32     2593   6463  323360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:prevCompare2\/clock_0                 macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Lower_Lips:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Lower_Lips:PWMUDB:prevCompare2\/clock_0
Path slack     : 323360p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  323346  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  323346  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  323346  RISE       1
\Lower_Lips:PWMUDB:prevCompare2\/main_0     macrocell53      2593   6463  323360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:prevCompare2\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Left_Eyebrow:PWMUDB:status_1\/main_1
Capture Clock  : \Left_Eyebrow:PWMUDB:status_1\/clock_0
Path slack     : 323360p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell7   1600   1600  323346  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell8      0   1600  323346  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell8   2270   3870  323346  RISE       1
\Left_Eyebrow:PWMUDB:status_1\/main_1         macrocell34     2593   6463  323360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Lower_Lips:PWMUDB:status_1\/main_1
Capture Clock  : \Lower_Lips:PWMUDB:status_1\/clock_0
Path slack     : 323360p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6463
-------------------------------------   ---- 
End-of-path arrival time (ps)           6463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell13   1600   1600  323346  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell14      0   1600  323346  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell14   2270   3870  323346  RISE       1
\Lower_Lips:PWMUDB:status_1\/main_1         macrocell55      2593   6463  323360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:status_1\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Right_Eyeball:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Right_Eyeball:PWMUDB:prevCompare2\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  323353  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  323353  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  323353  RISE       1
\Right_Eyeball:PWMUDB:prevCompare2\/main_0     macrocell11     2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:prevCompare2\/clock_0                macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Right_Eyebrow:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Right_Eyebrow:PWMUDB:prevCompare2\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell5   1600   1600  323353  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell6      0   1600  323353  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell6   2270   3870  323353  RISE       1
\Right_Eyebrow:PWMUDB:prevCompare2\/main_0     macrocell25     2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:prevCompare2\/clock_0                macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \NeckHandle:PWMUDB:prevCompare2\/main_0
Capture Clock  : \NeckHandle:PWMUDB:prevCompare2\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell9    1600   1600  323353  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell10      0   1600  323353  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell10   2270   3870  323353  RISE       1
\NeckHandle:PWMUDB:prevCompare2\/main_0     macrocell39      2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:prevCompare2\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Upper_Lips:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Upper_Lips:PWMUDB:prevCompare2\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell11   1600   1600  323353  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell12      0   1600  323353  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell12   2270   3870  323353  RISE       1
\Upper_Lips:PWMUDB:prevCompare2\/main_0     macrocell46      2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:prevCompare2\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Right_Eyeball:PWMUDB:status_1\/main_1
Capture Clock  : \Right_Eyeball:PWMUDB:status_1\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  323353  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  323353  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  323353  RISE       1
\Right_Eyeball:PWMUDB:status_1\/main_1         macrocell13     2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:status_1\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Right_Eyebrow:PWMUDB:status_1\/main_1
Capture Clock  : \Right_Eyebrow:PWMUDB:status_1\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell5   1600   1600  323353  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell6      0   1600  323353  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell6   2270   3870  323353  RISE       1
\Right_Eyebrow:PWMUDB:status_1\/main_1         macrocell27     2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:status_1\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \NeckHandle:PWMUDB:status_1\/main_1
Capture Clock  : \NeckHandle:PWMUDB:status_1\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell9    1600   1600  323353  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell10      0   1600  323353  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell10   2270   3870  323353  RISE       1
\NeckHandle:PWMUDB:status_1\/main_1         macrocell41      2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:status_1\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Upper_Lips:PWMUDB:status_1\/main_1
Capture Clock  : \Upper_Lips:PWMUDB:status_1\/clock_0
Path slack     : 323362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell11   1600   1600  323353  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell12      0   1600  323353  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell12   2270   3870  323353  RISE       1
\Upper_Lips:PWMUDB:status_1\/main_1         macrocell48      2591   6461  323362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:status_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2489/main_1
Capture Clock  : Net_2489/clock_0
Path slack     : 323408p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  323408  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  323408  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  323408  RISE       1
Net_2489/main_1                               macrocell22     2545   6415  323408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2489/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2166/main_1
Capture Clock  : Net_2166/clock_0
Path slack     : 323408p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell15   1600   1600  323408  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell16      0   1600  323408  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell16   2270   3870  323408  RISE       1
Net_2166/main_1                          macrocell64      2545   6415  323408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2166/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Left_Eyeball:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Left_Eyeball:PWMUDB:prevCompare2\/clock_0
Path slack     : 323420p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  323408  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  323408  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  323408  RISE       1
\Left_Eyeball:PWMUDB:prevCompare2\/main_0     macrocell18     2533   6403  323420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:prevCompare2\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Eye_Rod:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Eye_Rod:PWMUDB:prevCompare2\/clock_0
Path slack     : 323420p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell15   1600   1600  323408  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell16      0   1600  323408  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell16   2270   3870  323408  RISE       1
\Eye_Rod:PWMUDB:prevCompare2\/main_0     macrocell60      2533   6403  323420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:prevCompare2\/clock_0                      macrocell60         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Left_Eyeball:PWMUDB:status_1\/main_1
Capture Clock  : \Left_Eyeball:PWMUDB:status_1\/clock_0
Path slack     : 323420p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  323408  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  323408  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  323408  RISE       1
\Left_Eyeball:PWMUDB:status_1\/main_1         macrocell20     2533   6403  323420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:status_1\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Eye_Rod:PWMUDB:status_1\/main_1
Capture Clock  : \Eye_Rod:PWMUDB:status_1\/clock_0
Path slack     : 323420p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell15   1600   1600  323408  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell16      0   1600  323408  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell16   2270   3870  323408  RISE       1
\Eye_Rod:PWMUDB:status_1\/main_1         macrocell62      2533   6403  323420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:status_1\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_274/main_1
Capture Clock  : Net_274/clock_0
Path slack     : 323461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  323461  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  323461  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  323461  RISE       1
Net_274/main_1                                macrocell35     2612   6362  323461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_388/main_1
Capture Clock  : Net_388/clock_0
Path slack     : 323461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  323461  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  323461  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  323461  RISE       1
Net_388/main_1                              macrocell56      2612   6362  323461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_388/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_32/main_1
Capture Clock  : Net_32/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  323472  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  323472  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  323472  RISE       1
Net_32/main_1                                  macrocell14     2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_203/main_1
Capture Clock  : Net_203/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  323472  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  323472  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  323472  RISE       1
Net_203/main_1                                 macrocell28     2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_203/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_323/main_1
Capture Clock  : Net_323/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  323472  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  323472  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  323472  RISE       1
Net_323/main_1                              macrocell42      2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_323/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_356/main_1
Capture Clock  : Net_356/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  323472  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  323472  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  323472  RISE       1
Net_356/main_1                              macrocell49      2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_356/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Left_Eyebrow:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Left_Eyebrow:PWMUDB:prevCompare1\/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  323461  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  323461  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  323461  RISE       1
\Left_Eyebrow:PWMUDB:prevCompare1\/main_0     macrocell31     2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:prevCompare1\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Lower_Lips:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Lower_Lips:PWMUDB:prevCompare1\/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  323461  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  323461  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  323461  RISE       1
\Lower_Lips:PWMUDB:prevCompare1\/main_0     macrocell52      2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:prevCompare1\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Left_Eyebrow:PWMUDB:status_0\/main_1
Capture Clock  : \Left_Eyebrow:PWMUDB:status_0\/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  323461  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  323461  RISE       1
\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  323461  RISE       1
\Left_Eyebrow:PWMUDB:status_0\/main_1         macrocell33     2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:status_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Lower_Lips:PWMUDB:status_0\/main_1
Capture Clock  : \Lower_Lips:PWMUDB:status_0\/clock_0
Path slack     : 323472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  323461  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  323461  RISE       1
\Lower_Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  323461  RISE       1
\Lower_Lips:PWMUDB:status_0\/main_1         macrocell54      2601   6351  323472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:status_0\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Right_Eyeball:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Right_Eyeball:PWMUDB:prevCompare1\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  323472  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  323472  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  323472  RISE       1
\Right_Eyeball:PWMUDB:prevCompare1\/main_0     macrocell10     2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:prevCompare1\/clock_0                macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Right_Eyebrow:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Right_Eyebrow:PWMUDB:prevCompare1\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  323472  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  323472  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  323472  RISE       1
\Right_Eyebrow:PWMUDB:prevCompare1\/main_0     macrocell24     2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:prevCompare1\/clock_0                macrocell24         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \NeckHandle:PWMUDB:prevCompare1\/main_0
Capture Clock  : \NeckHandle:PWMUDB:prevCompare1\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  323472  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  323472  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  323472  RISE       1
\NeckHandle:PWMUDB:prevCompare1\/main_0     macrocell38      2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:prevCompare1\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Upper_Lips:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Upper_Lips:PWMUDB:prevCompare1\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  323472  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  323472  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  323472  RISE       1
\Upper_Lips:PWMUDB:prevCompare1\/main_0     macrocell45      2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:prevCompare1\/clock_0                   macrocell45         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Right_Eyeball:PWMUDB:status_0\/main_1
Capture Clock  : \Right_Eyeball:PWMUDB:status_0\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  323472  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  323472  RISE       1
\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  323472  RISE       1
\Right_Eyeball:PWMUDB:status_0\/main_1         macrocell12     2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:status_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Right_Eyebrow:PWMUDB:status_0\/main_1
Capture Clock  : \Right_Eyebrow:PWMUDB:status_0\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  323472  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  323472  RISE       1
\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  323472  RISE       1
\Right_Eyebrow:PWMUDB:status_0\/main_1         macrocell26     2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:status_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \NeckHandle:PWMUDB:status_0\/main_1
Capture Clock  : \NeckHandle:PWMUDB:status_0\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell9       0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  323472  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  323472  RISE       1
\NeckHandle:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  323472  RISE       1
\NeckHandle:PWMUDB:status_0\/main_1         macrocell40      2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:status_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Upper_Lips:PWMUDB:status_0\/main_1
Capture Clock  : \Upper_Lips:PWMUDB:status_0\/clock_0
Path slack     : 323481p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  323472  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  323472  RISE       1
\Upper_Lips:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  323472  RISE       1
\Upper_Lips:PWMUDB:status_0\/main_1         macrocell47      2592   6342  323481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:status_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2454/main_1
Capture Clock  : Net_2454/clock_0
Path slack     : 323523p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  323523  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  323523  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  323523  RISE       1
Net_2454/main_1                               macrocell21     2550   6300  323523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2454/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_421/main_1
Capture Clock  : Net_421/clock_0
Path slack     : 323523p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   1520   1520  323523  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   1520  323523  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   2230   3750  323523  RISE       1
Net_421/main_1                           macrocell63      2550   6300  323523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_421/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Left_Eyeball:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Left_Eyeball:PWMUDB:prevCompare1\/clock_0
Path slack     : 323533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  323523  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  323523  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  323523  RISE       1
\Left_Eyeball:PWMUDB:prevCompare1\/main_0     macrocell17     2540   6290  323533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:prevCompare1\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Eye_Rod:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Eye_Rod:PWMUDB:prevCompare1\/clock_0
Path slack     : 323533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   1520   1520  323523  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   1520  323523  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   2230   3750  323523  RISE       1
\Eye_Rod:PWMUDB:prevCompare1\/main_0     macrocell59      2540   6290  323533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:prevCompare1\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Left_Eyeball:PWMUDB:status_0\/main_1
Capture Clock  : \Left_Eyeball:PWMUDB:status_0\/clock_0
Path slack     : 323533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  323523  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  323523  RISE       1
\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  323523  RISE       1
\Left_Eyeball:PWMUDB:status_0\/main_1         macrocell19     2540   6290  323533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:status_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Eye_Rod:PWMUDB:status_0\/main_1
Capture Clock  : \Eye_Rod:PWMUDB:status_0\/clock_0
Path slack     : 323533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell15      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   1520   1520  323523  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   1520  323523  RISE       1
\Eye_Rod:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   2230   3750  323523  RISE       1
\Eye_Rod:PWMUDB:status_0\/main_1         macrocell61      2540   6290  323533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:status_0\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_274/main_0
Capture Clock  : Net_274/clock_0
Path slack     : 325464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  319607  RISE       1
Net_274/main_0                          macrocell35   3109   4359  325464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_274/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_2197/main_0
Capture Clock  : Net_2197/clock_0
Path slack     : 325464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  319607  RISE       1
Net_2197/main_0                         macrocell36   3109   4359  325464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2197/clock_0                                           macrocell36         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:runmode_enable\/q
Path End       : Net_388/main_0
Capture Clock  : Net_388/clock_0
Path slack     : 325464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:runmode_enable\/q  macrocell51   1250   1250  319607  RISE       1
Net_388/main_0                        macrocell56   3109   4359  325464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_388/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:runmode_enable\/q
Path End       : Net_1636/main_0
Capture Clock  : Net_1636/clock_0
Path slack     : 325464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:runmode_enable\/q  macrocell51   1250   1250  319607  RISE       1
Net_1636/main_0                       macrocell57   3109   4359  325464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1636/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:runmode_enable\/q
Path End       : Net_32/main_0
Capture Clock  : Net_32/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:runmode_enable\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  319745  RISE       1
Net_32/main_0                            macrocell14   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:runmode_enable\/q
Path End       : Net_46/main_0
Capture Clock  : Net_46/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:runmode_enable\/clock_0              macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:runmode_enable\/q  macrocell9    1250   1250  319745  RISE       1
Net_46/main_0                            macrocell15   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_46/clock_0                                             macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_203/main_0
Capture Clock  : Net_203/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:runmode_enable\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:runmode_enable\/q  macrocell23   1250   1250  319745  RISE       1
Net_203/main_0                           macrocell28   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_203/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:runmode_enable\/q
Path End       : Net_2328/main_0
Capture Clock  : Net_2328/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:runmode_enable\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:runmode_enable\/q  macrocell23   1250   1250  319745  RISE       1
Net_2328/main_0                          macrocell29   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_2328/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:runmode_enable\/q
Path End       : Net_323/main_0
Capture Clock  : Net_323/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  319745  RISE       1
Net_323/main_0                        macrocell42   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_323/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:runmode_enable\/q
Path End       : Net_728/main_0
Capture Clock  : Net_728/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  319745  RISE       1
Net_728/main_0                        macrocell43   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_728/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:runmode_enable\/q
Path End       : Net_356/main_0
Capture Clock  : Net_356/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:runmode_enable\/q  macrocell44   1250   1250  319745  RISE       1
Net_356/main_0                        macrocell49   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_356/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:runmode_enable\/q
Path End       : Net_738/main_0
Capture Clock  : Net_738/clock_0
Path slack     : 325482p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:runmode_enable\/q  macrocell44   1250   1250  319745  RISE       1
Net_738/main_0                        macrocell50   3092   4342  325482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_738/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:runmode_enable\/q
Path End       : Net_2454/main_0
Capture Clock  : Net_2454/clock_0
Path slack     : 325559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:runmode_enable\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  319701  RISE       1
Net_2454/main_0                         macrocell21   3014   4264  325559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2454/clock_0                                           macrocell21         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:runmode_enable\/q
Path End       : Net_2489/main_0
Capture Clock  : Net_2489/clock_0
Path slack     : 325559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:runmode_enable\/clock_0               macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:runmode_enable\/q  macrocell16   1250   1250  319701  RISE       1
Net_2489/main_0                         macrocell22   3014   4264  325559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_2489/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:runmode_enable\/q
Path End       : Net_421/main_0
Capture Clock  : Net_421/clock_0
Path slack     : 325559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:runmode_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:runmode_enable\/q  macrocell58   1250   1250  319701  RISE       1
Net_421/main_0                     macrocell63   3014   4264  325559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_421/clock_0                                            macrocell63         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:runmode_enable\/q
Path End       : Net_2166/main_0
Capture Clock  : Net_2166/clock_0
Path slack     : 325559p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:runmode_enable\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:runmode_enable\/q  macrocell58   1250   1250  319701  RISE       1
Net_2166/main_0                    macrocell64   3014   4264  325559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2166/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Right_Eyeball:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Right_Eyeball:PWMUDB:runmode_enable\/clock_0
Path slack     : 326273p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:genblk1:ctrlreg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  326273  RISE       1
\Right_Eyeball:PWMUDB:runmode_enable\/main_0      macrocell9     2340   3550  326273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:runmode_enable\/clock_0              macrocell9          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Right_Eyebrow:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Right_Eyebrow:PWMUDB:runmode_enable\/clock_0
Path slack     : 326273p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  326273  RISE       1
\Right_Eyebrow:PWMUDB:runmode_enable\/main_0      macrocell23    2340   3550  326273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:runmode_enable\/clock_0              macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \NeckHandle:PWMUDB:runmode_enable\/main_0
Capture Clock  : \NeckHandle:PWMUDB:runmode_enable\/clock_0
Path slack     : 326273p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:genblk1:ctrlreg\/clock                  controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  326273  RISE       1
\NeckHandle:PWMUDB:runmode_enable\/main_0      macrocell37    2340   3550  326273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Upper_Lips:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Upper_Lips:PWMUDB:runmode_enable\/clock_0
Path slack     : 326273p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:genblk1:ctrlreg\/clock                  controlcell6        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  326273  RISE       1
\Upper_Lips:PWMUDB:runmode_enable\/main_0      macrocell44    2340   3550  326273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:prevCompare2\/q
Path End       : \Left_Eyebrow:PWMUDB:status_1\/main_0
Capture Clock  : \Left_Eyebrow:PWMUDB:status_1\/clock_0
Path slack     : 326278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:prevCompare2\/clock_0                 macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:prevCompare2\/q   macrocell32   1250   1250  326278  RISE       1
\Left_Eyebrow:PWMUDB:status_1\/main_0  macrocell34   2296   3546  326278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:prevCompare2\/q
Path End       : \Lower_Lips:PWMUDB:status_1\/main_0
Capture Clock  : \Lower_Lips:PWMUDB:status_1\/clock_0
Path slack     : 326278p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:prevCompare2\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:prevCompare2\/q   macrocell53   1250   1250  326278  RISE       1
\Lower_Lips:PWMUDB:status_1\/main_0  macrocell55   2296   3546  326278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:status_1\/clock_0                       macrocell55         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:prevCompare1\/q
Path End       : \Left_Eyebrow:PWMUDB:status_0\/main_0
Capture Clock  : \Left_Eyebrow:PWMUDB:status_0\/clock_0
Path slack     : 326280p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:prevCompare1\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  326280  RISE       1
\Left_Eyebrow:PWMUDB:status_0\/main_0  macrocell33   2294   3544  326280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:status_0\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:prevCompare1\/q
Path End       : \Lower_Lips:PWMUDB:status_0\/main_0
Capture Clock  : \Lower_Lips:PWMUDB:status_0\/clock_0
Path slack     : 326280p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:prevCompare1\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:prevCompare1\/q   macrocell52   1250   1250  326280  RISE       1
\Lower_Lips:PWMUDB:status_0\/main_0  macrocell54   2294   3544  326280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:status_0\/clock_0                       macrocell54         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:prevCompare2\/q
Path End       : \Right_Eyeball:PWMUDB:status_1\/main_0
Capture Clock  : \Right_Eyeball:PWMUDB:status_1\/clock_0
Path slack     : 326282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:prevCompare2\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:prevCompare2\/q   macrocell11   1250   1250  326282  RISE       1
\Right_Eyeball:PWMUDB:status_1\/main_0  macrocell13   2291   3541  326282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:status_1\/clock_0                    macrocell13         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:prevCompare2\/q
Path End       : \Right_Eyebrow:PWMUDB:status_1\/main_0
Capture Clock  : \Right_Eyebrow:PWMUDB:status_1\/clock_0
Path slack     : 326282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:prevCompare2\/clock_0                macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:prevCompare2\/q   macrocell25   1250   1250  326282  RISE       1
\Right_Eyebrow:PWMUDB:status_1\/main_0  macrocell27   2291   3541  326282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:status_1\/clock_0                    macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:prevCompare2\/q
Path End       : \NeckHandle:PWMUDB:status_1\/main_0
Capture Clock  : \NeckHandle:PWMUDB:status_1\/clock_0
Path slack     : 326282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:prevCompare2\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:prevCompare2\/q   macrocell39   1250   1250  326282  RISE       1
\NeckHandle:PWMUDB:status_1\/main_0  macrocell41   2291   3541  326282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:status_1\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:prevCompare2\/q
Path End       : \Upper_Lips:PWMUDB:status_1\/main_0
Capture Clock  : \Upper_Lips:PWMUDB:status_1\/clock_0
Path slack     : 326282p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:prevCompare2\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:prevCompare2\/q   macrocell46   1250   1250  326282  RISE       1
\Upper_Lips:PWMUDB:status_1\/main_0  macrocell48   2291   3541  326282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:status_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:prevCompare1\/q
Path End       : \Right_Eyeball:PWMUDB:status_0\/main_0
Capture Clock  : \Right_Eyeball:PWMUDB:status_0\/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:prevCompare1\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:prevCompare1\/q   macrocell10   1250   1250  326283  RISE       1
\Right_Eyeball:PWMUDB:status_0\/main_0  macrocell12   2291   3541  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:status_0\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:prevCompare1\/q
Path End       : \Right_Eyebrow:PWMUDB:status_0\/main_0
Capture Clock  : \Right_Eyebrow:PWMUDB:status_0\/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:prevCompare1\/clock_0                macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:prevCompare1\/q   macrocell24   1250   1250  326283  RISE       1
\Right_Eyebrow:PWMUDB:status_0\/main_0  macrocell26   2291   3541  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:status_0\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:prevCompare1\/q
Path End       : \NeckHandle:PWMUDB:status_0\/main_0
Capture Clock  : \NeckHandle:PWMUDB:status_0\/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:prevCompare1\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:prevCompare1\/q   macrocell38   1250   1250  326283  RISE       1
\NeckHandle:PWMUDB:status_0\/main_0  macrocell40   2291   3541  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:status_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:prevCompare1\/q
Path End       : \Upper_Lips:PWMUDB:status_0\/main_0
Capture Clock  : \Upper_Lips:PWMUDB:status_0\/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:prevCompare1\/clock_0                   macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:prevCompare1\/q   macrocell45   1250   1250  326283  RISE       1
\Upper_Lips:PWMUDB:status_0\/main_0  macrocell47   2291   3541  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:status_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Left_Eyebrow:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_Eyebrow:PWMUDB:runmode_enable\/clock_0
Path slack     : 326300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  326300  RISE       1
\Left_Eyebrow:PWMUDB:runmode_enable\/main_0      macrocell30    2314   3524  326300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Lower_Lips:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Lower_Lips:PWMUDB:runmode_enable\/clock_0
Path slack     : 326300p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:genblk1:ctrlreg\/clock                  controlcell7        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  326300  RISE       1
\Lower_Lips:PWMUDB:runmode_enable\/main_0      macrocell51    2314   3524  326300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:runmode_enable\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:prevCompare2\/q
Path End       : \Left_Eyeball:PWMUDB:status_1\/main_0
Capture Clock  : \Left_Eyeball:PWMUDB:status_1\/clock_0
Path slack     : 326338p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:prevCompare2\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:prevCompare2\/q   macrocell18   1250   1250  326338  RISE       1
\Left_Eyeball:PWMUDB:status_1\/main_0  macrocell20   2236   3486  326338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:status_1\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:prevCompare2\/q
Path End       : \Eye_Rod:PWMUDB:status_1\/main_0
Capture Clock  : \Eye_Rod:PWMUDB:status_1\/clock_0
Path slack     : 326338p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:prevCompare2\/clock_0                      macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:prevCompare2\/q   macrocell60   1250   1250  326338  RISE       1
\Eye_Rod:PWMUDB:status_1\/main_0  macrocell62   2236   3486  326338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:status_1\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:prevCompare1\/q
Path End       : \Left_Eyeball:PWMUDB:status_0\/main_0
Capture Clock  : \Left_Eyeball:PWMUDB:status_0\/clock_0
Path slack     : 326339p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:prevCompare1\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:prevCompare1\/q   macrocell17   1250   1250  326339  RISE       1
\Left_Eyeball:PWMUDB:status_0\/main_0  macrocell19   2234   3484  326339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:status_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:prevCompare1\/q
Path End       : \Eye_Rod:PWMUDB:status_0\/main_0
Capture Clock  : \Eye_Rod:PWMUDB:status_0\/clock_0
Path slack     : 326339p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:prevCompare1\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:prevCompare1\/q   macrocell59   1250   1250  326339  RISE       1
\Eye_Rod:PWMUDB:status_0\/main_0  macrocell61   2234   3484  326339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:status_0\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Left_Eyeball:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Left_Eyeball:PWMUDB:runmode_enable\/clock_0
Path slack     : 326362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:genblk1:ctrlreg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  326362  RISE       1
\Left_Eyeball:PWMUDB:runmode_enable\/main_0      macrocell16    2251   3461  326362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:runmode_enable\/clock_0               macrocell16         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Eye_Rod:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Eye_Rod:PWMUDB:runmode_enable\/clock_0
Path slack     : 326362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:genblk1:ctrlreg\/clock                     controlcell8        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  326362  RISE       1
\Eye_Rod:PWMUDB:runmode_enable\/main_0      macrocell58    2251   3461  326362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:runmode_enable\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:status_0\/q
Path End       : \Right_Eyeball:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Right_Eyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 327362p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5471
-------------------------------------   ---- 
End-of-path arrival time (ps)           5471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:status_0\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:status_0\/q               macrocell12    1250   1250  327362  RISE       1
\Right_Eyeball:PWMUDB:genblk8:stsreg\/status_0  statusicell1   4221   5471  327362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:genblk8:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:status_0\/q
Path End       : \Left_Eyebrow:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Left_Eyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329259p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:status_0\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:status_0\/q               macrocell33    1250   1250  329259  RISE       1
\Left_Eyebrow:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2324   3574  329259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:status_0\/q
Path End       : \Lower_Lips:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Lower_Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329259p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:status_0\/clock_0                       macrocell54         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:status_0\/q               macrocell54    1250   1250  329259  RISE       1
\Lower_Lips:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2324   3574  329259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:genblk8:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:status_0\/q
Path End       : \Right_Eyebrow:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Right_Eyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329260p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:status_0\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:status_0\/q               macrocell26    1250   1250  329260  RISE       1
\Right_Eyebrow:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  329260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:genblk8:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:status_0\/q
Path End       : \NeckHandle:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \NeckHandle:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329260p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:status_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:status_0\/q               macrocell40    1250   1250  329260  RISE       1
\NeckHandle:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2323   3573  329260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:genblk8:stsreg\/clock                   statusicell5        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:status_0\/q
Path End       : \Upper_Lips:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Upper_Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329260p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:status_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:status_0\/q               macrocell47    1250   1250  329260  RISE       1
\Upper_Lips:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  329260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyeball:PWMUDB:status_1\/q
Path End       : \Right_Eyeball:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Right_Eyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:status_1\/clock_0                    macrocell13         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Eyeball:PWMUDB:status_1\/q               macrocell13    1250   1250  329262  RISE       1
\Right_Eyeball:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  329262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Right_Eyeball:PWMUDB:genblk8:stsreg\/clock                statusicell1        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Eyebrow:PWMUDB:status_1\/q
Path End       : \Right_Eyebrow:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Right_Eyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:status_1\/clock_0                    macrocell27         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Eyebrow:PWMUDB:status_1\/q               macrocell27    1250   1250  329262  RISE       1
\Right_Eyebrow:PWMUDB:genblk8:stsreg\/status_1  statusicell3   2321   3571  329262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Right_Eyebrow:PWMUDB:genblk8:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NeckHandle:PWMUDB:status_1\/q
Path End       : \NeckHandle:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \NeckHandle:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:status_1\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\NeckHandle:PWMUDB:status_1\/q               macrocell41    1250   1250  329262  RISE       1
\NeckHandle:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2321   3571  329262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\NeckHandle:PWMUDB:genblk8:stsreg\/clock                   statusicell5        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Upper_Lips:PWMUDB:status_1\/q
Path End       : \Upper_Lips:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Upper_Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329262p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:status_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Upper_Lips:PWMUDB:status_1\/q               macrocell48    1250   1250  329262  RISE       1
\Upper_Lips:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2321   3571  329262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Upper_Lips:PWMUDB:genblk8:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyebrow:PWMUDB:status_1\/q
Path End       : \Left_Eyebrow:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Left_Eyebrow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:status_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Eyebrow:PWMUDB:status_1\/q               macrocell34    1250   1250  329284  RISE       1
\Left_Eyebrow:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2299   3549  329284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Left_Eyebrow:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lower_Lips:PWMUDB:status_1\/q
Path End       : \Lower_Lips:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Lower_Lips:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_7:R#1 vs. Clock_7:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:status_1\/clock_0                       macrocell55         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Lower_Lips:PWMUDB:status_1\/q               macrocell55    1250   1250  329284  RISE       1
\Lower_Lips:PWMUDB:genblk8:stsreg\/status_1  statusicell7   2299   3549  329284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Lower_Lips:PWMUDB:genblk8:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:status_0\/q
Path End       : \Left_Eyeball:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Left_Eyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329320p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:status_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:status_0\/q               macrocell19    1250   1250  329320  RISE       1
\Left_Eyeball:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2263   3513  329320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:genblk8:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:status_0\/q
Path End       : \Eye_Rod:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Eye_Rod:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329320p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:status_0\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:status_0\/q               macrocell61    1250   1250  329320  RISE       1
\Eye_Rod:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2263   3513  329320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:genblk8:stsreg\/clock                      statusicell8        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Eyeball:PWMUDB:status_1\/q
Path End       : \Left_Eyeball:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Left_Eyeball:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329344p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:status_1\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Eyeball:PWMUDB:status_1\/q               macrocell20    1250   1250  329344  RISE       1
\Left_Eyeball:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2240   3490  329344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Left_Eyeball:PWMUDB:genblk8:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Eye_Rod:PWMUDB:status_1\/q
Path End       : \Eye_Rod:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Eye_Rod:PWMUDB:genblk8:stsreg\/clock
Path slack     : 329344p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_8:R#1 vs. Clock_8:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:status_1\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Eye_Rod:PWMUDB:status_1\/q               macrocell62    1250   1250  329344  RISE       1
\Eye_Rod:PWMUDB:genblk8:stsreg\/status_1  statusicell8   2240   3490  329344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Eye_Rod:PWMUDB:genblk8:stsreg\/clock                      statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

