<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Cypress Peripheral Driver Library: stc_extif_area_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="cypress_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Cypress Peripheral Driver Library
   &#160;<span id="projectnumber">2.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="modules.html"><span>Drivers</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structstc__extif__area__config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">stc_extif_area_config_t Struct Reference<div class="ingroups"><a class="el" href="group___group_e_x_t_i_f.html">External Bus Interface (EXTIF)</a> &raquo; <a class="el" href="group___group_e_x_t_i_f___data_structures.html">Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Extif area configuration. </p>
<p>The WDG configuration is done on a per area (Chip select) basis </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af6aae85fc52e505ace96be8a1ca91877"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6aae85fc52e505ace96be8a1ca91877"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#gad6fdd5fba39a922ac169bb3d1d34dab2">en_extif_width_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#af6aae85fc52e505ace96be8a1ca91877">enWidth</a></td></tr>
<tr class="memdesc:af6aae85fc52e505ace96be8a1ca91877"><td class="mdescLeft">&#160;</td><td class="mdescRight">8, 16 bit data bus width. See description of <a class="el" href="group___group_e_x_t_i_f___types.html#gad6fdd5fba39a922ac169bb3d1d34dab2" title="Extif data width. ">en_extif_width_t</a> <br /></td></tr>
<tr class="separator:af6aae85fc52e505ace96be8a1ca91877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cf8ed651b43b8caef91a10577cbb97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8cf8ed651b43b8caef91a10577cbb97"></a>
boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#ac8cf8ed651b43b8caef91a10577cbb97">bReadByteMask</a></td></tr>
<tr class="memdesc:ac8cf8ed651b43b8caef91a10577cbb97"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Read Byte Mask enable. <br /></td></tr>
<tr class="separator:ac8cf8ed651b43b8caef91a10577cbb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b74c9fb5aac3f989da07863b65c385"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6b74c9fb5aac3f989da07863b65c385"></a>
boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#af6b74c9fb5aac3f989da07863b65c385">bWriteEnableOff</a></td></tr>
<tr class="memdesc:af6b74c9fb5aac3f989da07863b65c385"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Write enable disabled. <br /></td></tr>
<tr class="separator:af6b74c9fb5aac3f989da07863b65c385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0510fc3f346fffb7ca69d1b858553062"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0510fc3f346fffb7ca69d1b858553062"></a>
boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a0510fc3f346fffb7ca69d1b858553062">bNandFlash</a></td></tr>
<tr class="memdesc:a0510fc3f346fffb7ca69d1b858553062"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: NAND Flash bus enable, FLASE: NOR Flash/SRAM bus enable. <br /></td></tr>
<tr class="separator:a0510fc3f346fffb7ca69d1b858553062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af570027249c9a1107d1335b61a2b78ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af570027249c9a1107d1335b61a2b78ae"></a>
boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#af570027249c9a1107d1335b61a2b78ae">bPageAccess</a></td></tr>
<tr class="memdesc:af570027249c9a1107d1335b61a2b78ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: NOR Flash memory page access mode enabled. <br /></td></tr>
<tr class="separator:af570027249c9a1107d1335b61a2b78ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3633fb8a431e06fe4307cb5719896cf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3633fb8a431e06fe4307cb5719896cf0"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a3633fb8a431e06fe4307cb5719896cf0">enReadAccessCycle</a></td></tr>
<tr class="memdesc:a3633fb8a431e06fe4307cb5719896cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Access Cycle timing. <br /></td></tr>
<tr class="separator:a3633fb8a431e06fe4307cb5719896cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e751f19baa81c026f75b978fb22861"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3e751f19baa81c026f75b978fb22861"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#ae3e751f19baa81c026f75b978fb22861">enReadAddressSetupCycle</a></td></tr>
<tr class="memdesc:ae3e751f19baa81c026f75b978fb22861"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Address Setup Cycle timing. <br /></td></tr>
<tr class="separator:ae3e751f19baa81c026f75b978fb22861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab975c7514ec25a36fcd821277ab52421"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab975c7514ec25a36fcd821277ab52421"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#ab975c7514ec25a36fcd821277ab52421">enFirstReadAddressCycle</a></td></tr>
<tr class="memdesc:ab975c7514ec25a36fcd821277ab52421"><td class="mdescLeft">&#160;</td><td class="mdescRight">First Read Address Cycle timing. <br /></td></tr>
<tr class="separator:ab975c7514ec25a36fcd821277ab52421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52eeda8736ca1656f3782f180ba03cb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52eeda8736ca1656f3782f180ba03cb7"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a52eeda8736ca1656f3782f180ba03cb7">enReadIdleCycle</a></td></tr>
<tr class="memdesc:a52eeda8736ca1656f3782f180ba03cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Idle Cycle timing. <br /></td></tr>
<tr class="separator:a52eeda8736ca1656f3782f180ba03cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3815324f258f0ea002405fd2a4db3303"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3815324f258f0ea002405fd2a4db3303"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a3815324f258f0ea002405fd2a4db3303">enWriteAccessCycle</a></td></tr>
<tr class="memdesc:a3815324f258f0ea002405fd2a4db3303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Access Cycle timing. <br /></td></tr>
<tr class="separator:a3815324f258f0ea002405fd2a4db3303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8377b5616d5e9455f47a24b3b7200498"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8377b5616d5e9455f47a24b3b7200498"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a8377b5616d5e9455f47a24b3b7200498">enWriteAddressSetupCycle</a></td></tr>
<tr class="memdesc:a8377b5616d5e9455f47a24b3b7200498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Address Setup Cycle timing. <br /></td></tr>
<tr class="separator:a8377b5616d5e9455f47a24b3b7200498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07f780217d019e8e743c920c6d2a446"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab07f780217d019e8e743c920c6d2a446"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#ab07f780217d019e8e743c920c6d2a446">enWriteEnableCycle</a></td></tr>
<tr class="memdesc:ab07f780217d019e8e743c920c6d2a446"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Enable Cycle timing. <br /></td></tr>
<tr class="separator:ab07f780217d019e8e743c920c6d2a446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bebc02846537971928b0441e7d64d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81bebc02846537971928b0441e7d64d5"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a81bebc02846537971928b0441e7d64d5">enWriteIdleCycle</a></td></tr>
<tr class="memdesc:a81bebc02846537971928b0441e7d64d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Idle Cycle timing. <br /></td></tr>
<tr class="separator:a81bebc02846537971928b0441e7d64d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281b972bf72f58c531880a45175cb1b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a281b972bf72f58c531880a45175cb1b5"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a281b972bf72f58c531880a45175cb1b5">u8AreaAddress</a></td></tr>
<tr class="memdesc:a281b972bf72f58c531880a45175cb1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address bits [27:20]. <br /></td></tr>
<tr class="separator:a281b972bf72f58c531880a45175cb1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe46933280577a08bd7562a0000c44b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe46933280577a08bd7562a0000c44b8"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga99ed94cbf3fb0ae485ccd77b7834f031">en_extif_mask_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#abe46933280577a08bd7562a0000c44b8">enAreaMask</a></td></tr>
<tr class="memdesc:abe46933280577a08bd7562a0000c44b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">See description of <a class="el" href="group___group_e_x_t_i_f___types.html#ga99ed94cbf3fb0ae485ccd77b7834f031" title="Extif mask setup (area size) ">en_extif_mask_t</a>. <br /></td></tr>
<tr class="separator:abe46933280577a08bd7562a0000c44b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4316c015dc4fb7fe337f8ac7622ff4e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4316c015dc4fb7fe337f8ac7622ff4e1"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a4316c015dc4fb7fe337f8ac7622ff4e1">enAddressLatchCycle</a></td></tr>
<tr class="memdesc:a4316c015dc4fb7fe337f8ac7622ff4e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Latch Cycles. <br /></td></tr>
<tr class="separator:a4316c015dc4fb7fe337f8ac7622ff4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61f05d0176f9d051c420af66550b30f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa61f05d0176f9d051c420af66550b30f"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#aa61f05d0176f9d051c420af66550b30f">enAddressLatchSetupCycle</a></td></tr>
<tr class="memdesc:aa61f05d0176f9d051c420af66550b30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Latch Enable Setup Cycles. <br /></td></tr>
<tr class="separator:aa61f05d0176f9d051c420af66550b30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aadac1074e825fc9c79f9a709392eb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4aadac1074e825fc9c79f9a709392eb6"></a>
<a class="el" href="group___group_e_x_t_i_f___types.html#ga7846072776b92c8395160baeae7e60c3">en_extif_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a4aadac1074e825fc9c79f9a709392eb6">enAddressLatchWidthCycle</a></td></tr>
<tr class="memdesc:a4aadac1074e825fc9c79f9a709392eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address Latch Enable Width Cycles. <br /></td></tr>
<tr class="separator:a4aadac1074e825fc9c79f9a709392eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502e82383c8be060eb4ad46828c11677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a502e82383c8be060eb4ad46828c11677"></a>
boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a502e82383c8be060eb4ad46828c11677">bPrecedReadContinuousWrite</a></td></tr>
<tr class="memdesc:a502e82383c8be060eb4ad46828c11677"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Enables preceding read and continuous write request. <br /></td></tr>
<tr class="separator:a502e82383c8be060eb4ad46828c11677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16780ba0257f792158af479a85c8b27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae16780ba0257f792158af479a85c8b27"></a>
<a class="el" href="structstc__extif__sdram__config__t.html">stc_extif_sdram_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#ae16780ba0257f792158af479a85c8b27">pExtifSdramConfig</a></td></tr>
<tr class="memdesc:ae16780ba0257f792158af479a85c8b27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the configuration of SDRAM I/F of external bus interface. <br /></td></tr>
<tr class="separator:ae16780ba0257f792158af479a85c8b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4f222300594e14af314cf4ea502705"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b4f222300594e14af314cf4ea502705"></a>
<a class="el" href="structstc__extif__sdram__config__t.html">stc_extif_sdram_config_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a4b4f222300594e14af314cf4ea502705">pGdcSdramConfig</a></td></tr>
<tr class="memdesc:a4b4f222300594e14af314cf4ea502705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the configuration of SDRAM I/F of GDC. <br /></td></tr>
<tr class="separator:a4b4f222300594e14af314cf4ea502705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768ba95441af432135947ac630285f8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a768ba95441af432135947ac630285f8a"></a>
boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#a768ba95441af432135947ac630285f8a">bSramFlashErrorInterruptEnable</a></td></tr>
<tr class="memdesc:a768ba95441af432135947ac630285f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: Enables SRAM/Flash Error Interrupt. <br /></td></tr>
<tr class="separator:a768ba95441af432135947ac630285f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd772b0bdb18a9e96f870ed35d5d5b24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd772b0bdb18a9e96f870ed35d5d5b24"></a>
func_ptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__extif__area__config__t.html#afd772b0bdb18a9e96f870ed35d5d5b24">pfnSramFlashErrorCallback</a></td></tr>
<tr class="memdesc:afd772b0bdb18a9e96f870ed35d5d5b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to SRAM/Flash Error Callback Function. <br /></td></tr>
<tr class="separator:afd772b0bdb18a9e96f870ed35d5d5b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Cypress Peripheral Driver Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
