{"vcs1":{"timestamp_begin":1681613800.777072048, "rt":0.76, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681613801.574966248, "rt":1.30, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681613802.899569049, "rt":0.91, "ut":0.07, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681613800.481612312}
{"VCS_COMP_START_TIME": 1681613800.481612312}
{"VCS_COMP_END_TIME": 1681613804.652668714}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222680}}
