// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_p_div_body (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_num_address0,
        num_num_ce0,
        num_num_q0,
        num_den_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] num_num_address0;
output   num_num_ce0;
input  [31:0] num_num_q0;
input  [1:0] num_den_offset;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] num_num_address0;
reg num_num_ce0;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_278;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_fu_354_p3;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_16_fu_437_p3;
reg   [31:0] reg_284;
reg   [31:0] reg_290;
wire   [31:0] grp_fu_253_p2;
reg   [31:0] reg_296;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state19;
wire  signed [4:0] sub_ln188_fu_318_p2;
reg   [4:0] sub_ln188_reg_673;
reg   [31:0] normalizer_reg_683;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state5;
reg   [31:0] num_num_load_reg_706;
wire    ap_CS_fsm_state6;
wire   [1:0] trunc_ln159_fu_362_p1;
reg   [1:0] trunc_ln159_reg_717;
wire   [31:0] tmp_9_fu_366_p5;
reg   [31:0] tmp_9_reg_722;
reg   [1:0] indvars_iv18_load_1_reg_759;
wire    ap_CS_fsm_state11;
wire   [1:0] trunc_ln159_1_fu_445_p1;
reg   [1:0] trunc_ln159_1_reg_779;
wire   [31:0] tmp_8_fu_449_p5;
reg   [31:0] tmp_8_reg_784;
reg   [1:0] indvars_iv16_load_1_reg_804;
wire    ap_CS_fsm_state20;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_done;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_idle;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_ready;
wire   [5:0] grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_num_num_address0;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_num_num_ce0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_2_03_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_2_03_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_1_02_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_1_02_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2208_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2208_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2194_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2194_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_din1;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_ce;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_done;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_idle;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_ready;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_0_0_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_0_0_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_1_0_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_1_0_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_2_0_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_2_0_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_din1;
wire   [1:0] grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_opcode;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_ce;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_done;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_idle;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_ready;
wire   [5:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_num_num_address0;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_num_num_ce0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_eps_0_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_eps_0_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_din1;
wire   [1:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_opcode;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_ce;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_din1;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_ce;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_done;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_idle;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_ready;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_0_2_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_0_2_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_1_2_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_1_2_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_2_2_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_2_2_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_din1;
wire   [1:0] grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_opcode;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_ce;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_done;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_idle;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_ready;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_eps_tmp_0_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_eps_tmp_0_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_din1;
wire   [1:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_opcode;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_ce;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_din1;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_ce;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_done;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_idle;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_ready;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_0_4_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_0_4_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_1_4_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_1_4_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_2_4_out;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_2_4_out_ap_vld;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_din0;
wire   [31:0] grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_din1;
wire    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_ce;
reg    grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start_reg;
wire    ap_CS_fsm_state23;
reg    grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start_reg;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire  signed [63:0] sext_ln188_fu_324_p1;
reg   [2:0] i_1_fu_54;
wire   [2:0] add_ln159_fu_404_p2;
wire    ap_CS_fsm_state13;
reg   [1:0] indvars_iv18_fu_58;
wire   [1:0] indvars_iv_next19_fu_409_p2;
reg   [31:0] eps_0_04_fu_62;
reg   [31:0] eps_1_05_fu_66;
reg   [31:0] eps_2_06_fu_70;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state22;
reg   [2:0] i_3_fu_134;
wire   [2:0] add_ln159_1_fu_491_p2;
reg   [1:0] indvars_iv16_fu_138;
wire   [1:0] indvars_iv_next17_fu_496_p2;
reg   [31:0] eps_tmp_2_01_fu_142;
reg   [31:0] eps_tmp_0_07_fu_146;
reg   [31:0] eps_tmp_1_08_fu_150;
reg   [31:0] grp_fu_253_p0;
reg   [31:0] grp_fu_253_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state17;
wire   [3:0] tmp_2_fu_306_p3;
wire   [4:0] zext_ln188_1_fu_314_p1;
wire   [4:0] zext_ln188_fu_302_p1;
wire   [1:0] tmp_9_fu_366_p4;
wire   [1:0] tmp_8_fu_449_p4;
reg    grp_fu_253_ce;
wire   [31:0] grp_fu_818_p2;
reg   [31:0] grp_fu_818_p0;
reg   [31:0] grp_fu_818_p1;
reg    grp_fu_818_ce;
wire   [31:0] grp_fu_822_p2;
reg   [31:0] grp_fu_822_p0;
reg   [31:0] grp_fu_822_p1;
reg    grp_fu_822_ce;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start_reg = 1'b0;
#0 grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start_reg = 1'b0;
#0 grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start_reg = 1'b0;
#0 grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start_reg = 1'b0;
#0 grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start_reg = 1'b0;
#0 grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start_reg = 1'b0;
end

main_p_div_body_Pipeline_VITIS_LOOP_192_1 grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start),
    .ap_done(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_done),
    .ap_idle(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_idle),
    .ap_ready(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_ready),
    .sub_ln188(sub_ln188_reg_673),
    .num_num_address0(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_num_num_address0),
    .num_num_ce0(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_num_num_ce0),
    .num_num_q0(num_num_q0),
    .normalizer(normalizer_reg_683),
    .den_norm_2_03_out(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_2_03_out),
    .den_norm_2_03_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_2_03_out_ap_vld),
    .den_norm_1_02_out(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_1_02_out),
    .den_norm_1_02_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_1_02_out_ap_vld),
    .den_norm_load_2208_out(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2208_out),
    .den_norm_load_2208_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2208_out_ap_vld),
    .den_norm_load_2194_out(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2194_out),
    .den_norm_load_2194_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2194_out_ap_vld),
    .grp_fu_818_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_din1),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_ce)
);

main_p_div_body_Pipeline_VITIS_LOOP_198_2 grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start),
    .ap_done(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_done),
    .ap_idle(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_idle),
    .ap_ready(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_ready),
    .eps_0_04(reg_278),
    .eps_1_05(reg_284),
    .eps_2_06(reg_290),
    .num_res_0_0_out(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_0_0_out),
    .num_res_0_0_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_0_0_out_ap_vld),
    .num_res_1_0_out(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_1_0_out),
    .num_res_1_0_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_1_0_out_ap_vld),
    .num_res_2_0_out(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_2_0_out),
    .num_res_2_0_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_2_0_out_ap_vld),
    .grp_fu_822_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_ce)
);

main_p_div_body_Pipeline_VITIS_LOOP_161_2 grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start),
    .ap_done(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_done),
    .ap_idle(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_idle),
    .ap_ready(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_ready),
    .mul_i(reg_296),
    .indvars_iv18(indvars_iv18_load_1_reg_759),
    .num_num_address0(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_num_num_address0),
    .num_num_ce0(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_num_num_ce0),
    .num_num_q0(num_num_q0),
    .trunc_ln(trunc_ln159_reg_717),
    .den_norm_1_02_reload(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_1_02_out),
    .den_norm_2_03_reload(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_2_03_out),
    .eps_0_out(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_eps_0_out),
    .eps_0_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_eps_0_out_ap_vld),
    .grp_fu_822_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_ce),
    .grp_fu_253_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_din0),
    .grp_fu_253_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_din1),
    .grp_fu_253_p_dout0(grp_fu_253_p2),
    .grp_fu_253_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_ce)
);

main_p_div_body_Pipeline_VITIS_LOOP_221_6 grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start),
    .ap_done(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_done),
    .ap_idle(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_idle),
    .ap_ready(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_ready),
    .num_res_0_0_reload(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_0_0_out),
    .num_res_1_0_reload(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_1_0_out),
    .num_res_2_0_reload(grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_num_res_2_0_out),
    .eps_tmp_0_07(eps_tmp_0_07_fu_146),
    .eps_tmp_1_08(eps_tmp_1_08_fu_150),
    .eps_tmp_2_01(eps_tmp_2_01_fu_142),
    .num_res_0_2_out(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_0_2_out),
    .num_res_0_2_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_0_2_out_ap_vld),
    .num_res_1_2_out(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_1_2_out),
    .num_res_1_2_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_1_2_out_ap_vld),
    .num_res_2_2_out(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_2_2_out),
    .num_res_2_2_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_2_2_out_ap_vld),
    .grp_fu_822_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_ce)
);

main_p_div_body_Pipeline_VITIS_LOOP_161_22 grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start),
    .ap_done(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_done),
    .ap_idle(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_idle),
    .ap_ready(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_ready),
    .mul_i8(reg_296),
    .indvars_iv16(indvars_iv16_load_1_reg_804),
    .trunc_ln159_1(trunc_ln159_1_reg_779),
    .eps_0_04(reg_278),
    .eps_1_05(reg_284),
    .eps_2_06(reg_290),
    .den_norm_load_2194_reload(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2194_out),
    .den_norm_load_2208_reload(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_load_2208_out),
    .eps_tmp_0_out(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_eps_tmp_0_out),
    .eps_tmp_0_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_eps_tmp_0_out_ap_vld),
    .grp_fu_822_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_ce),
    .grp_fu_253_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_din0),
    .grp_fu_253_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_din1),
    .grp_fu_253_p_dout0(grp_fu_253_p2),
    .grp_fu_253_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_ce)
);

main_p_div_body_Pipeline_VITIS_LOOP_227_7 grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start),
    .ap_done(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_done),
    .ap_idle(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_idle),
    .ap_ready(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_ready),
    .num_res_0_2_reload(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_0_2_out),
    .num_res_1_2_reload(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_1_2_out),
    .num_res_2_2_reload(grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_num_res_2_2_out),
    .normalizer(normalizer_reg_683),
    .num_res_0_4_out(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_0_4_out),
    .num_res_0_4_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_0_4_out_ap_vld),
    .num_res_1_4_out(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_1_4_out),
    .num_res_1_4_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_1_4_out_ap_vld),
    .num_res_2_4_out(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_2_4_out),
    .num_res_2_4_out_ap_vld(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_2_4_out_ap_vld),
    .grp_fu_818_p_din0(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_din1),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_ce)
);

main_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_253_p0),
    .din1(grp_fu_253_p1),
    .ce(grp_fu_253_ce),
    .dout(grp_fu_253_p2)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U85(
    .din0(32'd0),
    .din1(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_1_02_out),
    .din2(grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_den_norm_2_03_out),
    .din3(tmp_9_fu_366_p4),
    .dout(tmp_9_fu_366_p5)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U86(
    .din0(eps_0_04_fu_62),
    .din1(eps_1_05_fu_66),
    .din2(eps_2_06_fu_70),
    .din3(tmp_8_fu_449_p4),
    .dout(tmp_8_fu_449_p5)
);

main_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_818_p0),
    .din1(grp_fu_818_p1),
    .ce(grp_fu_818_ce),
    .dout(grp_fu_818_p2)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_822_p0),
    .din1(grp_fu_822_p1),
    .ce(grp_fu_822_ce),
    .dout(grp_fu_822_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_ready == 1'b1)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_ready == 1'b1)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_ready == 1'b1)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_354_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start_reg <= 1'b1;
        end else if ((grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_ready == 1'b1)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_16_fu_437_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_ready == 1'b1)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start_reg <= 1'b1;
        end else if ((grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_ready == 1'b1)) begin
            grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_1_fu_54 <= 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        i_1_fu_54 <= add_ln159_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_354_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i_3_fu_134 <= 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        i_3_fu_134 <= add_ln159_1_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_354_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvars_iv16_fu_138 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indvars_iv16_fu_138 <= indvars_iv_next17_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvars_iv18_fu_58 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        indvars_iv18_fu_58 <= indvars_iv_next19_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (trunc_ln159_reg_717 == 2'd0))) begin
        eps_0_04_fu_62 <= grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_eps_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (trunc_ln159_reg_717 == 2'd1))) begin
        eps_1_05_fu_66 <= grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_eps_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln159_reg_717 == 2'd1) & ~(trunc_ln159_reg_717 == 2'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        eps_2_06_fu_70 <= grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_eps_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (trunc_ln159_1_reg_779 == 2'd0))) begin
        eps_tmp_0_07_fu_146 <= grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_eps_tmp_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (trunc_ln159_1_reg_779 == 2'd1))) begin
        eps_tmp_1_08_fu_150 <= grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_eps_tmp_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln159_1_reg_779 == 2'd1) & ~(trunc_ln159_1_reg_779 == 2'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        eps_tmp_2_01_fu_142 <= grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_eps_tmp_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        indvars_iv16_load_1_reg_804 <= indvars_iv16_fu_138;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        indvars_iv18_load_1_reg_759 <= indvars_iv18_fu_58;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        normalizer_reg_683 <= num_num_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        num_num_load_reg_706 <= num_num_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_16_fu_437_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state16)) | ((tmp_fu_354_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_278 <= eps_0_04_fu_62;
        reg_284 <= eps_1_05_fu_66;
        reg_290 <= eps_2_06_fu_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_296 <= grp_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln188_reg_673 <= sub_ln188_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_16_fu_437_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        tmp_8_reg_784 <= tmp_8_fu_449_p5;
        trunc_ln159_1_reg_779 <= trunc_ln159_1_fu_445_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_354_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_9_reg_722 <= tmp_9_fu_366_p5;
        trunc_ln159_reg_717 <= trunc_ln159_fu_362_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_253_ce = grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_253_ce = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_ce;
    end else begin
        grp_fu_253_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_253_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_253_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_253_p0 = tmp_8_reg_784;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_253_p0 = tmp_9_reg_722;
    end else begin
        grp_fu_253_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_253_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_253_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_253_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_253_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_253_p1 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_253_p1 = num_num_load_reg_706;
    end else begin
        grp_fu_253_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_818_ce = grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_818_ce = grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_ce;
    end else begin
        grp_fu_818_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_818_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_818_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_din0;
    end else begin
        grp_fu_818_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_818_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_818_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_grp_fu_818_p_din1;
    end else begin
        grp_fu_818_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_822_ce = grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_822_ce = grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_822_ce = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_822_ce = grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_ce;
    end else begin
        grp_fu_822_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_822_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_822_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_822_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_822_p0 = grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_din0;
    end else begin
        grp_fu_822_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_822_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_grp_fu_822_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_822_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_grp_fu_822_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_822_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_grp_fu_822_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_822_p1 = grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_grp_fu_822_p_din1;
    end else begin
        grp_fu_822_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        num_num_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        num_num_address0 = sext_ln188_fu_324_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        num_num_address0 = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_num_num_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        num_num_address0 = grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_num_num_address0;
    end else begin
        num_num_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        num_num_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        num_num_ce0 = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_num_num_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        num_num_ce0 = grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_num_num_ce0;
    end else begin
        num_num_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((tmp_fu_354_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((tmp_16_fu_437_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln159_1_fu_491_p2 = ($signed(i_3_fu_134) + $signed(3'd7));

assign add_ln159_fu_404_p2 = ($signed(i_1_fu_54) + $signed(3'd7));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_return_0 = grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_0_4_out;

assign ap_return_1 = grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_1_4_out;

assign ap_return_2 = grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_num_res_2_4_out;

assign grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start = grp_p_div_body_Pipeline_VITIS_LOOP_161_22_fu_229_ap_start_reg;

assign grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start = grp_p_div_body_Pipeline_VITIS_LOOP_161_2_fu_204_ap_start_reg;

assign grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start = grp_p_div_body_Pipeline_VITIS_LOOP_192_1_fu_182_ap_start_reg;

assign grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start = grp_p_div_body_Pipeline_VITIS_LOOP_198_2_fu_194_ap_start_reg;

assign grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start = grp_p_div_body_Pipeline_VITIS_LOOP_221_6_fu_216_ap_start_reg;

assign grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start = grp_p_div_body_Pipeline_VITIS_LOOP_227_7_fu_242_ap_start_reg;

assign indvars_iv_next17_fu_496_p2 = ($signed(indvars_iv16_fu_138) + $signed(2'd3));

assign indvars_iv_next19_fu_409_p2 = ($signed(indvars_iv18_fu_58) + $signed(2'd3));

assign sext_ln188_fu_324_p1 = sub_ln188_fu_318_p2;

assign sub_ln188_fu_318_p2 = (zext_ln188_1_fu_314_p1 - zext_ln188_fu_302_p1);

assign tmp_16_fu_437_p3 = i_3_fu_134[32'd2];

assign tmp_2_fu_306_p3 = {{num_den_offset}, {2'd0}};

assign tmp_8_fu_449_p4 = i_3_fu_134[1:0];

assign tmp_9_fu_366_p4 = i_1_fu_54[1:0];

assign tmp_fu_354_p3 = i_1_fu_54[32'd2];

assign trunc_ln159_1_fu_445_p1 = i_3_fu_134[1:0];

assign trunc_ln159_fu_362_p1 = i_1_fu_54[1:0];

assign zext_ln188_1_fu_314_p1 = tmp_2_fu_306_p3;

assign zext_ln188_fu_302_p1 = num_den_offset;

endmodule //main_p_div_body
