INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.sim/sim_1/impl/timing/xsim/UART_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/UART_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_tb
