`timescale 1ns / 1ps
module Mux4to1_sim;
    reg [15:0]I0;
    wire [3:0]o;
    Mux4to1 UUT(.I0(I0), .o(o));

    initial begin
        I0[3:0] = 4'b0101;
        I0[7:4] = 4'b1010;
        I0[11:8] = 4'b1111;
        I0[13:12] = 0;

        I0[15:14] = 2'b00;
        #50;
        I0[15:14] = 2'b01;
        #50;
        I0[15:14] = 2'b10;
        #50;
        I0[15:14] = 2'b11;
        #50;

        I0[3:0] = 4'b1001;
        I0[7:4] = 4'b0000;
        I0[11:8] = 4'b0110;

        I0[15:14] = 2'b00;
        #50;
        I0[15:14] = 2'b01;
        #50;
        I0[15:14] = 2'b10;
        #50;
        I0[15:14] = 2'b11;
        #50;
    end
endmodule
