{
 "cells": [
  {
   "metadata": {},
   "cell_type": "markdown",
   "source": "# Cache Assignment",
   "id": "da4b2f1899f442b9"
  },
  {
   "metadata": {
    "ExecuteTime": {
     "end_time": "2024-12-20T09:15:51.336899Z",
     "start_time": "2024-12-20T09:15:51.214706Z"
    }
   },
   "cell_type": "code",
   "source": "!lscpu",
   "id": "970d9263dc1901a8",
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/bin/bash: warning: setlocale: LC_ALL: cannot change locale (en_US.UTF-8)\r\n",
      "Architecture:             x86_64\r\n",
      "  CPU op-mode(s):         32-bit, 64-bit\r\n",
      "  Address sizes:          39 bits physical, 48 bits virtual\r\n",
      "  Byte Order:             Little Endian\r\n",
      "CPU(s):                   16\r\n",
      "  On-line CPU(s) list:    0-15\r\n",
      "Vendor ID:                GenuineIntel\r\n",
      "  Model name:             12th Gen Intel(R) Core(TM) i5-12500H\r\n",
      "    CPU family:           6\r\n",
      "    Model:                154\r\n",
      "    Thread(s) per core:   2\r\n",
      "    Core(s) per socket:   8\r\n",
      "    Socket(s):            1\r\n",
      "    Stepping:             3\r\n",
      "    BogoMIPS:             6220.80\r\n",
      "    Flags:                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge m\r\n",
      "                          ca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht sysc\r\n",
      "                          all nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xt\r\n",
      "                          opology tsc_reliable nonstop_tsc cpuid pni pclmulqdq v\r\n",
      "                          mx ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popc\r\n",
      "                          nt tsc_deadline_timer aes xsave avx f16c rdrand hyperv\r\n",
      "                          isor lahf_lm abm 3dnowprefetch invpcid_single ssbd ibr\r\n",
      "                          s ibpb stibp ibrs_enhanced tpr_shadow vnmi ept vpid ep\r\n",
      "                          t_ad fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invp\r\n",
      "                          cid rdseed adx smap clflushopt clwb sha_ni xsaveopt xs\r\n",
      "                          avec xgetbv1 xsaves avx_vnni umip waitpkg gfni vaes vp\r\n",
      "                          clmulqdq rdpid movdiri movdir64b fsrm md_clear seriali\r\n",
      "                          ze flush_l1d arch_capabilities\r\n",
      "Virtualization features:  \r\n",
      "  Virtualization:         VT-x\r\n",
      "  Hypervisor vendor:      Microsoft\r\n",
      "  Virtualization type:    full\r\n",
      "Caches (sum of all):      \r\n",
      "  L1d:                    384 KiB (8 instances)\r\n",
      "  L1i:                    256 KiB (8 instances)\r\n",
      "  L2:                     10 MiB (8 instances)\r\n",
      "  L3:                     18 MiB (1 instance)\r\n",
      "Vulnerabilities:          \r\n",
      "  Gather data sampling:   Not affected\r\n",
      "  Itlb multihit:          Not affected\r\n",
      "  L1tf:                   Not affected\r\n",
      "  Mds:                    Not affected\r\n",
      "  Meltdown:               Not affected\r\n",
      "  Mmio stale data:        Not affected\r\n",
      "  Reg file data sampling: Vulnerable: No microcode\r\n",
      "  Retbleed:               Mitigation; Enhanced IBRS\r\n",
      "  Spec rstack overflow:   Not affected\r\n",
      "  Spec store bypass:      Mitigation; Speculative Store Bypass disabled via prct\r\n",
      "                          l and seccomp\r\n",
      "  Spectre v1:             Mitigation; usercopy/swapgs barriers and __user pointe\r\n",
      "                          r sanitization\r\n",
      "  Spectre v2:             Mitigation; Enhanced / Automatic IBRS; IBPB conditiona\r\n",
      "                          l; RSB filling; PBRSB-eIBRS SW sequence; BHI SW loop, \r\n",
      "                          KVM SW loop\r\n",
      "  Srbds:                  Not affected\r\n",
      "  Tsx async abort:        Not affected\r\n"
     ]
    }
   ],
   "execution_count": 15
  },
  {
   "metadata": {
    "ExecuteTime": {
     "end_time": "2024-12-20T09:17:34.882487Z",
     "start_time": "2024-12-20T09:15:51.364277Z"
    }
   },
   "cell_type": "code",
   "source": [
    "import numpy as np\n",
    "\n",
    "class Cache:\n",
    "    def __init__(self, BLOCK_SIZE, CACHE_SIZE, associativity):\n",
    "        self.BLOCK_SIZE = BLOCK_SIZE\n",
    "        self.associativity = associativity\n",
    "        self.num_sets = CACHE_SIZE // (BLOCK_SIZE * associativity)\n",
    "\n",
    "        # Initialize the cache data: valid bits and tags\n",
    "        self.valid_bits = np.zeros((self.num_sets, associativity), dtype=np.int8)\n",
    "        self.tags = np.zeros((self.num_sets, associativity), dtype=np.int32)\n",
    "        self.lru = np.zeros((self.num_sets, associativity), dtype=np.int8)  # To track LRU\n",
    "\n",
    "    def access(self, address):\n",
    "        # Calculate the cache index and tag\n",
    "        line = address // self.BLOCK_SIZE\n",
    "        cache_index = line % self.num_sets\n",
    "        tag = line // self.num_sets\n",
    "\n",
    "        # Check if the tag is in the cache set\n",
    "        for way in range(self.associativity):\n",
    "            if self.valid_bits[cache_index, way] == 1 and self.tags[cache_index, way] == tag:\n",
    "                # Cache hit\n",
    "                self.update_lru(cache_index, way)\n",
    "                return True\n",
    "\n",
    "        # Cache miss\n",
    "        self.replace_line(cache_index, tag)\n",
    "        return False\n",
    "\n",
    "    def update_lru(self, cache_index, way):\n",
    "        # Update the LRU status for all ways in the set\n",
    "        self.lru[cache_index] = np.where(self.lru[cache_index] > self.lru[cache_index, way],\n",
    "                                         self.lru[cache_index] - 1,\n",
    "                                         self.lru[cache_index])\n",
    "        self.lru[cache_index, way] = self.associativity - 1\n",
    "\n",
    "    def replace_line(self, cache_index, tag):\n",
    "        # Find the least recently used (LRU) way to replace\n",
    "        lru_way = np.argmin(self.lru[cache_index])\n",
    "        self.tags[cache_index, lru_way] = tag\n",
    "        self.valid_bits[cache_index, lru_way] = 1\n",
    "        self.update_lru(cache_index, lru_way)\n",
    "\n",
    "# Function to determine cache layout description\n",
    "def describe_cache_layout(associativity, num_sets):\n",
    "    if associativity == 1:\n",
    "        return \"Direct-Mapped Cache\"\n",
    "    elif num_sets == 1:\n",
    "        return \"Fully-Associative Cache\"\n",
    "    else:\n",
    "        return f\"{associativity}-Way Set-Associative Cache\"\n",
    "\n",
    "# Function to simulate cache accesses and calculate miss rate\n",
    "def simulate_cache(array_size, element_size, base_address, BLOCK_SIZE, CACHE_SIZE, associativity):\n",
    "    cache = Cache(BLOCK_SIZE, CACHE_SIZE, associativity)\n",
    "\n",
    "    row_major_hits, column_major_hits = 0, 0\n",
    "\n",
    "    # Row-major access\n",
    "    for i in range(array_size):\n",
    "        for j in range(array_size):\n",
    "            address = base_address + (i * array_size + j) * element_size\n",
    "            if cache.access(address):\n",
    "                row_major_hits += 1\n",
    "\n",
    "    row_major_miss_rate = 1 - (row_major_hits / (array_size * array_size))\n",
    "\n",
    "    # Reset cache for column-major test\n",
    "    cache = Cache(BLOCK_SIZE, CACHE_SIZE, associativity)\n",
    "\n",
    "    # Column-major access\n",
    "    for j in range(array_size):\n",
    "        for i in range(array_size):\n",
    "            address = base_address + (i * array_size + j) * element_size\n",
    "            if cache.access(address):\n",
    "                column_major_hits += 1\n",
    "\n",
    "    column_major_miss_rate = 1 - (column_major_hits / (array_size * array_size))\n",
    "\n",
    "    return row_major_miss_rate, column_major_miss_rate\n",
    "\n",
    "def calculate_array_size(CACHE_SIZE, element_size):\n",
    "    total_elements = CACHE_SIZE // element_size  # Total elements that fit in the cache\n",
    "    array_size = int(total_elements**0.5)       # Determine the size of the square array\n",
    "    return array_size\n",
    "\n",
    "# Constants\n",
    "BLOCK_SIZE = 64  # Bytes\n",
    "CACHE_SIZE = 4096  # Bytes\n",
    "L3_CACHE_SIZE = 18 * 1024 * 1024  # Bytes\n",
    "associativity = 4\n",
    "\n",
    "base_address = 0x8aa1000  # Start at this arbitrary address\n",
    "\n",
    "\n",
    "print(\"Question 1:\")\n",
    "# Cache layout description\n",
    "cache_layout = describe_cache_layout(associativity, CACHE_SIZE // (BLOCK_SIZE * associativity))\n",
    "print(f\"Cache Layout: {cache_layout}\\n\")\n",
    "\n",
    "# Data types and configurations\n",
    "data_types = [\n",
    "    {\"name\": \"char\", \"element_size\": 1, \"array_size\": 64},\n",
    "    {\"name\": \"short\", \"element_size\": 2, \"array_size\": calculate_array_size(L3_CACHE_SIZE, 2)},\n",
    "    {\"name\": \"int\", \"element_size\": 4, \"array_size\": 32},\n",
    "    {\"name\": \"long\", \"element_size\": 8, \"array_size\": calculate_array_size(L3_CACHE_SIZE, 8)},\n",
    "]\n",
    "\n",
    "# Simulate and report miss rates\n",
    "print(\"Question 2:\")\n",
    "# Header\n",
    "print(f\"{'Data Type':<12} | {'Element Size':<12} | {'Array Size':<15} | {'Row-Major Miss Rate':<22} | {'Column-Major Miss Rate':<22}\")\n",
    "print(\"-\" * 95)\n",
    "\n",
    "for data_type in data_types:\n",
    "    row_miss, col_miss = simulate_cache(\n",
    "        data_type[\"array_size\"],\n",
    "        data_type[\"element_size\"],\n",
    "        base_address,\n",
    "        BLOCK_SIZE,\n",
    "        CACHE_SIZE,\n",
    "        associativity\n",
    "    )\n",
    "    array_size_str = f\"{data_type['array_size']}x{data_type['array_size']}\"\n",
    "    print(f\"{data_type['name']:<12} | {data_type['element_size']:<12} | {array_size_str:<15} | {row_miss * 100:>6.2f}%{'':<15} | {col_miss * 100:>6.2f}%{'':<15}\")\n"
   ],
   "id": "4d4064eb9a11bb2f",
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Question 1:\n",
      "Cache Layout: 4-Way Set-Associative Cache\n",
      "\n",
      "Question 2:\n",
      "Data Type    | Element Size | Array Size      | Row-Major Miss Rate    | Column-Major Miss Rate\n",
      "-----------------------------------------------------------------------------------------------\n",
      "char         | 1            | 64x64           |   1.56%                |   1.56%               \n",
      "short        | 2            | 3072x3072       |   3.12%                | 100.00%               \n",
      "int          | 4            | 32x32           |   6.25%                |   6.25%               \n",
      "long         | 8            | 1536x1536       |  12.50%                | 100.00%               \n"
     ]
    }
   ],
   "execution_count": 16
  },
  {
   "metadata": {
    "scrolled": true,
    "jupyter": {
     "is_executing": true
    },
    "ExecuteTime": {
     "start_time": "2024-12-20T09:17:34.910012Z"
    }
   },
   "cell_type": "code",
   "source": [
    "import random\n",
    "\n",
    "# Function to simulate random cache accesses and calculate miss rate\n",
    "def simulate_random_access(element_size, base_address, BLOCK_SIZE, CACHE_SIZE, associativity, L3_CACHE_SIZE):\n",
    "    cache = Cache(BLOCK_SIZE, CACHE_SIZE, associativity)\n",
    "    random_hits = 0\n",
    "    num_accesses = L3_CACHE_SIZE // element_size // 2  # Half the range of L3_CACHE_SIZE\n",
    "\n",
    "    # Perform random accesses\n",
    "    for _ in range(num_accesses):\n",
    "        address = base_address + random.randint(0, L3_CACHE_SIZE // 2) * element_size\n",
    "        if cache.access(address):\n",
    "            random_hits += 1\n",
    "\n",
    "    random_miss_rate = 1 - (random_hits / num_accesses)\n",
    "    return random_miss_rate\n",
    "\n",
    "# Header for random accesses\n",
    "print(\"\\nQuestion 3: Random Access Miss Rates\")\n",
    "print(f\"{'Data Type':<12} | {'Element Size':<12} | {'Array Size':<15} | {'Random Access Miss Rate':<30}\")\n",
    "print(\"-\" * 80)\n",
    "\n",
    "for data_type in data_types:\n",
    "    random_miss = simulate_random_access(\n",
    "        data_type[\"element_size\"],\n",
    "        base_address,\n",
    "        BLOCK_SIZE,\n",
    "        CACHE_SIZE,\n",
    "        associativity,\n",
    "        L3_CACHE_SIZE\n",
    "    )\n",
    "    array_size_str = f\"{data_type['array_size']}x{data_type['array_size']}\"\n",
    "    print(f\"{data_type['name']:<12} | {data_type['element_size']:<12} | {array_size_str:<15} | {random_miss * 100:>6.2f}%{'':<15}\")\n",
    "\n",
    "\n"
   ],
   "id": "7d1f4e3a-2cf4-45f2-b451-c50b95721dec",
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "Question 3: Random Access Miss Rates\n",
      "Data Type    | Element Size | Array Size      | Random Access Miss Rate       \n",
      "--------------------------------------------------------------------------------\n"
     ]
    }
   ],
   "execution_count": null
  },
  {
   "metadata": {},
   "cell_type": "markdown",
   "source": [
    "\n",
    "# Key Observations:\n",
    "### Row-Major:\n",
    " Sequential data access leads to high cache efficiency due to effective block prefetching.\n",
    "### Column-Major:\n",
    "Larger data types (e.g., short and long) experience 100% miss rates due to poor spatial locality. Each access spans different cache blocks, leading to frequent evictions.\n",
    "### Random Access:\n",
    " Miss rates are near 100% for all data types, regardless of size. Random accesses destroy any spatial or temporal locality, rendering it nearly impossible for the cache to reuse or prefetch data.\n",
    "## Brief Summary\n",
    "### Sequential Access:\n",
    "The cache performs well for row-major patterns with small data types due to efficient block prefetching. However, column-major patterns show significant inefficiency for larger data types.\n",
    "### Random Access:\n",
    "The cache is very ineffective for random access patterns, with nearly 100% miss rates across all data types and sizes. This demonstrates how important memory access patterns are in performance optimization.\n",
    "### Data Type Impact:\n",
    "Larger data types amplify cache inefficiencies in both sequential and random patterns due to their larger memory footprints and block misalignment."
   ],
   "id": "29a1c6dd9a3b81d"
  },
  {
   "metadata": {
    "ExecuteTime": {
     "end_time": "2024-12-20T09:11:24.950990Z",
     "start_time": "2024-12-20T09:11:24.948208Z"
    }
   },
   "cell_type": "code",
   "source": "",
   "id": "2197c52d38fc724f",
   "outputs": [],
   "execution_count": null
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.18"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
