<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 10.93</td>
<td class="s2 cl rt"><a href="mod1857.html#Line" > 25.00</a></td>
<td class="s1 cl rt"><a href="mod1857.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1857.html#Toggle" >  0.63</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1857.html#Branch" >  1.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1857.html#inst_tag_227008"  onclick="showContent('inst_tag_227008')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.utmi_reg_inst</a></td>
<td class="s1 cl rt"> 10.93</td>
<td class="s2 cl rt"><a href="mod1857.html#Line" > 25.00</a></td>
<td class="s1 cl rt"><a href="mod1857.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1857.html#Toggle" >  0.63</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1857.html#Branch" >  1.42</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_227008"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_227008" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.utmi_reg_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 10.93</td>
<td class="s2 cl rt"><a href="mod1857.html#Line" > 25.00</a></td>
<td class="s1 cl rt"><a href="mod1857.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod1857.html#Toggle" >  0.63</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod1857.html#Branch" >  1.42</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 10.93</td>
<td class="s2 cl rt"> 25.00</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  0.63</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.06</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 11.11</td>
<td class="s0 cl rt">  0.25</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td><a href="mod1380.html#inst_tag_170293" >c_test_regs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1857.html" >utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>632</td><td>158</td><td>25.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>27110</td><td>348</td><td>156</td><td>44.83</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>27539</td><td>284</td><td>2</td><td>0.70</td></tr>
</table>
<pre class="code"><br clear=all>
27109                   begin
27110      1/1          if(!PRESETn)
27111                     begin
27112      1/1              UTMI_REG0_loopback_sel             &lt;= UTMI_REG0_loopback_sel_BIT_RESET;
27113      1/1              UTMI_REG0_loopback_en              &lt;= UTMI_REG0_loopback_en_BIT_RESET;
27114      1/1              UTMI_REG0_bist_mode_sel            &lt;= UTMI_REG0_bist_mode_sel_BIT_RESET;
27115      1/1              UTMI_REG0_bist_en                  &lt;= UTMI_REG0_bist_en_BIT_RESET;
27116      1/1              UTMI_REG1_bist_err                 &lt;= UTMI_REG1_bist_err_BIT_RESET;
27117      1/1              UTMI_REG1_bist_soft_rst            &lt;= UTMI_REG1_bist_soft_rst_BIT_RESET;
27118      1/1              UTMI_REG1_tx_lsfs_soft_rst         &lt;= UTMI_REG1_tx_lsfs_soft_rst_BIT_RESET;
27119      1/1              UTMI_REG1_tx_hs_soft_rst           &lt;= UTMI_REG1_tx_hs_soft_rst_BIT_RESET;
27120      1/1              UTMI_REG1_clkdiv_soft_rst          &lt;= UTMI_REG1_clkdiv_soft_rst_BIT_RESET;
27121      1/1              UTMI_REG1_calib_soft_rst           &lt;= UTMI_REG1_calib_soft_rst_BIT_RESET;
27122      1/1              UTMI_REG1_phy_soft_rst             &lt;= UTMI_REG1_phy_soft_rst_BIT_RESET;
27123      1/1              UTMI_REG2_rx_cntrl_soft_rst        &lt;= UTMI_REG2_rx_cntrl_soft_rst_BIT_RESET;
27124      1/1              UTMI_REG2_shift_reg_soft_rst       &lt;= UTMI_REG2_shift_reg_soft_rst_BIT_RESET;
27125      1/1              UTMI_REG2_bitunstuff_soft_rst      &lt;= UTMI_REG2_bitunstuff_soft_rst_BIT_RESET;
27126      1/1              UTMI_REG2_nrzi_dec_soft_rst        &lt;= UTMI_REG2_nrzi_dec_soft_rst_BIT_RESET;
27127      1/1              UTMI_REG2_eop_det_soft_rst         &lt;= UTMI_REG2_eop_det_soft_rst_BIT_RESET;
27128      1/1              UTMI_REG2_sync_det_soft_rst        &lt;= UTMI_REG2_sync_det_soft_rst_BIT_RESET;
27129      1/1              UTMI_REG2_lsfs_dll_soft_rst        &lt;= UTMI_REG2_lsfs_dll_soft_rst_BIT_RESET;
27130      1/1              UTMI_REG2_rx_hs_soft_rst           &lt;= UTMI_REG2_rx_hs_soft_rst_BIT_RESET;
27131      1/1              UTMI_REG3_hs_rx_err                &lt;= UTMI_REG3_hs_rx_err_BIT_RESET;
27132      1/1              UTMI_REG3_ls_linestate_fil_en      &lt;= UTMI_REG3_ls_linestate_fil_en_BIT_RESET;
27133      1/1              UTMI_REG3_fs_linestate_fil_cnt     &lt;= UTMI_REG3_fs_linestate_fil_cnt_BIT_RESET;
27134      1/1              UTMI_REG3_fs_linestate_fil_en      &lt;= UTMI_REG3_fs_linestate_fil_en_BIT_RESET;
27135      1/1              UTMI_REG4_ls_linestate_fil_cnt     &lt;= UTMI_REG4_ls_linestate_fil_cnt_BIT_RESET;
27136      1/1              UTMI_REG5_bist_mode_en             &lt;= UTMI_REG5_bist_mode_en_BIT_RESET;
27137      1/1              UTMI_REG5_bist_on                  &lt;= UTMI_REG5_bist_on_BIT_RESET;
27138      1/1              UTMI_REG5_hstx_boost_deamp_off     &lt;= UTMI_REG5_hstx_boost_deamp_off_BIT_RESET;
27139      1/1              UTMI_REG5_hstx_boost               &lt;= UTMI_REG5_hstx_boost_BIT_RESET;
27140      1/1              UTMI_REG5_hs_samp                  &lt;= UTMI_REG5_hs_samp_BIT_RESET;
27141      1/1              UTMI_REG5_hs_samp_en               &lt;= UTMI_REG5_hs_samp_en_BIT_RESET;
27142      1/1              UTMI_REG5_hsrx                     &lt;= UTMI_REG5_hsrx_BIT_RESET;
27143      1/1              UTMI_REG5_hsrx_en                  &lt;= UTMI_REG5_hsrx_en_BIT_RESET;
27144      1/1              UTMI_REG6_vbusvalid_cntrl          &lt;= UTMI_REG6_vbusvalid_cntrl_BIT_RESET;
27145      1/1              UTMI_REG6_vbusvalid_l3_dev_en      &lt;= UTMI_REG6_vbusvalid_l3_dev_en_BIT_RESET;
27146      1/1              UTMI_REG6_hs_drven_threshold       &lt;= UTMI_REG6_hs_drven_threshold_BIT_RESET;
27147      1/1              UTMI_REG6_hs_drven_th_en           &lt;= UTMI_REG6_hs_drven_th_en_BIT_RESET;
27148      1/1              UTMI_REG7_hstx_bc_mode             &lt;= UTMI_REG7_hstx_bc_mode_BIT_RESET;
27149      1/1              UTMI_REG7_hstx_bc_en               &lt;= UTMI_REG7_hstx_bc_en_BIT_RESET;
27150      1/1              UTMI_REG7_hstx_chirp_mode          &lt;= UTMI_REG7_hstx_chirp_mode_BIT_RESET;
27151      1/1              UTMI_REG7_hstx_chirp_en            &lt;= UTMI_REG7_hstx_chirp_en_BIT_RESET;
27152      1/1              UTMI_REG7_hstx_en_del              &lt;= UTMI_REG7_hstx_en_del_BIT_RESET;
27153      1/1              UTMI_REG7_hstx_en_del_en           &lt;= UTMI_REG7_hstx_en_del_en_BIT_RESET;
27154      1/1              UTMI_REG7_hstx                     &lt;= UTMI_REG7_hstx_BIT_RESET;
27155      1/1              UTMI_REG7_hstx_en                  &lt;= UTMI_REG7_hstx_en_BIT_RESET;
27156      1/1              UTMI_REG8_hs_term                  &lt;= UTMI_REG8_hs_term_BIT_RESET;
27157      1/1              UTMI_REG8_hs_term_en               &lt;= UTMI_REG8_hs_term_en_BIT_RESET;
27158      1/1              UTMI_REG8_hstx_data                &lt;= UTMI_REG8_hstx_data_BIT_RESET;
27159      1/1              UTMI_REG8_hstx_data_en             &lt;= UTMI_REG8_hstx_data_en_BIT_RESET;
27160      1/1              UTMI_REG8_hstx_drv                 &lt;= UTMI_REG8_hstx_drv_BIT_RESET;
27161      1/1              UTMI_REG8_hstx_drv_en              &lt;= UTMI_REG8_hstx_drv_en_BIT_RESET;
27162      1/1              UTMI_REG8_hstx_predrv              &lt;= UTMI_REG8_hstx_predrv_BIT_RESET;
27163      1/1              UTMI_REG8_hstx_predrv_en           &lt;= UTMI_REG8_hstx_predrv_en_BIT_RESET;
27164      1/1              UTMI_REG9_clkoff_en                &lt;= UTMI_REG9_clkoff_en_BIT_RESET;
27165      1/1              UTMI_REG9_sdc_space                &lt;= UTMI_REG9_sdc_space_BIT_RESET;
27166      1/1              UTMI_REG9_sdc_space_en             &lt;= UTMI_REG9_sdc_space_en_BIT_RESET;
27167      1/1              UTMI_REG9_hstx_en_del_th           &lt;= UTMI_REG9_hstx_en_del_th_BIT_RESET;
27168      1/1              UTMI_REG9_hstx_en_del_th_en        &lt;= UTMI_REG9_hstx_en_del_th_en_BIT_RESET;
27169      1/1              UTMI_REG10_pll_clkon               &lt;= UTMI_REG10_pll_clkon_BIT_RESET;
27170      1/1              UTMI_REG10_pll_clkon_en            &lt;= UTMI_REG10_pll_clkon_en_BIT_RESET;
27171      1/1              UTMI_REG10_bg_pd_bg_ok             &lt;= UTMI_REG10_bg_pd_bg_ok_BIT_RESET;
27172      1/1              UTMI_REG10_bg_pd_bg_ok_en          &lt;= UTMI_REG10_bg_pd_bg_ok_en_BIT_RESET;
27173      1/1              UTMI_REG10_lsfs_serx               &lt;= UTMI_REG10_lsfs_serx_BIT_RESET;
27174      1/1              UTMI_REG10_lsfs_serx_en            &lt;= UTMI_REG10_lsfs_serx_en_BIT_RESET;
27175      1/1              UTMI_REG10_lsfs_rx                 &lt;= UTMI_REG10_lsfs_rx_BIT_RESET;
27176      1/1              UTMI_REG10_lsfs_rx_en              &lt;= UTMI_REG10_lsfs_rx_en_BIT_RESET;
27177      1/1              UTMI_REG11_clean_linestate_serx_mask_en &lt;= UTMI_REG11_clean_linestate_serx_mask_en_BIT_RESET;
27178      1/1              UTMI_REG11_serx_mask_en            &lt;= UTMI_REG11_serx_mask_en_BIT_RESET;
27179      1/1              UTMI_REG11_serx_mask_threshold     &lt;= UTMI_REG11_serx_mask_threshold_BIT_RESET;
27180      1/1              UTMI_REG11_lsfs_tx                 &lt;= UTMI_REG11_lsfs_tx_BIT_RESET;
27181      1/1              UTMI_REG11_lsfs_tx_en              &lt;= UTMI_REG11_lsfs_tx_en_BIT_RESET;
27182      1/1              UTMI_REG11_fsls_edgesel            &lt;= UTMI_REG11_fsls_edgesel_BIT_RESET;
27183      1/1              UTMI_REG11_fsls_edgesel_en         &lt;= UTMI_REG11_fsls_edgesel_en_BIT_RESET;
27184      1/1              UTMI_REG12_serx_bias_en            &lt;= UTMI_REG12_serx_bias_en_BIT_RESET;
27185      1/1              UTMI_REG12_fsls_tx_data            &lt;= UTMI_REG12_fsls_tx_data_BIT_RESET;
27186      1/1              UTMI_REG12_fsls_tx_data_en         &lt;= UTMI_REG12_fsls_tx_data_en_BIT_RESET;
27187      1/1              UTMI_REG12_fsls_tx_se0             &lt;= UTMI_REG12_fsls_tx_se0_BIT_RESET;
27188      1/1              UTMI_REG12_fsls_tx_se0_en          &lt;= UTMI_REG12_fsls_tx_se0_en_BIT_RESET;
27189      1/1              UTMI_REG12_fsls_tx_drv             &lt;= UTMI_REG12_fsls_tx_drv_BIT_RESET;
27190      1/1              UTMI_REG12_fsls_tx_drv_en          &lt;= UTMI_REG12_fsls_tx_drv_en_BIT_RESET;
27191      1/1              UTMI_REG13_fsls_serialmode_pullup2 &lt;= UTMI_REG13_fsls_serialmode_pullup2_BIT_RESET;
27192      1/1              UTMI_REG13_fsls_serialmode_pullup2_en &lt;= UTMI_REG13_fsls_serialmode_pullup2_en_BIT_RESET;
27193      1/1              UTMI_REG13_dm_pulldown             &lt;= UTMI_REG13_dm_pulldown_BIT_RESET;
27194      1/1              UTMI_REG13_dm_pulldown_en          &lt;= UTMI_REG13_dm_pulldown_en_BIT_RESET;
27195      1/1              UTMI_REG13_dp_pulldown             &lt;= UTMI_REG13_dp_pulldown_BIT_RESET;
27196      1/1              UTMI_REG13_dp_pulldown_en          &lt;= UTMI_REG13_dp_pulldown_en_BIT_RESET;
27197      1/1              UTMI_REG13_lane_reverse            &lt;= UTMI_REG13_lane_reverse_BIT_RESET;
27198      1/1              UTMI_REG13_lane_reverse_en         &lt;= UTMI_REG13_lane_reverse_en_BIT_RESET;
27199      1/1              UTMI_REG14_dm_pullup2              &lt;= UTMI_REG14_dm_pullup2_BIT_RESET;
27200      1/1              UTMI_REG14_dm_pullup2_en           &lt;= UTMI_REG14_dm_pullup2_en_BIT_RESET;
27201      1/1              UTMI_REG14_dp_pullup2              &lt;= UTMI_REG14_dp_pullup2_BIT_RESET;
27202      1/1              UTMI_REG14_dp_pullup2_en           &lt;= UTMI_REG14_dp_pullup2_en_BIT_RESET;
27203      1/1              UTMI_REG14_dm_pullup1              &lt;= UTMI_REG14_dm_pullup1_BIT_RESET;
27204      1/1              UTMI_REG14_dm_pullup1_en           &lt;= UTMI_REG14_dm_pullup1_en_BIT_RESET;
27205      1/1              UTMI_REG14_dp_pullup1              &lt;= UTMI_REG14_dp_pullup1_BIT_RESET;
27206      1/1              UTMI_REG14_dp_pullup1_en           &lt;= UTMI_REG14_dp_pullup1_en_BIT_RESET;
27207      1/1              UTMI_REG15_txvalid_gate_threshold_fs &lt;= UTMI_REG15_txvalid_gate_threshold_fs_BIT_RESET;
27208      1/1              UTMI_REG15_txvalid_gate_threshold_hs &lt;= UTMI_REG15_txvalid_gate_threshold_hs_BIT_RESET;
27209      1/1              UTMI_REG15_ted_en_value            &lt;= UTMI_REG15_ted_en_value_BIT_RESET;
27210      1/1              UTMI_REG15_ted_en_cnt              &lt;= UTMI_REG15_ted_en_cnt_BIT_RESET;
27211      1/1              UTMI_REG15_ed_en_value             &lt;= UTMI_REG15_ed_en_value_BIT_RESET;
27212      1/1              UTMI_REG15_ed_en_cnt               &lt;= UTMI_REG15_ed_en_cnt_BIT_RESET;
27213      1/1              UTMI_REG16_unused                  &lt;= UTMI_REG16_unused_BIT_RESET;
27214      1/1              UTMI_REG17_squelch_count_idle      &lt;= UTMI_REG17_squelch_count_idle_BIT_RESET;
27215      1/1              UTMI_REG17_squelch_count_idle_en   &lt;= UTMI_REG17_squelch_count_idle_en_BIT_RESET;
27216      1/1              UTMI_REG17_tx_sq_cnt               &lt;= UTMI_REG17_tx_sq_cnt_BIT_RESET;
27217      1/1              UTMI_REG17_tx_sq_cnt_en            &lt;= UTMI_REG17_tx_sq_cnt_en_BIT_RESET;
27218      1/1              UTMI_REG18_sleep_value             &lt;= UTMI_REG18_sleep_value_BIT_RESET;
27219      1/1              UTMI_REG18_sleep_en                &lt;= UTMI_REG18_sleep_en_BIT_RESET;
27220      1/1              UTMI_REG18_bist_powerup            &lt;= UTMI_REG18_bist_powerup_BIT_RESET;
27221      1/1              UTMI_REG18_bist_powerup_en         &lt;= UTMI_REG18_bist_powerup_en_BIT_RESET;
27222      1/1              UTMI_REG18_powerup_en              &lt;= UTMI_REG18_powerup_en_BIT_RESET;
27223      1/1              UTMI_REG18_unused                  &lt;= UTMI_REG18_unused_BIT_RESET;
27224      1/1              UTMI_REG18_clipper_en              &lt;= UTMI_REG18_clipper_en_BIT_RESET;
27225      1/1              UTMI_REG18_clipper_en_en           &lt;= UTMI_REG18_clipper_en_en_BIT_RESET;
27226      1/1              UTMI_REG19_unused                  &lt;= UTMI_REG19_unused_BIT_RESET;
27227      1/1              UTMI_REG19_ted_sw_en               &lt;= UTMI_REG19_ted_sw_en_BIT_RESET;
27228      1/1              UTMI_REG20_hostdiscon_rst_reg      &lt;= UTMI_REG20_hostdiscon_rst_reg_BIT_RESET;
27229      1/1              UTMI_REG20_hostdiscon_rst_reg_en   &lt;= UTMI_REG20_hostdiscon_rst_reg_en_BIT_RESET;
27230      1/1              UTMI_REG20_calib_rst_dt            &lt;= UTMI_REG20_calib_rst_dt_BIT_RESET;
27231      1/1              UTMI_REG20_calib_rst_dt_en         &lt;= UTMI_REG20_calib_rst_dt_en_BIT_RESET;
27232      1/1              UTMI_REG21_calib_triger_posedge    &lt;= UTMI_REG21_calib_triger_posedge_BIT_RESET;
27233      1/1              UTMI_REG21_auto_cal_enable         &lt;= UTMI_REG21_auto_cal_enable_BIT_RESET;
27234      1/1              UTMI_REG21_absvalid                &lt;= UTMI_REG21_absvalid_BIT_RESET;
27235      1/1              UTMI_REG21_absvalid_en             &lt;= UTMI_REG21_absvalid_en_BIT_RESET;
27236      1/1              UTMI_REG21_vbusvalid               &lt;= UTMI_REG21_vbusvalid_BIT_RESET;
27237      1/1              UTMI_REG21_vbusvalid_en            &lt;= UTMI_REG21_vbusvalid_en_BIT_RESET;
27238      1/1              UTMI_REG21_suspendm                &lt;= UTMI_REG21_suspendm_BIT_RESET;
27239      1/1              UTMI_REG21_suspendm_en             &lt;= UTMI_REG21_suspendm_en_BIT_RESET;
27240      1/1              UTMI_REG22_bccalib_offset          &lt;= UTMI_REG22_bccalib_offset_BIT_RESET;
27241      1/1              UTMI_REG23_hscalib_offset          &lt;= UTMI_REG23_hscalib_offset_BIT_RESET;
27242      1/1              UTMI_REG24_fscalib_offset          &lt;= UTMI_REG24_fscalib_offset_BIT_RESET;
27243      1/1              UTMI_REG25_unused                  &lt;= UTMI_REG25_unused_BIT_RESET;
27244      1/1              UTMI_REG25_hscalib                 &lt;= UTMI_REG25_hscalib_BIT_RESET;
27245      1/1              UTMI_REG26_unused                  &lt;= UTMI_REG26_unused_BIT_RESET;
27246      1/1              UTMI_REG26_fscalib                 &lt;= UTMI_REG26_fscalib_BIT_RESET;
27247      1/1              UTMI_REG27_unused                  &lt;= UTMI_REG27_unused_BIT_RESET;
27248      1/1              UTMI_REG27_bccalib                 &lt;= UTMI_REG27_bccalib_BIT_RESET;
27249      1/1              UTMI_REG28_cdr_eb_wr_reset         &lt;= UTMI_REG28_cdr_eb_wr_reset_BIT_RESET;
27250      1/1              UTMI_REG28_unused                  &lt;= UTMI_REG28_unused_BIT_RESET;
27251      1/1              UTMI_REG29_unused                  &lt;= UTMI_REG29_unused_BIT_RESET;
27252      1/1              UTMI_REG29_pll_standalone          &lt;= UTMI_REG29_pll_standalone_BIT_RESET;
27253      1/1              UTMI_REG29_pll_standalone_en       &lt;= UTMI_REG29_pll_standalone_en_BIT_RESET;
27254      1/1              UTMI_REG29_spare_out               &lt;= UTMI_REG29_spare_out_BIT_RESET;
27255      1/1              UTMI_REG30_unused                  &lt;= UTMI_REG30_unused_BIT_RESET;
27256      1/1              UTMI_REG30_pll_480_clock_gate_ovr  &lt;= UTMI_REG30_pll_480_clock_gate_ovr_BIT_RESET;
27257      1/1              UTMI_REG30_scan_ats_hs_clock_gate_ovr &lt;= UTMI_REG30_scan_ats_hs_clock_gate_ovr_BIT_RESET;
27258      1/1              UTMI_REG30_vco_pll_clock_gate_ovr  &lt;= UTMI_REG30_vco_pll_clock_gate_ovr_BIT_RESET;
27259      1/1              UTMI_REG30_dig_div_refclock_gate_ovr &lt;= UTMI_REG30_dig_div_refclock_gate_ovr_BIT_RESET;
27260      1/1              UTMI_REG30_fb_clock_gate_ovr       &lt;= UTMI_REG30_fb_clock_gate_ovr_BIT_RESET;
27261      1/1              UTMI_REG30_ana_div_refclock_gate_ovr &lt;= UTMI_REG30_ana_div_refclock_gate_ovr_BIT_RESET;
27262      1/1              UTMI_REG30_hs_clock_gate_ovr       &lt;= UTMI_REG30_hs_clock_gate_ovr_BIT_RESET;
27263      1/1              UTMI_UNUSED_REG0_unused            &lt;= UTMI_UNUSED_REG0_unused_BIT_RESET;
27264      1/1              UTMI_UNUSED_REG1_unused            &lt;= UTMI_UNUSED_REG1_unused_BIT_RESET;
27265      1/1              UTMI_UNUSED_REG2_unused            &lt;= UTMI_UNUSED_REG2_unused_BIT_RESET;
27266      1/1              UTMI_UNUSED_REG3_unused            &lt;= UTMI_UNUSED_REG3_unused_BIT_RESET;
27267                     end
27268                   else  
27269                     begin
27270      <font color = "red">0/1     ==>      if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1) )</font>
27271                       begin  
27272      <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
27273                           UTMI_REG0_REG_OFFSET[7:0]:
27274      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27275      <font color = "red">0/1     ==>              UTMI_REG0_loopback_sel[1:0] &lt;= PWDATA[7:6];</font>
27276      <font color = "red">0/1     ==>              UTMI_REG0_loopback_en      &lt;= PWDATA[5];</font>
27277      <font color = "red">0/1     ==>              UTMI_REG0_bist_mode_sel[3:0] &lt;= PWDATA[4:1];</font>
27278      <font color = "red">0/1     ==>              UTMI_REG0_bist_en          &lt;= PWDATA[0];</font>
27279                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27280                           UTMI_REG1_REG_OFFSET[7:0]:
27281      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27282      <font color = "red">0/1     ==>              UTMI_REG1_bist_err[1:0]    &lt;= PWDATA[7:6];</font>
27283      <font color = "red">0/1     ==>              UTMI_REG1_bist_soft_rst    &lt;= PWDATA[5];</font>
27284      <font color = "red">0/1     ==>              UTMI_REG1_tx_lsfs_soft_rst &lt;= PWDATA[4];</font>
27285      <font color = "red">0/1     ==>              UTMI_REG1_tx_hs_soft_rst   &lt;= PWDATA[3];</font>
27286      <font color = "red">0/1     ==>              UTMI_REG1_clkdiv_soft_rst  &lt;= PWDATA[2];</font>
27287      <font color = "red">0/1     ==>              UTMI_REG1_calib_soft_rst   &lt;= PWDATA[1];</font>
27288      <font color = "red">0/1     ==>              UTMI_REG1_phy_soft_rst     &lt;= PWDATA[0];</font>
27289                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27290                           UTMI_REG2_REG_OFFSET[7:0]:
27291      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27292      <font color = "red">0/1     ==>              UTMI_REG2_rx_cntrl_soft_rst &lt;= PWDATA[7];</font>
27293      <font color = "red">0/1     ==>              UTMI_REG2_shift_reg_soft_rst &lt;= PWDATA[6];</font>
27294      <font color = "red">0/1     ==>              UTMI_REG2_bitunstuff_soft_rst &lt;= PWDATA[5];</font>
27295      <font color = "red">0/1     ==>              UTMI_REG2_nrzi_dec_soft_rst &lt;= PWDATA[4];</font>
27296      <font color = "red">0/1     ==>              UTMI_REG2_eop_det_soft_rst &lt;= PWDATA[3];</font>
27297      <font color = "red">0/1     ==>              UTMI_REG2_sync_det_soft_rst &lt;= PWDATA[2];</font>
27298      <font color = "red">0/1     ==>              UTMI_REG2_lsfs_dll_soft_rst &lt;= PWDATA[1];</font>
27299      <font color = "red">0/1     ==>              UTMI_REG2_rx_hs_soft_rst   &lt;= PWDATA[0];</font>
27300                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27301                           UTMI_REG3_REG_OFFSET[7:0]:
27302      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27303      <font color = "red">0/1     ==>              UTMI_REG3_hs_rx_err        &lt;= PWDATA[7];</font>
27304      <font color = "red">0/1     ==>              UTMI_REG3_ls_linestate_fil_en &lt;= PWDATA[6];</font>
27305      <font color = "red">0/1     ==>              UTMI_REG3_fs_linestate_fil_cnt[4:0] &lt;= PWDATA[5:1];</font>
27306      <font color = "red">0/1     ==>              UTMI_REG3_fs_linestate_fil_en &lt;= PWDATA[0];</font>
27307                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27308                           UTMI_REG4_REG_OFFSET[7:0]:
27309      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27310      <font color = "red">0/1     ==>              UTMI_REG4_ls_linestate_fil_cnt[7:0] &lt;= PWDATA[7:0];</font>
27311                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27312                           UTMI_REG5_REG_OFFSET[7:0]:
27313      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27314      <font color = "red">0/1     ==>              UTMI_REG5_bist_mode_en     &lt;= PWDATA[7];</font>
27315      <font color = "red">0/1     ==>              UTMI_REG5_bist_on          &lt;= PWDATA[6];</font>
27316      <font color = "red">0/1     ==>              UTMI_REG5_hstx_boost_deamp_off &lt;= PWDATA[5];</font>
27317      <font color = "red">0/1     ==>              UTMI_REG5_hstx_boost       &lt;= PWDATA[4];</font>
27318      <font color = "red">0/1     ==>              UTMI_REG5_hs_samp          &lt;= PWDATA[3];</font>
27319      <font color = "red">0/1     ==>              UTMI_REG5_hs_samp_en       &lt;= PWDATA[2];</font>
27320      <font color = "red">0/1     ==>              UTMI_REG5_hsrx             &lt;= PWDATA[1];</font>
27321      <font color = "red">0/1     ==>              UTMI_REG5_hsrx_en          &lt;= PWDATA[0];</font>
27322                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27323                           UTMI_REG6_REG_OFFSET[7:0]:
27324      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27325      <font color = "red">0/1     ==>              UTMI_REG6_vbusvalid_cntrl  &lt;= PWDATA[7];</font>
27326      <font color = "red">0/1     ==>              UTMI_REG6_vbusvalid_l3_dev_en &lt;= PWDATA[6];</font>
27327      <font color = "red">0/1     ==>              UTMI_REG6_hs_drven_threshold[4:0] &lt;= PWDATA[5:1];</font>
27328      <font color = "red">0/1     ==>              UTMI_REG6_hs_drven_th_en   &lt;= PWDATA[0];</font>
27329                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27330                           UTMI_REG7_REG_OFFSET[7:0]:
27331      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27332      <font color = "red">0/1     ==>              UTMI_REG7_hstx_bc_mode     &lt;= PWDATA[7];</font>
27333      <font color = "red">0/1     ==>              UTMI_REG7_hstx_bc_en       &lt;= PWDATA[6];</font>
27334      <font color = "red">0/1     ==>              UTMI_REG7_hstx_chirp_mode  &lt;= PWDATA[5];</font>
27335      <font color = "red">0/1     ==>              UTMI_REG7_hstx_chirp_en    &lt;= PWDATA[4];</font>
27336      <font color = "red">0/1     ==>              UTMI_REG7_hstx_en_del      &lt;= PWDATA[3];</font>
27337      <font color = "red">0/1     ==>              UTMI_REG7_hstx_en_del_en   &lt;= PWDATA[2];</font>
27338      <font color = "red">0/1     ==>              UTMI_REG7_hstx             &lt;= PWDATA[1];</font>
27339      <font color = "red">0/1     ==>              UTMI_REG7_hstx_en          &lt;= PWDATA[0];</font>
27340                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27341                           UTMI_REG8_REG_OFFSET[7:0]:
27342      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27343      <font color = "red">0/1     ==>              UTMI_REG8_hs_term          &lt;= PWDATA[7];</font>
27344      <font color = "red">0/1     ==>              UTMI_REG8_hs_term_en       &lt;= PWDATA[6];</font>
27345      <font color = "red">0/1     ==>              UTMI_REG8_hstx_data        &lt;= PWDATA[5];</font>
27346      <font color = "red">0/1     ==>              UTMI_REG8_hstx_data_en     &lt;= PWDATA[4];</font>
27347      <font color = "red">0/1     ==>              UTMI_REG8_hstx_drv         &lt;= PWDATA[3];</font>
27348      <font color = "red">0/1     ==>              UTMI_REG8_hstx_drv_en      &lt;= PWDATA[2];</font>
27349      <font color = "red">0/1     ==>              UTMI_REG8_hstx_predrv      &lt;= PWDATA[1];</font>
27350      <font color = "red">0/1     ==>              UTMI_REG8_hstx_predrv_en   &lt;= PWDATA[0];</font>
27351                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27352                           UTMI_REG9_REG_OFFSET[7:0]:
27353      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27354      <font color = "red">0/1     ==>              UTMI_REG9_clkoff_en        &lt;= PWDATA[7];</font>
27355      <font color = "red">0/1     ==>              UTMI_REG9_sdc_space[2:0]   &lt;= PWDATA[6:4];</font>
27356      <font color = "red">0/1     ==>              UTMI_REG9_sdc_space_en     &lt;= PWDATA[3];</font>
27357      <font color = "red">0/1     ==>              UTMI_REG9_hstx_en_del_th[1:0] &lt;= PWDATA[2:1];</font>
27358      <font color = "red">0/1     ==>              UTMI_REG9_hstx_en_del_th_en &lt;= PWDATA[0];</font>
27359                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27360                           UTMI_REG10_REG_OFFSET[7:0]:
27361      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27362      <font color = "red">0/1     ==>              UTMI_REG10_pll_clkon       &lt;= PWDATA[7];</font>
27363      <font color = "red">0/1     ==>              UTMI_REG10_pll_clkon_en    &lt;= PWDATA[6];</font>
27364      <font color = "red">0/1     ==>              UTMI_REG10_bg_pd_bg_ok     &lt;= PWDATA[5];</font>
27365      <font color = "red">0/1     ==>              UTMI_REG10_bg_pd_bg_ok_en  &lt;= PWDATA[4];</font>
27366      <font color = "red">0/1     ==>              UTMI_REG10_lsfs_serx       &lt;= PWDATA[3];</font>
27367      <font color = "red">0/1     ==>              UTMI_REG10_lsfs_serx_en    &lt;= PWDATA[2];</font>
27368      <font color = "red">0/1     ==>              UTMI_REG10_lsfs_rx         &lt;= PWDATA[1];</font>
27369      <font color = "red">0/1     ==>              UTMI_REG10_lsfs_rx_en      &lt;= PWDATA[0];</font>
27370                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27371                           UTMI_REG11_REG_OFFSET[7:0]:
27372      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27373      <font color = "red">0/1     ==>              UTMI_REG11_clean_linestate_serx_mask_en &lt;= PWDATA[7];</font>
27374      <font color = "red">0/1     ==>              UTMI_REG11_serx_mask_en    &lt;= PWDATA[6];</font>
27375      <font color = "red">0/1     ==>              UTMI_REG11_serx_mask_threshold[1:0] &lt;= PWDATA[5:4];</font>
27376      <font color = "red">0/1     ==>              UTMI_REG11_lsfs_tx         &lt;= PWDATA[3];</font>
27377      <font color = "red">0/1     ==>              UTMI_REG11_lsfs_tx_en      &lt;= PWDATA[2];</font>
27378      <font color = "red">0/1     ==>              UTMI_REG11_fsls_edgesel    &lt;= PWDATA[1];</font>
27379      <font color = "red">0/1     ==>              UTMI_REG11_fsls_edgesel_en &lt;= PWDATA[0];</font>
27380                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27381                           UTMI_REG12_REG_OFFSET[7:0]:
27382      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27383      <font color = "red">0/1     ==>              UTMI_REG12_serx_bias_en[1:0] &lt;= PWDATA[7:6];</font>
27384      <font color = "red">0/1     ==>              UTMI_REG12_fsls_tx_data    &lt;= PWDATA[5];</font>
27385      <font color = "red">0/1     ==>              UTMI_REG12_fsls_tx_data_en &lt;= PWDATA[4];</font>
27386      <font color = "red">0/1     ==>              UTMI_REG12_fsls_tx_se0     &lt;= PWDATA[3];</font>
27387      <font color = "red">0/1     ==>              UTMI_REG12_fsls_tx_se0_en  &lt;= PWDATA[2];</font>
27388      <font color = "red">0/1     ==>              UTMI_REG12_fsls_tx_drv     &lt;= PWDATA[1];</font>
27389      <font color = "red">0/1     ==>              UTMI_REG12_fsls_tx_drv_en  &lt;= PWDATA[0];</font>
27390                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27391                           UTMI_REG13_REG_OFFSET[7:0]:
27392      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27393      <font color = "red">0/1     ==>              UTMI_REG13_fsls_serialmode_pullup2 &lt;= PWDATA[7];</font>
27394      <font color = "red">0/1     ==>              UTMI_REG13_fsls_serialmode_pullup2_en &lt;= PWDATA[6];</font>
27395      <font color = "red">0/1     ==>              UTMI_REG13_dm_pulldown     &lt;= PWDATA[5];</font>
27396      <font color = "red">0/1     ==>              UTMI_REG13_dm_pulldown_en  &lt;= PWDATA[4];</font>
27397      <font color = "red">0/1     ==>              UTMI_REG13_dp_pulldown     &lt;= PWDATA[3];</font>
27398      <font color = "red">0/1     ==>              UTMI_REG13_dp_pulldown_en  &lt;= PWDATA[2];</font>
27399      <font color = "red">0/1     ==>              UTMI_REG13_lane_reverse    &lt;= PWDATA[1];</font>
27400      <font color = "red">0/1     ==>              UTMI_REG13_lane_reverse_en &lt;= PWDATA[0];</font>
27401                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27402                           UTMI_REG14_REG_OFFSET[7:0]:
27403      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27404      <font color = "red">0/1     ==>              UTMI_REG14_dm_pullup2      &lt;= PWDATA[7];</font>
27405      <font color = "red">0/1     ==>              UTMI_REG14_dm_pullup2_en   &lt;= PWDATA[6];</font>
27406      <font color = "red">0/1     ==>              UTMI_REG14_dp_pullup2      &lt;= PWDATA[5];</font>
27407      <font color = "red">0/1     ==>              UTMI_REG14_dp_pullup2_en   &lt;= PWDATA[4];</font>
27408      <font color = "red">0/1     ==>              UTMI_REG14_dm_pullup1      &lt;= PWDATA[3];</font>
27409      <font color = "red">0/1     ==>              UTMI_REG14_dm_pullup1_en   &lt;= PWDATA[2];</font>
27410      <font color = "red">0/1     ==>              UTMI_REG14_dp_pullup1      &lt;= PWDATA[1];</font>
27411      <font color = "red">0/1     ==>              UTMI_REG14_dp_pullup1_en   &lt;= PWDATA[0];</font>
27412                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27413                           UTMI_REG15_REG_OFFSET[7:0]:
27414      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27415      <font color = "red">0/1     ==>              UTMI_REG15_txvalid_gate_threshold_fs[1:0] &lt;= PWDATA[7:6];</font>
27416      <font color = "red">0/1     ==>              UTMI_REG15_txvalid_gate_threshold_hs[1:0] &lt;= PWDATA[5:4];</font>
27417      <font color = "red">0/1     ==>              UTMI_REG15_ted_en_value    &lt;= PWDATA[3];</font>
27418      <font color = "red">0/1     ==>              UTMI_REG15_ted_en_cnt      &lt;= PWDATA[2];</font>
27419      <font color = "red">0/1     ==>              UTMI_REG15_ed_en_value     &lt;= PWDATA[1];</font>
27420      <font color = "red">0/1     ==>              UTMI_REG15_ed_en_cnt       &lt;= PWDATA[0];</font>
27421                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27422                           UTMI_REG16_REG_OFFSET[7:0]:
27423      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27424      <font color = "red">0/1     ==>              UTMI_REG16_unused[7:0]     &lt;= PWDATA[7:0];</font>
27425                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27426                           UTMI_REG17_REG_OFFSET[7:0]:
27427      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27428      <font color = "red">0/1     ==>              UTMI_REG17_squelch_count_idle[1:0] &lt;= PWDATA[7:6];</font>
27429      <font color = "red">0/1     ==>              UTMI_REG17_squelch_count_idle_en &lt;= PWDATA[5];</font>
27430      <font color = "red">0/1     ==>              UTMI_REG17_tx_sq_cnt[3:0]  &lt;= PWDATA[4:1];</font>
27431      <font color = "red">0/1     ==>              UTMI_REG17_tx_sq_cnt_en    &lt;= PWDATA[0];</font>
27432                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27433                           UTMI_REG18_REG_OFFSET[7:0]:
27434      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27435      <font color = "red">0/1     ==>              UTMI_REG18_sleep_value     &lt;= PWDATA[7];</font>
27436      <font color = "red">0/1     ==>              UTMI_REG18_sleep_en        &lt;= PWDATA[6];</font>
27437      <font color = "red">0/1     ==>              UTMI_REG18_bist_powerup    &lt;= PWDATA[5];</font>
27438      <font color = "red">0/1     ==>              UTMI_REG18_bist_powerup_en &lt;= PWDATA[4];</font>
27439      <font color = "red">0/1     ==>              UTMI_REG18_powerup_en      &lt;= PWDATA[3];</font>
27440      <font color = "red">0/1     ==>              UTMI_REG18_unused          &lt;= PWDATA[2];</font>
27441      <font color = "red">0/1     ==>              UTMI_REG18_clipper_en      &lt;= PWDATA[1];</font>
27442      <font color = "red">0/1     ==>              UTMI_REG18_clipper_en_en   &lt;= PWDATA[0];</font>
27443                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27444                           UTMI_REG19_REG_OFFSET[7:0]:
27445      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27446      <font color = "red">0/1     ==>              UTMI_REG19_unused[6:0]     &lt;= PWDATA[7:1];</font>
27447      <font color = "red">0/1     ==>              UTMI_REG19_ted_sw_en       &lt;= PWDATA[0];</font>
27448                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27449                           UTMI_REG20_REG_OFFSET[7:0]:
27450      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27451      <font color = "red">0/1     ==>              UTMI_REG20_hostdiscon_rst_reg &lt;= PWDATA[7];</font>
27452      <font color = "red">0/1     ==>              UTMI_REG20_hostdiscon_rst_reg_en &lt;= PWDATA[6];</font>
27453      <font color = "red">0/1     ==>              UTMI_REG20_calib_rst_dt[4:0] &lt;= PWDATA[5:1];</font>
27454      <font color = "red">0/1     ==>              UTMI_REG20_calib_rst_dt_en &lt;= PWDATA[0];</font>
27455                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27456                           UTMI_REG21_REG_OFFSET[7:0]:
27457      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27458      <font color = "red">0/1     ==>              UTMI_REG21_calib_triger_posedge &lt;= PWDATA[7];</font>
27459      <font color = "red">0/1     ==>              UTMI_REG21_auto_cal_enable &lt;= PWDATA[6];</font>
27460      <font color = "red">0/1     ==>              UTMI_REG21_absvalid        &lt;= PWDATA[5];</font>
27461      <font color = "red">0/1     ==>              UTMI_REG21_absvalid_en     &lt;= PWDATA[4];</font>
27462      <font color = "red">0/1     ==>              UTMI_REG21_vbusvalid       &lt;= PWDATA[3];</font>
27463      <font color = "red">0/1     ==>              UTMI_REG21_vbusvalid_en    &lt;= PWDATA[2];</font>
27464      <font color = "red">0/1     ==>              UTMI_REG21_suspendm        &lt;= PWDATA[1];</font>
27465      <font color = "red">0/1     ==>              UTMI_REG21_suspendm_en     &lt;= PWDATA[0];</font>
27466                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27467                           UTMI_REG22_REG_OFFSET[7:0]:
27468      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27469      <font color = "red">0/1     ==>              UTMI_REG22_bccalib_offset[7:0] &lt;= PWDATA[7:0];</font>
27470                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27471                           UTMI_REG23_REG_OFFSET[7:0]:
27472      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27473      <font color = "red">0/1     ==>              UTMI_REG23_hscalib_offset[7:0] &lt;= PWDATA[7:0];</font>
27474                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27475                           UTMI_REG24_REG_OFFSET[7:0]:
27476      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27477      <font color = "red">0/1     ==>              UTMI_REG24_fscalib_offset[7:0] &lt;= PWDATA[7:0];</font>
27478                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27479                           UTMI_REG25_REG_OFFSET[7:0]:
27480      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27481      <font color = "red">0/1     ==>              UTMI_REG25_unused          &lt;= PWDATA[7];</font>
27482      <font color = "red">0/1     ==>              UTMI_REG25_hscalib[6:0]    &lt;= PWDATA[6:0];</font>
27483                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27484                           UTMI_REG26_REG_OFFSET[7:0]:
27485      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27486      <font color = "red">0/1     ==>              UTMI_REG26_unused          &lt;= PWDATA[7];</font>
27487      <font color = "red">0/1     ==>              UTMI_REG26_fscalib[6:0]    &lt;= PWDATA[6:0];</font>
27488                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27489                           UTMI_REG27_REG_OFFSET[7:0]:
27490      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27491      <font color = "red">0/1     ==>              UTMI_REG27_unused          &lt;= PWDATA[7];</font>
27492      <font color = "red">0/1     ==>              UTMI_REG27_bccalib[6:0]    &lt;= PWDATA[6:0];</font>
27493                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27494                           UTMI_REG28_REG_OFFSET[7:0]:
27495      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27496      <font color = "red">0/1     ==>              UTMI_REG28_cdr_eb_wr_reset &lt;= PWDATA[7];</font>
27497      <font color = "red">0/1     ==>              UTMI_REG28_unused[6:0]     &lt;= PWDATA[6:0];</font>
27498                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27499                           UTMI_REG29_REG_OFFSET[7:0]:
27500      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27501      <font color = "red">0/1     ==>              UTMI_REG29_unused[1:0]     &lt;= PWDATA[7:6];</font>
27502      <font color = "red">0/1     ==>              UTMI_REG29_pll_standalone  &lt;= PWDATA[5];</font>
27503      <font color = "red">0/1     ==>              UTMI_REG29_pll_standalone_en &lt;= PWDATA[4];</font>
27504      <font color = "red">0/1     ==>              UTMI_REG29_spare_out[3:0]  &lt;= PWDATA[3:0];</font>
27505                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27506                           UTMI_REG30_REG_OFFSET[7:0]:
27507      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27508      <font color = "red">0/1     ==>              UTMI_REG30_unused          &lt;= PWDATA[7];</font>
27509      <font color = "red">0/1     ==>              UTMI_REG30_pll_480_clock_gate_ovr &lt;= PWDATA[6];</font>
27510      <font color = "red">0/1     ==>              UTMI_REG30_scan_ats_hs_clock_gate_ovr &lt;= PWDATA[5];</font>
27511      <font color = "red">0/1     ==>              UTMI_REG30_vco_pll_clock_gate_ovr &lt;= PWDATA[4];</font>
27512      <font color = "red">0/1     ==>              UTMI_REG30_dig_div_refclock_gate_ovr &lt;= PWDATA[3];</font>
27513      <font color = "red">0/1     ==>              UTMI_REG30_fb_clock_gate_ovr &lt;= PWDATA[2];</font>
27514      <font color = "red">0/1     ==>              UTMI_REG30_ana_div_refclock_gate_ovr &lt;= PWDATA[1];</font>
27515      <font color = "red">0/1     ==>              UTMI_REG30_hs_clock_gate_ovr &lt;= PWDATA[0];</font>
27516                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27517                           UTMI_UNUSED_REG0_REG_OFFSET[7:0]:
27518      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27519      <font color = "red">0/1     ==>              UTMI_UNUSED_REG0_unused[7:0] &lt;= PWDATA[7:0];</font>
27520                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27521                           UTMI_UNUSED_REG1_REG_OFFSET[7:0]:
27522      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27523      <font color = "red">0/1     ==>              UTMI_UNUSED_REG1_unused[7:0] &lt;= PWDATA[7:0];</font>
27524                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27525                           UTMI_UNUSED_REG2_REG_OFFSET[7:0]:
27526      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27527      <font color = "red">0/1     ==>              UTMI_UNUSED_REG2_unused[7:0] &lt;= PWDATA[7:0];</font>
27528                             end
                   <font color = "red">==>  MISSING_ELSE</font>
27529                           UTMI_UNUSED_REG3_REG_OFFSET[7:0]:
27530      <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
27531      <font color = "red">0/1     ==>              UTMI_UNUSED_REG3_unused[7:0] &lt;= PWDATA[7:0];</font>
27532                             end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
27533                           endcase
27534                       end  
                   <font color = "red">==>  MISSING_ELSE</font>
27535                     end  
27536                   end  
27537                   always @(*)
27538                   begin
27539      1/1            PRDATA[7:0] = 8'h0;
27540      1/1              if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
27541                       begin
27542      <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
27543                           UTMI_REG0_REG_OFFSET[7:0]: begin
27544      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG0_loopback_sel[1:0];</font>
27545      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG0_loopback_en;</font>
27546      <font color = "red">0/1     ==>            PRDATA[4:1] = UTMI_REG0_bist_mode_sel[3:0];</font>
27547      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG0_bist_en;</font>
27548                           end
27549                           UTMI_REG1_REG_OFFSET[7:0]: begin
27550      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG1_bist_err[1:0];</font>
27551      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG1_bist_soft_rst;</font>
27552      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG1_tx_lsfs_soft_rst;</font>
27553      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG1_tx_hs_soft_rst;</font>
27554      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG1_clkdiv_soft_rst;</font>
27555      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG1_calib_soft_rst;</font>
27556      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG1_phy_soft_rst;</font>
27557                           end
27558                           UTMI_REG2_REG_OFFSET[7:0]: begin
27559      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG2_rx_cntrl_soft_rst;</font>
27560      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG2_shift_reg_soft_rst;</font>
27561      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG2_bitunstuff_soft_rst;</font>
27562      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG2_nrzi_dec_soft_rst;</font>
27563      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG2_eop_det_soft_rst;</font>
27564      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG2_sync_det_soft_rst;</font>
27565      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG2_lsfs_dll_soft_rst;</font>
27566      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG2_rx_hs_soft_rst;</font>
27567                           end
27568                           UTMI_REG3_REG_OFFSET[7:0]: begin
27569      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG3_hs_rx_err;</font>
27570      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG3_ls_linestate_fil_en;</font>
27571      <font color = "red">0/1     ==>            PRDATA[5:1] = UTMI_REG3_fs_linestate_fil_cnt[4:0];</font>
27572      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG3_fs_linestate_fil_en;</font>
27573                           end
27574                           UTMI_REG4_REG_OFFSET[7:0]: begin
27575      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG4_ls_linestate_fil_cnt[7:0];</font>
27576                           end
27577                           UTMI_REG5_REG_OFFSET[7:0]: begin
27578      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG5_bist_mode_en;</font>
27579      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG5_bist_on;</font>
27580      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG5_hstx_boost_deamp_off;</font>
27581      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG5_hstx_boost;</font>
27582      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG5_hs_samp;</font>
27583      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG5_hs_samp_en;</font>
27584      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG5_hsrx;</font>
27585      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG5_hsrx_en;</font>
27586                           end
27587                           UTMI_REG6_REG_OFFSET[7:0]: begin
27588      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG6_vbusvalid_cntrl;</font>
27589      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG6_vbusvalid_l3_dev_en;</font>
27590      <font color = "red">0/1     ==>            PRDATA[5:1] = UTMI_REG6_hs_drven_threshold[4:0];</font>
27591      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG6_hs_drven_th_en;</font>
27592                           end
27593                           UTMI_REG7_REG_OFFSET[7:0]: begin
27594      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG7_hstx_bc_mode;</font>
27595      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG7_hstx_bc_en;</font>
27596      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG7_hstx_chirp_mode;</font>
27597      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG7_hstx_chirp_en;</font>
27598      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG7_hstx_en_del;</font>
27599      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG7_hstx_en_del_en;</font>
27600      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG7_hstx;</font>
27601      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG7_hstx_en;</font>
27602                           end
27603                           UTMI_REG8_REG_OFFSET[7:0]: begin
27604      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG8_hs_term;</font>
27605      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG8_hs_term_en;</font>
27606      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG8_hstx_data;</font>
27607      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG8_hstx_data_en;</font>
27608      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG8_hstx_drv;</font>
27609      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG8_hstx_drv_en;</font>
27610      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG8_hstx_predrv;</font>
27611      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG8_hstx_predrv_en;</font>
27612                           end
27613                           UTMI_REG9_REG_OFFSET[7:0]: begin
27614      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG9_clkoff_en;</font>
27615      <font color = "red">0/1     ==>            PRDATA[6:4] = UTMI_REG9_sdc_space[2:0];</font>
27616      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG9_sdc_space_en;</font>
27617      <font color = "red">0/1     ==>            PRDATA[2:1] = UTMI_REG9_hstx_en_del_th[1:0];</font>
27618      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG9_hstx_en_del_th_en;</font>
27619                           end
27620                           UTMI_REG10_REG_OFFSET[7:0]: begin
27621      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG10_pll_clkon;</font>
27622      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG10_pll_clkon_en;</font>
27623      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG10_bg_pd_bg_ok;</font>
27624      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG10_bg_pd_bg_ok_en;</font>
27625      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG10_lsfs_serx;</font>
27626      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG10_lsfs_serx_en;</font>
27627      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG10_lsfs_rx;</font>
27628      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG10_lsfs_rx_en;</font>
27629                           end
27630                           UTMI_REG11_REG_OFFSET[7:0]: begin
27631      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG11_clean_linestate_serx_mask_en;</font>
27632      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG11_serx_mask_en;</font>
27633      <font color = "red">0/1     ==>            PRDATA[5:4] = UTMI_REG11_serx_mask_threshold[1:0];</font>
27634      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG11_lsfs_tx;</font>
27635      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG11_lsfs_tx_en;</font>
27636      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG11_fsls_edgesel;</font>
27637      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG11_fsls_edgesel_en;</font>
27638                           end
27639                           UTMI_REG12_REG_OFFSET[7:0]: begin
27640      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG12_serx_bias_en[1:0];</font>
27641      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG12_fsls_tx_data;</font>
27642      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG12_fsls_tx_data_en;</font>
27643      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG12_fsls_tx_se0;</font>
27644      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG12_fsls_tx_se0_en;</font>
27645      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG12_fsls_tx_drv;</font>
27646      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG12_fsls_tx_drv_en;</font>
27647                           end
27648                           UTMI_REG13_REG_OFFSET[7:0]: begin
27649      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG13_fsls_serialmode_pullup2;</font>
27650      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG13_fsls_serialmode_pullup2_en;</font>
27651      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG13_dm_pulldown;</font>
27652      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG13_dm_pulldown_en;</font>
27653      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG13_dp_pulldown;</font>
27654      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG13_dp_pulldown_en;</font>
27655      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG13_lane_reverse;</font>
27656      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG13_lane_reverse_en;</font>
27657                           end
27658                           UTMI_REG14_REG_OFFSET[7:0]: begin
27659      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG14_dm_pullup2;</font>
27660      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG14_dm_pullup2_en;</font>
27661      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG14_dp_pullup2;</font>
27662      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG14_dp_pullup2_en;</font>
27663      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG14_dm_pullup1;</font>
27664      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG14_dm_pullup1_en;</font>
27665      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG14_dp_pullup1;</font>
27666      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG14_dp_pullup1_en;</font>
27667                           end
27668                           UTMI_REG15_REG_OFFSET[7:0]: begin
27669      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG15_txvalid_gate_threshold_fs[1:0];</font>
27670      <font color = "red">0/1     ==>            PRDATA[5:4] = UTMI_REG15_txvalid_gate_threshold_hs[1:0];</font>
27671      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG15_ted_en_value;</font>
27672      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG15_ted_en_cnt;</font>
27673      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG15_ed_en_value;</font>
27674      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG15_ed_en_cnt;</font>
27675                           end
27676                           UTMI_REG16_REG_OFFSET[7:0]: begin
27677      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG16_unused[7:0];</font>
27678                           end
27679                           UTMI_REG17_REG_OFFSET[7:0]: begin
27680      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG17_squelch_count_idle[1:0];</font>
27681      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG17_squelch_count_idle_en;</font>
27682      <font color = "red">0/1     ==>            PRDATA[4:1] = UTMI_REG17_tx_sq_cnt[3:0];</font>
27683      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG17_tx_sq_cnt_en;</font>
27684                           end
27685                           UTMI_REG18_REG_OFFSET[7:0]: begin
27686      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG18_sleep_value;</font>
27687      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG18_sleep_en;</font>
27688      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG18_bist_powerup;</font>
27689      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG18_bist_powerup_en;</font>
27690      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG18_powerup_en;</font>
27691      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG18_unused;</font>
27692      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG18_clipper_en;</font>
27693      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG18_clipper_en_en;</font>
27694                           end
27695                           UTMI_REG19_REG_OFFSET[7:0]: begin
27696      <font color = "red">0/1     ==>            PRDATA[7:1] = UTMI_REG19_unused[6:0];</font>
27697      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG19_ted_sw_en;</font>
27698                           end
27699                           UTMI_REG20_REG_OFFSET[7:0]: begin
27700      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG20_hostdiscon_rst_reg;</font>
27701      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG20_hostdiscon_rst_reg_en;</font>
27702      <font color = "red">0/1     ==>            PRDATA[5:1] = UTMI_REG20_calib_rst_dt[4:0];</font>
27703      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG20_calib_rst_dt_en;</font>
27704                           end
27705                           UTMI_REG21_REG_OFFSET[7:0]: begin
27706      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG21_calib_triger_posedge;</font>
27707      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG21_auto_cal_enable;</font>
27708      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG21_absvalid;</font>
27709      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG21_absvalid_en;</font>
27710      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG21_vbusvalid;</font>
27711      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG21_vbusvalid_en;</font>
27712      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG21_suspendm;</font>
27713      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG21_suspendm_en;</font>
27714                           end
27715                           UTMI_REG22_REG_OFFSET[7:0]: begin
27716      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG22_bccalib_offset[7:0];</font>
27717                           end
27718                           UTMI_REG23_REG_OFFSET[7:0]: begin
27719      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG23_hscalib_offset[7:0];</font>
27720                           end
27721                           UTMI_REG24_REG_OFFSET[7:0]: begin
27722      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG24_fscalib_offset[7:0];</font>
27723                           end
27724                           UTMI_REG25_REG_OFFSET[7:0]: begin
27725      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG25_unused;</font>
27726      <font color = "red">0/1     ==>            PRDATA[6:0] = UTMI_REG25_hscalib[6:0];</font>
27727                           end
27728                           UTMI_REG26_REG_OFFSET[7:0]: begin
27729      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG26_unused;</font>
27730      <font color = "red">0/1     ==>            PRDATA[6:0] = UTMI_REG26_fscalib[6:0];</font>
27731                           end
27732                           UTMI_REG27_REG_OFFSET[7:0]: begin
27733      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG27_unused;</font>
27734      <font color = "red">0/1     ==>            PRDATA[6:0] = UTMI_REG27_bccalib[6:0];</font>
27735                           end
27736                           UTMI_REG28_REG_OFFSET[7:0]: begin
27737      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG28_cdr_eb_wr_reset;</font>
27738      <font color = "red">0/1     ==>            PRDATA[6:0] = UTMI_REG28_unused[6:0];</font>
27739                           end
27740                           UTMI_REG29_REG_OFFSET[7:0]: begin
27741      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG29_unused[1:0];</font>
27742      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG29_pll_standalone;</font>
27743      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG29_pll_standalone_en;</font>
27744      <font color = "red">0/1     ==>            PRDATA[3:0] = UTMI_REG29_spare_out[3:0];</font>
27745                           end
27746                           UTMI_REG30_REG_OFFSET[7:0]: begin
27747      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG30_unused;</font>
27748      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG30_pll_480_clock_gate_ovr;</font>
27749      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG30_scan_ats_hs_clock_gate_ovr;</font>
27750      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG30_vco_pll_clock_gate_ovr;</font>
27751      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG30_dig_div_refclock_gate_ovr;</font>
27752      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG30_fb_clock_gate_ovr;</font>
27753      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG30_ana_div_refclock_gate_ovr;</font>
27754      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG30_hs_clock_gate_ovr;</font>
27755                           end
27756                           UTMI_UNUSED_REG0_REG_OFFSET[7:0]: begin
27757      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_UNUSED_REG0_unused[7:0];</font>
27758                           end
27759                           UTMI_UNUSED_REG1_REG_OFFSET[7:0]: begin
27760      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_UNUSED_REG1_unused[7:0];</font>
27761                           end
27762                           UTMI_UNUSED_REG2_REG_OFFSET[7:0]: begin
27763      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_UNUSED_REG2_unused[7:0];</font>
27764                           end
27765                           UTMI_UNUSED_REG3_REG_OFFSET[7:0]: begin
27766      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_UNUSED_REG3_unused[7:0];</font>
27767                           end
27768                           UTMI_REG31_REG_OFFSET[7:0]: begin
27769      <font color = "red">0/1     ==>            PRDATA[7:2] = UTMI_REG31_unused_IN[5:0];</font>
27770      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG31_bist_error_IN;</font>
27771      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG31_bist_complete_IN;</font>
27772                           end
27773                           UTMI_REG32_REG_OFFSET[7:0]: begin
27774      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG32_bist_err_count_IN[7:0];</font>
27775                           end
27776                           UTMI_REG33_REG_OFFSET[7:0]: begin
27777      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG33_bg_powergood_IN;</font>
27778      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG33_afe_hsrx_diff_data_IN;</font>
27779      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG33_hsrx_en_IN;</font>
27780      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG33_hsrx_sampler_enable_IN;</font>
27781      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG33_chirp_mode_en_IN;</font>
27782      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG33_hstx_en_IN;</font>
27783      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG33_hstx_en_delayed_IN;</font>
27784      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG33_hstx_boost_deamp_off_IN;</font>
27785                           end
27786                           UTMI_REG34_REG_OFFSET[7:0]: begin
27787      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG34_o_dprpu1_en_IN;</font>
27788      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG34_o_dmrpu1_en_IN;</font>
27789      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG34_o_dprpu2_en_IN;</font>
27790      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG34_o_dmrpu2_en_IN;</font>
27791      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG34_o_dprpd_en_IN;</font>
27792      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG34_o_dmrpd_en_IN;</font>
27793      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG34_o_otgc_id_pullup_en_IN;</font>
27794      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG34_o_fs_edge_sel_IN;</font>
27795                           end
27796                           UTMI_REG35_REG_OFFSET[7:0]: begin
27797      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG35_i_afe_lsfsrx_ana_IN;</font>
27798      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG35_o_lsfstx_en_IN;</font>
27799      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG35_o_lsfsdrv_en_IN;</font>
27800      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG35_o_lsfs_ddi_IN;</font>
27801      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG35_o_assert_sezero_IN;</font>
27802      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG35_o_lsfsrx_en_IN;</font>
27803      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG35_o_serx_en_IN;</font>
27804      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG35_o_serx_bias_en_IN;</font>
27805                           end
27806                           UTMI_REG36_REG_OFFSET[7:0]: begin
27807      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG36_o_pll_pso_IN;</font>
27808      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG36_o_pll_pso_delay_IN;</font>
27809      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG36_o_pll_pd_IN;</font>
27810      <font color = "red">0/1     ==>            PRDATA[4:0] = UTMI_REG36_o_pll_ipdiv_IN[4:0];</font>
27811                           end
27812                           UTMI_REG37_REG_OFFSET[7:0]: begin
27813      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG37_o_pll_fbdiv_value_IN[7:0];</font>
27814                           end
27815                           UTMI_REG38_REG_OFFSET[7:0]: begin
27816      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG38_o_pll_standby_IN;</font>
27817      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG38_o_pll_ldo_core_en_IN;</font>
27818      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG38_o_pll_ldo_ref_en_IN;</font>
27819      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG38_o_afe_suspendm_IN;</font>
27820      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG38_o_otgc_vbusvalid_en_IN;</font>
27821      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG38_o_otgc_absvalid_en_IN;</font>
27822      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG38_o_afe_clipper_en_IN;</font>
27823      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG38_o_pll_ldo_isolation_cntrl_IN;</font>
27824                           end
27825                           UTMI_REG39_REG_OFFSET[7:0]: begin
27826      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG39_unused_IN[7:0];</font>
27827                           end
27828                           UTMI_REG40_REG_OFFSET[7:0]: begin
27829      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG40_unused_IN[7:0];</font>
27830                           end
27831                           UTMI_REG41_REG_OFFSET[7:0]: begin
27832      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG41_i_ted_squelch_ana_IN;</font>
27833      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG41_i_usb2_rescal_calib_done_IN;</font>
27834      <font color = "red">0/1     ==>            PRDATA[5:0] = UTMI_REG41_hs_calib_code_IN[5:0];</font>
27835                           end
27836                           UTMI_REG42_REG_OFFSET[7:0]: begin
27837      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG42_hs_sof_IN;</font>
27838      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG42_all_calib_done_IN;</font>
27839      <font color = "red">0/1     ==>            PRDATA[5:0] = UTMI_REG42_fs_calib_code_IN[5:0];</font>
27840                           end
27841                           UTMI_REG43_REG_OFFSET[7:0]: begin
27842      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG43_ls_mode_IN;</font>
27843      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG43_fs_mode_pre_IN;</font>
27844      <font color = "red">0/1     ==>            PRDATA[5:0] = UTMI_REG43_bc_calib_code_IN[5:0];</font>
27845                           end
27846                           UTMI_REG44_REG_OFFSET[7:0]: begin
27847      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG44_rstn_refclock_IN;</font>
27848      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG44_rstn_hs_clock_IN;</font>
27849      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG44_rstn_hs_tx_clock_IN;</font>
27850      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG44_rstn_byte_clock_IN;</font>
27851      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG44_rstn_sieclock_IN;</font>
27852      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG44_rstn_clkdiv_IN;</font>
27853      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG44_rstn_calib_clkdiv_IN;</font>
27854      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG44_udc_rstn_cdr_async_IN;</font>
27855                           end
27856                           UTMI_REG45_REG_OFFSET[7:0]: begin
27857      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG45_udc_calib_rstn_IN;</font>
27858      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG45_udc_apb_rstn_IN;</font>
27859      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG45_o_rstn_cdr_async_IN;</font>
27860      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG45_o_pll_calib_rstn_IN;</font>
27861      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG45_bist_mode_rstn_IN;</font>
27862      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG45_o_usb2_calib_rstn_IN;</font>
27863      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG45_udc_bc_calib_rstn_IN;</font>
27864      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG45_global_resetn_IN;</font>
27865                           end
27866                           UTMI_REG46_REG_OFFSET[7:0]: begin
27867      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG46_unused_IN;</font>
27868      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG46_recovery_cnt_en_IN;</font>
27869      <font color = "red">0/1     ==>            PRDATA[5:4] = UTMI_REG46_clean_linestate_IN[1:0];</font>
27870      <font color = "red">0/1     ==>            PRDATA[3:0] = UTMI_REG46_bc_state_machine_status_IN[3:0];</font>
27871                           end
27872                           UTMI_REG47_REG_OFFSET[7:0]: begin
27873      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG47_filter_cnt_en_IN;</font>
27874      <font color = "red">0/1     ==>            PRDATA[6:5] = UTMI_REG47_host_opmode_IN[1:0];</font>
27875      <font color = "red">0/1     ==>            PRDATA[4:3] = UTMI_REG47_dev_opmode_IN[1:0];</font>
27876      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG47_i_ded_ana_IN;</font>
27877      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG47_hs_hostdisconnect_IN;</font>
27878      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG47_lsfs_hostdisconnect_IN;</font>
27879                           end
27880                           UTMI_REG48_REG_OFFSET[7:0]: begin
27881      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG48_bist_tx_state_IN[1:0];</font>
27882      <font color = "red">0/1     ==>            PRDATA[5:0] = UTMI_REG48_data_cnt_tx_IN[5:0];</font>
27883                           end
27884                           UTMI_REG49_REG_OFFSET[7:0]: begin
27885      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG49_bist_rx_state_IN[1:0];</font>
27886      <font color = "red">0/1     ==>            PRDATA[5:0] = UTMI_REG49_data_cnt_rx_IN[5:0];</font>
27887                           end
27888                           UTMI_REG50_REG_OFFSET[7:0]: begin
27889      <font color = "red">0/1     ==>            PRDATA[7:4] = UTMI_REG50_bist_top_state_IN[3:0];</font>
27890      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG50_inc_data_cnt_tx_IN;</font>
27891      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG50_inc_data_cnt_rx_IN;</font>
27892      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG50_o_bg_pd_IN;</font>
27893      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG50_o_bg_pd_bg_ok_IN;</font>
27894                           end
27895                           UTMI_REG51_REG_OFFSET[7:0]: begin
27896      <font color = "red">0/1     ==>            PRDATA[7:6] = UTMI_REG51_powerdown_IN[1:0];</font>
27897      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG51_reset_IN;</font>
27898      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG51_suspendm_IN;</font>
27899      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG51_termselect_IN;</font>
27900      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG51_databus16_8_IN;</font>
27901      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG51_dppulldown_IN;</font>
27902      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG51_dmpulldown_IN;</font>
27903                           end
27904                           UTMI_REG52_REG_OFFSET[7:0]: begin
27905      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG52_lane_reverse_IN;</font>
27906      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG52_txbitstuffenable_IN;</font>
27907      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG52_txbitstuffenableh_IN;</font>
27908      <font color = "red">0/1     ==>            PRDATA[4:3] = UTMI_REG52_xcvrselect_IN[1:0];</font>
27909      <font color = "red">0/1     ==>            PRDATA[2:1] = UTMI_REG52_linestate_IN[1:0];</font>
27910      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG52_hostdisconnect_IN;</font>
27911                           end
27912                           UTMI_REG53_REG_OFFSET[7:0]: begin
27913      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG53_fslsserialmode_IN;</font>
27914      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG53_tx_enable_n_IN;</font>
27915      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG53_tx_dat_IN;</font>
27916      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG53_tx_se0_IN;</font>
27917      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG53_sleepm_IN;</font>
27918      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG53_unused_IN;</font>
27919      <font color = "red">0/1     ==>            PRDATA[1:0] = UTMI_REG53_opmode_IN[1:0];</font>
27920                           end
27921                           UTMI_REG54_REG_OFFSET[7:0]: begin
27922      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG54_rx_dp_IN;</font>
27923      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG54_rx_dm_IN;</font>
27924      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG54_rx_rcv_IN;</font>
27925      <font color = "red">0/1     ==>            PRDATA[4:0] = UTMI_REG54_unused_IN[4:0];</font>
27926                           end
27927                           UTMI_REG55_REG_OFFSET[7:0]: begin
27928      <font color = "red">0/1     ==>            PRDATA[7] = UTMI_REG55_txvalidh_IN;</font>
27929      <font color = "red">0/1     ==>            PRDATA[6] = UTMI_REG55_txvalid_IN;</font>
27930      <font color = "red">0/1     ==>            PRDATA[5] = UTMI_REG55_txready_IN;</font>
27931      <font color = "red">0/1     ==>            PRDATA[4] = UTMI_REG55_rxvalidh_IN;</font>
27932      <font color = "red">0/1     ==>            PRDATA[3] = UTMI_REG55_rxvalid_IN;</font>
27933      <font color = "red">0/1     ==>            PRDATA[2] = UTMI_REG55_rxactive_IN;</font>
27934      <font color = "red">0/1     ==>            PRDATA[1] = UTMI_REG55_rxerror_IN;</font>
27935      <font color = "red">0/1     ==>            PRDATA[0] = UTMI_REG55_unused_IN;</font>
27936                           end
27937                           UTMI_REG56_REG_OFFSET[7:0]: begin
27938      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG56_datain_upper_IN[7:0];</font>
27939                           end
27940                           UTMI_REG57_REG_OFFSET[7:0]: begin
27941      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG57_datain_lower_IN[7:0];</font>
27942                           end
27943                           UTMI_REG58_REG_OFFSET[7:0]: begin
27944      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG58_dataout_upper_IN[7:0];</font>
27945                           end
27946                           UTMI_REG59_REG_OFFSET[7:0]: begin
27947      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_REG59_dataout_lower_IN[7:0];</font>
27948                           end
27949                           UTMI_UNUSED_REG6_REG_OFFSET[7:0]: begin
27950      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_UNUSED_REG6_unused_IN[7:0];</font>
27951                           end
27952                           UTMI_UNUSED_REG7_REG_OFFSET[7:0]: begin
27953      <font color = "red">0/1     ==>            PRDATA[7:0] = UTMI_UNUSED_REG7_unused_IN[7:0];</font>
27954                           end
27955                          default:
27956      <font color = "red">0/1     ==>            PRDATA = 8'h0;</font>
27957                         endcase
27958                       end  
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1857.html" >utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27270
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       27540
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1857.html" >utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1114</td>
<td class="rt">7</td>
<td class="rt">0.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">557</td>
<td class="rt">7</td>
<td class="rt">1.26  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">557</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">288</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1114</td>
<td class="rt">7</td>
<td class="rt">0.63  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">557</td>
<td class="rt">7</td>
<td class="rt">1.26  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">557</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PRDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PADDR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PSELx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PENABLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PRESETn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG0_loopback_sel_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG0_loopback_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG0_bist_mode_sel_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG0_bist_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG1_bist_err_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG1_bist_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG1_tx_lsfs_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG1_tx_hs_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG1_clkdiv_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG1_calib_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG1_phy_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_rx_cntrl_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_shift_reg_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_bitunstuff_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_nrzi_dec_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_eop_det_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_sync_det_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_lsfs_dll_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG2_rx_hs_soft_rst_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG3_hs_rx_err_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG3_ls_linestate_fil_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG3_fs_linestate_fil_cnt_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG3_fs_linestate_fil_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG4_ls_linestate_fil_cnt_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_bist_mode_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_bist_on_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_hstx_boost_deamp_off_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_hstx_boost_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_hs_samp_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_hs_samp_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_hsrx_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG5_hsrx_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG6_vbusvalid_cntrl_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG6_vbusvalid_l3_dev_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG6_hs_drven_threshold_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG6_hs_drven_th_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_bc_mode_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_bc_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_chirp_mode_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_chirp_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_en_del_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_en_del_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG7_hstx_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hs_term_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hs_term_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hstx_data_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hstx_data_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hstx_drv_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hstx_drv_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hstx_predrv_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG8_hstx_predrv_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG9_clkoff_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG9_sdc_space_OUT[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG9_sdc_space_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG9_hstx_en_del_th_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG9_hstx_en_del_th_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_pll_clkon_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_pll_clkon_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_bg_pd_bg_ok_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_bg_pd_bg_ok_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_lsfs_serx_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_lsfs_serx_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_lsfs_rx_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG10_lsfs_rx_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG11_clean_linestate_serx_mask_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG11_serx_mask_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG11_serx_mask_threshold_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG11_lsfs_tx_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG11_lsfs_tx_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG11_fsls_edgesel_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG11_fsls_edgesel_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG12_serx_bias_en_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG12_fsls_tx_data_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG12_fsls_tx_data_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG12_fsls_tx_se0_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG12_fsls_tx_se0_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG12_fsls_tx_drv_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG12_fsls_tx_drv_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_fsls_serialmode_pullup2_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_fsls_serialmode_pullup2_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_dm_pulldown_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_dm_pulldown_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_dp_pulldown_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_dp_pulldown_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_lane_reverse_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG13_lane_reverse_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dm_pullup2_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dm_pullup2_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dp_pullup2_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dp_pullup2_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dm_pullup1_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dm_pullup1_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dp_pullup1_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG14_dp_pullup1_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG15_txvalid_gate_threshold_fs_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG15_txvalid_gate_threshold_hs_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG15_ted_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG15_ted_en_cnt_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG15_ed_en_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG15_ed_en_cnt_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG16_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG17_squelch_count_idle_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG17_squelch_count_idle_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG17_tx_sq_cnt_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG17_tx_sq_cnt_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_sleep_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_sleep_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_bist_powerup_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_bist_powerup_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_powerup_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_clipper_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG18_clipper_en_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG19_unused_OUT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG19_ted_sw_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG20_hostdiscon_rst_reg_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG20_hostdiscon_rst_reg_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG20_calib_rst_dt_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG20_calib_rst_dt_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_calib_triger_posedge_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_auto_cal_enable_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_absvalid_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_absvalid_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_vbusvalid_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_vbusvalid_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_suspendm_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG21_suspendm_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG22_bccalib_offset_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG23_hscalib_offset_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG24_fscalib_offset_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG25_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG25_hscalib_OUT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG26_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG26_fscalib_OUT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG27_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG27_bccalib_OUT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG28_cdr_eb_wr_reset_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG28_unused_OUT[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG29_unused_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG29_pll_standalone_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG29_pll_standalone_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG29_spare_out_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_pll_480_clock_gate_ovr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_scan_ats_hs_clock_gate_ovr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_vco_pll_clock_gate_ovr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_dig_div_refclock_gate_ovr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_fb_clock_gate_ovr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_ana_div_refclock_gate_ovr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG30_hs_clock_gate_ovr_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_UNUSED_REG0_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_UNUSED_REG1_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_UNUSED_REG2_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_UNUSED_REG3_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>UTMI_REG31_unused_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG31_bist_error_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG31_bist_complete_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG32_bist_err_count_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_bg_powergood_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_afe_hsrx_diff_data_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_hsrx_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_hsrx_sampler_enable_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_chirp_mode_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_hstx_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_hstx_en_delayed_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG33_hstx_boost_deamp_off_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_dprpu1_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_dmrpu1_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_dprpu2_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_dmrpu2_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_dprpd_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_dmrpd_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_otgc_id_pullup_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG34_o_fs_edge_sel_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_i_afe_lsfsrx_ana_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_o_lsfstx_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_o_lsfsdrv_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_o_lsfs_ddi_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_o_assert_sezero_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_o_lsfsrx_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_o_serx_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG35_o_serx_bias_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG36_o_pll_pso_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG36_o_pll_pso_delay_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG36_o_pll_pd_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG36_o_pll_ipdiv_IN[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG37_o_pll_fbdiv_value_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_pll_standby_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_pll_ldo_core_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_pll_ldo_ref_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_afe_suspendm_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_otgc_vbusvalid_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_otgc_absvalid_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_afe_clipper_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG38_o_pll_ldo_isolation_cntrl_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG39_unused_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG40_unused_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG41_i_ted_squelch_ana_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG41_i_usb2_rescal_calib_done_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG41_hs_calib_code_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG42_hs_sof_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG42_all_calib_done_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG42_fs_calib_code_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG43_ls_mode_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG43_fs_mode_pre_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG43_bc_calib_code_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_rstn_refclock_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_rstn_hs_clock_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_rstn_hs_tx_clock_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_rstn_byte_clock_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_rstn_sieclock_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_rstn_clkdiv_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_rstn_calib_clkdiv_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG44_udc_rstn_cdr_async_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_udc_calib_rstn_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_udc_apb_rstn_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_o_rstn_cdr_async_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_o_pll_calib_rstn_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_bist_mode_rstn_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_o_usb2_calib_rstn_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_udc_bc_calib_rstn_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG45_global_resetn_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG46_unused_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG46_recovery_cnt_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG46_clean_linestate_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG46_bc_state_machine_status_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG47_filter_cnt_en_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG47_host_opmode_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG47_dev_opmode_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG47_i_ded_ana_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG47_hs_hostdisconnect_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG47_lsfs_hostdisconnect_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG48_bist_tx_state_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG48_data_cnt_tx_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG49_bist_rx_state_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG49_data_cnt_rx_IN[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG50_bist_top_state_IN[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG50_inc_data_cnt_tx_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG50_inc_data_cnt_rx_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG50_o_bg_pd_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG50_o_bg_pd_bg_ok_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG51_powerdown_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG51_reset_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG51_suspendm_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG51_termselect_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG51_databus16_8_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG51_dppulldown_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG51_dmpulldown_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG52_lane_reverse_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG52_txbitstuffenable_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG52_txbitstuffenableh_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG52_xcvrselect_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG52_linestate_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG52_hostdisconnect_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG53_fslsserialmode_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG53_tx_enable_n_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG53_tx_dat_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG53_tx_se0_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG53_sleepm_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG53_unused_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG53_opmode_IN[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG54_rx_dp_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG54_rx_dm_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG54_rx_rcv_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG54_unused_IN[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_txvalidh_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_txvalid_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_txready_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_rxvalidh_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_rxvalid_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_rxactive_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_rxerror_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG55_unused_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG56_datain_upper_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG57_datain_lower_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG58_dataout_upper_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_REG59_dataout_lower_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_UNUSED_REG6_unused_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>UTMI_UNUSED_REG7_unused_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1857.html" >utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">141</td>
<td class="rt">2</td>
<td class="rt">1.42  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">27110</td>
<td class="rt">73</td>
<td class="rt">1</td>
<td class="rt">1.37  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">27540</td>
<td class="rt">68</td>
<td class="rt">1</td>
<td class="rt">1.47  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27110      if(!PRESETn)
           <font color = "red">-1-</font>  
27111        begin
27112          UTMI_REG0_loopback_sel             <= UTMI_REG0_loopback_sel_BIT_RESET;
           <font color = "green">    ==></font>
27113          UTMI_REG0_loopback_en              <= UTMI_REG0_loopback_en_BIT_RESET;
27114          UTMI_REG0_bist_mode_sel            <= UTMI_REG0_bist_mode_sel_BIT_RESET;
27115          UTMI_REG0_bist_en                  <= UTMI_REG0_bist_en_BIT_RESET;
27116          UTMI_REG1_bist_err                 <= UTMI_REG1_bist_err_BIT_RESET;
27117          UTMI_REG1_bist_soft_rst            <= UTMI_REG1_bist_soft_rst_BIT_RESET;
27118          UTMI_REG1_tx_lsfs_soft_rst         <= UTMI_REG1_tx_lsfs_soft_rst_BIT_RESET;
27119          UTMI_REG1_tx_hs_soft_rst           <= UTMI_REG1_tx_hs_soft_rst_BIT_RESET;
27120          UTMI_REG1_clkdiv_soft_rst          <= UTMI_REG1_clkdiv_soft_rst_BIT_RESET;
27121          UTMI_REG1_calib_soft_rst           <= UTMI_REG1_calib_soft_rst_BIT_RESET;
27122          UTMI_REG1_phy_soft_rst             <= UTMI_REG1_phy_soft_rst_BIT_RESET;
27123          UTMI_REG2_rx_cntrl_soft_rst        <= UTMI_REG2_rx_cntrl_soft_rst_BIT_RESET;
27124          UTMI_REG2_shift_reg_soft_rst       <= UTMI_REG2_shift_reg_soft_rst_BIT_RESET;
27125          UTMI_REG2_bitunstuff_soft_rst      <= UTMI_REG2_bitunstuff_soft_rst_BIT_RESET;
27126          UTMI_REG2_nrzi_dec_soft_rst        <= UTMI_REG2_nrzi_dec_soft_rst_BIT_RESET;
27127          UTMI_REG2_eop_det_soft_rst         <= UTMI_REG2_eop_det_soft_rst_BIT_RESET;
27128          UTMI_REG2_sync_det_soft_rst        <= UTMI_REG2_sync_det_soft_rst_BIT_RESET;
27129          UTMI_REG2_lsfs_dll_soft_rst        <= UTMI_REG2_lsfs_dll_soft_rst_BIT_RESET;
27130          UTMI_REG2_rx_hs_soft_rst           <= UTMI_REG2_rx_hs_soft_rst_BIT_RESET;
27131          UTMI_REG3_hs_rx_err                <= UTMI_REG3_hs_rx_err_BIT_RESET;
27132          UTMI_REG3_ls_linestate_fil_en      <= UTMI_REG3_ls_linestate_fil_en_BIT_RESET;
27133          UTMI_REG3_fs_linestate_fil_cnt     <= UTMI_REG3_fs_linestate_fil_cnt_BIT_RESET;
27134          UTMI_REG3_fs_linestate_fil_en      <= UTMI_REG3_fs_linestate_fil_en_BIT_RESET;
27135          UTMI_REG4_ls_linestate_fil_cnt     <= UTMI_REG4_ls_linestate_fil_cnt_BIT_RESET;
27136          UTMI_REG5_bist_mode_en             <= UTMI_REG5_bist_mode_en_BIT_RESET;
27137          UTMI_REG5_bist_on                  <= UTMI_REG5_bist_on_BIT_RESET;
27138          UTMI_REG5_hstx_boost_deamp_off     <= UTMI_REG5_hstx_boost_deamp_off_BIT_RESET;
27139          UTMI_REG5_hstx_boost               <= UTMI_REG5_hstx_boost_BIT_RESET;
27140          UTMI_REG5_hs_samp                  <= UTMI_REG5_hs_samp_BIT_RESET;
27141          UTMI_REG5_hs_samp_en               <= UTMI_REG5_hs_samp_en_BIT_RESET;
27142          UTMI_REG5_hsrx                     <= UTMI_REG5_hsrx_BIT_RESET;
27143          UTMI_REG5_hsrx_en                  <= UTMI_REG5_hsrx_en_BIT_RESET;
27144          UTMI_REG6_vbusvalid_cntrl          <= UTMI_REG6_vbusvalid_cntrl_BIT_RESET;
27145          UTMI_REG6_vbusvalid_l3_dev_en      <= UTMI_REG6_vbusvalid_l3_dev_en_BIT_RESET;
27146          UTMI_REG6_hs_drven_threshold       <= UTMI_REG6_hs_drven_threshold_BIT_RESET;
27147          UTMI_REG6_hs_drven_th_en           <= UTMI_REG6_hs_drven_th_en_BIT_RESET;
27148          UTMI_REG7_hstx_bc_mode             <= UTMI_REG7_hstx_bc_mode_BIT_RESET;
27149          UTMI_REG7_hstx_bc_en               <= UTMI_REG7_hstx_bc_en_BIT_RESET;
27150          UTMI_REG7_hstx_chirp_mode          <= UTMI_REG7_hstx_chirp_mode_BIT_RESET;
27151          UTMI_REG7_hstx_chirp_en            <= UTMI_REG7_hstx_chirp_en_BIT_RESET;
27152          UTMI_REG7_hstx_en_del              <= UTMI_REG7_hstx_en_del_BIT_RESET;
27153          UTMI_REG7_hstx_en_del_en           <= UTMI_REG7_hstx_en_del_en_BIT_RESET;
27154          UTMI_REG7_hstx                     <= UTMI_REG7_hstx_BIT_RESET;
27155          UTMI_REG7_hstx_en                  <= UTMI_REG7_hstx_en_BIT_RESET;
27156          UTMI_REG8_hs_term                  <= UTMI_REG8_hs_term_BIT_RESET;
27157          UTMI_REG8_hs_term_en               <= UTMI_REG8_hs_term_en_BIT_RESET;
27158          UTMI_REG8_hstx_data                <= UTMI_REG8_hstx_data_BIT_RESET;
27159          UTMI_REG8_hstx_data_en             <= UTMI_REG8_hstx_data_en_BIT_RESET;
27160          UTMI_REG8_hstx_drv                 <= UTMI_REG8_hstx_drv_BIT_RESET;
27161          UTMI_REG8_hstx_drv_en              <= UTMI_REG8_hstx_drv_en_BIT_RESET;
27162          UTMI_REG8_hstx_predrv              <= UTMI_REG8_hstx_predrv_BIT_RESET;
27163          UTMI_REG8_hstx_predrv_en           <= UTMI_REG8_hstx_predrv_en_BIT_RESET;
27164          UTMI_REG9_clkoff_en                <= UTMI_REG9_clkoff_en_BIT_RESET;
27165          UTMI_REG9_sdc_space                <= UTMI_REG9_sdc_space_BIT_RESET;
27166          UTMI_REG9_sdc_space_en             <= UTMI_REG9_sdc_space_en_BIT_RESET;
27167          UTMI_REG9_hstx_en_del_th           <= UTMI_REG9_hstx_en_del_th_BIT_RESET;
27168          UTMI_REG9_hstx_en_del_th_en        <= UTMI_REG9_hstx_en_del_th_en_BIT_RESET;
27169          UTMI_REG10_pll_clkon               <= UTMI_REG10_pll_clkon_BIT_RESET;
27170          UTMI_REG10_pll_clkon_en            <= UTMI_REG10_pll_clkon_en_BIT_RESET;
27171          UTMI_REG10_bg_pd_bg_ok             <= UTMI_REG10_bg_pd_bg_ok_BIT_RESET;
27172          UTMI_REG10_bg_pd_bg_ok_en          <= UTMI_REG10_bg_pd_bg_ok_en_BIT_RESET;
27173          UTMI_REG10_lsfs_serx               <= UTMI_REG10_lsfs_serx_BIT_RESET;
27174          UTMI_REG10_lsfs_serx_en            <= UTMI_REG10_lsfs_serx_en_BIT_RESET;
27175          UTMI_REG10_lsfs_rx                 <= UTMI_REG10_lsfs_rx_BIT_RESET;
27176          UTMI_REG10_lsfs_rx_en              <= UTMI_REG10_lsfs_rx_en_BIT_RESET;
27177          UTMI_REG11_clean_linestate_serx_mask_en <= UTMI_REG11_clean_linestate_serx_mask_en_BIT_RESET;
27178          UTMI_REG11_serx_mask_en            <= UTMI_REG11_serx_mask_en_BIT_RESET;
27179          UTMI_REG11_serx_mask_threshold     <= UTMI_REG11_serx_mask_threshold_BIT_RESET;
27180          UTMI_REG11_lsfs_tx                 <= UTMI_REG11_lsfs_tx_BIT_RESET;
27181          UTMI_REG11_lsfs_tx_en              <= UTMI_REG11_lsfs_tx_en_BIT_RESET;
27182          UTMI_REG11_fsls_edgesel            <= UTMI_REG11_fsls_edgesel_BIT_RESET;
27183          UTMI_REG11_fsls_edgesel_en         <= UTMI_REG11_fsls_edgesel_en_BIT_RESET;
27184          UTMI_REG12_serx_bias_en            <= UTMI_REG12_serx_bias_en_BIT_RESET;
27185          UTMI_REG12_fsls_tx_data            <= UTMI_REG12_fsls_tx_data_BIT_RESET;
27186          UTMI_REG12_fsls_tx_data_en         <= UTMI_REG12_fsls_tx_data_en_BIT_RESET;
27187          UTMI_REG12_fsls_tx_se0             <= UTMI_REG12_fsls_tx_se0_BIT_RESET;
27188          UTMI_REG12_fsls_tx_se0_en          <= UTMI_REG12_fsls_tx_se0_en_BIT_RESET;
27189          UTMI_REG12_fsls_tx_drv             <= UTMI_REG12_fsls_tx_drv_BIT_RESET;
27190          UTMI_REG12_fsls_tx_drv_en          <= UTMI_REG12_fsls_tx_drv_en_BIT_RESET;
27191          UTMI_REG13_fsls_serialmode_pullup2 <= UTMI_REG13_fsls_serialmode_pullup2_BIT_RESET;
27192          UTMI_REG13_fsls_serialmode_pullup2_en <= UTMI_REG13_fsls_serialmode_pullup2_en_BIT_RESET;
27193          UTMI_REG13_dm_pulldown             <= UTMI_REG13_dm_pulldown_BIT_RESET;
27194          UTMI_REG13_dm_pulldown_en          <= UTMI_REG13_dm_pulldown_en_BIT_RESET;
27195          UTMI_REG13_dp_pulldown             <= UTMI_REG13_dp_pulldown_BIT_RESET;
27196          UTMI_REG13_dp_pulldown_en          <= UTMI_REG13_dp_pulldown_en_BIT_RESET;
27197          UTMI_REG13_lane_reverse            <= UTMI_REG13_lane_reverse_BIT_RESET;
27198          UTMI_REG13_lane_reverse_en         <= UTMI_REG13_lane_reverse_en_BIT_RESET;
27199          UTMI_REG14_dm_pullup2              <= UTMI_REG14_dm_pullup2_BIT_RESET;
27200          UTMI_REG14_dm_pullup2_en           <= UTMI_REG14_dm_pullup2_en_BIT_RESET;
27201          UTMI_REG14_dp_pullup2              <= UTMI_REG14_dp_pullup2_BIT_RESET;
27202          UTMI_REG14_dp_pullup2_en           <= UTMI_REG14_dp_pullup2_en_BIT_RESET;
27203          UTMI_REG14_dm_pullup1              <= UTMI_REG14_dm_pullup1_BIT_RESET;
27204          UTMI_REG14_dm_pullup1_en           <= UTMI_REG14_dm_pullup1_en_BIT_RESET;
27205          UTMI_REG14_dp_pullup1              <= UTMI_REG14_dp_pullup1_BIT_RESET;
27206          UTMI_REG14_dp_pullup1_en           <= UTMI_REG14_dp_pullup1_en_BIT_RESET;
27207          UTMI_REG15_txvalid_gate_threshold_fs <= UTMI_REG15_txvalid_gate_threshold_fs_BIT_RESET;
27208          UTMI_REG15_txvalid_gate_threshold_hs <= UTMI_REG15_txvalid_gate_threshold_hs_BIT_RESET;
27209          UTMI_REG15_ted_en_value            <= UTMI_REG15_ted_en_value_BIT_RESET;
27210          UTMI_REG15_ted_en_cnt              <= UTMI_REG15_ted_en_cnt_BIT_RESET;
27211          UTMI_REG15_ed_en_value             <= UTMI_REG15_ed_en_value_BIT_RESET;
27212          UTMI_REG15_ed_en_cnt               <= UTMI_REG15_ed_en_cnt_BIT_RESET;
27213          UTMI_REG16_unused                  <= UTMI_REG16_unused_BIT_RESET;
27214          UTMI_REG17_squelch_count_idle      <= UTMI_REG17_squelch_count_idle_BIT_RESET;
27215          UTMI_REG17_squelch_count_idle_en   <= UTMI_REG17_squelch_count_idle_en_BIT_RESET;
27216          UTMI_REG17_tx_sq_cnt               <= UTMI_REG17_tx_sq_cnt_BIT_RESET;
27217          UTMI_REG17_tx_sq_cnt_en            <= UTMI_REG17_tx_sq_cnt_en_BIT_RESET;
27218          UTMI_REG18_sleep_value             <= UTMI_REG18_sleep_value_BIT_RESET;
27219          UTMI_REG18_sleep_en                <= UTMI_REG18_sleep_en_BIT_RESET;
27220          UTMI_REG18_bist_powerup            <= UTMI_REG18_bist_powerup_BIT_RESET;
27221          UTMI_REG18_bist_powerup_en         <= UTMI_REG18_bist_powerup_en_BIT_RESET;
27222          UTMI_REG18_powerup_en              <= UTMI_REG18_powerup_en_BIT_RESET;
27223          UTMI_REG18_unused                  <= UTMI_REG18_unused_BIT_RESET;
27224          UTMI_REG18_clipper_en              <= UTMI_REG18_clipper_en_BIT_RESET;
27225          UTMI_REG18_clipper_en_en           <= UTMI_REG18_clipper_en_en_BIT_RESET;
27226          UTMI_REG19_unused                  <= UTMI_REG19_unused_BIT_RESET;
27227          UTMI_REG19_ted_sw_en               <= UTMI_REG19_ted_sw_en_BIT_RESET;
27228          UTMI_REG20_hostdiscon_rst_reg      <= UTMI_REG20_hostdiscon_rst_reg_BIT_RESET;
27229          UTMI_REG20_hostdiscon_rst_reg_en   <= UTMI_REG20_hostdiscon_rst_reg_en_BIT_RESET;
27230          UTMI_REG20_calib_rst_dt            <= UTMI_REG20_calib_rst_dt_BIT_RESET;
27231          UTMI_REG20_calib_rst_dt_en         <= UTMI_REG20_calib_rst_dt_en_BIT_RESET;
27232          UTMI_REG21_calib_triger_posedge    <= UTMI_REG21_calib_triger_posedge_BIT_RESET;
27233          UTMI_REG21_auto_cal_enable         <= UTMI_REG21_auto_cal_enable_BIT_RESET;
27234          UTMI_REG21_absvalid                <= UTMI_REG21_absvalid_BIT_RESET;
27235          UTMI_REG21_absvalid_en             <= UTMI_REG21_absvalid_en_BIT_RESET;
27236          UTMI_REG21_vbusvalid               <= UTMI_REG21_vbusvalid_BIT_RESET;
27237          UTMI_REG21_vbusvalid_en            <= UTMI_REG21_vbusvalid_en_BIT_RESET;
27238          UTMI_REG21_suspendm                <= UTMI_REG21_suspendm_BIT_RESET;
27239          UTMI_REG21_suspendm_en             <= UTMI_REG21_suspendm_en_BIT_RESET;
27240          UTMI_REG22_bccalib_offset          <= UTMI_REG22_bccalib_offset_BIT_RESET;
27241          UTMI_REG23_hscalib_offset          <= UTMI_REG23_hscalib_offset_BIT_RESET;
27242          UTMI_REG24_fscalib_offset          <= UTMI_REG24_fscalib_offset_BIT_RESET;
27243          UTMI_REG25_unused                  <= UTMI_REG25_unused_BIT_RESET;
27244          UTMI_REG25_hscalib                 <= UTMI_REG25_hscalib_BIT_RESET;
27245          UTMI_REG26_unused                  <= UTMI_REG26_unused_BIT_RESET;
27246          UTMI_REG26_fscalib                 <= UTMI_REG26_fscalib_BIT_RESET;
27247          UTMI_REG27_unused                  <= UTMI_REG27_unused_BIT_RESET;
27248          UTMI_REG27_bccalib                 <= UTMI_REG27_bccalib_BIT_RESET;
27249          UTMI_REG28_cdr_eb_wr_reset         <= UTMI_REG28_cdr_eb_wr_reset_BIT_RESET;
27250          UTMI_REG28_unused                  <= UTMI_REG28_unused_BIT_RESET;
27251          UTMI_REG29_unused                  <= UTMI_REG29_unused_BIT_RESET;
27252          UTMI_REG29_pll_standalone          <= UTMI_REG29_pll_standalone_BIT_RESET;
27253          UTMI_REG29_pll_standalone_en       <= UTMI_REG29_pll_standalone_en_BIT_RESET;
27254          UTMI_REG29_spare_out               <= UTMI_REG29_spare_out_BIT_RESET;
27255          UTMI_REG30_unused                  <= UTMI_REG30_unused_BIT_RESET;
27256          UTMI_REG30_pll_480_clock_gate_ovr  <= UTMI_REG30_pll_480_clock_gate_ovr_BIT_RESET;
27257          UTMI_REG30_scan_ats_hs_clock_gate_ovr <= UTMI_REG30_scan_ats_hs_clock_gate_ovr_BIT_RESET;
27258          UTMI_REG30_vco_pll_clock_gate_ovr  <= UTMI_REG30_vco_pll_clock_gate_ovr_BIT_RESET;
27259          UTMI_REG30_dig_div_refclock_gate_ovr <= UTMI_REG30_dig_div_refclock_gate_ovr_BIT_RESET;
27260          UTMI_REG30_fb_clock_gate_ovr       <= UTMI_REG30_fb_clock_gate_ovr_BIT_RESET;
27261          UTMI_REG30_ana_div_refclock_gate_ovr <= UTMI_REG30_ana_div_refclock_gate_ovr_BIT_RESET;
27262          UTMI_REG30_hs_clock_gate_ovr       <= UTMI_REG30_hs_clock_gate_ovr_BIT_RESET;
27263          UTMI_UNUSED_REG0_unused            <= UTMI_UNUSED_REG0_unused_BIT_RESET;
27264          UTMI_UNUSED_REG1_unused            <= UTMI_UNUSED_REG1_unused_BIT_RESET;
27265          UTMI_UNUSED_REG2_unused            <= UTMI_UNUSED_REG2_unused_BIT_RESET;
27266          UTMI_UNUSED_REG3_unused            <= UTMI_UNUSED_REG3_unused_BIT_RESET;
27267        end
27268      else  
27269        begin
27270          if ((PSELx == 1'b1) && (PWRITE == 1'b1) )
               <font color = "red">-2-</font>  
27271          begin  
27272            case (PADDR[7:0])
                 <font color = "red">-3-</font>  
27273              UTMI_REG0_REG_OFFSET[7:0]:
27274                if (PENABLE == 1'b1) begin
                     <font color = "red">-4-</font>  
27275                  UTMI_REG0_loopback_sel[1:0] <= PWDATA[7:6];
           <font color = "red">            ==></font>
27276                  UTMI_REG0_loopback_en      <= PWDATA[5];
27277                  UTMI_REG0_bist_mode_sel[3:0] <= PWDATA[4:1];
27278                  UTMI_REG0_bist_en          <= PWDATA[0];
27279                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27280              UTMI_REG1_REG_OFFSET[7:0]:
27281                if (PENABLE == 1'b1) begin
                     <font color = "red">-5-</font>  
27282                  UTMI_REG1_bist_err[1:0]    <= PWDATA[7:6];
           <font color = "red">            ==></font>
27283                  UTMI_REG1_bist_soft_rst    <= PWDATA[5];
27284                  UTMI_REG1_tx_lsfs_soft_rst <= PWDATA[4];
27285                  UTMI_REG1_tx_hs_soft_rst   <= PWDATA[3];
27286                  UTMI_REG1_clkdiv_soft_rst  <= PWDATA[2];
27287                  UTMI_REG1_calib_soft_rst   <= PWDATA[1];
27288                  UTMI_REG1_phy_soft_rst     <= PWDATA[0];
27289                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27290              UTMI_REG2_REG_OFFSET[7:0]:
27291                if (PENABLE == 1'b1) begin
                     <font color = "red">-6-</font>  
27292                  UTMI_REG2_rx_cntrl_soft_rst <= PWDATA[7];
           <font color = "red">            ==></font>
27293                  UTMI_REG2_shift_reg_soft_rst <= PWDATA[6];
27294                  UTMI_REG2_bitunstuff_soft_rst <= PWDATA[5];
27295                  UTMI_REG2_nrzi_dec_soft_rst <= PWDATA[4];
27296                  UTMI_REG2_eop_det_soft_rst <= PWDATA[3];
27297                  UTMI_REG2_sync_det_soft_rst <= PWDATA[2];
27298                  UTMI_REG2_lsfs_dll_soft_rst <= PWDATA[1];
27299                  UTMI_REG2_rx_hs_soft_rst   <= PWDATA[0];
27300                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27301              UTMI_REG3_REG_OFFSET[7:0]:
27302                if (PENABLE == 1'b1) begin
                     <font color = "red">-7-</font>  
27303                  UTMI_REG3_hs_rx_err        <= PWDATA[7];
           <font color = "red">            ==></font>
27304                  UTMI_REG3_ls_linestate_fil_en <= PWDATA[6];
27305                  UTMI_REG3_fs_linestate_fil_cnt[4:0] <= PWDATA[5:1];
27306                  UTMI_REG3_fs_linestate_fil_en <= PWDATA[0];
27307                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27308              UTMI_REG4_REG_OFFSET[7:0]:
27309                if (PENABLE == 1'b1) begin
                     <font color = "red">-8-</font>  
27310                  UTMI_REG4_ls_linestate_fil_cnt[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27311                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27312              UTMI_REG5_REG_OFFSET[7:0]:
27313                if (PENABLE == 1'b1) begin
                     <font color = "red">-9-</font>  
27314                  UTMI_REG5_bist_mode_en     <= PWDATA[7];
           <font color = "red">            ==></font>
27315                  UTMI_REG5_bist_on          <= PWDATA[6];
27316                  UTMI_REG5_hstx_boost_deamp_off <= PWDATA[5];
27317                  UTMI_REG5_hstx_boost       <= PWDATA[4];
27318                  UTMI_REG5_hs_samp          <= PWDATA[3];
27319                  UTMI_REG5_hs_samp_en       <= PWDATA[2];
27320                  UTMI_REG5_hsrx             <= PWDATA[1];
27321                  UTMI_REG5_hsrx_en          <= PWDATA[0];
27322                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27323              UTMI_REG6_REG_OFFSET[7:0]:
27324                if (PENABLE == 1'b1) begin
                     <font color = "red">-10-</font>  
27325                  UTMI_REG6_vbusvalid_cntrl  <= PWDATA[7];
           <font color = "red">            ==></font>
27326                  UTMI_REG6_vbusvalid_l3_dev_en <= PWDATA[6];
27327                  UTMI_REG6_hs_drven_threshold[4:0] <= PWDATA[5:1];
27328                  UTMI_REG6_hs_drven_th_en   <= PWDATA[0];
27329                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27330              UTMI_REG7_REG_OFFSET[7:0]:
27331                if (PENABLE == 1'b1) begin
                     <font color = "red">-11-</font>  
27332                  UTMI_REG7_hstx_bc_mode     <= PWDATA[7];
           <font color = "red">            ==></font>
27333                  UTMI_REG7_hstx_bc_en       <= PWDATA[6];
27334                  UTMI_REG7_hstx_chirp_mode  <= PWDATA[5];
27335                  UTMI_REG7_hstx_chirp_en    <= PWDATA[4];
27336                  UTMI_REG7_hstx_en_del      <= PWDATA[3];
27337                  UTMI_REG7_hstx_en_del_en   <= PWDATA[2];
27338                  UTMI_REG7_hstx             <= PWDATA[1];
27339                  UTMI_REG7_hstx_en          <= PWDATA[0];
27340                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27341              UTMI_REG8_REG_OFFSET[7:0]:
27342                if (PENABLE == 1'b1) begin
                     <font color = "red">-12-</font>  
27343                  UTMI_REG8_hs_term          <= PWDATA[7];
           <font color = "red">            ==></font>
27344                  UTMI_REG8_hs_term_en       <= PWDATA[6];
27345                  UTMI_REG8_hstx_data        <= PWDATA[5];
27346                  UTMI_REG8_hstx_data_en     <= PWDATA[4];
27347                  UTMI_REG8_hstx_drv         <= PWDATA[3];
27348                  UTMI_REG8_hstx_drv_en      <= PWDATA[2];
27349                  UTMI_REG8_hstx_predrv      <= PWDATA[1];
27350                  UTMI_REG8_hstx_predrv_en   <= PWDATA[0];
27351                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27352              UTMI_REG9_REG_OFFSET[7:0]:
27353                if (PENABLE == 1'b1) begin
                     <font color = "red">-13-</font>  
27354                  UTMI_REG9_clkoff_en        <= PWDATA[7];
           <font color = "red">            ==></font>
27355                  UTMI_REG9_sdc_space[2:0]   <= PWDATA[6:4];
27356                  UTMI_REG9_sdc_space_en     <= PWDATA[3];
27357                  UTMI_REG9_hstx_en_del_th[1:0] <= PWDATA[2:1];
27358                  UTMI_REG9_hstx_en_del_th_en <= PWDATA[0];
27359                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27360              UTMI_REG10_REG_OFFSET[7:0]:
27361                if (PENABLE == 1'b1) begin
                     <font color = "red">-14-</font>  
27362                  UTMI_REG10_pll_clkon       <= PWDATA[7];
           <font color = "red">            ==></font>
27363                  UTMI_REG10_pll_clkon_en    <= PWDATA[6];
27364                  UTMI_REG10_bg_pd_bg_ok     <= PWDATA[5];
27365                  UTMI_REG10_bg_pd_bg_ok_en  <= PWDATA[4];
27366                  UTMI_REG10_lsfs_serx       <= PWDATA[3];
27367                  UTMI_REG10_lsfs_serx_en    <= PWDATA[2];
27368                  UTMI_REG10_lsfs_rx         <= PWDATA[1];
27369                  UTMI_REG10_lsfs_rx_en      <= PWDATA[0];
27370                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27371              UTMI_REG11_REG_OFFSET[7:0]:
27372                if (PENABLE == 1'b1) begin
                     <font color = "red">-15-</font>  
27373                  UTMI_REG11_clean_linestate_serx_mask_en <= PWDATA[7];
           <font color = "red">            ==></font>
27374                  UTMI_REG11_serx_mask_en    <= PWDATA[6];
27375                  UTMI_REG11_serx_mask_threshold[1:0] <= PWDATA[5:4];
27376                  UTMI_REG11_lsfs_tx         <= PWDATA[3];
27377                  UTMI_REG11_lsfs_tx_en      <= PWDATA[2];
27378                  UTMI_REG11_fsls_edgesel    <= PWDATA[1];
27379                  UTMI_REG11_fsls_edgesel_en <= PWDATA[0];
27380                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27381              UTMI_REG12_REG_OFFSET[7:0]:
27382                if (PENABLE == 1'b1) begin
                     <font color = "red">-16-</font>  
27383                  UTMI_REG12_serx_bias_en[1:0] <= PWDATA[7:6];
           <font color = "red">            ==></font>
27384                  UTMI_REG12_fsls_tx_data    <= PWDATA[5];
27385                  UTMI_REG12_fsls_tx_data_en <= PWDATA[4];
27386                  UTMI_REG12_fsls_tx_se0     <= PWDATA[3];
27387                  UTMI_REG12_fsls_tx_se0_en  <= PWDATA[2];
27388                  UTMI_REG12_fsls_tx_drv     <= PWDATA[1];
27389                  UTMI_REG12_fsls_tx_drv_en  <= PWDATA[0];
27390                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27391              UTMI_REG13_REG_OFFSET[7:0]:
27392                if (PENABLE == 1'b1) begin
                     <font color = "red">-17-</font>  
27393                  UTMI_REG13_fsls_serialmode_pullup2 <= PWDATA[7];
           <font color = "red">            ==></font>
27394                  UTMI_REG13_fsls_serialmode_pullup2_en <= PWDATA[6];
27395                  UTMI_REG13_dm_pulldown     <= PWDATA[5];
27396                  UTMI_REG13_dm_pulldown_en  <= PWDATA[4];
27397                  UTMI_REG13_dp_pulldown     <= PWDATA[3];
27398                  UTMI_REG13_dp_pulldown_en  <= PWDATA[2];
27399                  UTMI_REG13_lane_reverse    <= PWDATA[1];
27400                  UTMI_REG13_lane_reverse_en <= PWDATA[0];
27401                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27402              UTMI_REG14_REG_OFFSET[7:0]:
27403                if (PENABLE == 1'b1) begin
                     <font color = "red">-18-</font>  
27404                  UTMI_REG14_dm_pullup2      <= PWDATA[7];
           <font color = "red">            ==></font>
27405                  UTMI_REG14_dm_pullup2_en   <= PWDATA[6];
27406                  UTMI_REG14_dp_pullup2      <= PWDATA[5];
27407                  UTMI_REG14_dp_pullup2_en   <= PWDATA[4];
27408                  UTMI_REG14_dm_pullup1      <= PWDATA[3];
27409                  UTMI_REG14_dm_pullup1_en   <= PWDATA[2];
27410                  UTMI_REG14_dp_pullup1      <= PWDATA[1];
27411                  UTMI_REG14_dp_pullup1_en   <= PWDATA[0];
27412                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27413              UTMI_REG15_REG_OFFSET[7:0]:
27414                if (PENABLE == 1'b1) begin
                     <font color = "red">-19-</font>  
27415                  UTMI_REG15_txvalid_gate_threshold_fs[1:0] <= PWDATA[7:6];
           <font color = "red">            ==></font>
27416                  UTMI_REG15_txvalid_gate_threshold_hs[1:0] <= PWDATA[5:4];
27417                  UTMI_REG15_ted_en_value    <= PWDATA[3];
27418                  UTMI_REG15_ted_en_cnt      <= PWDATA[2];
27419                  UTMI_REG15_ed_en_value     <= PWDATA[1];
27420                  UTMI_REG15_ed_en_cnt       <= PWDATA[0];
27421                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27422              UTMI_REG16_REG_OFFSET[7:0]:
27423                if (PENABLE == 1'b1) begin
                     <font color = "red">-20-</font>  
27424                  UTMI_REG16_unused[7:0]     <= PWDATA[7:0];
           <font color = "red">            ==></font>
27425                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27426              UTMI_REG17_REG_OFFSET[7:0]:
27427                if (PENABLE == 1'b1) begin
                     <font color = "red">-21-</font>  
27428                  UTMI_REG17_squelch_count_idle[1:0] <= PWDATA[7:6];
           <font color = "red">            ==></font>
27429                  UTMI_REG17_squelch_count_idle_en <= PWDATA[5];
27430                  UTMI_REG17_tx_sq_cnt[3:0]  <= PWDATA[4:1];
27431                  UTMI_REG17_tx_sq_cnt_en    <= PWDATA[0];
27432                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27433              UTMI_REG18_REG_OFFSET[7:0]:
27434                if (PENABLE == 1'b1) begin
                     <font color = "red">-22-</font>  
27435                  UTMI_REG18_sleep_value     <= PWDATA[7];
           <font color = "red">            ==></font>
27436                  UTMI_REG18_sleep_en        <= PWDATA[6];
27437                  UTMI_REG18_bist_powerup    <= PWDATA[5];
27438                  UTMI_REG18_bist_powerup_en <= PWDATA[4];
27439                  UTMI_REG18_powerup_en      <= PWDATA[3];
27440                  UTMI_REG18_unused          <= PWDATA[2];
27441                  UTMI_REG18_clipper_en      <= PWDATA[1];
27442                  UTMI_REG18_clipper_en_en   <= PWDATA[0];
27443                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27444              UTMI_REG19_REG_OFFSET[7:0]:
27445                if (PENABLE == 1'b1) begin
                     <font color = "red">-23-</font>  
27446                  UTMI_REG19_unused[6:0]     <= PWDATA[7:1];
           <font color = "red">            ==></font>
27447                  UTMI_REG19_ted_sw_en       <= PWDATA[0];
27448                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27449              UTMI_REG20_REG_OFFSET[7:0]:
27450                if (PENABLE == 1'b1) begin
                     <font color = "red">-24-</font>  
27451                  UTMI_REG20_hostdiscon_rst_reg <= PWDATA[7];
           <font color = "red">            ==></font>
27452                  UTMI_REG20_hostdiscon_rst_reg_en <= PWDATA[6];
27453                  UTMI_REG20_calib_rst_dt[4:0] <= PWDATA[5:1];
27454                  UTMI_REG20_calib_rst_dt_en <= PWDATA[0];
27455                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27456              UTMI_REG21_REG_OFFSET[7:0]:
27457                if (PENABLE == 1'b1) begin
                     <font color = "red">-25-</font>  
27458                  UTMI_REG21_calib_triger_posedge <= PWDATA[7];
           <font color = "red">            ==></font>
27459                  UTMI_REG21_auto_cal_enable <= PWDATA[6];
27460                  UTMI_REG21_absvalid        <= PWDATA[5];
27461                  UTMI_REG21_absvalid_en     <= PWDATA[4];
27462                  UTMI_REG21_vbusvalid       <= PWDATA[3];
27463                  UTMI_REG21_vbusvalid_en    <= PWDATA[2];
27464                  UTMI_REG21_suspendm        <= PWDATA[1];
27465                  UTMI_REG21_suspendm_en     <= PWDATA[0];
27466                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27467              UTMI_REG22_REG_OFFSET[7:0]:
27468                if (PENABLE == 1'b1) begin
                     <font color = "red">-26-</font>  
27469                  UTMI_REG22_bccalib_offset[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27470                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27471              UTMI_REG23_REG_OFFSET[7:0]:
27472                if (PENABLE == 1'b1) begin
                     <font color = "red">-27-</font>  
27473                  UTMI_REG23_hscalib_offset[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27474                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27475              UTMI_REG24_REG_OFFSET[7:0]:
27476                if (PENABLE == 1'b1) begin
                     <font color = "red">-28-</font>  
27477                  UTMI_REG24_fscalib_offset[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27478                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27479              UTMI_REG25_REG_OFFSET[7:0]:
27480                if (PENABLE == 1'b1) begin
                     <font color = "red">-29-</font>  
27481                  UTMI_REG25_unused          <= PWDATA[7];
           <font color = "red">            ==></font>
27482                  UTMI_REG25_hscalib[6:0]    <= PWDATA[6:0];
27483                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27484              UTMI_REG26_REG_OFFSET[7:0]:
27485                if (PENABLE == 1'b1) begin
                     <font color = "red">-30-</font>  
27486                  UTMI_REG26_unused          <= PWDATA[7];
           <font color = "red">            ==></font>
27487                  UTMI_REG26_fscalib[6:0]    <= PWDATA[6:0];
27488                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27489              UTMI_REG27_REG_OFFSET[7:0]:
27490                if (PENABLE == 1'b1) begin
                     <font color = "red">-31-</font>  
27491                  UTMI_REG27_unused          <= PWDATA[7];
           <font color = "red">            ==></font>
27492                  UTMI_REG27_bccalib[6:0]    <= PWDATA[6:0];
27493                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27494              UTMI_REG28_REG_OFFSET[7:0]:
27495                if (PENABLE == 1'b1) begin
                     <font color = "red">-32-</font>  
27496                  UTMI_REG28_cdr_eb_wr_reset <= PWDATA[7];
           <font color = "red">            ==></font>
27497                  UTMI_REG28_unused[6:0]     <= PWDATA[6:0];
27498                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27499              UTMI_REG29_REG_OFFSET[7:0]:
27500                if (PENABLE == 1'b1) begin
                     <font color = "red">-33-</font>  
27501                  UTMI_REG29_unused[1:0]     <= PWDATA[7:6];
           <font color = "red">            ==></font>
27502                  UTMI_REG29_pll_standalone  <= PWDATA[5];
27503                  UTMI_REG29_pll_standalone_en <= PWDATA[4];
27504                  UTMI_REG29_spare_out[3:0]  <= PWDATA[3:0];
27505                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27506              UTMI_REG30_REG_OFFSET[7:0]:
27507                if (PENABLE == 1'b1) begin
                     <font color = "red">-34-</font>  
27508                  UTMI_REG30_unused          <= PWDATA[7];
           <font color = "red">            ==></font>
27509                  UTMI_REG30_pll_480_clock_gate_ovr <= PWDATA[6];
27510                  UTMI_REG30_scan_ats_hs_clock_gate_ovr <= PWDATA[5];
27511                  UTMI_REG30_vco_pll_clock_gate_ovr <= PWDATA[4];
27512                  UTMI_REG30_dig_div_refclock_gate_ovr <= PWDATA[3];
27513                  UTMI_REG30_fb_clock_gate_ovr <= PWDATA[2];
27514                  UTMI_REG30_ana_div_refclock_gate_ovr <= PWDATA[1];
27515                  UTMI_REG30_hs_clock_gate_ovr <= PWDATA[0];
27516                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27517              UTMI_UNUSED_REG0_REG_OFFSET[7:0]:
27518                if (PENABLE == 1'b1) begin
                     <font color = "red">-35-</font>  
27519                  UTMI_UNUSED_REG0_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27520                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27521              UTMI_UNUSED_REG1_REG_OFFSET[7:0]:
27522                if (PENABLE == 1'b1) begin
                     <font color = "red">-36-</font>  
27523                  UTMI_UNUSED_REG1_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27524                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27525              UTMI_UNUSED_REG2_REG_OFFSET[7:0]:
27526                if (PENABLE == 1'b1) begin
                     <font color = "red">-37-</font>  
27527                  UTMI_UNUSED_REG2_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27528                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
27529              UTMI_UNUSED_REG3_REG_OFFSET[7:0]:
27530                if (PENABLE == 1'b1) begin
                     <font color = "red">-38-</font>  
27531                  UTMI_UNUSED_REG3_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
27532                end
                     MISSING_ELSE
           <font color = "red">          ==></font>
                     MISSING_DEFAULT
           <font color = "red">          ==></font>
27533              endcase
27534          end  
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>-21-</th><th nowrap width=80>-22-</th><th nowrap width=80>-23-</th><th nowrap width=80>-24-</th><th nowrap width=80>-25-</th><th nowrap width=80>-26-</th><th nowrap width=80>-27-</th><th nowrap width=80>-28-</th><th nowrap width=80>-29-</th><th nowrap width=80>-30-</th><th nowrap width=80>-31-</th><th nowrap width=80>-32-</th><th nowrap width=80>-33-</th><th nowrap width=80>-34-</th><th nowrap width=80>-35-</th><th nowrap width=80>-36-</th><th nowrap width=80>-37-</th><th nowrap width=80>-38-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG0_REG_OFFSET[7:0] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG0_REG_OFFSET[7:0] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG9_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG9_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG10_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG10_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG11_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG11_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG12_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG12_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG13_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG13_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG14_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG14_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG15_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG15_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG16_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG16_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG17_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG17_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG18_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG18_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG19_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG19_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG20_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG20_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG21_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG21_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG22_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG22_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG23_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG23_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG24_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG24_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG25_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG25_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG26_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG26_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG27_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG27_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG28_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG28_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG29_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG29_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG30_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_REG30_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
27540          if ((PSELx == 1'b1) && (PWRITE == 1'b0))
               <font color = "red">-1-</font>  
27541          begin
27542            case (PADDR[7:0])
                 <font color = "red">-2-</font>  
27543              UTMI_REG0_REG_OFFSET[7:0]: begin
27544                PRDATA[7:6] = UTMI_REG0_loopback_sel[1:0];
           <font color = "red">          ==></font>
27545                PRDATA[5] = UTMI_REG0_loopback_en;
27546                PRDATA[4:1] = UTMI_REG0_bist_mode_sel[3:0];
27547                PRDATA[0] = UTMI_REG0_bist_en;
27548              end
27549              UTMI_REG1_REG_OFFSET[7:0]: begin
27550                PRDATA[7:6] = UTMI_REG1_bist_err[1:0];
           <font color = "red">          ==></font>
27551                PRDATA[5] = UTMI_REG1_bist_soft_rst;
27552                PRDATA[4] = UTMI_REG1_tx_lsfs_soft_rst;
27553                PRDATA[3] = UTMI_REG1_tx_hs_soft_rst;
27554                PRDATA[2] = UTMI_REG1_clkdiv_soft_rst;
27555                PRDATA[1] = UTMI_REG1_calib_soft_rst;
27556                PRDATA[0] = UTMI_REG1_phy_soft_rst;
27557              end
27558              UTMI_REG2_REG_OFFSET[7:0]: begin
27559                PRDATA[7] = UTMI_REG2_rx_cntrl_soft_rst;
           <font color = "red">          ==></font>
27560                PRDATA[6] = UTMI_REG2_shift_reg_soft_rst;
27561                PRDATA[5] = UTMI_REG2_bitunstuff_soft_rst;
27562                PRDATA[4] = UTMI_REG2_nrzi_dec_soft_rst;
27563                PRDATA[3] = UTMI_REG2_eop_det_soft_rst;
27564                PRDATA[2] = UTMI_REG2_sync_det_soft_rst;
27565                PRDATA[1] = UTMI_REG2_lsfs_dll_soft_rst;
27566                PRDATA[0] = UTMI_REG2_rx_hs_soft_rst;
27567              end
27568              UTMI_REG3_REG_OFFSET[7:0]: begin
27569                PRDATA[7] = UTMI_REG3_hs_rx_err;
           <font color = "red">          ==></font>
27570                PRDATA[6] = UTMI_REG3_ls_linestate_fil_en;
27571                PRDATA[5:1] = UTMI_REG3_fs_linestate_fil_cnt[4:0];
27572                PRDATA[0] = UTMI_REG3_fs_linestate_fil_en;
27573              end
27574              UTMI_REG4_REG_OFFSET[7:0]: begin
27575                PRDATA[7:0] = UTMI_REG4_ls_linestate_fil_cnt[7:0];
           <font color = "red">          ==></font>
27576              end
27577              UTMI_REG5_REG_OFFSET[7:0]: begin
27578                PRDATA[7] = UTMI_REG5_bist_mode_en;
           <font color = "red">          ==></font>
27579                PRDATA[6] = UTMI_REG5_bist_on;
27580                PRDATA[5] = UTMI_REG5_hstx_boost_deamp_off;
27581                PRDATA[4] = UTMI_REG5_hstx_boost;
27582                PRDATA[3] = UTMI_REG5_hs_samp;
27583                PRDATA[2] = UTMI_REG5_hs_samp_en;
27584                PRDATA[1] = UTMI_REG5_hsrx;
27585                PRDATA[0] = UTMI_REG5_hsrx_en;
27586              end
27587              UTMI_REG6_REG_OFFSET[7:0]: begin
27588                PRDATA[7] = UTMI_REG6_vbusvalid_cntrl;
           <font color = "red">          ==></font>
27589                PRDATA[6] = UTMI_REG6_vbusvalid_l3_dev_en;
27590                PRDATA[5:1] = UTMI_REG6_hs_drven_threshold[4:0];
27591                PRDATA[0] = UTMI_REG6_hs_drven_th_en;
27592              end
27593              UTMI_REG7_REG_OFFSET[7:0]: begin
27594                PRDATA[7] = UTMI_REG7_hstx_bc_mode;
           <font color = "red">          ==></font>
27595                PRDATA[6] = UTMI_REG7_hstx_bc_en;
27596                PRDATA[5] = UTMI_REG7_hstx_chirp_mode;
27597                PRDATA[4] = UTMI_REG7_hstx_chirp_en;
27598                PRDATA[3] = UTMI_REG7_hstx_en_del;
27599                PRDATA[2] = UTMI_REG7_hstx_en_del_en;
27600                PRDATA[1] = UTMI_REG7_hstx;
27601                PRDATA[0] = UTMI_REG7_hstx_en;
27602              end
27603              UTMI_REG8_REG_OFFSET[7:0]: begin
27604                PRDATA[7] = UTMI_REG8_hs_term;
           <font color = "red">          ==></font>
27605                PRDATA[6] = UTMI_REG8_hs_term_en;
27606                PRDATA[5] = UTMI_REG8_hstx_data;
27607                PRDATA[4] = UTMI_REG8_hstx_data_en;
27608                PRDATA[3] = UTMI_REG8_hstx_drv;
27609                PRDATA[2] = UTMI_REG8_hstx_drv_en;
27610                PRDATA[1] = UTMI_REG8_hstx_predrv;
27611                PRDATA[0] = UTMI_REG8_hstx_predrv_en;
27612              end
27613              UTMI_REG9_REG_OFFSET[7:0]: begin
27614                PRDATA[7] = UTMI_REG9_clkoff_en;
           <font color = "red">          ==></font>
27615                PRDATA[6:4] = UTMI_REG9_sdc_space[2:0];
27616                PRDATA[3] = UTMI_REG9_sdc_space_en;
27617                PRDATA[2:1] = UTMI_REG9_hstx_en_del_th[1:0];
27618                PRDATA[0] = UTMI_REG9_hstx_en_del_th_en;
27619              end
27620              UTMI_REG10_REG_OFFSET[7:0]: begin
27621                PRDATA[7] = UTMI_REG10_pll_clkon;
           <font color = "red">          ==></font>
27622                PRDATA[6] = UTMI_REG10_pll_clkon_en;
27623                PRDATA[5] = UTMI_REG10_bg_pd_bg_ok;
27624                PRDATA[4] = UTMI_REG10_bg_pd_bg_ok_en;
27625                PRDATA[3] = UTMI_REG10_lsfs_serx;
27626                PRDATA[2] = UTMI_REG10_lsfs_serx_en;
27627                PRDATA[1] = UTMI_REG10_lsfs_rx;
27628                PRDATA[0] = UTMI_REG10_lsfs_rx_en;
27629              end
27630              UTMI_REG11_REG_OFFSET[7:0]: begin
27631                PRDATA[7] = UTMI_REG11_clean_linestate_serx_mask_en;
           <font color = "red">          ==></font>
27632                PRDATA[6] = UTMI_REG11_serx_mask_en;
27633                PRDATA[5:4] = UTMI_REG11_serx_mask_threshold[1:0];
27634                PRDATA[3] = UTMI_REG11_lsfs_tx;
27635                PRDATA[2] = UTMI_REG11_lsfs_tx_en;
27636                PRDATA[1] = UTMI_REG11_fsls_edgesel;
27637                PRDATA[0] = UTMI_REG11_fsls_edgesel_en;
27638              end
27639              UTMI_REG12_REG_OFFSET[7:0]: begin
27640                PRDATA[7:6] = UTMI_REG12_serx_bias_en[1:0];
           <font color = "red">          ==></font>
27641                PRDATA[5] = UTMI_REG12_fsls_tx_data;
27642                PRDATA[4] = UTMI_REG12_fsls_tx_data_en;
27643                PRDATA[3] = UTMI_REG12_fsls_tx_se0;
27644                PRDATA[2] = UTMI_REG12_fsls_tx_se0_en;
27645                PRDATA[1] = UTMI_REG12_fsls_tx_drv;
27646                PRDATA[0] = UTMI_REG12_fsls_tx_drv_en;
27647              end
27648              UTMI_REG13_REG_OFFSET[7:0]: begin
27649                PRDATA[7] = UTMI_REG13_fsls_serialmode_pullup2;
           <font color = "red">          ==></font>
27650                PRDATA[6] = UTMI_REG13_fsls_serialmode_pullup2_en;
27651                PRDATA[5] = UTMI_REG13_dm_pulldown;
27652                PRDATA[4] = UTMI_REG13_dm_pulldown_en;
27653                PRDATA[3] = UTMI_REG13_dp_pulldown;
27654                PRDATA[2] = UTMI_REG13_dp_pulldown_en;
27655                PRDATA[1] = UTMI_REG13_lane_reverse;
27656                PRDATA[0] = UTMI_REG13_lane_reverse_en;
27657              end
27658              UTMI_REG14_REG_OFFSET[7:0]: begin
27659                PRDATA[7] = UTMI_REG14_dm_pullup2;
           <font color = "red">          ==></font>
27660                PRDATA[6] = UTMI_REG14_dm_pullup2_en;
27661                PRDATA[5] = UTMI_REG14_dp_pullup2;
27662                PRDATA[4] = UTMI_REG14_dp_pullup2_en;
27663                PRDATA[3] = UTMI_REG14_dm_pullup1;
27664                PRDATA[2] = UTMI_REG14_dm_pullup1_en;
27665                PRDATA[1] = UTMI_REG14_dp_pullup1;
27666                PRDATA[0] = UTMI_REG14_dp_pullup1_en;
27667              end
27668              UTMI_REG15_REG_OFFSET[7:0]: begin
27669                PRDATA[7:6] = UTMI_REG15_txvalid_gate_threshold_fs[1:0];
           <font color = "red">          ==></font>
27670                PRDATA[5:4] = UTMI_REG15_txvalid_gate_threshold_hs[1:0];
27671                PRDATA[3] = UTMI_REG15_ted_en_value;
27672                PRDATA[2] = UTMI_REG15_ted_en_cnt;
27673                PRDATA[1] = UTMI_REG15_ed_en_value;
27674                PRDATA[0] = UTMI_REG15_ed_en_cnt;
27675              end
27676              UTMI_REG16_REG_OFFSET[7:0]: begin
27677                PRDATA[7:0] = UTMI_REG16_unused[7:0];
           <font color = "red">          ==></font>
27678              end
27679              UTMI_REG17_REG_OFFSET[7:0]: begin
27680                PRDATA[7:6] = UTMI_REG17_squelch_count_idle[1:0];
           <font color = "red">          ==></font>
27681                PRDATA[5] = UTMI_REG17_squelch_count_idle_en;
27682                PRDATA[4:1] = UTMI_REG17_tx_sq_cnt[3:0];
27683                PRDATA[0] = UTMI_REG17_tx_sq_cnt_en;
27684              end
27685              UTMI_REG18_REG_OFFSET[7:0]: begin
27686                PRDATA[7] = UTMI_REG18_sleep_value;
           <font color = "red">          ==></font>
27687                PRDATA[6] = UTMI_REG18_sleep_en;
27688                PRDATA[5] = UTMI_REG18_bist_powerup;
27689                PRDATA[4] = UTMI_REG18_bist_powerup_en;
27690                PRDATA[3] = UTMI_REG18_powerup_en;
27691                PRDATA[2] = UTMI_REG18_unused;
27692                PRDATA[1] = UTMI_REG18_clipper_en;
27693                PRDATA[0] = UTMI_REG18_clipper_en_en;
27694              end
27695              UTMI_REG19_REG_OFFSET[7:0]: begin
27696                PRDATA[7:1] = UTMI_REG19_unused[6:0];
           <font color = "red">          ==></font>
27697                PRDATA[0] = UTMI_REG19_ted_sw_en;
27698              end
27699              UTMI_REG20_REG_OFFSET[7:0]: begin
27700                PRDATA[7] = UTMI_REG20_hostdiscon_rst_reg;
           <font color = "red">          ==></font>
27701                PRDATA[6] = UTMI_REG20_hostdiscon_rst_reg_en;
27702                PRDATA[5:1] = UTMI_REG20_calib_rst_dt[4:0];
27703                PRDATA[0] = UTMI_REG20_calib_rst_dt_en;
27704              end
27705              UTMI_REG21_REG_OFFSET[7:0]: begin
27706                PRDATA[7] = UTMI_REG21_calib_triger_posedge;
           <font color = "red">          ==></font>
27707                PRDATA[6] = UTMI_REG21_auto_cal_enable;
27708                PRDATA[5] = UTMI_REG21_absvalid;
27709                PRDATA[4] = UTMI_REG21_absvalid_en;
27710                PRDATA[3] = UTMI_REG21_vbusvalid;
27711                PRDATA[2] = UTMI_REG21_vbusvalid_en;
27712                PRDATA[1] = UTMI_REG21_suspendm;
27713                PRDATA[0] = UTMI_REG21_suspendm_en;
27714              end
27715              UTMI_REG22_REG_OFFSET[7:0]: begin
27716                PRDATA[7:0] = UTMI_REG22_bccalib_offset[7:0];
           <font color = "red">          ==></font>
27717              end
27718              UTMI_REG23_REG_OFFSET[7:0]: begin
27719                PRDATA[7:0] = UTMI_REG23_hscalib_offset[7:0];
           <font color = "red">          ==></font>
27720              end
27721              UTMI_REG24_REG_OFFSET[7:0]: begin
27722                PRDATA[7:0] = UTMI_REG24_fscalib_offset[7:0];
           <font color = "red">          ==></font>
27723              end
27724              UTMI_REG25_REG_OFFSET[7:0]: begin
27725                PRDATA[7] = UTMI_REG25_unused;
           <font color = "red">          ==></font>
27726                PRDATA[6:0] = UTMI_REG25_hscalib[6:0];
27727              end
27728              UTMI_REG26_REG_OFFSET[7:0]: begin
27729                PRDATA[7] = UTMI_REG26_unused;
           <font color = "red">          ==></font>
27730                PRDATA[6:0] = UTMI_REG26_fscalib[6:0];
27731              end
27732              UTMI_REG27_REG_OFFSET[7:0]: begin
27733                PRDATA[7] = UTMI_REG27_unused;
           <font color = "red">          ==></font>
27734                PRDATA[6:0] = UTMI_REG27_bccalib[6:0];
27735              end
27736              UTMI_REG28_REG_OFFSET[7:0]: begin
27737                PRDATA[7] = UTMI_REG28_cdr_eb_wr_reset;
           <font color = "red">          ==></font>
27738                PRDATA[6:0] = UTMI_REG28_unused[6:0];
27739              end
27740              UTMI_REG29_REG_OFFSET[7:0]: begin
27741                PRDATA[7:6] = UTMI_REG29_unused[1:0];
           <font color = "red">          ==></font>
27742                PRDATA[5] = UTMI_REG29_pll_standalone;
27743                PRDATA[4] = UTMI_REG29_pll_standalone_en;
27744                PRDATA[3:0] = UTMI_REG29_spare_out[3:0];
27745              end
27746              UTMI_REG30_REG_OFFSET[7:0]: begin
27747                PRDATA[7] = UTMI_REG30_unused;
           <font color = "red">          ==></font>
27748                PRDATA[6] = UTMI_REG30_pll_480_clock_gate_ovr;
27749                PRDATA[5] = UTMI_REG30_scan_ats_hs_clock_gate_ovr;
27750                PRDATA[4] = UTMI_REG30_vco_pll_clock_gate_ovr;
27751                PRDATA[3] = UTMI_REG30_dig_div_refclock_gate_ovr;
27752                PRDATA[2] = UTMI_REG30_fb_clock_gate_ovr;
27753                PRDATA[1] = UTMI_REG30_ana_div_refclock_gate_ovr;
27754                PRDATA[0] = UTMI_REG30_hs_clock_gate_ovr;
27755              end
27756              UTMI_UNUSED_REG0_REG_OFFSET[7:0]: begin
27757                PRDATA[7:0] = UTMI_UNUSED_REG0_unused[7:0];
           <font color = "red">          ==></font>
27758              end
27759              UTMI_UNUSED_REG1_REG_OFFSET[7:0]: begin
27760                PRDATA[7:0] = UTMI_UNUSED_REG1_unused[7:0];
           <font color = "red">          ==></font>
27761              end
27762              UTMI_UNUSED_REG2_REG_OFFSET[7:0]: begin
27763                PRDATA[7:0] = UTMI_UNUSED_REG2_unused[7:0];
           <font color = "red">          ==></font>
27764              end
27765              UTMI_UNUSED_REG3_REG_OFFSET[7:0]: begin
27766                PRDATA[7:0] = UTMI_UNUSED_REG3_unused[7:0];
           <font color = "red">          ==></font>
27767              end
27768              UTMI_REG31_REG_OFFSET[7:0]: begin
27769                PRDATA[7:2] = UTMI_REG31_unused_IN[5:0];
           <font color = "red">          ==></font>
27770                PRDATA[1] = UTMI_REG31_bist_error_IN;
27771                PRDATA[0] = UTMI_REG31_bist_complete_IN;
27772              end
27773              UTMI_REG32_REG_OFFSET[7:0]: begin
27774                PRDATA[7:0] = UTMI_REG32_bist_err_count_IN[7:0];
           <font color = "red">          ==></font>
27775              end
27776              UTMI_REG33_REG_OFFSET[7:0]: begin
27777                PRDATA[7] = UTMI_REG33_bg_powergood_IN;
           <font color = "red">          ==></font>
27778                PRDATA[6] = UTMI_REG33_afe_hsrx_diff_data_IN;
27779                PRDATA[5] = UTMI_REG33_hsrx_en_IN;
27780                PRDATA[4] = UTMI_REG33_hsrx_sampler_enable_IN;
27781                PRDATA[3] = UTMI_REG33_chirp_mode_en_IN;
27782                PRDATA[2] = UTMI_REG33_hstx_en_IN;
27783                PRDATA[1] = UTMI_REG33_hstx_en_delayed_IN;
27784                PRDATA[0] = UTMI_REG33_hstx_boost_deamp_off_IN;
27785              end
27786              UTMI_REG34_REG_OFFSET[7:0]: begin
27787                PRDATA[7] = UTMI_REG34_o_dprpu1_en_IN;
           <font color = "red">          ==></font>
27788                PRDATA[6] = UTMI_REG34_o_dmrpu1_en_IN;
27789                PRDATA[5] = UTMI_REG34_o_dprpu2_en_IN;
27790                PRDATA[4] = UTMI_REG34_o_dmrpu2_en_IN;
27791                PRDATA[3] = UTMI_REG34_o_dprpd_en_IN;
27792                PRDATA[2] = UTMI_REG34_o_dmrpd_en_IN;
27793                PRDATA[1] = UTMI_REG34_o_otgc_id_pullup_en_IN;
27794                PRDATA[0] = UTMI_REG34_o_fs_edge_sel_IN;
27795              end
27796              UTMI_REG35_REG_OFFSET[7:0]: begin
27797                PRDATA[7] = UTMI_REG35_i_afe_lsfsrx_ana_IN;
           <font color = "red">          ==></font>
27798                PRDATA[6] = UTMI_REG35_o_lsfstx_en_IN;
27799                PRDATA[5] = UTMI_REG35_o_lsfsdrv_en_IN;
27800                PRDATA[4] = UTMI_REG35_o_lsfs_ddi_IN;
27801                PRDATA[3] = UTMI_REG35_o_assert_sezero_IN;
27802                PRDATA[2] = UTMI_REG35_o_lsfsrx_en_IN;
27803                PRDATA[1] = UTMI_REG35_o_serx_en_IN;
27804                PRDATA[0] = UTMI_REG35_o_serx_bias_en_IN;
27805              end
27806              UTMI_REG36_REG_OFFSET[7:0]: begin
27807                PRDATA[7] = UTMI_REG36_o_pll_pso_IN;
           <font color = "red">          ==></font>
27808                PRDATA[6] = UTMI_REG36_o_pll_pso_delay_IN;
27809                PRDATA[5] = UTMI_REG36_o_pll_pd_IN;
27810                PRDATA[4:0] = UTMI_REG36_o_pll_ipdiv_IN[4:0];
27811              end
27812              UTMI_REG37_REG_OFFSET[7:0]: begin
27813                PRDATA[7:0] = UTMI_REG37_o_pll_fbdiv_value_IN[7:0];
           <font color = "red">          ==></font>
27814              end
27815              UTMI_REG38_REG_OFFSET[7:0]: begin
27816                PRDATA[7] = UTMI_REG38_o_pll_standby_IN;
           <font color = "red">          ==></font>
27817                PRDATA[6] = UTMI_REG38_o_pll_ldo_core_en_IN;
27818                PRDATA[5] = UTMI_REG38_o_pll_ldo_ref_en_IN;
27819                PRDATA[4] = UTMI_REG38_o_afe_suspendm_IN;
27820                PRDATA[3] = UTMI_REG38_o_otgc_vbusvalid_en_IN;
27821                PRDATA[2] = UTMI_REG38_o_otgc_absvalid_en_IN;
27822                PRDATA[1] = UTMI_REG38_o_afe_clipper_en_IN;
27823                PRDATA[0] = UTMI_REG38_o_pll_ldo_isolation_cntrl_IN;
27824              end
27825              UTMI_REG39_REG_OFFSET[7:0]: begin
27826                PRDATA[7:0] = UTMI_REG39_unused_IN[7:0];
           <font color = "red">          ==></font>
27827              end
27828              UTMI_REG40_REG_OFFSET[7:0]: begin
27829                PRDATA[7:0] = UTMI_REG40_unused_IN[7:0];
           <font color = "red">          ==></font>
27830              end
27831              UTMI_REG41_REG_OFFSET[7:0]: begin
27832                PRDATA[7] = UTMI_REG41_i_ted_squelch_ana_IN;
           <font color = "red">          ==></font>
27833                PRDATA[6] = UTMI_REG41_i_usb2_rescal_calib_done_IN;
27834                PRDATA[5:0] = UTMI_REG41_hs_calib_code_IN[5:0];
27835              end
27836              UTMI_REG42_REG_OFFSET[7:0]: begin
27837                PRDATA[7] = UTMI_REG42_hs_sof_IN;
           <font color = "red">          ==></font>
27838                PRDATA[6] = UTMI_REG42_all_calib_done_IN;
27839                PRDATA[5:0] = UTMI_REG42_fs_calib_code_IN[5:0];
27840              end
27841              UTMI_REG43_REG_OFFSET[7:0]: begin
27842                PRDATA[7] = UTMI_REG43_ls_mode_IN;
           <font color = "red">          ==></font>
27843                PRDATA[6] = UTMI_REG43_fs_mode_pre_IN;
27844                PRDATA[5:0] = UTMI_REG43_bc_calib_code_IN[5:0];
27845              end
27846              UTMI_REG44_REG_OFFSET[7:0]: begin
27847                PRDATA[7] = UTMI_REG44_rstn_refclock_IN;
           <font color = "red">          ==></font>
27848                PRDATA[6] = UTMI_REG44_rstn_hs_clock_IN;
27849                PRDATA[5] = UTMI_REG44_rstn_hs_tx_clock_IN;
27850                PRDATA[4] = UTMI_REG44_rstn_byte_clock_IN;
27851                PRDATA[3] = UTMI_REG44_rstn_sieclock_IN;
27852                PRDATA[2] = UTMI_REG44_rstn_clkdiv_IN;
27853                PRDATA[1] = UTMI_REG44_rstn_calib_clkdiv_IN;
27854                PRDATA[0] = UTMI_REG44_udc_rstn_cdr_async_IN;
27855              end
27856              UTMI_REG45_REG_OFFSET[7:0]: begin
27857                PRDATA[7] = UTMI_REG45_udc_calib_rstn_IN;
           <font color = "red">          ==></font>
27858                PRDATA[6] = UTMI_REG45_udc_apb_rstn_IN;
27859                PRDATA[5] = UTMI_REG45_o_rstn_cdr_async_IN;
27860                PRDATA[4] = UTMI_REG45_o_pll_calib_rstn_IN;
27861                PRDATA[3] = UTMI_REG45_bist_mode_rstn_IN;
27862                PRDATA[2] = UTMI_REG45_o_usb2_calib_rstn_IN;
27863                PRDATA[1] = UTMI_REG45_udc_bc_calib_rstn_IN;
27864                PRDATA[0] = UTMI_REG45_global_resetn_IN;
27865              end
27866              UTMI_REG46_REG_OFFSET[7:0]: begin
27867                PRDATA[7] = UTMI_REG46_unused_IN;
           <font color = "red">          ==></font>
27868                PRDATA[6] = UTMI_REG46_recovery_cnt_en_IN;
27869                PRDATA[5:4] = UTMI_REG46_clean_linestate_IN[1:0];
27870                PRDATA[3:0] = UTMI_REG46_bc_state_machine_status_IN[3:0];
27871              end
27872              UTMI_REG47_REG_OFFSET[7:0]: begin
27873                PRDATA[7] = UTMI_REG47_filter_cnt_en_IN;
           <font color = "red">          ==></font>
27874                PRDATA[6:5] = UTMI_REG47_host_opmode_IN[1:0];
27875                PRDATA[4:3] = UTMI_REG47_dev_opmode_IN[1:0];
27876                PRDATA[2] = UTMI_REG47_i_ded_ana_IN;
27877                PRDATA[1] = UTMI_REG47_hs_hostdisconnect_IN;
27878                PRDATA[0] = UTMI_REG47_lsfs_hostdisconnect_IN;
27879              end
27880              UTMI_REG48_REG_OFFSET[7:0]: begin
27881                PRDATA[7:6] = UTMI_REG48_bist_tx_state_IN[1:0];
           <font color = "red">          ==></font>
27882                PRDATA[5:0] = UTMI_REG48_data_cnt_tx_IN[5:0];
27883              end
27884              UTMI_REG49_REG_OFFSET[7:0]: begin
27885                PRDATA[7:6] = UTMI_REG49_bist_rx_state_IN[1:0];
           <font color = "red">          ==></font>
27886                PRDATA[5:0] = UTMI_REG49_data_cnt_rx_IN[5:0];
27887              end
27888              UTMI_REG50_REG_OFFSET[7:0]: begin
27889                PRDATA[7:4] = UTMI_REG50_bist_top_state_IN[3:0];
           <font color = "red">          ==></font>
27890                PRDATA[3] = UTMI_REG50_inc_data_cnt_tx_IN;
27891                PRDATA[2] = UTMI_REG50_inc_data_cnt_rx_IN;
27892                PRDATA[1] = UTMI_REG50_o_bg_pd_IN;
27893                PRDATA[0] = UTMI_REG50_o_bg_pd_bg_ok_IN;
27894              end
27895              UTMI_REG51_REG_OFFSET[7:0]: begin
27896                PRDATA[7:6] = UTMI_REG51_powerdown_IN[1:0];
           <font color = "red">          ==></font>
27897                PRDATA[5] = UTMI_REG51_reset_IN;
27898                PRDATA[4] = UTMI_REG51_suspendm_IN;
27899                PRDATA[3] = UTMI_REG51_termselect_IN;
27900                PRDATA[2] = UTMI_REG51_databus16_8_IN;
27901                PRDATA[1] = UTMI_REG51_dppulldown_IN;
27902                PRDATA[0] = UTMI_REG51_dmpulldown_IN;
27903              end
27904              UTMI_REG52_REG_OFFSET[7:0]: begin
27905                PRDATA[7] = UTMI_REG52_lane_reverse_IN;
           <font color = "red">          ==></font>
27906                PRDATA[6] = UTMI_REG52_txbitstuffenable_IN;
27907                PRDATA[5] = UTMI_REG52_txbitstuffenableh_IN;
27908                PRDATA[4:3] = UTMI_REG52_xcvrselect_IN[1:0];
27909                PRDATA[2:1] = UTMI_REG52_linestate_IN[1:0];
27910                PRDATA[0] = UTMI_REG52_hostdisconnect_IN;
27911              end
27912              UTMI_REG53_REG_OFFSET[7:0]: begin
27913                PRDATA[7] = UTMI_REG53_fslsserialmode_IN;
           <font color = "red">          ==></font>
27914                PRDATA[6] = UTMI_REG53_tx_enable_n_IN;
27915                PRDATA[5] = UTMI_REG53_tx_dat_IN;
27916                PRDATA[4] = UTMI_REG53_tx_se0_IN;
27917                PRDATA[3] = UTMI_REG53_sleepm_IN;
27918                PRDATA[2] = UTMI_REG53_unused_IN;
27919                PRDATA[1:0] = UTMI_REG53_opmode_IN[1:0];
27920              end
27921              UTMI_REG54_REG_OFFSET[7:0]: begin
27922                PRDATA[7] = UTMI_REG54_rx_dp_IN;
           <font color = "red">          ==></font>
27923                PRDATA[6] = UTMI_REG54_rx_dm_IN;
27924                PRDATA[5] = UTMI_REG54_rx_rcv_IN;
27925                PRDATA[4:0] = UTMI_REG54_unused_IN[4:0];
27926              end
27927              UTMI_REG55_REG_OFFSET[7:0]: begin
27928                PRDATA[7] = UTMI_REG55_txvalidh_IN;
           <font color = "red">          ==></font>
27929                PRDATA[6] = UTMI_REG55_txvalid_IN;
27930                PRDATA[5] = UTMI_REG55_txready_IN;
27931                PRDATA[4] = UTMI_REG55_rxvalidh_IN;
27932                PRDATA[3] = UTMI_REG55_rxvalid_IN;
27933                PRDATA[2] = UTMI_REG55_rxactive_IN;
27934                PRDATA[1] = UTMI_REG55_rxerror_IN;
27935                PRDATA[0] = UTMI_REG55_unused_IN;
27936              end
27937              UTMI_REG56_REG_OFFSET[7:0]: begin
27938                PRDATA[7:0] = UTMI_REG56_datain_upper_IN[7:0];
           <font color = "red">          ==></font>
27939              end
27940              UTMI_REG57_REG_OFFSET[7:0]: begin
27941                PRDATA[7:0] = UTMI_REG57_datain_lower_IN[7:0];
           <font color = "red">          ==></font>
27942              end
27943              UTMI_REG58_REG_OFFSET[7:0]: begin
27944                PRDATA[7:0] = UTMI_REG58_dataout_upper_IN[7:0];
           <font color = "red">          ==></font>
27945              end
27946              UTMI_REG59_REG_OFFSET[7:0]: begin
27947                PRDATA[7:0] = UTMI_REG59_dataout_lower_IN[7:0];
           <font color = "red">          ==></font>
27948              end
27949              UTMI_UNUSED_REG6_REG_OFFSET[7:0]: begin
27950                PRDATA[7:0] = UTMI_UNUSED_REG6_unused_IN[7:0];
           <font color = "red">          ==></font>
27951              end
27952              UTMI_UNUSED_REG7_REG_OFFSET[7:0]: begin
27953                PRDATA[7:0] = UTMI_UNUSED_REG7_unused_IN[7:0];
           <font color = "red">          ==></font>
27954              end
27955             default:
27956                PRDATA = 8'h0;
           <font color = "red">          ==></font>
27957            endcase
27958          end  
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG8_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG9_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG10_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG11_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG12_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG13_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG14_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG15_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG16_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG17_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG18_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG19_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG20_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG21_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG22_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG23_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG24_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG25_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG26_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG27_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG28_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG29_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG30_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG31_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG32_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG33_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG34_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG35_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG36_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG37_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG38_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG39_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG40_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG41_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG42_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG43_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG44_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG45_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG46_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG47_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG48_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG49_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG50_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG51_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG52_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG53_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG54_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG55_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG56_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG57_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG58_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_REG59_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UTMI_UNUSED_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_227008">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_utmi_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
