<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1115' type='llvm::MachineInstr * llvm::getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &amp; P, llvm::MachineRegisterInfo &amp; MRI)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1112'>/// \brief Return the defining instruction for a given reg:subreg pair
/// skipping copy like instructions and subreg-manipulation pseudos.
/// Following another subreg of a reg:subreg isn&apos;t supported.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='131' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine15getOldOpndValueERN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='178' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine13createDPPInstERN4llvm12MachineInstrES3_NS1_15TargetInstrInfo13RegSubRegPairEb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7200' ll='7233' type='llvm::MachineInstr * llvm::getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &amp; P, llvm::MachineRegisterInfo &amp; MRI)'/>
