#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ni43.Q[0] (.latch clocked by pclk)
Endpoint  : ni32.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni43.clk[0] (.latch)                                             1.338     1.338
ni43.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[4971].in[0] (.names)                                            1.338     2.800
[4971].out[0] (.names)                                           0.195     2.995
[4968].in[2] (.names)                                            1.338     4.332
[4968].out[0] (.names)                                           0.195     4.527
nv4045.in[1] (.names)                                            1.338     5.865
nv4045.out[0] (.names)                                           0.195     6.060
[4836].in[1] (.names)                                            1.338     7.398
[4836].out[0] (.names)                                           0.195     7.593
[4834].in[1] (.names)                                            1.338     8.931
[4834].out[0] (.names)                                           0.195     9.126
[4720].in[2] (.names)                                            1.338    10.463
[4720].out[0] (.names)                                           0.195    10.658
[31510].in[1] (.names)                                           1.338    11.996
[31510].out[0] (.names)                                          0.195    12.191
[4538].in[1] (.names)                                            1.338    13.529
[4538].out[0] (.names)                                           0.195    13.724
[4536].in[2] (.names)                                            1.338    15.062
[4536].out[0] (.names)                                           0.195    15.257
[4523].in[0] (.names)                                            1.338    16.594
[4523].out[0] (.names)                                           0.195    16.789
[4478].in[1] (.names)                                            1.338    18.127
[4478].out[0] (.names)                                           0.195    18.322
n_n8104.in[0] (.names)                                           1.338    19.660
n_n8104.out[0] (.names)                                          0.195    19.855
[3667].in[1] (.names)                                            1.338    21.193
[3667].out[0] (.names)                                           0.195    21.388
n_n8112.in[0] (.names)                                           1.338    22.726
n_n8112.out[0] (.names)                                          0.195    22.921
[3521].in[1] (.names)                                            1.338    24.258
[3521].out[0] (.names)                                           0.195    24.453
nv3888.in[2] (.names)                                            1.338    25.791
nv3888.out[0] (.names)                                           0.195    25.986
ni32.D[0] (.latch)                                               1.338    27.324
data arrival time                                                         27.324

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni32.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.324
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.052


#Path 2
Startpoint: ni39.Q[0] (.latch clocked by pclk)
Endpoint  : ni30.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni39.clk[0] (.latch)                                             1.338     1.338
ni39.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[3462].in[0] (.names)                                            1.338     2.800
[3462].out[0] (.names)                                           0.195     2.995
[1081].in[2] (.names)                                            1.338     4.332
[1081].out[0] (.names)                                           0.195     4.527
[33438].in[0] (.names)                                           1.338     5.865
[33438].out[0] (.names)                                          0.195     6.060
[33467].in[2] (.names)                                           1.338     7.398
[33467].out[0] (.names)                                          0.195     7.593
[33470].in[3] (.names)                                           1.338     8.931
[33470].out[0] (.names)                                          0.195     9.126
n_n4509.in[0] (.names)                                           1.338    10.463
n_n4509.out[0] (.names)                                          0.195    10.658
[3320].in[1] (.names)                                            1.338    11.996
[3320].out[0] (.names)                                           0.195    12.191
[2984].in[2] (.names)                                            1.338    13.529
[2984].out[0] (.names)                                           0.195    13.724
[891].in[2] (.names)                                             1.338    15.062
[891].out[0] (.names)                                            0.195    15.257
[34769].in[2] (.names)                                           1.338    16.594
[34769].out[0] (.names)                                          0.195    16.789
[2926].in[1] (.names)                                            1.338    18.127
[2926].out[0] (.names)                                           0.195    18.322
[2902].in[1] (.names)                                            1.338    19.660
[2902].out[0] (.names)                                           0.195    19.855
[2145].in[0] (.names)                                            1.338    21.193
[2145].out[0] (.names)                                           0.195    21.388
[34965].in[1] (.names)                                           1.338    22.726
[34965].out[0] (.names)                                          0.195    22.921
nv6437.in[0] (.names)                                            1.338    24.258
nv6437.out[0] (.names)                                           0.195    24.453
ni30.D[0] (.latch)                                               1.338    25.791
data arrival time                                                         25.791

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.519


#Path 3
Startpoint: ni47.Q[0] (.latch clocked by pclk)
Endpoint  : ni33.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni47.clk[0] (.latch)                                             1.338     1.338
ni47.Q[0] (.latch) [clock-to-output]                             0.124     1.462
nv2176.in[0] (.names)                                            1.338     2.800
nv2176.out[0] (.names)                                           0.195     2.995
[30369].in[0] (.names)                                           1.338     4.332
[30369].out[0] (.names)                                          0.195     4.527
[5939].in[3] (.names)                                            1.338     5.865
[5939].out[0] (.names)                                           0.195     6.060
[5898].in[0] (.names)                                            1.338     7.398
[5898].out[0] (.names)                                           0.195     7.593
[5800].in[2] (.names)                                            1.338     8.931
[5800].out[0] (.names)                                           0.195     9.126
[5797].in[3] (.names)                                            1.338    10.463
[5797].out[0] (.names)                                           0.195    10.658
nv2473.in[1] (.names)                                            1.338    11.996
nv2473.out[0] (.names)                                           0.195    12.191
nv2235.in[1] (.names)                                            1.338    13.529
nv2235.out[0] (.names)                                           0.195    13.724
[5184].in[2] (.names)                                            1.338    15.062
[5184].out[0] (.names)                                           0.195    15.257
[5033].in[2] (.names)                                            1.338    16.594
[5033].out[0] (.names)                                           0.195    16.789
[5025].in[2] (.names)                                            1.338    18.127
[5025].out[0] (.names)                                           0.195    18.322
[30752].in[0] (.names)                                           1.338    19.660
[30752].out[0] (.names)                                          0.195    19.855
[5006].in[2] (.names)                                            1.338    21.193
[5006].out[0] (.names)                                           0.195    21.388
[31159].in[1] (.names)                                           1.338    22.726
[31159].out[0] (.names)                                          0.195    22.921
nv2153.in[3] (.names)                                            1.338    24.258
nv2153.out[0] (.names)                                           0.195    24.453
ni33.D[0] (.latch)                                               1.338    25.791
data arrival time                                                         25.791

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni33.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.519


#Path 4
Startpoint: ni43.Q[0] (.latch clocked by pclk)
Endpoint  : ni29.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni43.clk[0] (.latch)                                             1.338     1.338
ni43.Q[0] (.latch) [clock-to-output]                             0.124     1.462
nv669.in[0] (.names)                                             1.338     2.800
nv669.out[0] (.names)                                            0.195     2.995
nv758.in[2] (.names)                                             1.338     4.332
nv758.out[0] (.names)                                            0.195     4.527
[6583].in[1] (.names)                                            1.338     5.865
[6583].out[0] (.names)                                           0.195     6.060
[6581].in[2] (.names)                                            1.338     7.398
[6581].out[0] (.names)                                           0.195     7.593
[6577].in[3] (.names)                                            1.338     8.931
[6577].out[0] (.names)                                           0.195     9.126
[1958].in[1] (.names)                                            1.338    10.463
[1958].out[0] (.names)                                           0.195    10.658
[1952].in[1] (.names)                                            1.338    11.996
[1952].out[0] (.names)                                           0.195    12.191
[35211].in[2] (.names)                                           1.338    13.529
[35211].out[0] (.names)                                          0.195    13.724
[1554].in[0] (.names)                                            1.338    15.062
[1554].out[0] (.names)                                           0.195    15.257
[35365].in[2] (.names)                                           1.338    16.594
[35365].out[0] (.names)                                          0.195    16.789
[1201].in[1] (.names)                                            1.338    18.127
[1201].out[0] (.names)                                           0.195    18.322
[539].in[2] (.names)                                             1.338    19.660
[539].out[0] (.names)                                            0.195    19.855
[518].in[0] (.names)                                             1.338    21.193
[518].out[0] (.names)                                            0.195    21.388
nv8909.in[0] (.names)                                            1.338    22.726
nv8909.out[0] (.names)                                           0.195    22.921
ni29.D[0] (.latch)                                               1.338    24.258
data arrival time                                                         24.258

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni29.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.258
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.987


#Path 5
Startpoint: ni43.Q[0] (.latch clocked by pclk)
Endpoint  : ni34.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni43.clk[0] (.latch)                                             1.338     1.338
ni43.Q[0] (.latch) [clock-to-output]                             0.124     1.462
nv669.in[0] (.names)                                             1.338     2.800
nv669.out[0] (.names)                                            0.195     2.995
nv667.in[2] (.names)                                             1.338     4.332
nv667.out[0] (.names)                                            0.195     4.527
[6708].in[1] (.names)                                            1.338     5.865
[6708].out[0] (.names)                                           0.195     6.060
[6706].in[2] (.names)                                            1.338     7.398
[6706].out[0] (.names)                                           0.195     7.593
[6703].in[3] (.names)                                            1.338     8.931
[6703].out[0] (.names)                                           0.195     9.126
nv717.in[2] (.names)                                             1.338    10.463
nv717.out[0] (.names)                                            0.195    10.658
nv1117.in[1] (.names)                                            1.338    11.996
nv1117.out[0] (.names)                                           0.195    12.191
[6159].in[0] (.names)                                            1.338    13.529
[6159].out[0] (.names)                                           0.195    13.724
[30181].in[0] (.names)                                           1.338    15.062
[30181].out[0] (.names)                                          0.195    15.257
[6152].in[3] (.names)                                            1.338    16.594
[6152].out[0] (.names)                                           0.195    16.789
[6124].in[1] (.names)                                            1.338    18.127
[6124].out[0] (.names)                                           0.195    18.322
n_n13077.in[0] (.names)                                          1.338    19.660
n_n13077.out[0] (.names)                                         0.195    19.855
nv601.in[2] (.names)                                             1.338    21.193
nv601.out[0] (.names)                                            0.195    21.388
ni34.D[0] (.latch)                                               1.338    22.726
data arrival time                                                         22.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni34.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.454


#Path 6
Startpoint: ni14.Q[0] (.latch clocked by pclk)
Endpoint  : ni5.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni14.clk[0] (.latch)                                             1.338     1.338
ni14.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[948].in[1] (.names)                                             1.338     2.800
[948].out[0] (.names)                                            0.195     2.995
n_n450.in[0] (.names)                                            1.338     4.332
n_n450.out[0] (.names)                                           0.195     4.527
[6847].in[1] (.names)                                            1.338     5.865
[6847].out[0] (.names)                                           0.195     6.060
[6842].in[2] (.names)                                            1.338     7.398
[6842].out[0] (.names)                                           0.195     7.593
[6822].in[0] (.names)                                            1.338     8.931
[6822].out[0] (.names)                                           0.195     9.126
nv10252.in[0] (.names)                                           1.338    10.463
nv10252.out[0] (.names)                                          0.195    10.658
[2116].in[0] (.names)                                            1.338    11.996
[2116].out[0] (.names)                                           0.195    12.191
nv10248.in[0] (.names)                                           1.338    13.529
nv10248.out[0] (.names)                                          0.195    13.724
nv10247.in[2] (.names)                                           1.338    15.062
nv10247.out[0] (.names)                                          0.195    15.257
ni5.D[0] (.latch)                                                1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni5.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 7
Startpoint: ni14.Q[0] (.latch clocked by pclk)
Endpoint  : ni4.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni14.clk[0] (.latch)                                             1.338     1.338
ni14.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[948].in[1] (.names)                                             1.338     2.800
[948].out[0] (.names)                                            0.195     2.995
n_n450.in[0] (.names)                                            1.338     4.332
n_n450.out[0] (.names)                                           0.195     4.527
[6847].in[1] (.names)                                            1.338     5.865
[6847].out[0] (.names)                                           0.195     6.060
[6842].in[2] (.names)                                            1.338     7.398
[6842].out[0] (.names)                                           0.195     7.593
[6822].in[0] (.names)                                            1.338     8.931
[6822].out[0] (.names)                                           0.195     9.126
nv10252.in[0] (.names)                                           1.338    10.463
nv10252.out[0] (.names)                                          0.195    10.658
[6796].in[1] (.names)                                            1.338    11.996
[6796].out[0] (.names)                                           0.195    12.191
[29393].in[0] (.names)                                           1.338    13.529
[29393].out[0] (.names)                                          0.195    13.724
nv10316.in[2] (.names)                                           1.338    15.062
nv10316.out[0] (.names)                                          0.195    15.257
ni4.D[0] (.latch)                                                1.338    16.594
data arrival time                                                         16.594

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni4.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -16.594
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.323


#Path 8
Startpoint: ni40.Q[0] (.latch clocked by pclk)
Endpoint  : ni43.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni40.clk[0] (.latch)                                             1.338     1.338
ni40.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[839].in[0] (.names)                                             1.338     2.800
[839].out[0] (.names)                                            0.195     2.995
[7176].in[0] (.names)                                            1.338     4.332
[7176].out[0] (.names)                                           0.195     4.527
[28715].in[2] (.names)                                           1.338     5.865
[28715].out[0] (.names)                                          0.195     6.060
n_n13789.in[1] (.names)                                          1.338     7.398
n_n13789.out[0] (.names)                                         0.195     7.593
[28763].in[1] (.names)                                           1.338     8.931
[28763].out[0] (.names)                                          0.195     9.126
[28770].in[0] (.names)                                           1.338    10.463
[28770].out[0] (.names)                                          0.195    10.658
n_n13960.in[2] (.names)                                          1.338    11.996
n_n13960.out[0] (.names)                                         0.195    12.191
ni43.D[0] (.latch)                                               1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni43.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 9
Startpoint: ni31.Q[0] (.latch clocked by pclk)
Endpoint  : ni6.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni31.clk[0] (.latch)                                             1.338     1.338
ni31.Q[0] (.latch) [clock-to-output]                             0.124     1.462
nv10169.in[0] (.names)                                           1.338     2.800
nv10169.out[0] (.names)                                          0.195     2.995
nv10237.in[0] (.names)                                           1.338     4.332
nv10237.out[0] (.names)                                          0.195     4.527
[29291].in[1] (.names)                                           1.338     5.865
[29291].out[0] (.names)                                          0.195     6.060
[6891].in[2] (.names)                                            1.338     7.398
[6891].out[0] (.names)                                           0.195     7.593
n_n983.in[0] (.names)                                            1.338     8.931
n_n983.out[0] (.names)                                           0.195     9.126
[515].in[1] (.names)                                             1.338    10.463
[515].out[0] (.names)                                            0.195    10.658
nv10143.in[2] (.names)                                           1.338    11.996
nv10143.out[0] (.names)                                          0.195    12.191
ni6.D[0] (.latch)                                                1.338    13.529
data arrival time                                                         13.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni6.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -13.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.257


#Path 10
Startpoint: ni43.Q[0] (.latch clocked by pclk)
Endpoint  : ni42.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni43.clk[0] (.latch)                                             1.338     1.338
ni43.Q[0] (.latch) [clock-to-output]                             0.124     1.462
nv69.in[0] (.names)                                              1.338     2.800
nv69.out[0] (.names)                                             0.195     2.995
nv235.in[0] (.names)                                             1.338     4.332
nv235.out[0] (.names)                                            0.195     4.527
[7099].in[0] (.names)                                            1.338     5.865
[7099].out[0] (.names)                                           0.195     6.060
[1264].in[0] (.names)                                            1.338     7.398
[1264].out[0] (.names)                                           0.195     7.593
[7090].in[3] (.names)                                            1.338     8.931
[7090].out[0] (.names)                                           0.195     9.126
n_n13959.in[0] (.names)                                          1.338    10.463
n_n13959.out[0] (.names)                                         0.195    10.658
ni42.D[0] (.latch)                                               1.338    11.996
data arrival time                                                         11.996

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni42.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -11.996
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.724


#Path 11
Startpoint: ni41.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmnxcp_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni41.clk[0] (.latch)                                             1.338     1.338
ni41.Q[0] (.latch) [clock-to-output]                             0.124     1.462
n_n434.in[0] (.names)                                            1.338     2.800
n_n434.out[0] (.names)                                           0.195     2.995
[470].in[3] (.names)                                             1.338     4.332
[470].out[0] (.names)                                            0.195     4.527
n_n424.in[2] (.names)                                            1.338     5.865
n_n424.out[0] (.names)                                           0.195     6.060
[35670].in[0] (.names)                                           1.338     7.398
[35670].out[0] (.names)                                          0.195     7.593
p__cmnxcp_0.in[3] (.names)                                       1.338     8.931
p__cmnxcp_0.out[0] (.names)                                      0.195     9.126
out:p__cmnxcp_0.outpad[0] (.output)                              1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.463


#Path 12
Startpoint: ni4.Q[0] (.latch clocked by pclk)
Endpoint  : ni41.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni4.clk[0] (.latch)                                              1.338     1.338
ni4.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[281].in[0] (.names)                                             1.338     2.800
[281].out[0] (.names)                                            0.195     2.995
[1026].in[2] (.names)                                            1.338     4.332
[1026].out[0] (.names)                                           0.195     4.527
[7070].in[2] (.names)                                            1.338     5.865
[7070].out[0] (.names)                                           0.195     6.060
[28944].in[0] (.names)                                           1.338     7.398
[28944].out[0] (.names)                                          0.195     7.593
nv243.in[0] (.names)                                             1.338     8.931
nv243.out[0] (.names)                                            0.195     9.126
ni41.D[0] (.latch)                                               1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni41.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.192


#Path 13
Startpoint: ni9.Q[0] (.latch clocked by pclk)
Endpoint  : ni10.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              1.338     1.338
ni9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[509].in[0] (.names)                                             1.338     2.800
[509].out[0] (.names)                                            0.195     2.995
[31162].in[1] (.names)                                           1.338     4.332
[31162].out[0] (.names)                                          0.195     4.527
[31166].in[1] (.names)                                           1.338     5.865
[31166].out[0] (.names)                                          0.195     6.060
[31169].in[1] (.names)                                           1.338     7.398
[31169].out[0] (.names)                                          0.195     7.593
nv10099.in[3] (.names)                                           1.338     8.931
nv10099.out[0] (.names)                                          0.195     9.126
ni10.D[0] (.latch)                                               1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni10.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.192


#Path 14
Startpoint: ni39.Q[0] (.latch clocked by pclk)
Endpoint  : ni38.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni39.clk[0] (.latch)                                             1.338     1.338
ni39.Q[0] (.latch) [clock-to-output]                             0.124     1.462
nv354.in[0] (.names)                                             1.338     2.800
nv354.out[0] (.names)                                            0.195     2.995
[7008].in[0] (.names)                                            1.338     4.332
[7008].out[0] (.names)                                           0.195     4.527
[29067].in[0] (.names)                                           1.338     5.865
[29067].out[0] (.names)                                          0.195     6.060
[6997].in[3] (.names)                                            1.338     7.398
[6997].out[0] (.names)                                           0.195     7.593
nv349.in[0] (.names)                                             1.338     8.931
nv349.out[0] (.names)                                            0.195     9.126
ni38.D[0] (.latch)                                               1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni38.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.192


#Path 15
Startpoint: ni39.Q[0] (.latch clocked by pclk)
Endpoint  : ni37.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni39.clk[0] (.latch)                                             1.338     1.338
ni39.Q[0] (.latch) [clock-to-output]                             0.124     1.462
nv444.in[0] (.names)                                             1.338     2.800
nv444.out[0] (.names)                                            0.195     2.995
[6956].in[3] (.names)                                            1.338     4.332
[6956].out[0] (.names)                                           0.195     4.527
[6952].in[0] (.names)                                            1.338     5.865
[6952].out[0] (.names)                                           0.195     6.060
[29136].in[0] (.names)                                           1.338     7.398
[29136].out[0] (.names)                                          0.195     7.593
nv437.in[3] (.names)                                             1.338     8.931
nv437.out[0] (.names)                                            0.195     9.126
ni37.D[0] (.latch)                                               1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni37.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.192


#Path 16
Startpoint: ni4.Q[0] (.latch clocked by pclk)
Endpoint  : ni40.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni4.clk[0] (.latch)                                              1.338     1.338
ni4.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[281].in[0] (.names)                                             1.338     2.800
[281].out[0] (.names)                                            0.195     2.995
[1026].in[2] (.names)                                            1.338     4.332
[1026].out[0] (.names)                                           0.195     4.527
[7049].in[2] (.names)                                            1.338     5.865
[7049].out[0] (.names)                                           0.195     6.060
[28986].in[0] (.names)                                           1.338     7.398
[28986].out[0] (.names)                                          0.195     7.593
nv294.in[2] (.names)                                             1.338     8.931
nv294.out[0] (.names)                                            0.195     9.126
ni40.D[0] (.latch)                                               1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni40.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.192


#Path 17
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : ni36.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
[1252].in[2] (.names)                                            1.338     4.332
[1252].out[0] (.names)                                           0.195     4.527
[6926].in[1] (.names)                                            1.338     5.865
[6926].out[0] (.names)                                           0.195     6.060
[29176].in[0] (.names)                                           1.338     7.398
[29176].out[0] (.names)                                          0.195     7.593
nv499.in[3] (.names)                                             1.338     8.931
nv499.out[0] (.names)                                            0.195     9.126
ni36.D[0] (.latch)                                               1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni36.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.192


#Path 18
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni35.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
[29397].in[2] (.names)                                           1.338     4.332
[29397].out[0] (.names)                                          0.195     4.527
[6775].in[2] (.names)                                            1.338     5.865
[6775].out[0] (.names)                                           0.195     6.060
[29437].in[0] (.names)                                           1.338     7.398
[29437].out[0] (.names)                                          0.195     7.593
nv550.in[2] (.names)                                             1.338     8.931
nv550.out[0] (.names)                                            0.195     9.126
ni35.D[0] (.latch)                                               1.338    10.463
data arrival time                                                         10.463

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni35.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -10.463
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.192


#Path 19
Startpoint: ni41.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmnxcp_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni41.clk[0] (.latch)                                             1.338     1.338
ni41.Q[0] (.latch) [clock-to-output]                             0.124     1.462
n_n434.in[0] (.names)                                            1.338     2.800
n_n434.out[0] (.names)                                           0.195     2.995
[283].in[2] (.names)                                             1.338     4.332
[283].out[0] (.names)                                            0.195     4.527
[35690].in[0] (.names)                                           1.338     5.865
[35690].out[0] (.names)                                          0.195     6.060
p__cmnxcp_1.in[2] (.names)                                       1.338     7.398
p__cmnxcp_1.out[0] (.names)                                      0.195     7.593
out:p__cmnxcp_1.outpad[0] (.output)                              1.338     8.931
data arrival time                                                          8.931

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.931


#Path 20
Startpoint: ni9.Q[0] (.latch clocked by pclk)
Endpoint  : ni9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              1.338     1.338
ni9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[636].in[0] (.names)                                             1.338     2.800
[636].out[0] (.names)                                            0.195     2.995
[30340].in[0] (.names)                                           1.338     4.332
[30340].out[0] (.names)                                          0.195     4.527
[30359].in[3] (.names)                                           1.338     5.865
[30359].out[0] (.names)                                          0.195     6.060
nv10112.in[0] (.names)                                           1.338     7.398
nv10112.out[0] (.names)                                          0.195     7.593
ni9.D[0] (.latch)                                                1.338     8.931
data arrival time                                                          8.931

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.659


#Path 21
Startpoint: ni9.Q[0] (.latch clocked by pclk)
Endpoint  : ni8.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              1.338     1.338
ni9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[509].in[0] (.names)                                             1.338     2.800
[509].out[0] (.names)                                            0.195     2.995
[31162].in[1] (.names)                                           1.338     4.332
[31162].out[0] (.names)                                          0.195     4.527
[33262].in[2] (.names)                                           1.338     5.865
[33262].out[0] (.names)                                          0.195     6.060
nv10126.in[0] (.names)                                           1.338     7.398
nv10126.out[0] (.names)                                          0.195     7.593
ni8.D[0] (.latch)                                                1.338     8.931
data arrival time                                                          8.931

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni8.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.659


#Path 22
Startpoint: ni14.Q[0] (.latch clocked by pclk)
Endpoint  : ni14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni14.clk[0] (.latch)                                             1.338     1.338
ni14.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[948].in[1] (.names)                                             1.338     2.800
[948].out[0] (.names)                                            0.195     2.995
n_n450.in[0] (.names)                                            1.338     4.332
n_n450.out[0] (.names)                                           0.195     4.527
[6935].in[0] (.names)                                            1.338     5.865
[6935].out[0] (.names)                                           0.195     6.060
nv10056.in[0] (.names)                                           1.338     7.398
nv10056.out[0] (.names)                                          0.195     7.593
ni14.D[0] (.latch)                                               1.338     8.931
data arrival time                                                          8.931

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni14.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.659


#Path 23
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : ni13.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[631].in[0] (.names)                                             1.338     2.800
[631].out[0] (.names)                                            0.195     2.995
[29098].in[2] (.names)                                           1.338     4.332
[29098].out[0] (.names)                                          0.195     4.527
n_n1063.in[2] (.names)                                           1.338     5.865
n_n1063.out[0] (.names)                                          0.195     6.060
nv10068.in[0] (.names)                                           1.338     7.398
nv10068.out[0] (.names)                                          0.195     7.593
ni13.D[0] (.latch)                                               1.338     8.931
data arrival time                                                          8.931

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -8.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.659


#Path 24
Startpoint: ni9.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxir_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              1.338     1.338
ni9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[265].in[0] (.names)                                             1.338     2.800
[265].out[0] (.names)                                            0.195     2.995
[168].in[2] (.names)                                             1.338     4.332
[168].out[0] (.names)                                            0.195     4.527
p__cmxir_0.in[1] (.names)                                        1.338     5.865
p__cmxir_0.out[0] (.names)                                       0.195     6.060
out:p__cmxir_0.outpad[0] (.output)                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.398


#Path 25
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni47.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[425].in[0] (.names)                                             1.338     2.800
[425].out[0] (.names)                                            0.195     2.995
[7042].in[2] (.names)                                            1.338     4.332
[7042].out[0] (.names)                                           0.195     4.527
nv14.in[0] (.names)                                              1.338     5.865
nv14.out[0] (.names)                                             0.195     6.060
ni47.D[0] (.latch)                                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni47.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 26
Startpoint: ni11.Q[0] (.latch clocked by pclk)
Endpoint  : ni11.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni11.clk[0] (.latch)                                             1.338     1.338
ni11.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[190].in[0] (.names)                                             1.338     2.800
[190].out[0] (.names)                                            0.195     2.995
[29094].in[1] (.names)                                           1.338     4.332
[29094].out[0] (.names)                                          0.195     4.527
nv10091.in[3] (.names)                                           1.338     5.865
nv10091.out[0] (.names)                                          0.195     6.060
ni11.D[0] (.latch)                                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni11.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 27
Startpoint: ni14.Q[0] (.latch clocked by pclk)
Endpoint  : ni12.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni14.clk[0] (.latch)                                             1.338     1.338
ni14.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[948].in[1] (.names)                                             1.338     2.800
[948].out[0] (.names)                                            0.195     2.995
n_n450.in[0] (.names)                                            1.338     4.332
n_n450.out[0] (.names)                                           0.195     4.527
nv10082.in[0] (.names)                                           1.338     5.865
nv10082.out[0] (.names)                                          0.195     6.060
ni12.D[0] (.latch)                                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni12.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 28
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni7.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
n_n13895.in[0] (.names)                                          1.338     2.800
n_n13895.out[0] (.names)                                         0.195     2.995
[3512].in[0] (.names)                                            1.338     4.332
[3512].out[0] (.names)                                           0.195     4.527
nv10135.in[1] (.names)                                           1.338     5.865
nv10135.out[0] (.names)                                          0.195     6.060
ni7.D[0] (.latch)                                                1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni7.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 29
Startpoint: ni32.Q[0] (.latch clocked by pclk)
Endpoint  : ni46.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni32.clk[0] (.latch)                                             1.338     1.338
ni32.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[1002].in[1] (.names)                                            1.338     2.800
[1002].out[0] (.names)                                           0.195     2.995
[7035].in[2] (.names)                                            1.338     4.332
[7035].out[0] (.names)                                           0.195     4.527
nv31.in[2] (.names)                                              1.338     5.865
nv31.out[0] (.names)                                             0.195     6.060
ni46.D[0] (.latch)                                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni46.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 30
Startpoint: ni32.Q[0] (.latch clocked by pclk)
Endpoint  : ni48.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni32.clk[0] (.latch)                                             1.338     1.338
ni32.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[218].in[0] (.names)                                             1.338     2.800
[218].out[0] (.names)                                            0.195     2.995
[29003].in[0] (.names)                                           1.338     4.332
[29003].out[0] (.names)                                          0.195     4.527
nv2.in[3] (.names)                                               1.338     5.865
nv2.out[0] (.names)                                              0.195     6.060
ni48.D[0] (.latch)                                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni48.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 31
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni45.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[425].in[0] (.names)                                             1.338     2.800
[425].out[0] (.names)                                            0.195     2.995
[7030].in[1] (.names)                                            1.338     4.332
[7030].out[0] (.names)                                           0.195     4.527
nv43.in[1] (.names)                                              1.338     5.865
nv43.out[0] (.names)                                             0.195     6.060
ni45.D[0] (.latch)                                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni45.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 32
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni31.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
n_n13895.in[0] (.names)                                          1.338     2.800
n_n13895.out[0] (.names)                                         0.195     2.995
[33256].in[0] (.names)                                           1.338     4.332
[33256].out[0] (.names)                                          0.195     4.527
nv6425.in[3] (.names)                                            1.338     5.865
nv6425.out[0] (.names)                                           0.195     6.060
ni31.D[0] (.latch)                                               1.338     7.398
data arrival time                                                          7.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni31.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -7.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.126


#Path 33
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_7.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_7.in[3] (.names)                                       1.338     4.332
p__cmx0ad_7.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_7.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 34
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_0.in[3] (.names)                                       1.338     4.332
p__cmx0ad_0.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_0.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 35
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_1.in[3] (.names)                                       1.338     4.332
p__cmx0ad_1.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_1.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 36
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_4.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_4.in[3] (.names)                                       1.338     4.332
p__cmx0ad_4.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_4.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 37
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_5.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_5.in[3] (.names)                                       1.338     4.332
p__cmx0ad_5.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_5.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 38
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_2.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_2.in[3] (.names)                                       1.338     4.332
p__cmx0ad_2.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_2.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 39
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_3.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_3.in[3] (.names)                                       1.338     4.332
p__cmx0ad_3.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_3.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 40
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_19.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_19.in[3] (.names)                                      1.338     4.332
p__cmx0ad_19.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_19.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 41
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_18.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_18.in[3] (.names)                                      1.338     4.332
p__cmx0ad_18.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_18.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 42
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_17.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_17.in[3] (.names)                                      1.338     4.332
p__cmx0ad_17.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_17.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 43
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_16.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_16.in[3] (.names)                                      1.338     4.332
p__cmx0ad_16.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_16.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 44
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_26.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_26.in[3] (.names)                                      1.338     4.332
p__cmx0ad_26.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_26.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 45
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_27.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_27.in[3] (.names)                                      1.338     4.332
p__cmx0ad_27.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_27.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 46
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_28.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_28.in[3] (.names)                                      1.338     4.332
p__cmx0ad_28.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_28.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 47
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_29.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_29.in[3] (.names)                                      1.338     4.332
p__cmx0ad_29.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_29.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 48
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxir_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[289].in[0] (.names)                                             1.338     2.800
[289].out[0] (.names)                                            0.195     2.995
p__cmxir_1.in[0] (.names)                                        1.338     4.332
p__cmxir_1.out[0] (.names)                                       0.195     4.527
out:p__cmxir_1.outpad[0] (.output)                               1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 49
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_6.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_6.in[3] (.names)                                       1.338     4.332
p__cmx0ad_6.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_6.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 50
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_19.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_19.in[3] (.names)                                      1.338     4.332
p__cmx1ad_19.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_19.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 51
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_25.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_25.in[3] (.names)                                      1.338     4.332
p__cmx1ad_25.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_25.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 52
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_22.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_22.in[3] (.names)                                      1.338     4.332
p__cmx1ad_22.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_22.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 53
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_13.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_13.in[2] (.names)                                      1.338     4.332
p__cmx1ad_13.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_13.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 54
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_23.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_23.in[3] (.names)                                      1.338     4.332
p__cmx1ad_23.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_23.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 55
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_12.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_12.in[3] (.names)                                      1.338     4.332
p__cmx1ad_12.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_12.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 56
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_2.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_2.in[3] (.names)                                       1.338     4.332
p__cmx1ad_2.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_2.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 57
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_1.in[3] (.names)                                       1.338     4.332
p__cmx1ad_1.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_1.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 58
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_4.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_4.in[3] (.names)                                       1.338     4.332
p__cmx1ad_4.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_4.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 59
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_3.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_3.in[3] (.names)                                       1.338     4.332
p__cmx1ad_3.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_3.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 60
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_0.in[3] (.names)                                       1.338     4.332
p__cmx1ad_0.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_0.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 61
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_28.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_28.in[3] (.names)                                      1.338     4.332
p__cmx1ad_28.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_28.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 62
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_9.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_9.in[2] (.names)                                       1.338     4.332
p__cmx0ad_9.out[0] (.names)                                      0.195     4.527
out:p__cmx0ad_9.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 63
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_29.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_29.in[3] (.names)                                      1.338     4.332
p__cmx1ad_29.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_29.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 64
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_18.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_18.in[3] (.names)                                      1.338     4.332
p__cmx1ad_18.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_18.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 65
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_9.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_9.in[2] (.names)                                       1.338     4.332
p__cmx1ad_9.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_9.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 66
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_26.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_26.in[3] (.names)                                      1.338     4.332
p__cmx1ad_26.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_26.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 67
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_17.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_17.in[3] (.names)                                      1.338     4.332
p__cmx1ad_17.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_17.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 68
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_27.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_27.in[3] (.names)                                      1.338     4.332
p__cmx1ad_27.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_27.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 69
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_16.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_16.in[3] (.names)                                      1.338     4.332
p__cmx1ad_16.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_16.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 70
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_6.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_6.in[3] (.names)                                       1.338     4.332
p__cmx1ad_6.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_6.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 71
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_5.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_5.in[3] (.names)                                       1.338     4.332
p__cmx1ad_5.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_5.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 72
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_7.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_7.in[3] (.names)                                       1.338     4.332
p__cmx1ad_7.out[0] (.names)                                      0.195     4.527
out:p__cmx1ad_7.outpad[0] (.output)                              1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 73
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_30.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_30.in[3] (.names)                                      1.338     4.332
p__cmx1ad_30.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_30.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 74
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_30.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_30.in[3] (.names)                                      1.338     4.332
p__cmx0ad_30.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_30.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 75
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_21.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_21.in[3] (.names)                                      1.338     4.332
p__cmx0ad_21.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_21.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 76
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_12.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_12.in[3] (.names)                                      1.338     4.332
p__cmx0ad_12.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_12.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 77
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_31.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_31.in[3] (.names)                                      1.338     4.332
p__cmx0ad_31.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_31.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 78
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_20.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_20.in[3] (.names)                                      1.338     4.332
p__cmx0ad_20.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_20.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 79
Startpoint: ni9.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_13.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              1.338     1.338
ni9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
nv10130.in[0] (.names)                                           1.338     2.800
nv10130.out[0] (.names)                                          0.195     2.995
p__cmx0ad_13.in[2] (.names)                                      1.338     4.332
p__cmx0ad_13.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_13.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 80
Startpoint: ni9.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_14.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              1.338     1.338
ni9.Q[0] (.latch) [clock-to-output]                              0.124     1.462
nv10130.in[0] (.names)                                           1.338     2.800
nv10130.out[0] (.names)                                          0.195     2.995
p__cmx0ad_14.in[2] (.names)                                      1.338     4.332
p__cmx0ad_14.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_14.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 81
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_15.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_15.in[2] (.names)                                      1.338     4.332
p__cmx0ad_15.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_15.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 82
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_25.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_25.in[3] (.names)                                      1.338     4.332
p__cmx0ad_25.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_25.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 83
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_24.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_24.in[3] (.names)                                      1.338     4.332
p__cmx0ad_24.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_24.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 84
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_22.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_22.in[3] (.names)                                      1.338     4.332
p__cmx0ad_22.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_22.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 85
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_24.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_24.in[3] (.names)                                      1.338     4.332
p__cmx1ad_24.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_24.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 86
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_31.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_31.in[3] (.names)                                      1.338     4.332
p__cmx1ad_31.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_31.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 87
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_21.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_21.in[3] (.names)                                      1.338     4.332
p__cmx1ad_21.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_21.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 88
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_20.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             1.338     1.338
ni13.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[290].in[0] (.names)                                             1.338     2.800
[290].out[0] (.names)                                            0.195     2.995
p__cmx1ad_20.in[3] (.names)                                      1.338     4.332
p__cmx1ad_20.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_20.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 89
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_14.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
n_n13895.in[0] (.names)                                          1.338     2.800
n_n13895.out[0] (.names)                                         0.195     2.995
p__cmx1ad_14.in[2] (.names)                                      1.338     4.332
p__cmx1ad_14.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_14.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 90
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_15.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
n_n13895.in[0] (.names)                                          1.338     2.800
n_n13895.out[0] (.names)                                         0.195     2.995
p__cmx1ad_15.in[2] (.names)                                      1.338     4.332
p__cmx1ad_15.out[0] (.names)                                     0.195     4.527
out:p__cmx1ad_15.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 91
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_23.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
[1289].in[0] (.names)                                            1.338     2.800
[1289].out[0] (.names)                                           0.195     2.995
p__cmx0ad_23.in[3] (.names)                                      1.338     4.332
p__cmx0ad_23.out[0] (.names)                                     0.195     4.527
out:p__cmx0ad_23.outpad[0] (.output)                             1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.865


#Path 92
Startpoint: ni44.Q[0] (.latch clocked by pclk)
Endpoint  : ni44.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni44.clk[0] (.latch)                                             1.338     1.338
ni44.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[7028].in[0] (.names)                                            1.338     2.800
[7028].out[0] (.names)                                           0.195     2.995
nv59.in[0] (.names)                                              1.338     4.332
nv59.out[0] (.names)                                             0.195     4.527
ni44.D[0] (.latch)                                               1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni44.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.593


#Path 93
Startpoint: ni39.Q[0] (.latch clocked by pclk)
Endpoint  : ni39.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni39.clk[0] (.latch)                                             1.338     1.338
ni39.Q[0] (.latch) [clock-to-output]                             0.124     1.462
[7193].in[0] (.names)                                            1.338     2.800
[7193].out[0] (.names)                                           0.195     2.995
nv345.in[0] (.names)                                             1.338     4.332
nv345.out[0] (.names)                                            0.195     4.527
ni39.D[0] (.latch)                                               1.338     5.865
data arrival time                                                          5.865

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni39.clk[0] (.latch)                                             1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -5.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.593


#Path 94
Startpoint: ni33.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxig_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni33.clk[0] (.latch)                                             1.338     1.338
ni33.Q[0] (.latch) [clock-to-output]                             0.124     1.462
p__cmxig_1.in[0] (.names)                                        1.338     2.800
p__cmxig_1.out[0] (.names)                                       0.195     2.995
out:p__cmxig_1.outpad[0] (.output)                               1.338     4.332
data arrival time                                                          4.332

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 95
Startpoint: ni33.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxig_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni33.clk[0] (.latch)                                             1.338     1.338
ni33.Q[0] (.latch) [clock-to-output]                             0.124     1.462
p__cmxig_0.in[0] (.names)                                        1.338     2.800
p__cmxig_0.out[0] (.names)                                       0.195     2.995
out:p__cmxig_0.outpad[0] (.output)                               1.338     4.332
data arrival time                                                          4.332

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 96
Startpoint: ni38.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmndst0p0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni38.clk[0] (.latch)                                             1.338     1.338
ni38.Q[0] (.latch) [clock-to-output]                             0.124     1.462
p__cmndst0p0.in[0] (.names)                                      1.338     2.800
p__cmndst0p0.out[0] (.names)                                     0.195     2.995
out:p__cmndst0p0.outpad[0] (.output)                             1.338     4.332
data arrival time                                                          4.332

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 97
Startpoint: ni43.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmndst1p0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni43.clk[0] (.latch)                                             1.338     1.338
ni43.Q[0] (.latch) [clock-to-output]                             0.124     1.462
p__cmndst1p0.in[0] (.names)                                      1.338     2.800
p__cmndst1p0.out[0] (.names)                                     0.195     2.995
out:p__cmndst1p0.outpad[0] (.output)                             1.338     4.332
data arrival time                                                          4.332

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 98
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxcl_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
n_n13895.in[0] (.names)                                          1.338     2.800
n_n13895.out[0] (.names)                                         0.195     2.995
out:p__cmxcl_1.outpad[0] (.output)                               1.338     4.332
data arrival time                                                          4.332

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 99
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxcl_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
n_n13895.in[0] (.names)                                          1.338     2.800
n_n13895.out[0] (.names)                                         0.195     2.995
out:p__cmxcl_0.outpad[0] (.output)                               1.338     4.332
data arrival time                                                          4.332

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 100
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni3.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              1.338     1.338
ni2.Q[0] (.latch) [clock-to-output]                              0.124     1.462
n_n13895.in[0] (.names)                                          1.338     2.800
n_n13895.out[0] (.names)                                         0.195     2.995
ni3.D[0] (.latch)                                                1.338     4.332
data arrival time                                                          4.332

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni3.clk[0] (.latch)                                              1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                         -4.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.061


#End of timing report
