{"Source Block": ["oh/src/common/hdl/oh_standby.v@14:24@HdlIdDef", "    output clkout //clock output\n    );\n      \n   //Wire declarations\n   reg [PD-1:0]\twakeup_pipe;\n   reg          idle_reg;\n   \n   // detect an idle state change (wake up on any)\n   always @ (posedge clk )     \n     idle_reg <= idle;   \n   assign state_change = (idle ^ idle_reg);\n"], "Clone Blocks": [["oh/src/common/hdl/oh_standby.v@13:23", "    input  idle, //core is in idle\n    output clkout //clock output\n    );\n      \n   //Wire declarations\n   reg [PD-1:0]\twakeup_pipe;\n   reg          idle_reg;\n   \n   // detect an idle state change (wake up on any)\n   always @ (posedge clk )     \n     idle_reg <= idle;   \n"]], "Diff Content": {"Delete": [], "Add": [[19, "   wire \tstate_change;\n"], [19, "   wire \tclk_en;\n"]]}}