#@ # 
#@ # Running icc_shell Version H-2013.03-ICC-SP2 for amd64 -- May 28, 2013
#@ # Date:   Sun Dec 13 21:08:14 2020
#@ # Run by: PB1706112@mgt
#@ 

gui_start
#@ # -- Starting source /soft1/synopsys/iccompiler/H-2013.03-SP2/auxx/tcllib/lib/iwidgets4.0.2/lib/iwidgets/iwidgets.tcl

#@ #
#@ # iwidgets.tcl
#@ # ----------------------------------------------------------------------
#@ # Invoked automatically by [incr Tk] upon startup to initialize
#@ # the [incr Widgets] package.
#@ # ----------------------------------------------------------------------
#@ #  AUTHOR: Mark L. Ulferts               EMAIL: mulferts@spd.dsccc.com
#@ #
#@ #  @(#) $Id: iwidgets.tcl.in,v 1.3 2001/08/07 19:56:47 smithc Exp $
#@ # ----------------------------------------------------------------------
#@ #                Copyright (c) 1995  Mark L. Ulferts
#@ # ======================================================================
#@ # See the file "license.terms" for information on usage and
#@ # redistribution of this file, and for a DISCLAIMER OF ALL WARRANTIES.
#@ 
#@ package require Tcl 8.0
#@ package require Tk 8.0
#@ package require Itcl 3.2
#@ package require Itk 3.2
#@ 
#@ namespace eval ::iwidgets {
#@     namespace export *
#@ 
#@     variable library [file dirname [info script]]
#@     variable version 4.0.2
#@ }
#@ 
#@ lappend auto_path $iwidgets::library 		  [file join $iwidgets::library generic] 		  [file join $iwidgets::library scripts]
#@ package provide Iwidgets $iwidgets::version
#@ # -- End source /soft1/synopsys/iccompiler/H-2013.03-SP2/auxx/tcllib/lib/iwidgets4.0.2/lib/iwidgets/iwidgets.tcl

gui_set_pref_value -category {SelectByNamePalette} -key {ObjectType} -value {LeafCells}
open_mw_lib /bks2/PB17061127/DA_VLSI_PD/picorv32_LIB/
open_mw_cel clock_opt_route_icc
win_set_filter -visible -class cell -filter {hard_macro_margin hard_margin route_blockage_margin soft_margin}
win_set_filter -visible -class polygon -layer {118 119 120 121 122 123 124 125 126 127 134 144}
win_set_filter -visible -class placement_blockage -filter {wiring} -layer {}
win_set_filter -expand_cell_types {std io hard_macro soft_macro ilm other  }
win_set_select_class -visible {cell port plan_group block_shielding plangroup_padding core_area die_area polygon group shape via terminal fill_cell placement_blockage }
win_set_filter -class cell -filter {cell_array cell_cover hard_macro_margin hard_margin route_blockage_margin soft_margin}
win_set_filter -class placement_blockage -filter {wiring} -layer {}
win_set_select_class {cell port plan_group group shape via placement_blockage }
report_clock_timing -type skew
report_clock_timing
exit
