,design,design_name,config,runtime,DIEAREA_mm^2,CellPer_mm^2,(Cell/mm^2)/Core_Util,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/cse-p07-2179-gaa/work/Chameleon_SoC/openlane/user_project_wrapper,user_project_wrapper,user_project_wrapper,0h5m30s,10.2784,316.00249066002493,632.0049813200499,0,1834.17,3248,0,0,0,0,0,0,0,48,0,-1,959753,33620,0.0,0.0,0.0,-11.57,-0.42,0.0,0.0,0.0,-2455.59,-27.17,926721421,0.0,8.47,7.02,2.44,1.32,-1,3289,3907,946,1564,0,0,0,3248,82,2,20,28,155,53,68,814,709,650,13,7278,56562,0,63840,95.96928982725528,10.42,10,3,5,50,1,153.6,153.18,0.185,0.35,sky130_fd_sc_hd,8,4
