Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Aug  6 00:04:03 2018
| Host         : MICHAELKIRSE6E4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clockFaster_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: clock_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.116        0.000                      0                   28        0.095        0.000                      0                   28        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.116        0.000                      0                   28        0.095        0.000                      0                   28        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.738ns (18.800%)  route 3.187ns (81.200%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clock_reg[0]/Q
                         net (fo=1, routed)           0.760     6.399    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clock_BUFG_inst/O
                         net (fo=59, routed)          2.427     8.922    clock_BUFG
    SLICE_X46Y46         LUT3 (Prop_lut3_I0_O)        0.124     9.046 r  clock[0]_i_1/O
                         net (fo=1, routed)           0.000     9.046    clock[0]_i_1_n_0
    SLICE_X46Y46         FDRE                                         r  clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.451    14.823    CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  clock_reg[0]/C
                         clock pessimism              0.298    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)        0.077    15.162    clock_reg[0]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ck_io40_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.614ns (19.223%)  route 2.580ns (80.777%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  clock_reg[0]/Q
                         net (fo=1, routed)           0.760     6.399    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clock_BUFG_inst/O
                         net (fo=59, routed)          1.820     8.315    clock_BUFG
    SLICE_X0Y31          FDRE                                         r  ck_io40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.512    14.884    CLK_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  ck_io40_reg/C
                         clock pessimism              0.187    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    14.968    ck_io40_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 1.920ns (71.653%)  route 0.760ns (28.347%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.466    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.800 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.800    counter_reg[12]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.436    14.807    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)        0.062    15.014    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -7.800    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 1.899ns (71.430%)  route 0.760ns (28.570%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.466    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.779 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.779    counter_reg[12]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.436    14.807    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)        0.062    15.014    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -7.779    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 1.825ns (70.612%)  route 0.760ns (29.388%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.466    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.705 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.705    counter_reg[12]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.436    14.807    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)        0.062    15.014    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.809ns (70.428%)  route 0.760ns (29.572%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.466    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.689 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.689    counter_reg[12]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.436    14.807    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.180    14.987    
                         clock uncertainty           -0.035    14.952    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)        0.062    15.014    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.806ns (70.413%)  route 0.759ns (29.587%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.686 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.686    counter_reg[16]_i_1_n_6
    SLICE_X47Y49         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.824    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.785ns (70.169%)  route 0.759ns (29.831%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.665 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.665    counter_reg[16]_i_1_n_4
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.824    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 1.711ns (69.275%)  route 0.759ns (30.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.591 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.591    counter_reg[16]_i_1_n_5
    SLICE_X47Y49         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.824    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.695ns (69.075%)  route 0.759ns (30.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.569     5.121    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  counter_reg[31]/Q
                         net (fo=1, routed)           0.759     6.336    counter_reg_n_0_[31]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.010 r  counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.010    counter_reg[32]_i_1_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    counter_reg[28]_i_1_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    counter_reg[24]_i_1_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    counter_reg[20]_i_1_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.575 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.575    counter_reg[16]_i_1_n_7
    SLICE_X47Y49         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.452    14.824    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)        0.062    15.123    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  7.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.480    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[13]/Q
                         net (fo=1, routed)           0.108     1.730    counter_reg_n_0_[13]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.890    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.944 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    counter_reg[12]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.989    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.849    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.480    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[13]/Q
                         net (fo=1, routed)           0.108     1.730    counter_reg_n_0_[13]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.890    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.955 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.955    counter_reg[12]_i_1_n_5
    SLICE_X47Y50         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.989    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.849    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.480    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[13]/Q
                         net (fo=1, routed)           0.108     1.730    counter_reg_n_0_[13]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.890    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.980 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    counter_reg[12]_i_1_n_6
    SLICE_X47Y50         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.989    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.849    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.480    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[13]/Q
                         net (fo=1, routed)           0.108     1.730    counter_reg_n_0_[13]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.890 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.890    counter_reg[16]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.980 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    counter_reg[12]_i_1_n_4
    SLICE_X47Y50         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.989    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.245     1.744    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.849    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.010%)  route 0.361ns (65.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.474    CLK_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.361     1.976    p_1_in
    SLICE_X46Y46         LUT3 (Prop_lut3_I2_O)        0.045     2.021 r  clock[0]_i_1/O
                         net (fo=1, routed)           0.000     2.021    clock[0]_i_1_n_0
    SLICE_X46Y46         FDRE                                         r  clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.994    CLK_IBUF_BUFG
    SLICE_X46Y46         FDRE                                         r  clock_reg[0]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120     1.869    clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.479    CLK_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[25]/Q
                         net (fo=1, routed)           0.108     1.729    counter_reg_n_0_[25]
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    counter_reg[28]_i_1_n_4
    SLICE_X47Y46         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.994    CLK_IBUF_BUFG
    SLICE_X47Y46         FDRE                                         r  counter_reg[25]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.479    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[29]/Q
                         net (fo=1, routed)           0.108     1.729    counter_reg_n_0_[29]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    counter_reg[32]_i_1_n_4
    SLICE_X47Y45         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.994    CLK_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  counter_reg[29]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.105     1.584    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.480    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[13]/Q
                         net (fo=1, routed)           0.108     1.730    counter_reg_n_0_[13]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[16]_i_1_n_4
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.995    CLK_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.105     1.585    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.480    CLK_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[17]/Q
                         net (fo=1, routed)           0.108     1.730    counter_reg_n_0_[17]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[20]_i_1_n_4
    SLICE_X47Y48         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.995    CLK_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  counter_reg[17]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.105     1.585    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.480    CLK_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  counter_reg[21]/Q
                         net (fo=1, routed)           0.108     1.730    counter_reg_n_0_[21]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    counter_reg[24]_i_1_n_4
    SLICE_X47Y47         FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.995    CLK_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X47Y47         FDRE (Hold_fdre_C_D)         0.105     1.585    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47    LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47    LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42    LED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y36    LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     ck_io40_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42    ck_io41_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y48    clockFaster_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y49    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y49    counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47    LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     ck_io40_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47    LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42    LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y36    LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42    ck_io41_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48    clockFaster_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42    LED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y31     ck_io40_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42    ck_io41_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y46    counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y46    counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y46    counter_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y46    counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y45    counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y45    counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y45    counter_reg[31]/C



