$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # medium_input [31:0] $end
  $var wire 32 $ medium_output [31:0] $end
  $scope module main $end
   $var wire 32 # medium_input [31:0] $end
   $var wire 32 $ medium_output [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
#1
b11111111111111111111111111111111 #
b11111111111111111111111111111111 $
#2
