============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 10:42:32 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'fifo_num', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(482)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.327476s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (37.7%)

RUN-1004 : used memory is 264 MB, reserved memory is 241 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 1.0417 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 1.0417 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93733366267904"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83124797046784"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 68698001899520"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 68 trigger nets, 68 data nets.
KIT-1004 : Chipwatcher code = 0011110000010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=186) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=186) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=68,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb0100000,32'sb01,32'sb010000,32'sb01,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0100001,32'sb0100010,32'sb0110010,32'sb0110011,32'sb0110100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01001010,32'sb01010000,32'sb01110100,32'sb01111010,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12931/29 useful/useless nets, 10675/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 12488/8 useful/useless nets, 11252/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12472/16 useful/useless nets, 11240/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 574 better
SYN-1014 : Optimize round 2
SYN-1032 : 12034/45 useful/useless nets, 10802/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.097360s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (51.3%)

RUN-1004 : used memory is 277 MB, reserved memory is 250 MB, peak memory is 279 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 130 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 12662/2 useful/useless nets, 11437/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52159, tnet num: 12662, tinst num: 11436, tnode num: 63410, tedge num: 84132.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12662 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 318 (3.27), #lev = 7 (1.63)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 318 (3.27), #lev = 7 (1.63)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 704 instances into 318 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 539 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 176 adder to BLE ...
SYN-4008 : Packed 176 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.922552s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (46.3%)

RUN-1004 : used memory is 296 MB, reserved memory is 270 MB, peak memory is 412 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.141373s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (48.7%)

RUN-1004 : used memory is 296 MB, reserved memory is 271 MB, peak memory is 412 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11659/97 useful/useless nets, 10497/30 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (389 clock/control pins, 0 other pins).
SYN-4027 : Net fifo/clkr is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo/clkr as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10497 instances
RUN-0007 : 6235 luts, 3313 seqs, 538 mslices, 270 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11659 nets
RUN-1001 : 6822 nets have 2 pins
RUN-1001 : 3546 nets have [3 - 5] pins
RUN-1001 : 771 nets have [6 - 10] pins
RUN-1001 : 302 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1422     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     892     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  50   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 72
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10495 instances, 6235 luts, 3313 seqs, 808 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49609, tnet num: 11657, tinst num: 10495, tnode num: 60517, tedge num: 80881.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.013531s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (40.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.71145e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10495.
PHY-3001 : Level 1 #clusters 1415.
PHY-3001 : End clustering;  0.086964s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (89.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 863194, overlap = 321.312
PHY-3002 : Step(2): len = 785667, overlap = 323.531
PHY-3002 : Step(3): len = 579512, overlap = 407.469
PHY-3002 : Step(4): len = 498871, overlap = 461.906
PHY-3002 : Step(5): len = 414271, overlap = 534.125
PHY-3002 : Step(6): len = 351513, overlap = 577.5
PHY-3002 : Step(7): len = 290812, overlap = 656.125
PHY-3002 : Step(8): len = 246758, overlap = 707.875
PHY-3002 : Step(9): len = 216014, overlap = 770.156
PHY-3002 : Step(10): len = 196476, overlap = 793.344
PHY-3002 : Step(11): len = 180938, overlap = 821.688
PHY-3002 : Step(12): len = 166332, overlap = 849.656
PHY-3002 : Step(13): len = 152284, overlap = 870.688
PHY-3002 : Step(14): len = 140271, overlap = 897.375
PHY-3002 : Step(15): len = 129985, overlap = 940.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.52382e-06
PHY-3002 : Step(16): len = 146623, overlap = 908.062
PHY-3002 : Step(17): len = 198934, overlap = 775.469
PHY-3002 : Step(18): len = 223822, overlap = 693.812
PHY-3002 : Step(19): len = 233380, overlap = 626.844
PHY-3002 : Step(20): len = 227173, overlap = 580.812
PHY-3002 : Step(21): len = 219195, overlap = 585.312
PHY-3002 : Step(22): len = 210094, overlap = 597.969
PHY-3002 : Step(23): len = 204364, overlap = 626.344
PHY-3002 : Step(24): len = 202152, overlap = 629.531
PHY-3002 : Step(25): len = 199231, overlap = 615.062
PHY-3002 : Step(26): len = 196137, overlap = 608.625
PHY-3002 : Step(27): len = 193620, overlap = 652.531
PHY-3002 : Step(28): len = 191970, overlap = 679.188
PHY-3002 : Step(29): len = 189015, overlap = 676.312
PHY-3002 : Step(30): len = 186604, overlap = 673.156
PHY-3002 : Step(31): len = 185175, overlap = 653.844
PHY-3002 : Step(32): len = 184022, overlap = 647.375
PHY-3002 : Step(33): len = 182517, overlap = 649.906
PHY-3002 : Step(34): len = 181900, overlap = 647.719
PHY-3002 : Step(35): len = 180898, overlap = 654.719
PHY-3002 : Step(36): len = 180169, overlap = 663.969
PHY-3002 : Step(37): len = 179246, overlap = 672.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.04764e-06
PHY-3002 : Step(38): len = 186311, overlap = 665.719
PHY-3002 : Step(39): len = 200044, overlap = 657.438
PHY-3002 : Step(40): len = 206224, overlap = 635.625
PHY-3002 : Step(41): len = 208810, overlap = 622.562
PHY-3002 : Step(42): len = 208503, overlap = 604.656
PHY-3002 : Step(43): len = 207884, overlap = 601.438
PHY-3002 : Step(44): len = 207302, overlap = 578.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.00953e-05
PHY-3002 : Step(45): len = 219820, overlap = 528.562
PHY-3002 : Step(46): len = 238950, overlap = 480.469
PHY-3002 : Step(47): len = 249753, overlap = 427.25
PHY-3002 : Step(48): len = 254261, overlap = 397.344
PHY-3002 : Step(49): len = 255321, overlap = 378.906
PHY-3002 : Step(50): len = 255533, overlap = 367.344
PHY-3002 : Step(51): len = 254893, overlap = 374.938
PHY-3002 : Step(52): len = 254400, overlap = 386.938
PHY-3002 : Step(53): len = 254031, overlap = 397
PHY-3002 : Step(54): len = 252897, overlap = 413.906
PHY-3002 : Step(55): len = 252467, overlap = 418.188
PHY-3002 : Step(56): len = 252277, overlap = 448.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.01906e-05
PHY-3002 : Step(57): len = 264002, overlap = 402.656
PHY-3002 : Step(58): len = 282379, overlap = 327.562
PHY-3002 : Step(59): len = 291208, overlap = 319.562
PHY-3002 : Step(60): len = 294703, overlap = 323.062
PHY-3002 : Step(61): len = 295108, overlap = 305.5
PHY-3002 : Step(62): len = 295381, overlap = 312.594
PHY-3002 : Step(63): len = 295274, overlap = 294.125
PHY-3002 : Step(64): len = 295467, overlap = 299.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.03812e-05
PHY-3002 : Step(65): len = 308275, overlap = 290.438
PHY-3002 : Step(66): len = 320984, overlap = 278.094
PHY-3002 : Step(67): len = 326594, overlap = 232.375
PHY-3002 : Step(68): len = 330528, overlap = 220.312
PHY-3002 : Step(69): len = 333650, overlap = 217.844
PHY-3002 : Step(70): len = 336553, overlap = 208.719
PHY-3002 : Step(71): len = 337178, overlap = 204.5
PHY-3002 : Step(72): len = 338095, overlap = 200.25
PHY-3002 : Step(73): len = 339324, overlap = 217.969
PHY-3002 : Step(74): len = 341185, overlap = 216.188
PHY-3002 : Step(75): len = 341082, overlap = 222.969
PHY-3002 : Step(76): len = 340817, overlap = 232.656
PHY-3002 : Step(77): len = 339790, overlap = 242.312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.07623e-05
PHY-3002 : Step(78): len = 350402, overlap = 217.219
PHY-3002 : Step(79): len = 360026, overlap = 194.75
PHY-3002 : Step(80): len = 363390, overlap = 173.625
PHY-3002 : Step(81): len = 365948, overlap = 166.688
PHY-3002 : Step(82): len = 369289, overlap = 160.469
PHY-3002 : Step(83): len = 371843, overlap = 158.562
PHY-3002 : Step(84): len = 371749, overlap = 149.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000161525
PHY-3002 : Step(85): len = 383490, overlap = 143.969
PHY-3002 : Step(86): len = 393966, overlap = 140.5
PHY-3002 : Step(87): len = 397117, overlap = 142.25
PHY-3002 : Step(88): len = 398617, overlap = 147.844
PHY-3002 : Step(89): len = 400995, overlap = 149.188
PHY-3002 : Step(90): len = 402767, overlap = 143.5
PHY-3002 : Step(91): len = 402420, overlap = 139.062
PHY-3002 : Step(92): len = 402364, overlap = 135.062
PHY-3002 : Step(93): len = 402857, overlap = 137.938
PHY-3002 : Step(94): len = 402076, overlap = 141.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000323049
PHY-3002 : Step(95): len = 408547, overlap = 142.125
PHY-3002 : Step(96): len = 412895, overlap = 136.312
PHY-3002 : Step(97): len = 414247, overlap = 136.906
PHY-3002 : Step(98): len = 415620, overlap = 130.875
PHY-3002 : Step(99): len = 418347, overlap = 126.938
PHY-3002 : Step(100): len = 421367, overlap = 115.812
PHY-3002 : Step(101): len = 422000, overlap = 115.344
PHY-3002 : Step(102): len = 425367, overlap = 116.375
PHY-3002 : Step(103): len = 429344, overlap = 107.062
PHY-3002 : Step(104): len = 431373, overlap = 99.75
PHY-3002 : Step(105): len = 428687, overlap = 102.094
PHY-3002 : Step(106): len = 428050, overlap = 109
PHY-3002 : Step(107): len = 429552, overlap = 100.5
PHY-3002 : Step(108): len = 430430, overlap = 99.6875
PHY-3002 : Step(109): len = 427942, overlap = 95.6562
PHY-3002 : Step(110): len = 427277, overlap = 94.375
PHY-3002 : Step(111): len = 427941, overlap = 94.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000646098
PHY-3002 : Step(112): len = 432587, overlap = 101.688
PHY-3002 : Step(113): len = 436523, overlap = 100.844
PHY-3002 : Step(114): len = 437057, overlap = 96.2812
PHY-3002 : Step(115): len = 437507, overlap = 87.8125
PHY-3002 : Step(116): len = 440315, overlap = 97.4062
PHY-3002 : Step(117): len = 442813, overlap = 89.8438
PHY-3002 : Step(118): len = 442904, overlap = 90.0625
PHY-3002 : Step(119): len = 443931, overlap = 90.75
PHY-3002 : Step(120): len = 446629, overlap = 93.5312
PHY-3002 : Step(121): len = 447716, overlap = 93.875
PHY-3002 : Step(122): len = 446741, overlap = 93.75
PHY-3002 : Step(123): len = 446681, overlap = 93.625
PHY-3002 : Step(124): len = 448082, overlap = 91.0312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00128392
PHY-3002 : Step(125): len = 450055, overlap = 92.0625
PHY-3002 : Step(126): len = 452372, overlap = 85.8125
PHY-3002 : Step(127): len = 453697, overlap = 85.1562
PHY-3002 : Step(128): len = 455158, overlap = 85.7812
PHY-3002 : Step(129): len = 457410, overlap = 90.125
PHY-3002 : Step(130): len = 459553, overlap = 83.25
PHY-3002 : Step(131): len = 460178, overlap = 85.8438
PHY-3002 : Step(132): len = 461049, overlap = 94.2188
PHY-3002 : Step(133): len = 462273, overlap = 91.9062
PHY-3002 : Step(134): len = 462946, overlap = 85.0938
PHY-3002 : Step(135): len = 463083, overlap = 90.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018996s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11659.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610504, over cnt = 1381(3%), over = 7881, worst = 46
PHY-1001 : End global iterations;  0.340109s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (68.9%)

PHY-1001 : Congestion index: top1 = 88.23, top5 = 63.82, top10 = 53.74, top15 = 47.26.
PHY-3001 : End congestion estimation;  0.456974s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (71.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417752s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (59.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000189621
PHY-3002 : Step(136): len = 502734, overlap = 46.3125
PHY-3002 : Step(137): len = 504931, overlap = 43.0625
PHY-3002 : Step(138): len = 502348, overlap = 45.8438
PHY-3002 : Step(139): len = 500752, overlap = 45.875
PHY-3002 : Step(140): len = 502626, overlap = 43.75
PHY-3002 : Step(141): len = 504228, overlap = 42.2812
PHY-3002 : Step(142): len = 503727, overlap = 41.6875
PHY-3002 : Step(143): len = 503394, overlap = 36.25
PHY-3002 : Step(144): len = 503238, overlap = 35.9688
PHY-3002 : Step(145): len = 500703, overlap = 34.0625
PHY-3002 : Step(146): len = 498483, overlap = 34.0312
PHY-3002 : Step(147): len = 496263, overlap = 34.25
PHY-3002 : Step(148): len = 495076, overlap = 32.8125
PHY-3002 : Step(149): len = 492994, overlap = 33.1562
PHY-3002 : Step(150): len = 490796, overlap = 33.2188
PHY-3002 : Step(151): len = 489147, overlap = 31.7188
PHY-3002 : Step(152): len = 487699, overlap = 30.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000379242
PHY-3002 : Step(153): len = 488899, overlap = 28.0938
PHY-3002 : Step(154): len = 492730, overlap = 25.3438
PHY-3002 : Step(155): len = 493981, overlap = 23.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000758483
PHY-3002 : Step(156): len = 498545, overlap = 20.4375
PHY-3002 : Step(157): len = 510186, overlap = 19.8438
PHY-3002 : Step(158): len = 512368, overlap = 18.875
PHY-3002 : Step(159): len = 512645, overlap = 20.75
PHY-3002 : Step(160): len = 513461, overlap = 20.4688
PHY-3002 : Step(161): len = 513558, overlap = 19.6562
PHY-3002 : Step(162): len = 513149, overlap = 20.125
PHY-3002 : Step(163): len = 513784, overlap = 21.25
PHY-3002 : Step(164): len = 513871, overlap = 22
PHY-3002 : Step(165): len = 513547, overlap = 21.7812
PHY-3002 : Step(166): len = 512684, overlap = 21.3125
PHY-3002 : Step(167): len = 512561, overlap = 19.6875
PHY-3002 : Step(168): len = 512226, overlap = 18.9062
PHY-3002 : Step(169): len = 512392, overlap = 17.7812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00151697
PHY-3002 : Step(170): len = 513788, overlap = 16.5312
PHY-3002 : Step(171): len = 515495, overlap = 16.6562
PHY-3002 : Step(172): len = 518238, overlap = 15.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00247503
PHY-3002 : Step(173): len = 519033, overlap = 15.75
PHY-3002 : Step(174): len = 526170, overlap = 14.3125
PHY-3002 : Step(175): len = 532254, overlap = 12.875
PHY-3002 : Step(176): len = 533168, overlap = 11.6875
PHY-3002 : Step(177): len = 534496, overlap = 12.125
PHY-3002 : Step(178): len = 537265, overlap = 13.25
PHY-3002 : Step(179): len = 539406, overlap = 13.5625
PHY-3002 : Step(180): len = 540539, overlap = 14.5938
PHY-3002 : Step(181): len = 542340, overlap = 16.0938
PHY-3002 : Step(182): len = 545978, overlap = 17.625
PHY-3002 : Step(183): len = 546625, overlap = 18.125
PHY-3002 : Step(184): len = 546168, overlap = 18.5312
PHY-3002 : Step(185): len = 545357, overlap = 18.3125
PHY-3002 : Step(186): len = 544849, overlap = 17.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00424691
PHY-3002 : Step(187): len = 545573, overlap = 18.1562
PHY-3002 : Step(188): len = 546620, overlap = 18.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/11659.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 646128, over cnt = 1938(5%), over = 8444, worst = 42
PHY-1001 : End global iterations;  0.429105s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (40.1%)

PHY-1001 : Congestion index: top1 = 84.20, top5 = 62.42, top10 = 53.15, top15 = 47.79.
PHY-3001 : End congestion estimation;  0.560894s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (50.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443908s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000185149
PHY-3002 : Step(189): len = 543951, overlap = 106.188
PHY-3002 : Step(190): len = 538537, overlap = 96.6562
PHY-3002 : Step(191): len = 531944, overlap = 83.4688
PHY-3002 : Step(192): len = 524273, overlap = 67.875
PHY-3002 : Step(193): len = 518326, overlap = 60.2188
PHY-3002 : Step(194): len = 512493, overlap = 62.75
PHY-3002 : Step(195): len = 507264, overlap = 62.375
PHY-3002 : Step(196): len = 502863, overlap = 67.3438
PHY-3002 : Step(197): len = 498314, overlap = 79.5
PHY-3002 : Step(198): len = 494291, overlap = 77.5
PHY-3002 : Step(199): len = 491667, overlap = 78.3125
PHY-3002 : Step(200): len = 489175, overlap = 78.2188
PHY-3002 : Step(201): len = 486859, overlap = 68.0625
PHY-3002 : Step(202): len = 484427, overlap = 73.3125
PHY-3002 : Step(203): len = 481758, overlap = 71.6875
PHY-3002 : Step(204): len = 478930, overlap = 73.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000370297
PHY-3002 : Step(205): len = 480761, overlap = 69.3125
PHY-3002 : Step(206): len = 483659, overlap = 64.625
PHY-3002 : Step(207): len = 486822, overlap = 63.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000740595
PHY-3002 : Step(208): len = 489604, overlap = 57.375
PHY-3002 : Step(209): len = 498254, overlap = 53.875
PHY-3002 : Step(210): len = 503611, overlap = 49.0312
PHY-3002 : Step(211): len = 504595, overlap = 51.3438
PHY-3002 : Step(212): len = 503410, overlap = 47.375
PHY-3002 : Step(213): len = 502420, overlap = 49.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00137904
PHY-3002 : Step(214): len = 505793, overlap = 43.4688
PHY-3002 : Step(215): len = 507446, overlap = 45.125
PHY-3002 : Step(216): len = 510346, overlap = 43.6562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00257821
PHY-3002 : Step(217): len = 511694, overlap = 44.9375
PHY-3002 : Step(218): len = 514326, overlap = 42.5938
PHY-3002 : Step(219): len = 516967, overlap = 37.9062
PHY-3002 : Step(220): len = 520556, overlap = 35.7812
PHY-3002 : Step(221): len = 523610, overlap = 38.375
PHY-3002 : Step(222): len = 524220, overlap = 39.5312
PHY-3002 : Step(223): len = 524709, overlap = 40.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49609, tnet num: 11657, tinst num: 10495, tnode num: 60517, tedge num: 80881.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 285.78 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 285/11659.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642096, over cnt = 2046(5%), over = 6812, worst = 25
PHY-1001 : End global iterations;  0.464174s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (57.2%)

PHY-1001 : Congestion index: top1 = 69.66, top5 = 52.57, top10 = 46.00, top15 = 42.18.
PHY-1001 : End incremental global routing;  0.611132s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (51.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11657 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423468s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.9%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10387 has valid locations, 37 needs to be replaced
PHY-3001 : design contains 10528 instances, 6235 luts, 3346 seqs, 808 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 527802
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9986/11692.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 645168, over cnt = 2054(5%), over = 6820, worst = 25
PHY-1001 : End global iterations;  0.073607s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.7%)

PHY-1001 : Congestion index: top1 = 69.57, top5 = 52.56, top10 = 46.02, top15 = 42.21.
PHY-3001 : End congestion estimation;  0.228888s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (68.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49741, tnet num: 11690, tinst num: 10528, tnode num: 60748, tedge num: 81079.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11690 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.222021s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (63.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(224): len = 527617, overlap = 0
PHY-3002 : Step(225): len = 527617, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9998/11692.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644648, over cnt = 2049(5%), over = 6813, worst = 25
PHY-1001 : End global iterations;  0.069672s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (89.7%)

PHY-1001 : Congestion index: top1 = 69.59, top5 = 52.55, top10 = 46.04, top15 = 42.19.
PHY-3001 : End congestion estimation;  0.232805s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (87.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11690 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.453035s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (75.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00144663
PHY-3002 : Step(226): len = 527521, overlap = 40.1875
PHY-3002 : Step(227): len = 527555, overlap = 40.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00289326
PHY-3002 : Step(228): len = 527594, overlap = 40.1875
PHY-3002 : Step(229): len = 527695, overlap = 40.1875
PHY-3001 : Final: Len = 527695, Over = 40.1875
PHY-3001 : End incremental placement;  2.442301s wall, 1.562500s user + 0.093750s system = 1.656250s CPU (67.8%)

OPT-1001 : Total overflow 286.22 peak overflow 2.53
OPT-1001 : End high-fanout net optimization;  3.717120s wall, 2.109375s user + 0.109375s system = 2.218750s CPU (59.7%)

OPT-1001 : Current memory(MB): used = 517, reserve = 498, peak = 526.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9990/11692.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644800, over cnt = 2041(5%), over = 6731, worst = 25
PHY-1002 : len = 673720, over cnt = 1280(3%), over = 3179, worst = 20
PHY-1002 : len = 687080, over cnt = 691(1%), over = 1672, worst = 17
PHY-1002 : len = 696720, over cnt = 327(0%), over = 777, worst = 13
PHY-1002 : len = 703880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.698399s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (69.4%)

PHY-1001 : Congestion index: top1 = 54.03, top5 = 45.68, top10 = 41.57, top15 = 39.03.
OPT-1001 : End congestion update;  0.856207s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (73.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11690 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349193s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (80.5%)

OPT-0007 : Start: WNS -3661 TNS -38584 NUM_FEPS 28
OPT-0007 : Iter 1: improved WNS -3661 TNS -37686 NUM_FEPS 27 with 10 cells processed and 300 slack improved
OPT-0007 : Iter 2: improved WNS -3661 TNS -37686 NUM_FEPS 27 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.222585s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (75.4%)

OPT-1001 : Current memory(MB): used = 515, reserve = 496, peak = 526.
OPT-1001 : End physical optimization;  5.975760s wall, 3.640625s user + 0.109375s system = 3.750000s CPU (62.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6235 LUT to BLE ...
SYN-4008 : Packed 6235 LUT and 1160 SEQ to BLE.
SYN-4003 : Packing 2186 remaining SEQ's ...
SYN-4005 : Packed 1564 SEQ with LUT/SLICE
SYN-4006 : 3662 single LUT's are left
SYN-4006 : 622 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6857/8114 primitive instances ...
PHY-3001 : End packing;  0.466163s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (63.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4768 instances
RUN-1001 : 2314 mslices, 2313 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10735 nets
RUN-1001 : 5577 nets have 2 pins
RUN-1001 : 3740 nets have [3 - 5] pins
RUN-1001 : 849 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 4766 instances, 4627 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : After packing: Len = 548357, Over = 92
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5464/10735.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 701336, over cnt = 1214(3%), over = 1928, worst = 8
PHY-1002 : len = 706960, over cnt = 726(2%), over = 982, worst = 6
PHY-1002 : len = 714672, over cnt = 234(0%), over = 302, worst = 4
PHY-1002 : len = 718704, over cnt = 27(0%), over = 36, worst = 3
PHY-1002 : len = 719176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.857393s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (62.0%)

PHY-1001 : Congestion index: top1 = 56.38, top5 = 47.22, top10 = 42.64, top15 = 39.82.
PHY-3001 : End congestion estimation;  1.073076s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (65.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46835, tnet num: 10733, tinst num: 4766, tnode num: 55393, tedge num: 78909.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.393345s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (71.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.63926e-05
PHY-3002 : Step(230): len = 536245, overlap = 95
PHY-3002 : Step(231): len = 528537, overlap = 103
PHY-3002 : Step(232): len = 523624, overlap = 106.75
PHY-3002 : Step(233): len = 519247, overlap = 116
PHY-3002 : Step(234): len = 515919, overlap = 117.25
PHY-3002 : Step(235): len = 514062, overlap = 124.5
PHY-3002 : Step(236): len = 513009, overlap = 125
PHY-3002 : Step(237): len = 512243, overlap = 129
PHY-3002 : Step(238): len = 511212, overlap = 130.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000152785
PHY-3002 : Step(239): len = 518005, overlap = 119.5
PHY-3002 : Step(240): len = 525152, overlap = 101
PHY-3002 : Step(241): len = 524340, overlap = 104
PHY-3002 : Step(242): len = 523922, overlap = 105.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000305571
PHY-3002 : Step(243): len = 531765, overlap = 90.5
PHY-3002 : Step(244): len = 539160, overlap = 85.5
PHY-3002 : Step(245): len = 541938, overlap = 80
PHY-3002 : Step(246): len = 541551, overlap = 74
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.845631s wall, 0.187500s user + 0.218750s system = 0.406250s CPU (48.0%)

PHY-3001 : Trial Legalized: Len = 576485
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 525/10735.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 701400, over cnt = 1568(4%), over = 2527, worst = 7
PHY-1002 : len = 711088, over cnt = 797(2%), over = 1108, worst = 7
PHY-1002 : len = 720544, over cnt = 205(0%), over = 281, worst = 4
PHY-1002 : len = 723232, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 723544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.995757s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (76.9%)

PHY-1001 : Congestion index: top1 = 54.14, top5 = 47.15, top10 = 43.35, top15 = 40.78.
PHY-3001 : End congestion estimation;  1.225454s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (66.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.437087s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (75.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000183266
PHY-3002 : Step(247): len = 562160, overlap = 8.5
PHY-3002 : Step(248): len = 554295, overlap = 21
PHY-3002 : Step(249): len = 549049, overlap = 29.5
PHY-3002 : Step(250): len = 543735, overlap = 39.5
PHY-3002 : Step(251): len = 541280, overlap = 45
PHY-3002 : Step(252): len = 539912, overlap = 48
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000366531
PHY-3002 : Step(253): len = 546302, overlap = 46
PHY-3002 : Step(254): len = 549179, overlap = 44.5
PHY-3002 : Step(255): len = 551545, overlap = 42.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000733063
PHY-3002 : Step(256): len = 555749, overlap = 39.75
PHY-3002 : Step(257): len = 561717, overlap = 37
PHY-3002 : Step(258): len = 562155, overlap = 38.25
PHY-3002 : Step(259): len = 562499, overlap = 41.75
PHY-3002 : Step(260): len = 563759, overlap = 43.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.3%)

PHY-3001 : Legalized: Len = 576495, Over = 0
PHY-3001 : Spreading special nets. 62 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030797s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 89 instances has been re-located, deltaX = 18, deltaY = 52, maxDist = 2.
PHY-3001 : Final: Len = 577789, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46835, tnet num: 10733, tinst num: 4766, tnode num: 55393, tedge num: 78909.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.020871s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (82.7%)

RUN-1004 : used memory is 494 MB, reserved memory is 485 MB, peak memory is 539 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2419/10735.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713200, over cnt = 1394(3%), over = 2121, worst = 6
PHY-1002 : len = 720288, over cnt = 715(2%), over = 997, worst = 5
PHY-1002 : len = 728544, over cnt = 157(0%), over = 215, worst = 5
PHY-1002 : len = 730296, over cnt = 30(0%), over = 33, worst = 2
PHY-1002 : len = 730800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.975518s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (81.7%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 45.05, top10 = 41.47, top15 = 39.13.
PHY-1001 : End incremental global routing;  1.196503s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (81.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10733 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.438349s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (78.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4661 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 4769 instances, 4630 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 578387
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9803/10738.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731416, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 731496, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 731504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.295010s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (63.6%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 45.06, top10 = 41.46, top15 = 39.13.
PHY-3001 : End congestion estimation;  0.524415s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (62.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46868, tnet num: 10736, tinst num: 4769, tnode num: 55435, tedge num: 78957.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.026773s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (76.1%)

RUN-1004 : used memory is 518 MB, reserved memory is 503 MB, peak memory is 546 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.450040s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (81.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(261): len = 578148, overlap = 0
PHY-3002 : Step(262): len = 578171, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9801/10738.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 730984, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 731000, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 731056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.271856s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (57.5%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 45.05, top10 = 41.47, top15 = 39.14.
PHY-3001 : End congestion estimation;  0.492171s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (73.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447459s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (83.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000151648
PHY-3002 : Step(263): len = 578253, overlap = 0.25
PHY-3002 : Step(264): len = 578253, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 578258, Over = 0
PHY-3001 : End spreading;  0.025394s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.5%)

PHY-3001 : Final: Len = 578258, Over = 0
PHY-3001 : End incremental placement;  3.194653s wall, 2.375000s user + 0.015625s system = 2.390625s CPU (74.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.104887s wall, 3.921875s user + 0.015625s system = 3.937500s CPU (77.1%)

OPT-1001 : Current memory(MB): used = 555, reserve = 540, peak = 557.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9801/10738.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731096, over cnt = 8(0%), over = 11, worst = 3
PHY-1002 : len = 731144, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 731176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.283956s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 45.05, top10 = 41.47, top15 = 39.13.
OPT-1001 : End congestion update;  0.493630s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (76.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.362747s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (73.2%)

OPT-0007 : Start: WNS -3821 TNS -37707 NUM_FEPS 22
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4769 instances, 4630 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Initial: Len = 593206, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027050s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 593192, Over = 0
PHY-3001 : End incremental legalization;  0.212231s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (73.6%)

OPT-0007 : Iter 1: improved WNS -3671 TNS -22693 NUM_FEPS 17 with 77 cells processed and 23330 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4769 instances, 4630 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Initial: Len = 594786, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028484s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.9%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 594852, Over = 0
PHY-3001 : End incremental legalization;  0.205093s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (76.2%)

OPT-0007 : Iter 2: improved WNS -3621 TNS -20304 NUM_FEPS 17 with 22 cells processed and 5294 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4665 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4769 instances, 4630 slices, 149 macros(808 instances: 538 mslices 270 lslices)
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Initial: Len = 595020, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029571s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.8%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 595086, Over = 0
PHY-3001 : End incremental legalization;  0.207255s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (67.9%)

OPT-0007 : Iter 3: improved WNS -3621 TNS -20304 NUM_FEPS 17 with 7 cells processed and 271 slack improved
OPT-1001 : End path based optimization;  1.757527s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (76.5%)

OPT-1001 : Current memory(MB): used = 556, reserve = 541, peak = 558.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353623s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (57.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9480/10738.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 748240, over cnt = 85(0%), over = 111, worst = 4
PHY-1002 : len = 748552, over cnt = 38(0%), over = 43, worst = 3
PHY-1002 : len = 748816, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 748872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 748888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.570659s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (60.2%)

PHY-1001 : Congestion index: top1 = 51.42, top5 = 45.37, top10 = 41.76, top15 = 39.43.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359774s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (60.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3621 TNS -20304 NUM_FEPS 17
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.965517
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3621ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10738 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10738 nets
OPT-1001 : End physical optimization;  9.578457s wall, 7.046875s user + 0.046875s system = 7.093750s CPU (74.1%)

RUN-1003 : finish command "place" in  31.122290s wall, 17.937500s user + 1.593750s system = 19.531250s CPU (62.8%)

RUN-1004 : used memory is 488 MB, reserved memory is 470 MB, peak memory is 558 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.137906s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (109.9%)

RUN-1004 : used memory is 489 MB, reserved memory is 471 MB, peak memory is 558 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4771 instances
RUN-1001 : 2314 mslices, 2316 lslices, 101 pads, 32 brams, 3 dsps
RUN-1001 : There are total 10738 nets
RUN-1001 : 5577 nets have 2 pins
RUN-1001 : 3739 nets have [3 - 5] pins
RUN-1001 : 851 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46868, tnet num: 10736, tinst num: 4769, tnode num: 55435, tedge num: 78957.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2314 mslices, 2316 lslices, 101 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 715960, over cnt = 1438(4%), over = 2311, worst = 6
PHY-1002 : len = 724856, over cnt = 797(2%), over = 1132, worst = 6
PHY-1002 : len = 732536, over cnt = 329(0%), over = 430, worst = 5
PHY-1002 : len = 737584, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 737672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.853262s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (60.4%)

PHY-1001 : Congestion index: top1 = 51.55, top5 = 44.91, top10 = 41.37, top15 = 38.98.
PHY-1001 : End global routing;  1.046894s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (56.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 554, reserve = 542, peak = 558.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net fifo/clkr will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 806, reserve = 793, peak = 806.
PHY-1001 : End build detailed router design. 2.855671s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (65.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 138808, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.892830s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (55.3%)

PHY-1001 : Current memory(MB): used = 841, reserve = 829, peak = 841.
PHY-1001 : End phase 1; 1.898389s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (55.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.99028e+06, over cnt = 783(0%), over = 789, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 847, reserve = 834, peak = 847.
PHY-1001 : End initial routed; 28.395942s wall, 18.875000s user + 0.140625s system = 19.015625s CPU (67.0%)

PHY-1001 : Update timing.....
PHY-1001 : 212/10031(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.566   |  -92.437   |  74   
RUN-1001 :   Hold   |  -1.567   |  -101.035  |  83   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.634875s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (74.5%)

PHY-1001 : Current memory(MB): used = 854, reserve = 841, peak = 854.
PHY-1001 : End phase 2; 30.030877s wall, 20.078125s user + 0.156250s system = 20.234375s CPU (67.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 30 pins with SWNS -3.566ns STNS -86.097ns FEP 69.
PHY-1001 : End OPT Iter 1; 0.183562s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (59.6%)

PHY-1022 : len = 1.99046e+06, over cnt = 805(0%), over = 811, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.316939s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (44.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.96815e+06, over cnt = 304(0%), over = 304, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.135399s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (66.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.96048e+06, over cnt = 72(0%), over = 72, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.549102s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (51.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.9598e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.207087s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (15.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.95978e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.150954s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (31.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.95978e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.121821s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (64.1%)

PHY-1001 : Update timing.....
PHY-1001 : 206/10031(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.566   |  -86.251   |  69   
RUN-1001 :   Hold   |  -1.567   |  -101.035  |  83   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.685223s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (51.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 244 feed throughs used by 145 nets
PHY-1001 : End commit to database; 1.298534s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (32.5%)

PHY-1001 : Current memory(MB): used = 926, reserve = 917, peak = 926.
PHY-1001 : End phase 3; 5.676534s wall, 2.750000s user + 0.015625s system = 2.765625s CPU (48.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -3.566ns STNS -84.503ns FEP 69.
PHY-1001 : End OPT Iter 1; 0.190160s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.7%)

PHY-1022 : len = 1.95983e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.313309s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (24.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.566ns, -84.503ns, 69}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.95981e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.100151s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (78.0%)

PHY-1001 : Update timing.....
PHY-1001 : 206/10031(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.566   |  -84.503   |  69   
RUN-1001 :   Hold   |  -1.567   |  -100.734  |  83   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.682822s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (37.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 247 feed throughs used by 148 nets
PHY-1001 : End commit to database; 1.287485s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (54.6%)

PHY-1001 : Current memory(MB): used = 932, reserve = 923, peak = 932.
PHY-1001 : End phase 4; 3.414442s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (43.5%)

PHY-1003 : Routed, final wirelength = 1.95981e+06
PHY-1001 : Current memory(MB): used = 935, reserve = 926, peak = 935.
PHY-1001 : End export database. 0.037556s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (83.2%)

PHY-1001 : End detail routing;  44.168031s wall, 27.406250s user + 0.250000s system = 27.656250s CPU (62.6%)

RUN-1003 : finish command "route" in  46.651272s wall, 28.875000s user + 0.281250s system = 29.156250s CPU (62.5%)

RUN-1004 : used memory is 882 MB, reserved memory is 873 MB, peak memory is 935 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8271   out of  19600   42.20%
#reg                     3474   out of  19600   17.72%
#le                      8886
  #lut only              5412   out of   8886   60.90%
  #reg only               615   out of   8886    6.92%
  #lut&reg               2859   out of   8886   32.17%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1609
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    247
#3        config_inst_syn_9                        GCLK               config             config_inst.jtck               227
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    190
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 75
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53
#7        fifo/clkr                                GCLK               pll                clk_gen_inst/pll_inst.clkc0    39


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8886   |7463    |808     |3490    |32      |3       |
|  ISP                               |AHBISP                                        |1258   |648     |329     |705     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |588    |271     |145     |325     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |68     |20      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |2       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |66     |36      |18      |37      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |67     |24      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |4       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |64     |33      |18      |36      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |9      |9       |0       |9       |2       |0       |
|    u_bypass                        |bypass                                        |122    |81      |40      |34      |0       |0       |
|    u_demosaic                      |demosaic                                      |399    |168     |132     |272     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |100    |41      |30      |72      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |66     |31      |23      |44      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |83     |30      |29      |52      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |86     |33      |33      |65      |0       |0       |
|    u_gamma                         |gamma                                         |26     |26      |0       |17      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |2      |2       |0       |1       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |2      |2       |0       |1       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |2      |2       |0       |1       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |18     |18      |0       |16      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |32     |32      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |3      |3       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |3      |3       |0       |1       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |3      |3       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |10     |10      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |146    |84      |18      |121     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |17     |14      |0       |17      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |20      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |34     |29      |0       |34      |0       |0       |
|  sd_reader                         |sd_reader                                     |564    |451     |100     |267     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |277    |242     |34      |141     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |730    |546     |118     |425     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |399    |265     |72      |277     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |145    |87      |18      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |19     |8       |0       |19      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |33      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |30     |24      |0       |30      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |167    |115     |30      |127     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |31     |25      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |24      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |37     |32      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |326    |276     |46      |146     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |47     |35      |12      |24      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |46     |46      |0       |21      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |36     |28      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |106    |88      |18      |36      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |91     |79      |12      |36      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5161   |5076    |51      |1367    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |155    |83      |65      |34      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |782    |492     |127     |496     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |782    |492     |127     |496     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |359    |230     |0       |350     |0       |0       |
|        reg_inst                    |register                                      |359    |230     |0       |350     |0       |0       |
|      trigger_inst                  |trigger                                       |423    |262     |127     |146     |0       |0       |
|        bus_inst                    |bus_top                                       |199    |100     |70      |67      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |97     |34      |34      |33      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |48     |30      |18      |16      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                       |49     |31      |18      |13      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |116    |87      |29      |53      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5531  
    #2          2       2175  
    #3          3       928   
    #4          4       636   
    #5        5-10      906   
    #6        11-50     483   
    #7       51-100      20   
    #8       101-500     4    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.415510s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (66.2%)

RUN-1004 : used memory is 883 MB, reserved memory is 874 MB, peak memory is 938 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46868, tnet num: 10736, tinst num: 4769, tnode num: 55435, tedge num: 78957.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10736 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 7 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5956a6058a8b3c81d69416d7902a72581fa84cfa27d09ef7c749692e78cb1abf -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4769
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10738, pip num: 124768
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 247
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3125 valid insts, and 335688 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010000011110000010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.960894s wall, 83.765625s user + 0.843750s system = 84.609375s CPU (471.1%)

RUN-1004 : used memory is 935 MB, reserved memory is 931 MB, peak memory is 1105 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_104232.log"
