<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Hierarchy Module Resource</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 14px; }
div#main_wrapper{ width: 100%; }
h1 {text-align: center; }
h1 {margin-top: 36px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { align = "center"; padding: 5px 2px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table td.label { width: 20%; white-space: nowrap; min-width: 20px; background-color: #dee8f4; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="content">
<h1>Hierarchy Module Resource</h1>
<table>
<tr>
<th class="label">MODULE NAME</th>
<th class="label">REG NUMBER</th>
<th class="label">ALU NUMBER</th>
<th class="label">LUT NUMBER</th>
<th class="label">DSP NUMBER</th>
<th class="label">BSRAM NUMBER</th>
<th class="label">SSRAM NUMBER</th>
<th class="label">ROM16 NUMBER</th>
</tr>
<tr>
<td class="label">Cyber (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">81</td>
<td align = "center">5</td>
<td align = "center">111</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--BufferCC_RST
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--JtagBridge
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">114</td>
<td align = "center">-</td>
<td align = "center">65</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FlowCCUnsafeByToggle
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--BufferCC_JTAG
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Debugger
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">78</td>
<td align = "center">-</td>
<td align = "center">13</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--VexRiscv
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">1034</td>
<td align = "center">273</td>
<td align = "center">1981</td>
<td align = "center">4</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--IBusSimplePlugin_rspJoin_rspBuffer_c
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/VexRiscv.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--StreamFifo_VexRisv
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">33</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--MasterArbiter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">25</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--AhbBridge
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">42</td>
<td align = "center">-</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--AhbPRouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">4</td>
<td align = "center">-</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--AhbRCC
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--HDMI_PLL
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBRCC.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--SYS_PLL
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBRCC.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--AHBDMA
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Frame_Buffer
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBDMA.v)</td>
<td align = "center">319</td>
<td align = "center">30</td>
<td align = "center">1065</td>
<td align = "center">-</td>
<td align = "center">16</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--DDR3MI
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBDMA.v)</td>
<td align = "center">5815</td>
<td align = "center">189</td>
<td align = "center">3387</td>
<td align = "center">-</td>
<td align = "center">24</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--DVI_RX
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">705</td>
<td align = "center">46</td>
<td align = "center">1334</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--AhbDVP
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">86</td>
<td align = "center">-</td>
<td align = "center">9</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--AHBVI
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBDVP.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--testpattern
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVI.v)</td>
<td align = "center">63</td>
<td align = "center">-</td>
<td align = "center">106</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--CAM
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVI.v)</td>
<td align = "center">34</td>
<td align = "center">-</td>
<td align = "center">61</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--i2c_config
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVI.v)</td>
<td align = "center">13</td>
<td align = "center">-</td>
<td align = "center">24</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--i2c_master_top_m0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVI.v)</td>
<td align = "center">17</td>
<td align = "center">-</td>
<td align = "center">556</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--byte_controller
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVI.v)</td>
<td align = "center">23</td>
<td align = "center">-</td>
<td align = "center">59</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--bit_controller
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVI.v)</td>
<td align = "center">71</td>
<td align = "center">15</td>
<td align = "center">102</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cmos_8_16bit
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVI.v)</td>
<td align = "center">28</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--AHBVP
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBDVP.v)</td>
<td align = "center">-</td>
<td align = "center">22</td>
<td align = "center">12</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--cutter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVP.v)</td>
<td align = "center">39</td>
<td align = "center">42</td>
<td align = "center">99</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--filter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVP.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">67</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--gaussian
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">26</td>
<td align = "center">228</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_r
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">64</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">319</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_g
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">64</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_b
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">60</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--mean
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">24</td>
<td align = "center">189</td>
<td align = "center">108</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_r
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_g
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_b
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--median
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_r
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Matrix3x3Median_r
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">95</td>
<td align = "center">240</td>
<td align = "center">404</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_g
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Matrix3x3Median_g
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">98</td>
<td align = "center">258</td>
<td align = "center">417</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3_b
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">40</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Matrix3x3Median_b
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">95</td>
<td align = "center">240</td>
<td align = "center">405</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--scaler
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVP.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">3788</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--FIFO
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">56</td>
<td align = "center">40</td>
<td align = "center">14</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--U1_WrAddrCnt
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">12</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--U1_AddrCnt
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">17</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--U2_RdAddrCnt
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">12</td>
<td align = "center">-</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--U1_AddrCnt
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">17</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--streamScaler
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">111</td>
<td align = "center">72</td>
<td align = "center">367</td>
<td align = "center">9</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--ramFifo
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">8</td>
<td align = "center">10</td>
<td align = "center">166</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--[0].ramDualPort
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--[1].ramDualPort
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--[2].ramDualPort
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/scaler.v)</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--rgb2ycbcr
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVP.v)</td>
<td align = "center">66</td>
<td align = "center">30</td>
<td align = "center">71</td>
<td align = "center">3</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--edger
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVP.v)</td>
<td align = "center">72</td>
<td align = "center">146</td>
<td align = "center">45</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--matrix3x3
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/edger.v)</td>
<td align = "center">76</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram0
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">307</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--line_shift_ram1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/VP/filter.v)</td>
<td align = "center">22</td>
<td align = "center">148</td>
<td align = "center">306</td>
<td align = "center">-</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--binarizer
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVP.v)</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">7</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--filler
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVP.v)</td>
<td align = "center">42</td>
<td align = "center">-</td>
<td align = "center">77</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--AHBVO
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBDVP.v)</td>
<td align = "center">6</td>
<td align = "center">-</td>
<td align = "center">17</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--vga_timing
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVO.v)</td>
<td align = "center">28</td>
<td align = "center">-</td>
<td align = "center">63</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--DVI_TX
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/AHBVO.v)</td>
<td align = "center">73</td>
<td align = "center">69</td>
<td align = "center">229</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3Bridge
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">81</td>
<td align = "center">-</td>
<td align = "center">8</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3RAM
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">1</td>
<td align = "center">-</td>
<td align = "center">9</td>
<td align = "center">-</td>
<td align = "center">32</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3PRouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">39</td>
<td align = "center">-</td>
<td align = "center">103</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3GPIORouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">35</td>
<td align = "center">-</td>
<td align = "center">35</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3GPIOA
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3GPIO.v)</td>
<td align = "center">209</td>
<td align = "center">-</td>
<td align = "center">265</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3GPIOB
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3GPIO.v)</td>
<td align = "center">209</td>
<td align = "center">-</td>
<td align = "center">228</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3USARTRouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3USART1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">114</td>
<td align = "center">-</td>
<td align = "center">94</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--StreamFifo_UART_TX
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">152</td>
<td align = "center">17</td>
<td align = "center">105</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--UartCtrl
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">21</td>
<td align = "center">-</td>
<td align = "center">38</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--tx
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">32</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--rx
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">30</td>
<td align = "center">-</td>
<td align = "center">53</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--BufferCC_UART
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--StreamFifo_UART_RX
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">152</td>
<td align = "center">17</td>
<td align = "center">97</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3USART2
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">114</td>
<td align = "center">-</td>
<td align = "center">92</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--StreamFifo_UART_TX
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">152</td>
<td align = "center">17</td>
<td align = "center">105</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--UartCtrl
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">21</td>
<td align = "center">-</td>
<td align = "center">38</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--tx
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">11</td>
<td align = "center">-</td>
<td align = "center">32</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--rx
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">30</td>
<td align = "center">-</td>
<td align = "center">53</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--BufferCC_UART
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">2</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--StreamFifo_UART_RX
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3USART.v)</td>
<td align = "center">152</td>
<td align = "center">17</td>
<td align = "center">97</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3I2CRouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">17</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3I2C1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3I2C.v)</td>
<td align = "center">129</td>
<td align = "center">-</td>
<td align = "center">99</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3I2C2
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3I2C.v)</td>
<td align = "center">129</td>
<td align = "center">-</td>
<td align = "center">93</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3SPIRouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3SPI1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3SPI.v)</td>
<td align = "center">113</td>
<td align = "center">-</td>
<td align = "center">88</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--SPICtrl
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3SPI.v)</td>
<td align = "center">46</td>
<td align = "center">-</td>
<td align = "center">74</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3SPI2
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3SPI.v)</td>
<td align = "center">113</td>
<td align = "center">-</td>
<td align = "center">89</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--SPICtrl
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3SPI.v)</td>
<td align = "center">46</td>
<td align = "center">-</td>
<td align = "center">74</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3TIMRouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">22</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3TIM1
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3TIM.v)</td>
<td align = "center">354</td>
<td align = "center">152</td>
<td align = "center">269</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--Apb3TIM2
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3TIM.v)</td>
<td align = "center">354</td>
<td align = "center">152</td>
<td align = "center">268</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp|--Apb3WDGRouter
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/Cyber.v)</td>
<td align = "center">19</td>
<td align = "center">-</td>
<td align = "center">38</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--IWDG
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3WDG.v)</td>
<td align = "center">114</td>
<td align = "center">-</td>
<td align = "center">179</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
<td class="label">&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp|--WWDG
 (F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/SoC/src/RISCV/APB3WDG.v)</td>
<td align = "center">41</td>
<td align = "center">6</td>
<td align = "center">53</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
<td align = "center">-</td>
</tr>
</table>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
