

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat Apr 10 12:01:52 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          294
LUT:            708
FF:            1003
DSP:              0
BRAM:             0
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.401
CP achieved post-implementation:    6.664
Timing met
