// Seed: 2987020750
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output logic id_2,
    input tri1 id_3,
    input wire id_4,
    output supply1 id_5
);
  always @(negedge -1 ==? 'b0) id_2 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wor id_2,
    output tri0 id_3,
    output tri id_4,
    input tri0 id_5,
    input tri id_6,
    input tri0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    output wor id_12,
    output logic id_13,
    input wor id_14,
    output supply0 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    output tri0 id_19
);
  wire id_21;
  wire id_22;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_13,
      id_8,
      id_14,
      id_19
  );
  assign modCall_1.id_4 = 0;
  always if (1'h0 + ~1) id_13 <= 1;
endmodule
