

================================================================
== Vitis HLS Report for 'free_port_table'
================================================================
* Date:           Tue Jul 19 06:14:01 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.211 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      60|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|     260|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     260|     189|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |             Module            | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |freePortTable_U  |free_port_table_freePortTable  |        1|  0|   0|    0|  32768|    1|     1|        32768|
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                               |        1|  0|   0|    0|  32768|    1|     1|        32768|
    +-----------------+-------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_174_p2                |         +|   0|  0|  22|          15|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op14_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op42_store_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_store_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state5     |       and|   0|  0|   2|           1|           1|
    |tmp_i_287_nbreadreq_fu_74_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_60_p3           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  60|          34|          19|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done                              |   9|          2|    1|          2|
    |freePortTable_address1               |  20|          4|   15|         60|
    |portTable2txApp_port_rsp_blk_n       |   9|          2|    1|          2|
    |pt_portCheckUsed_req_fifo_blk_n      |   9|          2|    1|          2|
    |pt_portCheckUsed_rsp_fifo_blk_n      |   9|          2|    1|          2|
    |sLookup2portTable_releasePort_blk_n  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  65|         14|   20|         70|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |freePortTable_addr_2_reg_221                |  15|   0|   15|          0|
    |freePortTable_addr_2_reg_221_pp0_iter3_reg  |  15|   0|   15|          0|
    |freePortTable_load_1_reg_236                |   1|   0|    1|          0|
    |freePortTable_load_reg_232                  |   1|   0|    1|          0|
    |pt_cursor                                   |  15|   0|   15|          0|
    |pt_cursor_load_reg_216                      |  15|   0|   15|          0|
    |pt_cursor_load_reg_216_pp0_iter3_reg        |  15|   0|   15|          0|
    |tmp_V_reg_211                               |  15|   0|   15|          0|
    |tmp_i_287_reg_207                           |   1|   0|    1|          0|
    |tmp_i_reg_194                               |   1|   0|    1|          0|
    |tmp_reg_198                                 |   1|   0|    1|          0|
    |tmp_reg_198_pp0_iter1_reg                   |   1|   0|    1|          0|
    |trunc_ln708_reg_202                         |  15|   0|   15|          0|
    |trunc_ln708_reg_202_pp0_iter1_reg           |  15|   0|   15|          0|
    |tmp_i_287_reg_207                           |  64|  32|    1|          0|
    |tmp_i_reg_194                               |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 260|  64|  134|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|                free_port_table|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|                free_port_table|  return value|
|sLookup2portTable_releasePort_dout     |   in|   16|     ap_fifo|  sLookup2portTable_releasePort|       pointer|
|sLookup2portTable_releasePort_empty_n  |   in|    1|     ap_fifo|  sLookup2portTable_releasePort|       pointer|
|sLookup2portTable_releasePort_read     |  out|    1|     ap_fifo|  sLookup2portTable_releasePort|       pointer|
|pt_portCheckUsed_req_fifo_dout         |   in|   15|     ap_fifo|      pt_portCheckUsed_req_fifo|       pointer|
|pt_portCheckUsed_req_fifo_empty_n      |   in|    1|     ap_fifo|      pt_portCheckUsed_req_fifo|       pointer|
|pt_portCheckUsed_req_fifo_read         |  out|    1|     ap_fifo|      pt_portCheckUsed_req_fifo|       pointer|
|portTable2txApp_port_rsp_din           |  out|   16|     ap_fifo|       portTable2txApp_port_rsp|       pointer|
|portTable2txApp_port_rsp_full_n        |   in|    1|     ap_fifo|       portTable2txApp_port_rsp|       pointer|
|portTable2txApp_port_rsp_write         |  out|    1|     ap_fifo|       portTable2txApp_port_rsp|       pointer|
|pt_portCheckUsed_rsp_fifo_din          |  out|    1|     ap_fifo|      pt_portCheckUsed_rsp_fifo|       pointer|
|pt_portCheckUsed_rsp_fifo_full_n       |   in|    1|     ap_fifo|      pt_portCheckUsed_rsp_fifo|       pointer|
|pt_portCheckUsed_rsp_fifo_write        |  out|    1|     ap_fifo|      pt_portCheckUsed_rsp_fifo|       pointer|
+---------------------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %sLookup2portTable_releasePort, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 6 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:118]   --->   Operation 7 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.16ns)   --->   "%currPort_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %sLookup2portTable_releasePort" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 8 'read' 'currPort_V' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %currPort_V, i32 15"   --->   Operation 9 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp, void %free_port_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:121]   --->   Operation 10 'br' 'br_ln121' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i16 %currPort_V"   --->   Operation 11 'trunc' 'trunc_ln708' <Predicate = (tmp_i & tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_i_287 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i15P0A, i15 %pt_portCheckUsed_req_fifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 12 'nbreadreq' 'tmp_i_287' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %tmp_i_287, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:126]   --->   Operation 13 'br' 'br_ln126' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.16ns)   --->   "%tmp_V = read i15 @_ssdm_op_Read.ap_fifo.volatile.i15P0A, i15 %pt_portCheckUsed_req_fifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'read' 'tmp_V' <Predicate = (!tmp_i & tmp_i_287)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 15> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %portTable2txApp_port_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %portTable2txApp_port_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %portTable2txApp_port_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckUsed_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckUsed_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckUsed_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckUsed_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckUsed_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckUsed_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %portTable2txApp_port_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pt_portCheckUsed_rsp_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %pt_portCheckUsed_req_fifo, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sLookup2portTable_releasePort, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:95]   --->   Operation 31 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln104 = specmemcore void @_ssdm_op_SpecMemCore, i1 %freePortTable, i64 666, i64 30, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:104]   --->   Operation 32 'specmemcore' 'specmemcore_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%pt_cursor_load = load i15 %pt_cursor"   --->   Operation 33 'load' 'pt_cursor_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln534_17 = zext i15 %pt_cursor_load"   --->   Operation 34 'zext' 'zext_ln534_17' <Predicate = (!tmp_i & !tmp_i_287)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%freePortTable_addr_2 = getelementptr i1 %freePortTable, i64 0, i64 %zext_ln534_17" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:132]   --->   Operation 35 'getelementptr' 'freePortTable_addr_2' <Predicate = (!tmp_i & !tmp_i_287)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.21ns)   --->   "%freePortTable_load = load i15 %freePortTable_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:132]   --->   Operation 36 'load' 'freePortTable_load' <Predicate = (!tmp_i & !tmp_i_287)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i15 %tmp_V"   --->   Operation 37 'zext' 'zext_ln534' <Predicate = (!tmp_i & tmp_i_287)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%freePortTable_addr_1 = getelementptr i1 %freePortTable, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:128]   --->   Operation 38 'getelementptr' 'freePortTable_addr_1' <Predicate = (!tmp_i & tmp_i_287)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.21ns)   --->   "%freePortTable_load_1 = load i15 %freePortTable_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'load' 'freePortTable_load_1' <Predicate = (!tmp_i & tmp_i_287)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i15 %trunc_ln708"   --->   Operation 40 'zext' 'zext_ln708' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%freePortTable_addr = getelementptr i1 %freePortTable, i64 0, i64 %zext_ln708" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:123]   --->   Operation 41 'getelementptr' 'freePortTable_addr' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%store_ln123 = store i1 0, i15 %freePortTable_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:123]   --->   Operation 42 'store' 'store_ln123' <Predicate = (tmp_i & tmp)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln124 = br void %free_port_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:124]   --->   Operation 43 'br' 'br_ln124' <Predicate = (tmp_i & tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln691 = add i15 %pt_cursor_load, i15 1"   --->   Operation 44 'add' 'add_ln691' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln691 = store i15 %add_ln691, i15 %pt_cursor"   --->   Operation 45 'store' 'store_ln691' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 46 [1/2] (1.21ns)   --->   "%freePortTable_load = load i15 %freePortTable_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:132]   --->   Operation 46 'load' 'freePortTable_load' <Predicate = (!tmp_i & !tmp_i_287)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %freePortTable_load, void, void %free_port_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:132]   --->   Operation 47 'br' 'br_ln132' <Predicate = (!tmp_i & !tmp_i_287)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.21ns)   --->   "%freePortTable_load_1 = load i15 %freePortTable_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'load' 'freePortTable_load_1' <Predicate = (!tmp_i & tmp_i_287)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_44_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i16P0A, i16 %portTable2txApp_port_rsp, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 49 'nbwritereq' 'tmp_44_i' <Predicate = (!tmp_i & !tmp_i_287 & !freePortTable_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %tmp_44_i, void %free_port_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:132]   --->   Operation 50 'br' 'br_ln132' <Predicate = (!tmp_i & !tmp_i_287 & !freePortTable_load)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 1, i15 %pt_cursor_load"   --->   Operation 51 'bitconcatenate' 'p_Result_s' <Predicate = (!tmp_i & !tmp_i_287 & !freePortTable_load & tmp_44_i)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.21ns)   --->   "%store_ln136 = store i1 1, i15 %freePortTable_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:136]   --->   Operation 52 'store' 'store_ln136' <Predicate = (!tmp_i & !tmp_i_287 & !freePortTable_load & tmp_44_i)> <Delay = 1.21> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 32768> <RAM>
ST_5 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %portTable2txApp_port_rsp, i16 %p_Result_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_287 & !freePortTable_load & tmp_44_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln138 = br void %free_port_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:138]   --->   Operation 54 'br' 'br_ln138' <Predicate = (!tmp_i & !tmp_i_287 & !freePortTable_load & tmp_44_i)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %pt_portCheckUsed_rsp_fifo, i1 %freePortTable_load_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_287)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln129 = br void %free_port_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/port_table/port_table.cpp:129]   --->   Operation 56 'br' 'br_ln129' <Predicate = (!tmp_i & tmp_i_287)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sLookup2portTable_releasePort]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pt_cursor]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ freePortTable]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ pt_portCheckUsed_req_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pt_portCheckUsed_rsp_fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ portTable2txApp_port_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                (nbreadreq     ) [ 011111]
br_ln118             (br            ) [ 000000]
currPort_V           (read          ) [ 000000]
tmp                  (bitselect     ) [ 011100]
br_ln121             (br            ) [ 000000]
trunc_ln708          (trunc         ) [ 011100]
tmp_i_287            (nbreadreq     ) [ 011111]
br_ln126             (br            ) [ 000000]
tmp_V                (read          ) [ 010100]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specpipeline_ln95    (specpipeline  ) [ 000000]
specmemcore_ln104    (specmemcore   ) [ 000000]
pt_cursor_load       (load          ) [ 010011]
zext_ln534_17        (zext          ) [ 000000]
freePortTable_addr_2 (getelementptr ) [ 010011]
zext_ln534           (zext          ) [ 000000]
freePortTable_addr_1 (getelementptr ) [ 010010]
zext_ln708           (zext          ) [ 000000]
freePortTable_addr   (getelementptr ) [ 000000]
store_ln123          (store         ) [ 000000]
br_ln124             (br            ) [ 000000]
add_ln691            (add           ) [ 000000]
store_ln691          (store         ) [ 000000]
freePortTable_load   (load          ) [ 010001]
br_ln132             (br            ) [ 000000]
freePortTable_load_1 (load          ) [ 010001]
tmp_44_i             (nbwritereq    ) [ 010001]
br_ln132             (br            ) [ 000000]
p_Result_s           (bitconcatenate) [ 000000]
store_ln136          (store         ) [ 000000]
write_ln174          (write         ) [ 000000]
br_ln138             (br            ) [ 000000]
write_ln174          (write         ) [ 000000]
br_ln129             (br            ) [ 000000]
ret_ln0              (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sLookup2portTable_releasePort">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2portTable_releasePort"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pt_cursor">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_cursor"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="freePortTable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="freePortTable"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pt_portCheckUsed_req_fifo">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_portCheckUsed_req_fifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pt_portCheckUsed_rsp_fifo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_portCheckUsed_rsp_fifo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="portTable2txApp_port_rsp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="portTable2txApp_port_rsp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i15P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_i_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="currPort_V_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="currPort_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_i_287_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_287/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="15" slack="0"/>
<pin id="85" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_44_i_nbwritereq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_44_i/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln174_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="0" index="2" bw="16" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln174_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="freePortTable_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="15" slack="0"/>
<pin id="114" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freePortTable_addr_2/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="2"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="15" slack="0"/>
<pin id="123" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="125" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="freePortTable_load/3 freePortTable_load_1/3 store_ln123/3 store_ln136/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="freePortTable_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="15" slack="0"/>
<pin id="131" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freePortTable_addr_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="freePortTable_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="15" slack="0"/>
<pin id="139" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="freePortTable_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln708_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="pt_cursor_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="15" slack="0"/>
<pin id="159" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_cursor_load/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln534_17_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="15" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_17/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln534_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln708_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="2"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln708/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln691_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln691_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="15" slack="2"/>
<pin id="190" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="202" class="1005" name="trunc_ln708_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="2"/>
<pin id="204" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_i_287_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_287 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_V_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="15" slack="1"/>
<pin id="213" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="pt_cursor_load_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="2"/>
<pin id="218" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="pt_cursor_load "/>
</bind>
</comp>

<comp id="221" class="1005" name="freePortTable_addr_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="15" slack="1"/>
<pin id="223" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="freePortTable_addr_2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="freePortTable_addr_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="1"/>
<pin id="229" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="freePortTable_addr_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="freePortTable_load_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="freePortTable_load "/>
</bind>
</comp>

<comp id="236" class="1005" name="freePortTable_load_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="freePortTable_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="50" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="110" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="44" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="117" pin=4"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="144"><net_src comp="54" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="68" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="178"><net_src comp="157" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="197"><net_src comp="60" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="145" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="153" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="210"><net_src comp="74" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="82" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="219"><net_src comp="157" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="224"><net_src comp="110" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="230"><net_src comp="127" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="235"><net_src comp="117" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="117" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sLookup2portTable_releasePort | {}
	Port: pt_cursor | {3 }
	Port: freePortTable | {3 5 }
	Port: pt_portCheckUsed_req_fifo | {}
	Port: pt_portCheckUsed_rsp_fifo | {5 }
	Port: portTable2txApp_port_rsp | {5 }
 - Input state : 
	Port: free_port_table : sLookup2portTable_releasePort | {1 }
	Port: free_port_table : pt_cursor | {3 }
	Port: free_port_table : freePortTable | {3 4 }
	Port: free_port_table : pt_portCheckUsed_req_fifo | {2 }
	Port: free_port_table : pt_portCheckUsed_rsp_fifo | {}
	Port: free_port_table : portTable2txApp_port_rsp | {}
  - Chain level:
	State 1
		br_ln121 : 1
	State 2
	State 3
		zext_ln534_17 : 1
		freePortTable_addr_2 : 2
		freePortTable_load : 3
		freePortTable_addr_1 : 1
		freePortTable_load_1 : 2
		freePortTable_addr : 1
		store_ln123 : 2
		add_ln691 : 1
		store_ln691 : 2
	State 4
		br_ln132 : 1
	State 5
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln691_fu_174     |    0    |    22   |
|----------|---------------------------|---------|---------|
| nbreadreq|   tmp_i_nbreadreq_fu_60   |    0    |    0    |
|          | tmp_i_287_nbreadreq_fu_74 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |   currPort_V_read_fu_68   |    0    |    0    |
|          |      tmp_V_read_fu_82     |    0    |    0    |
|----------|---------------------------|---------|---------|
|nbwritereq| tmp_44_i_nbwritereq_fu_88 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln174_write_fu_96  |    0    |    0    |
|          |  write_ln174_write_fu_103 |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_145        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln708_fu_153    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln534_17_fu_161   |    0    |    0    |
|   zext   |     zext_ln534_fu_166     |    0    |    0    |
|          |     zext_ln708_fu_170     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     p_Result_s_fu_186     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    22   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|freePortTable_addr_1_reg_227|   15   |
|freePortTable_addr_2_reg_221|   15   |
|freePortTable_load_1_reg_236|    1   |
| freePortTable_load_reg_232 |    1   |
|   pt_cursor_load_reg_216   |   15   |
|        tmp_V_reg_211       |   15   |
|      tmp_i_287_reg_207     |    1   |
|        tmp_i_reg_194       |    1   |
|         tmp_reg_198        |    1   |
|     trunc_ln708_reg_202    |   15   |
+----------------------------+--------+
|            Total           |   80   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p2  |   5  |   0  |    0   ||    26   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   || 0.485571||    26   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   26   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   80   |   48   |
+-----------+--------+--------+--------+
