Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date             : Mon Mar 30 19:35:02 2015
| Host             : COM1598 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file topv4_power_routed.rpt -pb topv4_power_summary_routed.pb
| Design           : topv4
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.159 |
| Dynamic (W)              | 0.061 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.3  |
| Junction Temperature (C) | 25.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        3 |       --- |             --- |
| Slice Logic              |     0.009 |     7291 |       --- |             --- |
|   LUT as Logic           |     0.007 |     2399 |     63400 |            3.78 |
|   CARRY4                 |     0.002 |      264 |     15850 |            1.66 |
|   Register               |    <0.001 |     3232 |    126800 |            2.54 |
|   LUT as Shift Register  |    <0.001 |      205 |     19000 |            1.07 |
|   F7/F8 Muxes            |    <0.001 |      138 |     63400 |            0.21 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.12 |
|   Others                 |     0.000 |      509 |       --- |             --- |
| Signals                  |     0.010 |     5377 |       --- |             --- |
| Block RAM                |     0.024 |       26 |       135 |           19.25 |
| DSPs                     |     0.001 |        3 |       240 |            1.25 |
| I/O                      |     0.003 |       22 |       210 |           10.47 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.159 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.072 |       0.057 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+--------------------------------+-----------------+
| Clock                                                   | Domain                         | Constraint (ns) |
+---------------------------------------------------------+--------------------------------+-----------------+
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE |            60.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK   |            30.0 |
| sys_clk_pin                                             | clk100                         |            10.0 |
+---------------------------------------------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| topv4                                                                                             |     0.061 |
|   command_dec                                                                                     |    <0.001 |
|   dbg_hub                                                                                         |     0.004 |
|     inst                                                                                          |     0.004 |
|       UUT_MASTER                                                                                  |     0.004 |
|         U_ICON_INTERFACE                                                                          |     0.003 |
|           U_CMD1                                                                                  |    <0.001 |
|           U_CMD2                                                                                  |    <0.001 |
|           U_CMD3                                                                                  |    <0.001 |
|           U_CMD4                                                                                  |    <0.001 |
|           U_CMD5                                                                                  |    <0.001 |
|           U_CMD6_RD                                                                               |    <0.001 |
|             U_RD_FIFO                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                                                       |    <0.001 |
|                 inst_fifo_gen                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                    |    <0.001 |
|                     grf.rf                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gr1.rfwft                                                                 |    <0.001 |
|                         gras.rsts                                                                 |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwas.wsts                                                                 |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                         gdm.dm                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                       |    <0.001 |
|                       rstblk                                                                      |    <0.001 |
|           U_CMD6_WR                                                                               |    <0.001 |
|             U_WR_FIFO                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                                                       |    <0.001 |
|                 inst_fifo_gen                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                    |    <0.001 |
|                     grf.rf                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gras.rsts                                                                 |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwas.wsts                                                                 |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                         gdm.dm                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                       |    <0.001 |
|                       rstblk                                                                      |    <0.001 |
|           U_CMD7_CTL                                                                              |    <0.001 |
|           U_CMD7_STAT                                                                             |    <0.001 |
|           U_STATIC_STATUS                                                                         |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                 |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                            |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                     |     0.001 |
|           U_CLR_ERROR_FLAG                                                                        |    <0.001 |
|           U_RD_ABORT_FLAG                                                                         |    <0.001 |
|           U_RD_REQ_FLAG                                                                           |    <0.001 |
|           U_TIMER                                                                                 |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                             |    <0.001 |
|       U_ICON                                                                                      |    <0.001 |
|         U_CMD                                                                                     |    <0.001 |
|         U_STAT                                                                                    |    <0.001 |
|         U_SYNC                                                                                    |    <0.001 |
|       bscan_inst                                                                                  |    <0.001 |
|   fft                                                                                             |     0.019 |
|     U0                                                                                            |     0.019 |
|       i_synth                                                                                     |     0.019 |
|         axi_wrapper                                                                               |     0.003 |
|           config_channel_fifo                                                                     |    <0.001 |
|             gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|               fifo0                                                                               |    <0.001 |
|           data_in_channel_fifo                                                                    |     0.001 |
|             gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|               fifo0                                                                               |    <0.001 |
|           data_out_channel                                                                        |    <0.001 |
|             gen_non_real_time.fifo                                                                |    <0.001 |
|               fifo0                                                                               |    <0.001 |
|           gen_status_channel.status_fifo                                                          |    <0.001 |
|             gen_non_real_time.fifo                                                                |    <0.001 |
|               fifo0                                                                               |    <0.001 |
|         xfft_inst                                                                                 |     0.016 |
|           non_floating_point.arch_e.xfft_inst                                                     |     0.016 |
|             control                                                                               |     0.004 |
|               addr_gen                                                                            |     0.003 |
|                 io_addr_gen                                                                       |    <0.001 |
|                   dv_delay                                                                        |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|                   load_addr_valid_delay                                                           |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|                   load_finish_delay                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|                   need_accum_increment.load_addr_accum_addsub                                     |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                       no_pipelining.the_addsub                                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                           i_q.i_simple.qreg                                                       |    <0.001 |
|                   same_input_output_order.xk_index_max_delay                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|                   xn_index_counter_addsub                                                         |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                       no_pipelining.the_addsub                                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                           i_q.i_simple.qreg                                                       |    <0.001 |
|                 no_cyclic_prefix.n_counter                                                        |    <0.001 |
|                   n_counter_addsub                                                                |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                       no_pipelining.the_addsub                                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   need_rank_end_wait.fixed_wait_shift_ram                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|                         gen_output_regs.output_regs                                               |    <0.001 |
|                 run_addr_gen                                                                      |     0.002 |
|                   left_shift_theta_vector.left_shifter                                            |    <0.001 |
|                     r12.shifter                                                                   |    <0.001 |
|                   rank_counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                       no_pipelining.the_addsub                                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                   rotate_part.rotator                                                             |    <0.001 |
|                     variable_pt_size.r12.rotator                                                  |    <0.001 |
|                   run_addr_delay                                                                  |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|                   run_addr_valid_delay                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|                   run_addr_valid_delay_reset                                                      |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram      |    <0.001 |
|                       i_bb_inst                                                                   |    <0.001 |
|               block_ram_twiddle_gen.bram_twiddle_gen                                              |    <0.001 |
|                 tw1.twgen1                                                                        |    <0.001 |
|                   cos_addr_2s_comp                                                                |    <0.001 |
|                   rom_addr_zero_compare                                                           |    <0.001 |
|                   sin_addr_2s_comp                                                                |    <0.001 |
|               load_begin_delay                                                                    |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                       |    <0.001 |
|               state_machine                                                                       |    <0.001 |
|               twiddle_im_delay                                                                    |    <0.001 |
|               twiddle_re_delay                                                                    |    <0.001 |
|             single_channel.datapath                                                               |     0.012 |
|               bfly_bottom_delay                                                                   |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                       |    <0.001 |
|               butterfly_inst                                                                      |    <0.001 |
|                 dsp_butterfly.btrfly                                                              |    <0.001 |
|                   dsp48e_simd.bf_dsp48e_simd                                                      |    <0.001 |
|               complex_multiplier                                                                  |     0.002 |
|                 i_cmpy                                                                            |     0.002 |
|                   four_mult_structure.use_dsp.i_dsp                                               |     0.002 |
|                     drive_single_outputs.resync_logic                                             |    <0.001 |
|                       so_start_delay                                                              |    <0.001 |
|                     re_im                                                                         |     0.001 |
|                       use_DSP48.iAdelx[0].iAdely[0].u_l[0].need_dsp_delay.Aidelay0                |     0.000 |
|                       use_DSP48.iAdelx[0].iAdely[0].u_l[0].need_dsp_delay.Ardelay0                |     0.000 |
|                       use_DSP48.iAdelx[0].iAdely[0].u_l[1].need_dsp_delay.Aidelay0                |     0.000 |
|                       use_DSP48.iAdelx[0].iAdely[0].u_l[1].need_dsp_delay.Ardelay0                |     0.000 |
|                       use_DSP48.iBdelx[0].iBdely[0].u_l[0].need_dsp_delay.Bidelay0                |     0.000 |
|                       use_DSP48.iBdelx[0].iBdely[0].u_l[0].need_dsp_delay.Brdelay0                |     0.000 |
|                       use_DSP48.iBdelx[0].iBdely[0].u_l[1].need_dsp_delay.Bidelay0                |     0.000 |
|                       use_DSP48.iBdelx[0].iBdely[0].u_l[1].need_dsp_delay.Brdelay0                |     0.000 |
|                       use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0 |    <0.001 |
|                       use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0 |    <0.001 |
|                       use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1 |    <0.001 |
|                       use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].need_output_delay.output_delay |     0.000 |
|                     so_inputs.i_mux                                                               |    <0.001 |
|                     so_inputs.r_mux                                                               |    <0.001 |
|               has_bfp.datapath_ranger                                                             |    <0.001 |
|               has_bfp.max_and_hold_scale                                                          |    <0.001 |
|               has_rounding.rounder_imag                                                           |    <0.001 |
|                 gated_incrementer                                                                 |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                     no_pipelining.the_addsub                                                      |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 pos_fullscale_detect                                                              |    <0.001 |
|                 reg_gate.delay_d_2                                                                |    <0.001 |
|               has_rounding.rounder_real                                                           |    <0.001 |
|                 gated_incrementer                                                                 |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                     no_pipelining.the_addsub                                                      |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 pos_fullscale_detect                                                              |    <0.001 |
|                 reg_gate.delay_d_2                                                                |    <0.001 |
|               has_scaling.scaler_imag                                                             |    <0.001 |
|                 scale_mux                                                                         |    <0.001 |
|               has_scaling.scaler_real                                                             |    <0.001 |
|                 scale_mux                                                                         |    <0.001 |
|               input_delay_im                                                                      |    <0.001 |
|               input_delay_re                                                                      |    <0.001 |
|               memory                                                                              |     0.007 |
|                 blk_ram.dpm_split.two_dpm.use_bram_only.memory_im                                 |     0.004 |
|                   depth_12_s6_depth_11.main_ram_loop[0].use_muxes.data_mux_has_dual_ff.data_mux   |    <0.001 |
|                 blk_ram.dpm_split.two_dpm.use_bram_only.memory_re                                 |     0.004 |
|                   depth_12_s6_depth_11.main_ram_loop[0].use_muxes.data_mux_has_dual_ff.data_mux   |    <0.001 |
|               read_bottom_delay                                                                   |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                       |    <0.001 |
|               top_data_im_delay                                                                   |    <0.001 |
|               top_data_re_delay                                                                   |    <0.001 |
|               write_data_im_mux                                                                   |    <0.001 |
|               write_data_re_mux                                                                   |    <0.001 |
|               xk_im_mux                                                                           |    <0.001 |
|               xk_re_mux                                                                           |    <0.001 |
|   fsm                                                                                             |     0.001 |
|   mem0                                                                                            |     0.005 |
|     U0                                                                                            |     0.005 |
|       inst_blk_mem_gen                                                                            |     0.005 |
|         gnativebmg.native_blk_mem_gen                                                             |     0.005 |
|           valid.cstr                                                                              |     0.005 |
|             ramloop[0].ram.r                                                                      |     0.003 |
|               prim_init.ram                                                                       |     0.003 |
|             ramloop[1].ram.r                                                                      |     0.003 |
|               prim_init.ram                                                                       |     0.003 |
|   mem1                                                                                            |     0.010 |
|     U0                                                                                            |     0.010 |
|       inst_blk_mem_gen                                                                            |     0.010 |
|         gnativebmg.native_blk_mem_gen                                                             |     0.010 |
|           valid.cstr                                                                              |     0.010 |
|             ramloop[0].ram.r                                                                      |     0.002 |
|               prim_noinit.ram                                                                     |     0.002 |
|             ramloop[1].ram.r                                                                      |     0.002 |
|               prim_noinit.ram                                                                     |     0.002 |
|             ramloop[2].ram.r                                                                      |     0.002 |
|               prim_noinit.ram                                                                     |     0.002 |
|             ramloop[3].ram.r                                                                      |     0.002 |
|               prim_noinit.ram                                                                     |     0.002 |
|   u_ila_0                                                                                         |     0.008 |
|     inst                                                                                          |     0.008 |
|       ila_core_inst                                                                               |     0.008 |
|         ila_trace_memory_inst                                                                     |     0.002 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                |     0.002 |
|             inst_blk_mem_gen                                                                      |     0.002 |
|               gnativebmg.native_blk_mem_gen                                                       |     0.002 |
|                 valid.cstr                                                                        |     0.002 |
|                   has_mux_b.B                                                                     |    <0.001 |
|                   ramloop[0].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[10].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[11].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[12].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[13].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[14].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[15].ram.r                                                               |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[1].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[2].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[3].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[4].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[5].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[6].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[7].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[8].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|                   ramloop[9].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|         u_ila_cap_ctrl                                                                            |    <0.001 |
|           U_CDONE                                                                                 |    <0.001 |
|           U_NS0                                                                                   |    <0.001 |
|           U_NS1                                                                                   |    <0.001 |
|           u_cap_addrgen                                                                           |    <0.001 |
|             U_CMPRESET                                                                            |    <0.001 |
|             u_cap_sample_counter                                                                  |    <0.001 |
|               U_SCE                                                                               |    <0.001 |
|               U_SCMPCE                                                                            |    <0.001 |
|               U_SCRST                                                                             |    <0.001 |
|               u_scnt_cmp                                                                          |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                     |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|             u_cap_window_counter                                                                  |    <0.001 |
|               U_WCE                                                                               |    <0.001 |
|               U_WHCMPCE                                                                           |    <0.001 |
|               U_WLCMPCE                                                                           |    <0.001 |
|               u_wcnt_hcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                     |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               u_wcnt_lcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                     |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|         u_ila_regs                                                                                |     0.003 |
|           MU_SRL[0].mu_srl_reg                                                                    |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                    |    <0.001 |
|           MU_STATUS[0].mu_width_reg                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                    |    <0.001 |
|           U_XSDB_SLAVE                                                                            |    <0.001 |
|           reg_0                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_1                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_13                                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_14                                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_15                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_16                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_17                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_18                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_19                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_1a                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_3                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_4                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_6                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_7                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_8                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_80                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_81                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_82                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_83                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_84                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_85                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_88d                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_88f                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_9                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_a                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_b                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_c                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_d                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_e                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_f                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_srl_fff                                                                             |    <0.001 |
|           reg_stream_ffd                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_stream_ffe                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|         u_ila_reset_ctrl                                                                          |    <0.001 |
|           arm_detection_inst                                                                      |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                            |    <0.001 |
|           halt_detection_inst                                                                     |    <0.001 |
|         u_trig                                                                                    |    <0.001 |
|           U_TM                                                                                    |    <0.001 |
|             G_NMU[0].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                       |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             G_NMU[1].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                       |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|           genblk1[0].U_TC                                                                         |    <0.001 |
|             allx_typeA_match_detection.cs_allx_typeA_inst                                         |    <0.001 |
|               DUT                                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|         xsdb_memory_read_inst                                                                     |    <0.001 |
|   uart_receive                                                                                    |    <0.001 |
|   uart_transmit                                                                                   |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


