#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec 17 10:55:05 2024
# Process ID: 11200
# Current directory: F:/01_SoC/TermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21952 F:\01_SoC\TermProject\TermProject.xpr
# Log file: F:/01_SoC/TermProject/vivado.log
# Journal file: F:/01_SoC/TermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/01_SoC/TermProject/TermProject.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 953.996 ; gain = 67.930
update_compile_order -fileset sources_1
open_bd_design {F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:myMAXSONAR:1.0 - myMAXSONAR_0
Adding component instance block -- xilinx.com:user:mySwitch:1.0 - mySwitch_0
Adding component instance block -- xilinx.com:user:myDCMotor:1.0 - myDCMotor_0
Adding component instance block -- xilinx.com:user:myOLEDrgb:1.0 - myOLEDrgb_0
Adding component instance block -- xilinx.com:user:myBuzzer:1.0 - myBuzzer_0
Successfully read diagram <design_1> from BD file <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.738 ; gain = 80.660
ipx::edit_ip_in_project -upgrade true -name myMAXSONAR_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myMAXSONAR_v1_0_project f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myMAXSONAR:1.0 [get_ips  design_1_myMAXSONAR_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myMAXSONAR_0_0 (myMAXSONAR_v1.0 1.0) from revision 14 to revision 15
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myMAXSONAR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myMAXSONAR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 21.689 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myMAXSONAR_0_0_synth_1
[Tue Dec 17 12:14:55 2024] Launched design_1_myMAXSONAR_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myMAXSONAR_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 21 to revision 22
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 22.887 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Tue Dec 17 23:36:20 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myBuzzer_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myBuzzer_v1_0_project f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/BeepMaker.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myBuzzer:1.0 [get_ips  design_1_myBuzzer_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myBuzzer_0_0 (myBuzzer_v1.0 1.0) from revision 12 to revision 13
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myBuzzer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 23.269 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myBuzzer_0_0_synth_1
[Wed Dec 18 14:43:35 2024] Launched design_1_myBuzzer_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 23 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 22 to revision 23
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 23.269 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myBuzzer_0_0_synth_1 design_1_myDCMotor_0_3_synth_1}
[Wed Dec 18 14:50:13 2024] Launched design_1_myBuzzer_0_0_synth_1, design_1_myDCMotor_0_3_synth_1...
Run output will be captured here:
design_1_myBuzzer_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
design_1_myDCMotor_0_3_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets myMAXSONAR_0_distance]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/myOLEDrgb_0/distance
/myBuzzer_0/distance
/myDCMotor_0/distance

Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 23.269 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myBuzzer_0_0_synth_1 design_1_myDCMotor_0_3_synth_1}
[Wed Dec 18 14:50:34 2024] Launched design_1_myBuzzer_0_0_synth_1, design_1_myDCMotor_0_3_synth_1...
Run output will be captured here:
design_1_myBuzzer_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
design_1_myDCMotor_0_3_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 24 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 23 to revision 24
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'distance'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myDCMotor_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myDCMotor_0_3' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/TermProject/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/myOLEDrgb_0/distance
/myBuzzer_0/distance

Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 23.698 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myBuzzer_0_0_synth_1 design_1_myDCMotor_0_3_synth_1}
[Wed Dec 18 14:51:26 2024] Launched design_1_myBuzzer_0_0_synth_1, design_1_myDCMotor_0_3_synth_1...
Run output will be captured here:
design_1_myBuzzer_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
design_1_myDCMotor_0_3_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/myOLEDrgb_0/distance
/myBuzzer_0/distance

Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 23.698 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myBuzzer_0_0_synth_1 design_1_myDCMotor_0_3_synth_1}
[Wed Dec 18 14:51:53 2024] Launched design_1_myBuzzer_0_0_synth_1, design_1_myDCMotor_0_3_synth_1...
Run output will be captured here:
design_1_myBuzzer_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
design_1_myDCMotor_0_3_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name myBuzzer_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myBuzzer_v1_0_project f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/BeepMaker.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myBuzzer:1.0 [get_ips  design_1_myBuzzer_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myBuzzer_0_0 (myBuzzer_v1.0 1.0) from revision 13 to revision 14
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'distance'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myBuzzer_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myBuzzer_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/TermProject/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myBuzzer_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/myOLEDrgb_0/distance

Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 24.099 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myBuzzer_0_0_synth_1
[Wed Dec 18 14:52:40 2024] Launched design_1_myBuzzer_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/init_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/init_controller.v] -no_script -reset -force -quiet
remove_files  f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/init_controller.v
close [ open F:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v w ]
add_files F:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/init_controller.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/init_controller.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 76 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_myOLEDrgb_0_0 design_1_myBuzzer_0_0}] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myBuzzer_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 75 to revision 76
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'distance'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myOLEDrgb_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myOLEDrgb_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/TermProject/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_myOLEDrgb_0_0 design_1_myBuzzer_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myBuzzer_0_0, cache-ID = ccd2a0518195e28a; cache size = 24.326 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 24.326 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 15:15:13 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 25.058 MB.
[Wed Dec 18 15:16:00 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 15:16:00 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2165.738 ; gain = 0.000
launch_sdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/01_SoC/TermProject/TermProject.sdk -hwspec F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 77 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 76 to revision 77
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2297.332 ; gain = 67.016
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 25.058 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_processing_system7_0_0_synth_1 design_1_myOLEDrgb_0_0_synth_1}
[Wed Dec 18 16:24:20 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_myOLEDrgb_0_0 design_1_myMAXSONAR_0_0}] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/01_SoC/TermProject/TermProject.runs/design_1_myMAXSONAR_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated design_1_myMAXSONAR_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_myOLEDrgb_0_0 design_1_myMAXSONAR_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myMAXSONAR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 23.860 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_processing_system7_0_0_synth_1 design_1_myMAXSONAR_0_0_synth_1 design_1_myOLEDrgb_0_0_synth_1}
[Wed Dec 18 16:24:42 2024] Launched design_1_processing_system7_0_0_synth_1, design_1_myMAXSONAR_0_0_synth_1, design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_myMAXSONAR_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myMAXSONAR_0_0_synth_1/runme.log
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 26.506 MB.
[Wed Dec 18 16:25:22 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 16:25:22 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2562.699 ; gain = 37.324
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 78 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 77 to revision 78
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 26.506 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 16:35:26 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 26.506 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 16:35:49 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 16:37:11 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 16:37:11 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 79 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 78 to revision 79
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 27.251 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 17:12:51 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 27.251 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 17:13:11 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 17:13:57 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 17:13:57 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 80 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 79 to revision 80
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 27.999 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 17:20:35 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 27.999 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 17:20:57 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 17:21:50 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 17:21:50 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 81 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 80 to revision 81
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 28.746 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 17:36:12 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 28.746 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 17:36:42 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 17:37:22 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 17:37:22 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 82 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 81 to revision 82
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 29.494 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myOLEDrgb_0_0_synth_1
[Wed Dec 18 18:04:45 2024] Launched design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myOLEDrgb:1.0 [get_ips  design_1_myOLEDrgb_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myOLEDrgb_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myOLEDrgb_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myOLEDrgb_0_0, cache-ID = 189ed5695267313f; cache size = 30.250 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 30.250 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 18:05:31 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 18:05:31 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name mySwitch_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/mySwitch_v1_0_project f:/01_SoC/ip_repo/mySwitch_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/mySwitch_1.0/hdl/mySwitch_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/mySwitch_1.0/hdl/mySwitch_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/mySwitch_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:mySwitch:1.0 [get_ips  design_1_mySwitch_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_mySwitch_0_0 (mySwitch_v1.0 1.0) from revision 4 to revision 5
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_mySwitch_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_mySwitch_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 30.250 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_mySwitch_0_0_synth_1
[Wed Dec 18 18:26:09 2024] Launched design_1_mySwitch_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_mySwitch_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:mySwitch:1.0 [get_ips  design_1_mySwitch_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_mySwitch_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_mySwitch_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_mySwitch_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 30.250 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_mySwitch_0_0_synth_1
[Wed Dec 18 18:26:29 2024] Launched design_1_mySwitch_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_mySwitch_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name myOLEDrgb_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myOLEDrgb_v1_0_project f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/OLEDrgb_1.0/hdl/spi_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/spi_master.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/myOLEDrgb_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myOLEDrgb_1.0/hdl/tb_oled_spi.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myOLEDrgb_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 83 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
ipx::edit_ip_in_project -upgrade true -name myMAXSONAR_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myMAXSONAR_v1_0_project f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_myOLEDrgb_0_0 design_1_myMAXSONAR_0_0}] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myMAXSONAR_0_0 (myMAXSONAR_v1.0 1.0) from revision 15 to revision 17
INFO: [IP_Flow 19-3422] Upgraded design_1_myOLEDrgb_0_0 (myOLEDrgb_v1.0 1.0) from revision 82 to revision 83
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_myOLEDrgb_0_0 design_1_myMAXSONAR_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myMAXSONAR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myOLEDrgb_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 30.403 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myMAXSONAR_0_0_synth_1 design_1_myOLEDrgb_0_0_synth_1}
[Wed Dec 18 18:28:55 2024] Launched design_1_myMAXSONAR_0_0_synth_1, design_1_myOLEDrgb_0_0_synth_1...
Run output will be captured here:
design_1_myMAXSONAR_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myMAXSONAR_0_0_synth_1/runme.log
design_1_myOLEDrgb_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myOLEDrgb_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myMAXSONAR:1.0 [get_ips  design_1_myMAXSONAR_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myMAXSONAR_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myMAXSONAR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myMAXSONAR_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myMAXSONAR_0_0, cache-ID = 8c36e1d0a1dedcd6; cache size = 32.355 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 32.355 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 18:30:35 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 18:30:35 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 25 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 24 to revision 25
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 32.355 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:01:29 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myDCMotor_0_3, cache-ID = 5fcf9a108d4a1bc2; cache size = 32.788 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 32.788 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 19:02:16 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 19:02:16 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 26 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 25 to revision 26
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 32.788 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:09:47 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 32.788 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:10:14 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 33.221 MB.
[Wed Dec 18 19:11:02 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 19:11:02 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3674.766 ; gain = 39.180
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 27 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 26 to revision 27
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 33.221 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:20:33 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 33.221 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:20:55 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 28 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 27 to revision 28
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 33.653 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:24:26 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 33.653 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:24:48 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 19:25:24 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 19:25:24 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 29 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 28 to revision 29
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 34.068 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:35:22 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 30 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 29 to revision 30
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 34.481 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:36:40 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myDCMotor:1.0 [get_ips  design_1_myDCMotor_0_3] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myDCMotor_0_3] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 34.481 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myDCMotor_0_3_synth_1
[Wed Dec 18 19:37:05 2024] Launched design_1_myDCMotor_0_3_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Dec 18 19:37:36 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 19:37:36 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myBuzzer_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myBuzzer_v1_0_project f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/BeepMaker.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myBuzzer_1.0/hdl/myBuzzer_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myBuzzer_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
ipx::edit_ip_in_project -upgrade true -name myDCMotor_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myDCMotor_v1_0_project f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/PWM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/clock_divider.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/pwm_controller.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/myDCMotor_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myDCMotor_1.0/hdl/tb_pwm_controller.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myDCMotor_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 31 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_myBuzzer_0_0 design_1_myDCMotor_0_3}] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myBuzzer_0_0 (myBuzzer_v1.0 1.0) from revision 14 to revision 15
INFO: [IP_Flow 19-3422] Upgraded design_1_myDCMotor_0_3 (myDCMotor_v1.0 1.0) from revision 30 to revision 31
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_myBuzzer_0_0 design_1_myDCMotor_0_3}] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myBuzzer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 34.866 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myBuzzer_0_0_synth_1 design_1_myDCMotor_0_3_synth_1}
[Wed Dec 18 20:11:08 2024] Launched design_1_myBuzzer_0_0_synth_1, design_1_myDCMotor_0_3_synth_1...
Run output will be captured here:
design_1_myBuzzer_0_0_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myBuzzer_0_0_synth_1/runme.log
design_1_myDCMotor_0_3_synth_1: F:/01_SoC/TermProject/TermProject.runs/design_1_myDCMotor_0_3_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name myMAXSONAR_v1_0_project -directory F:/01_SoC/TermProject/TermProject.tmp/myMAXSONAR_v1_0_project f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/01_SoC/ip_repo/myMAXSONAR_1.0/hdl/myMAXSONAR_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/01_SoC/ip_repo/myMAXSONAR_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/01_SoC/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/01_SoC/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_myMAXSONAR_0_0 design_1_myDCMotor_0_3}] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myDCMotor_0_3 to use current project options
INFO: [IP_Flow 19-3422] Upgraded design_1_myMAXSONAR_0_0 (myMAXSONAR_v1.0 1.0) from revision 17 to revision 18
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'distance'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myMAXSONAR_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myMAXSONAR_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/01_SoC/TermProject/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_myMAXSONAR_0_0 design_1_myDCMotor_0_3}] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myMAXSONAR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_myDCMotor_0_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myDCMotor_0_3, cache-ID = aae4bac6ec1be207; cache size = 35.515 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 35.515 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myMAXSONAR_0_0_synth_1
[Wed Dec 18 20:12:39 2024] Launched design_1_myMAXSONAR_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myMAXSONAR_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myMAXSONAR:1.0 [get_ips  design_1_myMAXSONAR_0_0] -log ip_upgrade.log
Upgrading 'F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myMAXSONAR_0_0 to use current project options
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/01_SoC/TermProject/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myMAXSONAR_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_myMAXSONAR_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 35.515 MB.
export_ip_user_files -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myMAXSONAR_0_0_synth_1
[Wed Dec 18 20:12:59 2024] Launched design_1_myMAXSONAR_0_0_synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/design_1_myMAXSONAR_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/01_SoC/TermProject/TermProject.ip_user_files/sim_scripts -ip_user_files_dir F:/01_SoC/TermProject/TermProject.ip_user_files -ipstatic_source_dir F:/01_SoC/TermProject/TermProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/modelsim} {questa=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/questa} {riviera=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/riviera} {activehdl=F:/01_SoC/TermProject/TermProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\01_SoC\TermProject\TermProject.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMAXSONAR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myOLEDrgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myBuzzer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myDCMotor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mySwitch_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/01_SoC/TermProject/TermProject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = a63199ff8af91886; cache size = 36.713 MB.
[Wed Dec 18 20:13:54 2024] Launched synth_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/synth_1/runme.log
[Wed Dec 18 20:13:54 2024] Launched impl_1...
Run output will be captured here: F:/01_SoC/TermProject/TermProject.runs/impl_1/runme.log
file copy -force F:/01_SoC/TermProject/TermProject.runs/impl_1/design_1_wrapper.sysdef F:/01_SoC/TermProject/TermProject.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 20:19:52 2024...
