// Seed: 3873929348
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input wor  id_2
);
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    output tri id_3,
    input tri id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7
    , id_17,
    output supply1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    inout supply1 id_14,
    input wor id_15
);
  assign id_14 = 1;
  assign id_17 = id_15;
  wire id_18, id_19;
  wire id_20;
  module_0(
      id_15, id_1, id_15
  );
endmodule
