# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mcu_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design {C:/Users/user/Downloads/Verilog-Homework/design/birthdate.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module birthdate
# 
# Top level modules:
# 	birthdate
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design {C:/Users/user/Downloads/Verilog-Homework/design/student_id.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module student_id
# 
# Top level modules:
# 	student_id
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design/components {C:/Users/user/Downloads/Verilog-Homework/design/components/freg_div_23.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module freg_div_23
# 
# Top level modules:
# 	freg_div_23
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design/components {C:/Users/user/Downloads/Verilog-Homework/design/components/dff_pos.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module dff_pos
# 
# Top level modules:
# 	dff_pos
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design/components {C:/Users/user/Downloads/Verilog-Homework/design/components/seven_segment.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module seven_segment
# 
# Top level modules:
# 	seven_segment
# vlog -sv -work work +incdir+C:/Users/user/Downloads/Verilog-Homework/design {C:/Users/user/Downloads/Verilog-Homework/design/mcu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mcu
# 
# Top level modules:
# 	mcu
# 
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test_id
# 
# Top level modules:
# 	test_id
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGY_combination
# -- Compiling module add_sub_4bits
# -- Compiling module counter_2bits
# -- Compiling module counter_3bits
# -- Compiling module counter_4bits
# -- Compiling module decoder_3to8
# -- Compiling module dff_pos
# -- Compiling module freg_div_23
# -- Compiling module full_adder
# -- Compiling module multiplexer_4to1
# -- Compiling module seven_segment
# -- Compiling module ten_digit
# -- Compiling module timer
# -- Compiling module timer_h
# -- Compiling module unit_digit
# -- Compiling module up_down_counter_4bits
# 
# Top level modules:
# 	RGY_combination
# 	add_sub_4bits
# 	counter_2bits
# 	counter_3bits
# 	counter_4bits
# 	decoder_3to8
# 	freg_div_23
# 	multiplexer_4to1
# 	seven_segment
# 	timer
# 	timer_h
# 	up_down_counter_4bits
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGY_top
# -- Compiling module birthdate
# -- Compiling module mcu
# -- Compiling module student_id
# 
# Top level modules:
# 	RGY_top
# 	mcu
do sim.do
# vsim -voptargs=+acc work.test_id 
# Loading sv_std.std
# Loading work.test_id
# Loading work.birthdate
# Loading work.dff_pos
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module test_id at ../tb/test_id.sv line 13
# Simulation Breakpoint: Break in Module test_id at ../tb/test_id.sv line 13
# MACRO ./sim.do PAUSED at line 7
add wave -position end  sim:/test_id/clk
add wave -position end  sim:/test_id/reset
add wave -position end  sim:/test_id/date
do compile.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test_id
# 
# Top level modules:
# 	test_id
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGY_combination
# -- Compiling module add_sub_4bits
# -- Compiling module counter_2bits
# -- Compiling module counter_3bits
# -- Compiling module counter_4bits
# -- Compiling module decoder_3to8
# -- Compiling module dff_pos
# -- Compiling module freg_div_23
# -- Compiling module full_adder
# -- Compiling module multiplexer_4to1
# -- Compiling module seven_segment
# -- Compiling module ten_digit
# -- Compiling module timer
# -- Compiling module timer_h
# -- Compiling module unit_digit
# -- Compiling module up_down_counter_4bits
# 
# Top level modules:
# 	RGY_combination
# 	add_sub_4bits
# 	counter_2bits
# 	counter_3bits
# 	counter_4bits
# 	decoder_3to8
# 	freg_div_23
# 	multiplexer_4to1
# 	seven_segment
# 	timer
# 	timer_h
# 	up_down_counter_4bits
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RGY_top
# -- Compiling module birthdate
# -- Compiling module mcu
# -- Compiling module student_id
# 
# Top level modules:
# 	RGY_top
# 	mcu
do sim.do
# vsim -voptargs=+acc work.test_id 
# Loading sv_std.std
# Loading work.test_id
# Loading work.birthdate
# Loading work.dff_pos
add wave -position end  sim:/test_id/clk
add wave -position end  sim:/test_id/reset
add wave -position end  sim:/test_id/date
# .main_pane.structure.interior.cs.body.struct .main_pane.wave.interior.cs.body.pw.wf .main_pane.objects.interior.cs.body.tree
# Break in Module test_id at ../tb/test_id.sv line 13
# Simulation Breakpoint: Break in Module test_id at ../tb/test_id.sv line 13
# MACRO ./sim.do PAUSED at line 7
