{
  "Top": "RBM",
  "RtlTop": "RBM",
  "RtlPrefix": "",
  "RtlSubPrefix": "RBM_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "stream_control_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_control_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_sigmoid_switch": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_sigmoid_switch",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vector_in_len": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<ap_uint<12>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "vector_in_len",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "vector_out_len": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<ap_uint<12>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "vector_out_len",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_vector_in": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<stream_data_v_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_vector_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_weight_in": {
      "index": "5",
      "direction": "in",
      "srcType": "stream<ap_fixed<25, 3, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_weight_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_bias_in": {
      "index": "6",
      "direction": "in",
      "srcType": "stream<ap_fixed<48, 22, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_bias_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_vector_out": {
      "index": "7",
      "direction": "out",
      "srcType": "stream<stream_data_h_t, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_vector_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=12.5"
    ],
    "DirectiveTcl": ["set_directive_top RBM -name RBM"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "RBM"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "12.5",
    "Uncertainty": "3.375",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "42"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 12.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "RBM",
    "Version": "1.0",
    "DisplayName": "Rbm",
    "Revision": "2113182418",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_RBM_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/code\/RBM.cpp"],
    "Vhdl": [
      "impl\/vhdl\/RBM_control_split.vhd",
      "impl\/vhdl\/RBM_data_flow_control.vhd",
      "impl\/vhdl\/RBM_double_buffer.vhd",
      "impl\/vhdl\/RBM_fifo_w8_d128_S.vhd",
      "impl\/vhdl\/RBM_fifo_w10_d128_A.vhd",
      "impl\/vhdl\/RBM_fifo_w12_d128_A.vhd",
      "impl\/vhdl\/RBM_fifo_w21_d128_A.vhd",
      "impl\/vhdl\/RBM_fifo_w21_d1024_A.vhd",
      "impl\/vhdl\/RBM_fifo_w21_d1024_A_x.vhd",
      "impl\/vhdl\/RBM_fifo_w48_d128_A.vhd",
      "impl\/vhdl\/RBM_fifo_w49_d128_A.vhd",
      "impl\/vhdl\/RBM_fifo_w64_d128_A.vhd",
      "impl\/vhdl\/RBM_fifo_w640_d128_D.vhd",
      "impl\/vhdl\/RBM_fifo_w1600_d128_D.vhd",
      "impl\/vhdl\/RBM_mul_55s_24ns_79_2_1.vhd",
      "impl\/vhdl\/RBM_mul_mul_25s_16s_41_4_1.vhd",
      "impl\/vhdl\/RBM_mux_646_1_1_1.vhd",
      "impl\/vhdl\/RBM_rbm_size_split.vhd",
      "impl\/vhdl\/RBM_regslice_both.vhd",
      "impl\/vhdl\/RBM_sigmoid.vhd",
      "impl\/vhdl\/RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/RBM_start_for_data_flow_control_U0.vhd",
      "impl\/vhdl\/RBM_start_for_double_buffer_U0.vhd",
      "impl\/vhdl\/RBM_start_for_sigmoid_U0.vhd",
      "impl\/vhdl\/RBM_start_for_systolic_array_U0.vhd",
      "impl\/vhdl\/RBM_start_for_weight_bias_memory_U0.vhd",
      "impl\/vhdl\/RBM_systolic_array.vhd",
      "impl\/vhdl\/RBM_weight_bias_memory.vhd",
      "impl\/vhdl\/RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.vhd",
      "impl\/vhdl\/RBM.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/RBM_control_split.v",
      "impl\/verilog\/RBM_data_flow_control.v",
      "impl\/verilog\/RBM_double_buffer.v",
      "impl\/verilog\/RBM_fifo_w8_d128_S.v",
      "impl\/verilog\/RBM_fifo_w10_d128_A.v",
      "impl\/verilog\/RBM_fifo_w12_d128_A.v",
      "impl\/verilog\/RBM_fifo_w21_d128_A.v",
      "impl\/verilog\/RBM_fifo_w21_d1024_A.v",
      "impl\/verilog\/RBM_fifo_w21_d1024_A_x.v",
      "impl\/verilog\/RBM_fifo_w48_d128_A.v",
      "impl\/verilog\/RBM_fifo_w49_d128_A.v",
      "impl\/verilog\/RBM_fifo_w64_d128_A.v",
      "impl\/verilog\/RBM_fifo_w640_d128_D.v",
      "impl\/verilog\/RBM_fifo_w1600_d128_D.v",
      "impl\/verilog\/RBM_hls_deadlock_detection_unit.v",
      "impl\/verilog\/RBM_hls_deadlock_detector.vh",
      "impl\/verilog\/RBM_hls_deadlock_report_unit.vh",
      "impl\/verilog\/RBM_mul_55s_24ns_79_2_1.v",
      "impl\/verilog\/RBM_mul_mul_25s_16s_41_4_1.v",
      "impl\/verilog\/RBM_mux_646_1_1_1.v",
      "impl\/verilog\/RBM_rbm_size_split.v",
      "impl\/verilog\/RBM_regslice_both.v",
      "impl\/verilog\/RBM_sigmoid.v",
      "impl\/verilog\/RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/RBM_sigmoid_sigmoid_bias_V_ROM_AUTO_1R.v",
      "impl\/verilog\/RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/RBM_sigmoid_sigmoid_slope_V_ROM_AUTO_1R.v",
      "impl\/verilog\/RBM_start_for_data_flow_control_U0.v",
      "impl\/verilog\/RBM_start_for_double_buffer_U0.v",
      "impl\/verilog\/RBM_start_for_sigmoid_U0.v",
      "impl\/verilog\/RBM_start_for_systolic_array_U0.v",
      "impl\/verilog\/RBM_start_for_weight_bias_memory_U0.v",
      "impl\/verilog\/RBM_systolic_array.v",
      "impl\/verilog\/RBM_weight_bias_memory.v",
      "impl\/verilog\/RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/RBM_weight_bias_memory_bias_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.dat",
      "impl\/verilog\/RBM_weight_bias_memory_weight_bias_memory_stream_stream_stream_stream_stream_strebkb.v",
      "impl\/verilog\/RBM.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/RBM.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "stream_control_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "stream_control_in_",
      "ports": [
        "stream_control_in_TDATA",
        "stream_control_in_TREADY",
        "stream_control_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_control_in"
        }]
    },
    "stream_sigmoid_switch": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "stream_sigmoid_switch_",
      "ports": [
        "stream_sigmoid_switch_TDATA",
        "stream_sigmoid_switch_TREADY",
        "stream_sigmoid_switch_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_sigmoid_switch"
        }]
    },
    "vector_in_len": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "vector_in_len_",
      "ports": [
        "vector_in_len_TDATA",
        "vector_in_len_TREADY",
        "vector_in_len_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "vector_in_len"
        }]
    },
    "vector_out_len": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "vector_out_len_",
      "ports": [
        "vector_out_len_TDATA",
        "vector_out_len_TREADY",
        "vector_out_len_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "vector_out_len"
        }]
    },
    "stream_vector_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "stream_vector_in_",
      "ports": [
        "stream_vector_in_TDATA",
        "stream_vector_in_TREADY",
        "stream_vector_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_vector_in"
        }]
    },
    "stream_weight_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "stream_weight_in_",
      "ports": [
        "stream_weight_in_TDATA",
        "stream_weight_in_TREADY",
        "stream_weight_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_weight_in"
        }]
    },
    "stream_bias_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "48",
      "portPrefix": "stream_bias_in_",
      "ports": [
        "stream_bias_in_TDATA",
        "stream_bias_in_TREADY",
        "stream_bias_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_bias_in"
        }]
    },
    "stream_vector_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "128",
      "portPrefix": "stream_vector_out_",
      "ports": [
        "stream_vector_out_TDATA",
        "stream_vector_out_TREADY",
        "stream_vector_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "stream_vector_out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "stream_control_in:stream_sigmoid_switch:vector_in_len:vector_out_len:stream_vector_in:stream_weight_in:stream_bias_in:stream_vector_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    }
  },
  "RtlPorts": {
    "stream_control_in_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "stream_control_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_control_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_sigmoid_switch_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "stream_sigmoid_switch_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_sigmoid_switch_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "vector_in_len_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "vector_in_len_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "vector_in_len_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "vector_out_len_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "vector_out_len_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "vector_out_len_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_vector_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_vector_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_vector_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_weight_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_weight_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_weight_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_bias_in_TDATA": {
      "dir": "in",
      "width": "48"
    },
    "stream_bias_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_bias_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_vector_out_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "stream_vector_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_vector_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "RBM",
      "Instances": [
        {
          "ModuleName": "control_split",
          "InstanceName": "control_split_U0"
        },
        {
          "ModuleName": "rbm_size_split",
          "InstanceName": "rbm_size_split_U0"
        },
        {
          "ModuleName": "double_buffer",
          "InstanceName": "double_buffer_U0"
        },
        {
          "ModuleName": "data_flow_control",
          "InstanceName": "data_flow_control_U0"
        },
        {
          "ModuleName": "weight_bias_memory",
          "InstanceName": "weight_bias_memory_U0"
        },
        {
          "ModuleName": "systolic_array",
          "InstanceName": "systolic_array_U0"
        },
        {
          "ModuleName": "sigmoid",
          "InstanceName": "sigmoid_U0"
        }
      ]
    },
    "Info": {
      "control_split": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rbm_size_split": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "double_buffer": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "data_flow_control": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "weight_bias_memory": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "systolic_array": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RBM": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "control_split": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "3.958"
        },
        "Area": {
          "FF": "13",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "rbm_size_split": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "3.528"
        },
        "Area": {
          "FF": "31",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "112",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "double_buffer": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "6.208"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "472",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "725",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "data_flow_control": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "1",
          "PipelineDepth": "23",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "8.867"
        },
        "Area": {
          "FF": "18760",
          "AVAIL_FF": "106400",
          "UTIL_FF": "17",
          "LUT": "6493",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "weight_bias_memory": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "7.212"
        },
        "Area": {
          "BRAM_18K": "66",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "23",
          "FF": "1253",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "268",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      },
      "systolic_array": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "6.755"
        },
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "29",
          "FF": "11806",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "17894",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "33",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sigmoid": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "9.028"
        },
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "901",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "941",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "RBM": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "12.50",
          "Uncertainty": "3.38",
          "Estimate": "9.028"
        },
        "Area": {
          "BRAM_18K": "103",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "36",
          "DSP": "67",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "35621",
          "AVAIL_FF": "106400",
          "UTIL_FF": "33",
          "LUT": "28320",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "53",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-08-28 05:58:50 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
