0.6
2018.3
Dec  7 2018
00:33:28
D:/verilog2/lab2_2/lab2_2.sim/sim_1/synth/timing/xsim/tb_time_synth.v,1553791742,verilog,,D:/verilog2/lab2_2/lab2_2.srcs/sim_1/new/tb.v,,alu;glbl;lab2_2,,,,,,,,
D:/verilog2/lab2_2/lab2_2.srcs/sim_1/new/tb.v,1553769957,verilog,,,,tb,,,,,,,,
