Analysis & Synthesis report for FIR
Mon Jan 20 01:44:35 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 13. Source assignments for sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 14. Source assignments for sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 15. Source assignments for sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 16. Source assignments for sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 17. Source assignments for sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 18. Source assignments for sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 19. Source assignments for sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 20. Source assignments for sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 21. Source assignments for sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 22. Source assignments for sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 23. Source assignments for sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 24. Source assignments for sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 25. Source assignments for sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 26. Source assignments for sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 27. Source assignments for sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 28. Source assignments for sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 29. Source assignments for sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated
 30. Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1
 31. Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1
 32. Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1
 33. Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1
 34. Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1
 35. Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1
 36. Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1
 37. Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1
 38. Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1
 39. Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1
 40. Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1
 41. Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1
 42. Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1
 43. Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1
 44. Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1
 45. Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1
 46. Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1
 47. Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1
 48. Parameter Settings for User Entity Instance: sharp_control:control
 49. altsyncram Parameter Settings by Entity Instance
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan 20 01:44:35 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; FIR                                            ;
; Top-level Entity Name           ; sharp                                          ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 311                                            ;
; Total pins                      ; 63                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 294,912                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA2F17C6        ;                    ;
; Top-level entity name                                                           ; sharp              ; FIR                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; sharp_control.vhd                ; yes             ; User VHDL File               ; C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_control.vhd      ;         ;
; sharp_slice.vhd                  ; yes             ; User VHDL File               ; C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_slice.vhd        ;         ;
; sharp_linemem.vhd                ; yes             ; User VHDL File               ; C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_linemem.vhd      ;         ;
; sharp_arith.vhd                  ; yes             ; User VHDL File               ; C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_arith.vhd        ;         ;
; sharp.vhd                        ; yes             ; User VHDL File               ; C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                       ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                           ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                         ;         ;
; db/altsyncram_c6q1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/db/altsyncram_c6q1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 387       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 689       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 8         ;
;     -- 4 input functions                    ; 2         ;
;     -- <=3 input functions                  ; 679       ;
;                                             ;           ;
; Dedicated logic registers                   ; 311       ;
;                                             ;           ;
; I/O pins                                    ; 63        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 294912    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 456       ;
; Total fan-out                               ; 6101      ;
; Average fan-out                             ; 4.80      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |sharp                                       ; 689 (1)             ; 311 (55)                  ; 294912            ; 0          ; 63   ; 0            ; |sharp                                                                                                   ; sharp           ; work         ;
;    |sharp_control:control|                   ; 0 (0)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |sharp|sharp_control:control                                                                             ; sharp_control   ; work         ;
;    |sharp_slice:b_slice|                     ; 240 (0)             ; 94 (56)                   ; 98304             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice                                                                               ; sharp_slice     ; work         ;
;       |sharp_arith:hor_filt|                 ; 112 (112)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_arith:hor_filt                                                          ; sharp_arith     ; work         ;
;       |sharp_arith:ver_filt|                 ; 112 (112)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_arith:ver_filt                                                          ; sharp_arith     ; work         ;
;       |sharp_linemem:\g:0:mem|               ; 16 (16)             ; 22 (22)                   ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:0:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:1:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:1:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:2:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:2:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:3:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:3:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:4:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:4:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:5:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:5:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;    |sharp_slice:g_slice|                     ; 224 (0)             ; 72 (56)                   ; 98304             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice                                                                               ; sharp_slice     ; work         ;
;       |sharp_arith:hor_filt|                 ; 112 (112)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_arith:hor_filt                                                          ; sharp_arith     ; work         ;
;       |sharp_arith:ver_filt|                 ; 112 (112)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_arith:ver_filt                                                          ; sharp_arith     ; work         ;
;       |sharp_linemem:\g:0:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:0:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:1:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:1:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:2:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:2:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:3:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:3:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:4:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:4:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:5:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:5:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;    |sharp_slice:r_slice|                     ; 224 (0)             ; 72 (56)                   ; 98304             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice                                                                               ; sharp_slice     ; work         ;
;       |sharp_arith:hor_filt|                 ; 112 (112)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_arith:hor_filt                                                          ; sharp_arith     ; work         ;
;       |sharp_arith:ver_filt|                 ; 112 (112)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_arith:ver_filt                                                          ; sharp_arith     ; work         ;
;       |sharp_linemem:\g:0:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:0:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:1:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:1:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:2:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:2:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:3:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:3:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:4:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:4:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
;       |sharp_linemem:\g:5:mem|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:5:mem                                                        ; sharp_linemem   ; work         ;
;          |altsyncram:ram[0][7]__1|           ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1                                ; altsyncram      ; work         ;
;             |altsyncram_c6q1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sharp|sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ; altsyncram_c6q1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                             ; Reason for Removal                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------------------+
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|wr_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[0]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[0]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[1]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[2]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[2]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[3]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[3]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[4]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[4]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[5]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[5]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[6]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[6]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[7]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[7]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[8]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[8]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[9]  ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[9]  ;
; sharp_slice:b_slice|sharp_linemem:\g:1:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:2:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:3:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:4:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:b_slice|sharp_linemem:\g:5:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:0:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:1:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:2:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:3:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:4:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:g_slice|sharp_linemem:\g:5:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:0:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:1:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:2:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:3:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:4:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; sharp_slice:r_slice|sharp_linemem:\g:5:mem|rd_address[10] ; Merged with sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[10] ;
; Total Number of Removed Registers = 374                   ;                                                                       ;
+-----------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 311   ;
; Number of registers using Synchronous Clear  ; 69    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sharp|sharp_slice:r_slice|sharp_arith:hor_filt|data_out[0]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sharp|sharp_slice:g_slice|sharp_arith:hor_filt|data_out[0]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sharp|sharp_slice:b_slice|sharp_arith:hor_filt|data_out[0]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sharp|sharp_slice:r_slice|sharp_arith:ver_filt|data_out[3]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sharp|sharp_slice:g_slice|sharp_arith:ver_filt|data_out[3]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sharp|sharp_slice:b_slice|sharp_arith:ver_filt|data_out[3]     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:0:mem|wr_address[0] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sharp|sharp_slice:b_slice|sharp_linemem:\g:0:mem|rd_address[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                             ;
; WIDTHAD_A                          ; 11                   ; Untyped                                             ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                             ;
; WIDTHAD_B                          ; 11                   ; Untyped                                             ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_c6q1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sharp_control:control ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; delay          ; 6     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                 ;
; Entity Instance                           ; sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:r_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:r_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:r_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:r_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:r_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:g_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:g_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:g_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:g_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:g_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:g_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:b_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:b_slice|sharp_linemem:\g:1:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:b_slice|sharp_linemem:\g:2:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:b_slice|sharp_linemem:\g:3:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:b_slice|sharp_linemem:\g:4:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; sharp_slice:b_slice|sharp_linemem:\g:5:mem|altsyncram:ram[0][7]__1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
+-------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 311                         ;
;     ENA SCLR          ; 21                          ;
;     SCLR              ; 48                          ;
;     plain             ; 242                         ;
; arriav_lcell_comb     ; 690                         ;
;     arith             ; 335                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 245                         ;
;         2 data inputs ; 84                          ;
;     normal            ; 61                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 8                           ;
;     shared            ; 294                         ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 66                          ;
; boundary_port         ; 63                          ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 9.50                        ;
; Average LUT depth     ; 7.90                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Jan 20 01:44:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FIR -c FIR
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sharp_control.vhd
    Info (12022): Found design unit 1: sharp_control-behave File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_control.vhd Line: 24
    Info (12023): Found entity 1: sharp_control File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_control.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file sharp_slice.vhd
    Info (12022): Found design unit 1: sharp_slice-behave File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_slice.vhd Line: 18
    Info (12023): Found entity 1: sharp_slice File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_slice.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file sharp_linemem.vhd
    Info (12022): Found design unit 1: sharp_linemem-behave File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_linemem.vhd Line: 18
    Info (12023): Found entity 1: sharp_linemem File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_linemem.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file sharp_arith.vhd
    Info (12022): Found design unit 1: sharp_arith-behave File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_arith.vhd Line: 23
    Info (12023): Found entity 1: sharp_arith File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_arith.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file sharp.vhd
    Info (12022): Found design unit 1: sharp-behave File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 35
    Info (12023): Found entity 1: sharp File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 12
Info (12127): Elaborating entity "sharp" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sharp.vhd(39): object "enable" assigned a value but never read File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 39
Info (12128): Elaborating entity "sharp_slice" for hierarchy "sharp_slice:r_slice" File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 65
Info (12128): Elaborating entity "sharp_linemem" for hierarchy "sharp_slice:r_slice|sharp_linemem:\g:0:mem" File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_slice.vhd Line: 30
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12128): Elaborating entity "altsyncram" for hierarchy "sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1"
Info (12130): Elaborated megafunction instantiation "sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1"
Info (12133): Instantiated megafunction "sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6q1.tdf
    Info (12023): Found entity 1: altsyncram_c6q1 File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/db/altsyncram_c6q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c6q1" for hierarchy "sharp_slice:r_slice|sharp_linemem:\g:0:mem|altsyncram:ram[0][7]__1|altsyncram_c6q1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sharp_arith" for hierarchy "sharp_slice:r_slice|sharp_arith:ver_filt" File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp_slice.vhd Line: 39
Info (12128): Elaborating entity "sharp_control" for hierarchy "sharp_control:control" File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 86
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at GND File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 32
    Warning (13410): Pin "led[1]" is stuck at GND File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 32
    Warning (13410): Pin "led[2]" is stuck at GND File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "enable_in[0]" File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 15
    Warning (15610): No output dependent on input pin "enable_in[1]" File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 15
    Warning (15610): No output dependent on input pin "enable_in[2]" File: C:/Users/jonel/OneDrive/Desktop/VHDL Projects/FPGA-FIR-Filter-master/FPGA-FIR-Filter-master/FPGA-Design/sharp.vhd Line: 15
Info (21057): Implemented 1147 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 940 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5177 megabytes
    Info: Processing ended: Mon Jan 20 01:44:35 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


