

================================================================
== Vitis HLS Report for 'add_top'
================================================================
* Date:           Tue Mar 28 11:40:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        add
* Solution:       add_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  33.828 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49  |plus_minus_25_2_8_0_25_2_8_0_s  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     318|   3567|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     147|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     465|   3581|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49  |plus_minus_25_2_8_0_25_2_8_0_s  |        0|   0|  318|  3567|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                     |                                |        0|   0|  318|  3567|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   2|   0|    2|          0|
    |grp_plus_minus_25_2_8_0_25_2_8_0_s_fu_49_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln691_1_reg_77                                   |  72|   0|   72|          0|
    |trunc_ln691_reg_72                                     |  72|   0|   72|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 147|   0|  147|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       add_top|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       add_top|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|       add_top|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|       add_top|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|       add_top|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|       add_top|  return value|
|a           |   in|  128|     ap_none|             a|       pointer|
|b           |   in|  128|     ap_none|             b|       pointer|
|res         |  out|  128|      ap_vld|           res|       pointer|
|res_ap_vld  |  out|    1|      ap_vld|           res|       pointer|
+------------+-----+-----+------------+--------------+--------------+

