###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Sep 21 06:35:24 2023
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  2.013
= Slack Time                    7.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.453 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.141 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.690 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[2]    | RN ^       | SDFFRQX1M | 1.064 | 0.074 |   2.013 |    9.466 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.453 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -7.451 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.275 | 0.002 |   0.002 |   -7.451 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.336
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.466
- Arrival Time                  2.013
= Slack Time                    7.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.453 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.141 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.690 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.392 | 
     | U0_ALU/\ALU_OUT_reg[1]    | RN ^       | SDFFRQX1M | 1.064 | 0.074 |   2.013 |    9.466 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.453 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -7.451 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.275 | 0.002 |   0.002 |   -7.451 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.015
= Slack Time                    7.456
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.456 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.236 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[7]    | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.015 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.456 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.454 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -7.454 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.016
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[10]   | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.016 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.453 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -7.453 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.016
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[11]   | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.016 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.453 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.003 |   -7.453 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.015
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.236 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.395 | 
     | U0_ALU/\ALU_OUT_reg[8]    | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.015 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.454 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -7.454 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  2.016
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.693 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[9]    | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.016 |    9.473 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -7.453 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -7.453 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  2.016
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.694 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[12]   | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.016 |    9.473 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -7.453 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -7.453 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  2.016
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.694 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[13]   | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.016 |    9.473 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -7.453 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -7.453 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  2.016
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.694 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[14]   | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.016 |    9.473 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -7.453 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -7.453 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.015
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.236 |    8.694 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[6]    | RN ^       | SDFFRQX2M | 1.066 | 0.076 |   2.015 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.454 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -7.454 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  2.016
= Slack Time                    7.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.457 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.236 |    8.694 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.396 | 
     | U0_ALU/\ALU_OUT_reg[15]   | RN ^       | SDFFRQX2M | 1.066 | 0.077 |   2.016 |    9.473 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.457 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -7.453 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.275 | 0.004 |   0.004 |   -7.453 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.014
= Slack Time                    7.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.459 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.146 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[5]    | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   2.014 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.459 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.455 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -7.455 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.014
= Slack Time                    7.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.459 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.146 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[3]    | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   2.014 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.459 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.456 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -7.456 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.331
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  2.014
= Slack Time                    7.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |    7.459 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    8.146 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |    8.695 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |    9.397 | 
     | U0_ALU/\ALU_OUT_reg[4]    | RN ^       | SDFFRQX2M | 1.065 | 0.075 |   2.014 |    9.472 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -7.459 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -7.455 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.275 | 0.003 |   0.003 |   -7.455 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                        -0.002
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.805
- Arrival Time                  2.016
= Slack Time                    7.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |            | 0.000 |       |   0.000 |    7.789 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 1.040 | 0.688 |   0.688 |    8.476 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M  | 0.582 | 0.549 |   1.237 |    9.025 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M  | 1.019 | 0.702 |   1.939 |    9.727 | 
     | U0_ALU/\ALU_OUT_reg[0]    | RN ^       | SDFFRHQX1M | 1.066 | 0.077 |   2.016 |    9.805 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.275 |       |   0.000 |   -7.789 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -7.786 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.275 | 0.003 |   0.003 |   -7.786 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.472
- Arrival Time                  0.701
= Slack Time                    8.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |    8.770 | 
     | U5_mux2X1/U1         | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |    9.458 | 
     | U0_ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.040 | 0.014 |   0.701 |    9.472 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.275 |       |   0.000 |   -8.770 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -8.769 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.275 | 0.001 |   0.001 |   -8.769 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.003
- Setup                         0.330
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  0.002
= Slack Time                    9.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |            |       |       |  Time   |   Time   | 
     |------------------------+---------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v |            | 0.000 |       |   0.000 |    9.471 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v    | SDFFRHQX1M | 0.000 | 0.002 |   0.002 |    9.473 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.275 |       |   0.000 |   -9.471 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -9.468 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.275 | 0.003 |   0.003 |   -9.468 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.281
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.154
- Arrival Time                  0.252
= Slack Time                    9.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.902 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.284 | 0.251 |   0.251 |   10.153 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.284 | 0.001 |   0.252 |   10.154 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.902 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -9.862 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -9.830 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -9.572 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -9.313 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.287 | 0.047 |   0.635 |   -9.267 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.635
- Setup                         0.276
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.159
- Arrival Time                  0.252
= Slack Time                    9.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    9.907 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.284 | 0.251 |   0.251 |   10.158 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.284 | 0.001 |   0.252 |   10.159 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -9.907 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.039 |   0.039 |   -9.867 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.022 | 0.032 |   0.072 |   -9.835 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.241 | 0.258 |   0.330 |   -9.577 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   0.588 |   -9.318 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.287 | 0.047 |   0.635 |   -9.271 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.544
- Setup                         0.334
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.010
- Arrival Time                  2.763
= Slack Time                   98.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.247 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.935 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.484 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.186 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  100.994 | 
     | U0_RegFile/\RdData_reg[2] | RN ^       | SDFFRQX2M | 1.038 | 0.015 |   2.763 |  101.010 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.247 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.211 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.170 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.071 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.965 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.858 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.752 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.646 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.541 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.424 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.370 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.265 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.225 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.965 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.703 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.249 | 0.000 |   1.544 |  -96.703 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.553
- Setup                         0.334
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.019
- Arrival Time                  2.763
= Slack Time                   98.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.256 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.944 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.493 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.195 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.004 | 
     | U0_RegFile/\regArr_reg[3][1] | RN ^       | SDFFRQX2M | 1.038 | 0.015 |   2.763 |  101.019 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.256 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.220 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.180 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.080 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.974 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.867 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.761 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.655 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.551 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.434 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.380 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.274 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.234 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.974 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.712 | 
     | U0_RegFile/\regArr_reg[3][1] | CK ^       | SDFFRQX2M  | 0.252 | 0.009 |   1.553 |  -96.704 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.560
- Setup                         0.332
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.027
- Arrival Time                  2.758
= Slack Time                   98.270
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.270 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.957 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.506 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.208 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.017 | 
     | U0_RegFile/\RdData_reg[4] | RN ^       | SDFFRQX2M | 1.038 | 0.010 |   2.758 |  101.027 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.270 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.234 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.193 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.094 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.988 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.881 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.775 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.669 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.564 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.447 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.393 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.287 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.248 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.988 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   1.541 |  -96.729 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.260 | 0.019 |   1.560 |  -96.710 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.567
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.037
- Arrival Time                  2.765
= Slack Time                   98.272
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.272 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.959 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.508 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.211 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.019 | 
     | U0_RegFile/\regArr_reg[8][0] | RN ^       | SDFFRQX2M | 1.038 | 0.017 |   2.765 |  101.037 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.272 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.236 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.195 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.096 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.990 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.883 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.777 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.671 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.566 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.449 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.395 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.290 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.250 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.990 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.728 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M  | 0.271 | 0.023 |   1.567 |  -96.705 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.562
- Setup                         0.331
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.031
- Arrival Time                  2.758
= Slack Time                   98.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.273 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.960 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.509 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.212 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.020 | 
     | U0_RegFile/\RdData_reg[0] | RN ^       | SDFFRQX2M | 1.038 | 0.011 |   2.758 |  101.031 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.273 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.237 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.196 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.097 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.991 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.884 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.778 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.672 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.567 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.450 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.396 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.291 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.251 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.991 | 
     | REF_SCAN_CLK__L1_I1       | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   1.541 |  -96.732 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.265 | 0.022 |   1.562 |  -96.711 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.561
- Setup                         0.332
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.029
- Arrival Time                  2.753
= Slack Time                   98.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.275 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.963 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.512 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.214 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.023 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | RN ^       | SDFFRQX2M | 1.038 | 0.006 |   2.753 |  101.029 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.275 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.239 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.198 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.099 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.993 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.886 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.780 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.674 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.570 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.452 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.399 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.293 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.253 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.993 | 
     | REF_SCAN_CLK__L1_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.244 | 0.258 |   1.541 |  -96.735 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[4] | CK ^       | SDFFRQX2M  | 0.261 | 0.020 |   1.561 |  -96.715 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.571
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.041
- Arrival Time                  2.765
= Slack Time                   98.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.276 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.964 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.513 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.215 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.024 | 
     | U0_RegFile/\regArr_reg[8][1] | RN ^       | SDFFRQX2M | 1.038 | 0.018 |   2.765 |  101.041 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.276 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.240 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.200 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.100 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.994 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.887 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.781 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.675 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.571 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.454 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.400 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.294 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.254 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.994 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.732 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M  | 0.276 | 0.027 |   1.571 |  -96.706 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.571
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.042
- Arrival Time                  2.765
= Slack Time                   98.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.277 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.965 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.514 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.216 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.025 | 
     | U0_RegFile/\regArr_reg[9][1] | RN ^       | SDFFRQX2M | 1.038 | 0.018 |   2.765 |  101.042 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.277 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.241 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.200 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.101 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -97.995 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.888 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.782 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.676 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.572 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.454 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.401 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.295 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.255 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -96.995 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.733 | 
     | U0_RegFile/\regArr_reg[9][1] | CK ^       | SDFFRQX2M  | 0.277 | 0.027 |   1.571 |  -96.706 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.585
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.057
- Arrival Time                  2.765
= Slack Time                   98.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.292 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.980 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.529 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.231 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.040 | 
     | U0_RegFile/\regArr_reg[10][1] | RN ^       | SDFFRQX2M | 1.038 | 0.017 |   2.765 |  101.057 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.292 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.257 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.216 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.117 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.010 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.903 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.797 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.692 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.587 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.470 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.416 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.310 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.271 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.010 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.749 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M  | 0.287 | 0.041 |   1.585 |  -96.708 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  2.765
= Slack Time                   98.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.298 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.986 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.535 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.237 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.046 | 
     | U0_RegFile/\regArr_reg[11][0] | RN ^       | SDFFRQX2M | 1.038 | 0.017 |   2.765 |  101.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.298 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.262 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.221 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.122 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.016 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.909 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.803 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.697 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.593 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.475 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.422 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.316 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.276 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.016 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.754 | 
     | U0_RegFile/\regArr_reg[11][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -96.709 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  2.765
= Slack Time                   98.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.298 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.986 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.535 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.237 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.046 | 
     | U0_RegFile/\regArr_reg[9][0] | RN ^       | SDFFRQX2M | 1.038 | 0.017 |   2.765 |  101.063 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.298 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.262 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.221 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.122 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.016 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.909 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.803 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.697 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.593 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.475 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.422 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.316 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.276 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.016 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.754 | 
     | U0_RegFile/\regArr_reg[9][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -96.709 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[11][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[11][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  2.765
= Slack Time                   98.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.299 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.986 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.535 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.237 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.046 | 
     | U0_RegFile/\regArr_reg[11][7] | RN ^       | SDFFRQX2M | 1.038 | 0.017 |   2.765 |  101.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.299 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.263 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.222 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.123 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.017 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.910 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.804 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.698 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.593 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.476 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.422 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.317 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.277 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.017 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.755 | 
     | U0_RegFile/\regArr_reg[11][7] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -96.709 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  2.764
= Slack Time                   98.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.299 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.987 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.536 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.046 | 
     | U0_RegFile/\regArr_reg[10][0] | RN ^       | SDFFRQX2M | 1.038 | 0.016 |   2.764 |  101.063 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.299 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.263 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.222 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.123 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.017 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.910 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.804 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.698 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.593 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.476 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.422 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.317 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.277 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.017 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.755 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -96.709 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.590
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.063
- Arrival Time                  2.764
= Slack Time                   98.299
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.299 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.987 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.536 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.047 | 
     | U0_RegFile/\regArr_reg[3][2] | RN ^       | SDFFRQX2M | 1.038 | 0.016 |   2.764 |  101.063 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.299 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.263 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.222 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.123 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.017 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.910 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.804 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.698 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.594 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.476 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.423 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.317 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.277 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.017 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.755 | 
     | U0_RegFile/\regArr_reg[3][2] | CK ^       | SDFFRQX2M  | 0.289 | 0.046 |   1.590 |  -96.710 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[9][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[9][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.593
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.066
- Arrival Time                  2.763
= Slack Time                   98.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.303 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.990 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.539 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.241 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.050 | 
     | U0_RegFile/\regArr_reg[9][7] | RN ^       | SDFFRQX2M | 1.038 | 0.016 |   2.763 |  101.066 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.303 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.267 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.226 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.127 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.021 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.914 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.808 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.702 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.597 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.480 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.426 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.321 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.281 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.021 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.759 | 
     | U0_RegFile/\regArr_reg[9][7] | CK ^       | SDFFRQX2M  | 0.289 | 0.049 |   1.593 |  -96.710 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.594
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.067
- Arrival Time                  2.763
= Slack Time                   98.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.304 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.991 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.540 | 
     | FE_OFC2_SYNC_REF_SCAN_RST     | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.242 | 
     | FE_OFC4_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.051 | 
     | U0_RegFile/\regArr_reg[10][7] | RN ^       | SDFFRQX2M | 1.038 | 0.016 |   2.763 |  101.067 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.304 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.268 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.227 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.128 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.022 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.915 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.809 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.703 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.598 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.481 | 
     | scan_clk__L10_I0              | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.427 | 
     | scan_clk__L11_I0              | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.321 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.282 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.021 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.760 | 
     | U0_RegFile/\regArr_reg[10][7] | CK ^       | SDFFRQX2M  | 0.289 | 0.050 |   1.594 |  -96.710 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.594
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.068
- Arrival Time                  2.763
= Slack Time                   98.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.304 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.992 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.541 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.243 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.052 | 
     | U0_RegFile/\regArr_reg[3][4] | RN ^       | SDFFRQX2M | 1.038 | 0.016 |   2.763 |  101.068 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.304 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.268 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.228 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.128 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.022 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.915 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.809 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.703 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.599 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.482 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.428 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.322 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.282 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.022 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.760 | 
     | U0_RegFile/\regArr_reg[3][4] | CK ^       | SDFFRQX2M  | 0.289 | 0.051 |   1.594 |  -96.710 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.595
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.068
- Arrival Time                  2.763
= Slack Time                   98.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.305 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.993 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.542 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.244 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.053 | 
     | U0_RegFile/\regArr_reg[3][3] | RN ^       | SDFFRQX2M | 1.038 | 0.016 |   2.763 |  101.068 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.305 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.270 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.229 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.130 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.023 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.916 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.810 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.705 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.600 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.483 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.429 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.323 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.283 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.023 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.761 | 
     | U0_RegFile/\regArr_reg[3][3] | CK ^       | SDFFRQX2M  | 0.289 | 0.051 |   1.595 |  -96.710 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[3][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.071
- Arrival Time                  2.763
= Slack Time                   98.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.307 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.995 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.544 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.246 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.055 | 
     | U0_RegFile/\regArr_reg[3][0] | RN ^       | SDFFRQX2M | 1.038 | 0.016 |   2.763 |  101.071 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.307 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.271 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.230 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.131 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.025 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.918 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.812 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.706 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.602 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.484 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.431 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.325 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.285 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.025 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.763 | 
     | U0_RegFile/\regArr_reg[3][0] | CK ^       | SDFFRQX2M  | 0.289 | 0.054 |   1.597 |  -96.710 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.070
- Arrival Time                  2.761
= Slack Time                   98.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.309 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.997 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.546 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.248 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.057 | 
     | U0_RegFile/\RdData_reg[7] | RN ^       | SDFFRQX2M | 1.038 | 0.014 |   2.761 |  101.070 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.309 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.273 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.232 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.133 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.027 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.920 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.814 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.708 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.604 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.486 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.433 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.327 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.287 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.027 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.765 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   1.597 |  -96.712 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.070
- Arrival Time                  2.758
= Slack Time                   98.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.312 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.548 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.251 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.059 | 
     | U0_RegFile/\RdData_reg[3] | RN ^       | SDFFRQX2M | 1.038 | 0.011 |   2.758 |  101.070 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.312 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.276 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.235 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.136 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.030 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.923 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.817 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.711 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.606 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.489 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.435 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.330 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.290 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.030 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.768 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   1.597 |  -96.715 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.597
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.070
- Arrival Time                  2.758
= Slack Time                   98.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.312 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   98.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.548 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.251 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.059 | 
     | U0_RegFile/\RdData_reg[6] | RN ^       | SDFFRQX2M | 1.038 | 0.011 |   2.758 |  101.070 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.312 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.276 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.235 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.136 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.030 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.923 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.817 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.711 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.606 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.489 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.435 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.330 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.290 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.030 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.768 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.289 | 0.053 |   1.597 |  -96.715 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.598
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.072
- Arrival Time                  2.759
= Slack Time                   98.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.312 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.000 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.549 | 
     | FE_OFC2_SYNC_REF_SCAN_RST | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.251 | 
     | FE_OFC4_SYNC_REF_SCAN_RST | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.059 | 
     | U0_RegFile/\RdData_reg[5] | RN ^       | SDFFRQX2M | 1.038 | 0.012 |   2.759 |  101.072 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.312 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.276 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.235 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.136 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.030 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.923 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.817 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.711 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.606 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.489 | 
     | scan_clk__L10_I0          | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.435 | 
     | scan_clk__L11_I0          | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.330 | 
     | scan_clk__L12_I0          | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.290 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.030 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.768 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.289 | 0.054 |   1.598 |  -96.714 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.599
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.073
- Arrival Time                  2.756
= Slack Time                   98.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.316 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.004 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.553 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.255 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.064 | 
     | U0_RegFile/\regArr_reg[2][5] | RN ^       | SDFFRQX2M | 1.038 | 0.009 |   2.756 |  101.073 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.316 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.281 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.240 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.141 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.034 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.927 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.821 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.716 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.611 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.494 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.440 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.334 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.295 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.034 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.773 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M  | 0.289 | 0.056 |   1.599 |  -96.717 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.073
- Arrival Time                  2.756
= Slack Time                   98.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.317 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.005 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.554 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.256 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.065 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[0] | RN ^       | SDFFRQX2M | 1.038 | 0.009 |   2.756 |  101.073 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.317 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.281 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.241 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.141 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.035 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.928 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.822 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.716 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.612 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.494 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.441 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.335 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.295 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.035 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.773 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.289 | 0.056 |   1.600 |  -96.717 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.600
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.073
- Arrival Time                  2.756
= Slack Time                   98.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.317 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.005 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.554 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.256 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.065 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[1] | RN ^       | SDFFRQX2M | 1.038 | 0.009 |   2.756 |  101.073 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.317 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.282 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.241 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.142 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.035 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.928 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.823 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.717 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.612 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.495 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.441 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.335 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.296 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.035 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.774 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.289 | 0.056 |   1.600 |  -96.717 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.074
- Arrival Time                  2.755
= Slack Time                   98.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.319 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.007 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.556 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.258 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.067 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | RN ^       | SDFFRQX2M | 1.038 | 0.007 |   2.755 |  101.074 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.319 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.283 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.243 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.143 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.037 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.930 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.824 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.718 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.614 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.496 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.443 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.337 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.297 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.037 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.775 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[2] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -96.718 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.074
- Arrival Time                  2.753
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.009 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.558 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.068 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | RN ^       | SDFFRQX2M | 1.038 | 0.006 |   2.753 |  101.074 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.285 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.244 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.145 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.039 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.932 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.826 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.720 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.615 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.498 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.444 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.339 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.299 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.039 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.777 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[5] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -96.720 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.074
- Arrival Time                  2.753
= Slack Time                   98.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.321 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.009 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.558 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.069 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | RN ^       | SDFFRQX2M | 1.038 | 0.005 |   2.753 |  101.074 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.321 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.285 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.245 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.145 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.039 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.932 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.826 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.720 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.616 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.499 | 
     | scan_clk__L10_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.445 | 
     | scan_clk__L11_I0                | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.339 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.299 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.039 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.777 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[3] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -96.721 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.601
- Setup                         0.327
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.075
- Arrival Time                  2.749
= Slack Time                   98.326
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.326 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 1.040 | 0.688 |   0.688 |   99.013 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y v | CLKINVX1M | 0.582 | 0.549 |   1.237 |   99.562 | 
     | FE_OFC2_SYNC_REF_SCAN_RST    | A v -> Y ^ | CLKINVX6M | 1.019 | 0.702 |   1.939 |  100.264 | 
     | FE_OFC4_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | BUFX4M    | 1.038 | 0.809 |   2.747 |  101.073 | 
     | U0_RegFile/\regArr_reg[2][6] | RN ^       | SDFFRQX2M | 1.038 | 0.001 |   2.749 |  101.075 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.326 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.036 |   0.036 |  -98.290 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.030 | 0.041 |   0.077 |  -98.249 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.099 |   0.176 |  -98.150 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.106 |   0.282 |  -98.044 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.389 |  -97.937 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.106 |   0.495 |  -97.831 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.106 |   0.601 |  -97.725 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.105 |   0.706 |  -97.620 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.070 | 0.117 |   0.823 |  -97.503 | 
     | scan_clk__L10_I0             | A ^ -> Y v | CLKINVX40M | 0.033 | 0.054 |   0.877 |  -97.449 | 
     | scan_clk__L11_I0             | A v -> Y v | BUFX32M    | 0.041 | 0.106 |   0.982 |  -97.343 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX24M | 0.037 | 0.040 |   1.022 |  -97.304 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.241 | 0.260 |   1.282 |  -97.044 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y ^ | CLKBUFX40M | 0.249 | 0.262 |   1.544 |  -96.782 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M  | 0.289 | 0.057 |   1.601 |  -96.724 | 
     +---------------------------------------------------------------------------------------------+ 

