Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/bluelabuser/YODA_14-May_save/ipcore_dir/coregen.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'multiplier_12x12'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'multiplier_12x12'...
Delivering associated files for 'multiplier_12x12'...
Generating implementation netlist for 'multiplier_12x12'...
INFO:sim - Pre-processing HDL files for 'multiplier_12x12'...
Running synthesis for 'multiplier_12x12'
Running ngcbuild...
Writing VEO instantiation template for 'multiplier_12x12'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'multiplier_12x12'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12
Delivered 1 file into directory
/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'multiplier_12x12'...
Generating ISE project...
XCO file found: multiplier_12x12.xco
XMDF file found: multiplier_12x12_xmdf.tcl
Adding
/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12.asy -view
all -origin_type imported
Adding
/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12.ngc -view
all -origin_type created
Checking file
"/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12.ngc" for
project device match ...
File
"/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12.ngc"
device information matches project device.
Adding /home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/bluelabuser/YODA_14-May_save/ipcore_dir/tmp/_cg/multiplier_12x12.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/multiplier_12x12"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
