# do FPGAGraphics.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:28 on Nov 30,2023
# vlog -work work FPGAGraphics.vo 
# -- Compiling module FPGAGraphics
# 
# Top level modules:
# 	FPGAGraphics
# End time: 16:59:28 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:28 on Nov 30,2023
# vlog -work work output_files/Waveform.vwf.vt 
# -- Compiling module FPGAGraphics_vlg_vec_tst
# 
# Top level modules:
# 	FPGAGraphics_vlg_vec_tst
# End time: 16:59:28 on Nov 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.FPGAGraphics_vlg_vec_tst 
# Start time: 16:59:28 on Nov 30,2023
# Loading work.FPGAGraphics_vlg_vec_tst
# Loading work.FPGAGraphics
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_pll_refclk_select
# Loading cyclonev_ver.cyclonev_fractional_pll
# Loading cyclonev_ver.cyclonev_pll_reconfig
# Loading cyclonev_ver.cyclonev_pll_output_counter
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) FPGAGraphics.vo(1275): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) FPGAGraphics.vo(1275): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) FPGAGraphics.vo(1302): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3722) FPGAGraphics.vo(1302): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Too few port connections. Expected 33, found 32.
#    Time: 0 ps  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: nofile
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port 'mhi'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /FPGAGraphics_vlg_vec_tst/i1/\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/<protected> File: nofile
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 630.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 793.650794
# Info: output_clock_low_period = 793.650794
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 630.0 mhz
# Info: phase_shift = 198 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 793.650794
# Info: output_clock_low_period = 793.650794
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 630.0 mhz
# Info: phase_shift = 396 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 793.650794
# Info: output_clock_low_period = 793.650794
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 630.0 mhz
# Info: phase_shift = 594 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 793.650794
# Info: output_clock_low_period = 793.650794
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_1.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_0.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_2.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# Info: hierarchical_name = FPGAGraphics_vlg_vec_tst.i1.\alt_clk_spd|pll75_50_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst.<protected>.<protected>.inst_pll_phase_3.UI
# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# ** Note: $stop    : output_files/Waveform.vwf.vt(68)
#    Time: 10 us  Iteration: 0  Instance: /FPGAGraphics_vlg_vec_tst
# Break in Module FPGAGraphics_vlg_vec_tst at output_files/Waveform.vwf.vt line 68
# Stopped at output_files/Waveform.vwf.vt line 68
# End time: 16:59:29 on Nov 30,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 10
