
ADC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000230  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  4 .ARM          00000000  080003d8  080003d8  000103e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003d8  080003e0  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003d8  080003d8  000103d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003dc  080003dc  000103dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000103e0  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000103e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000004c5  00000000  00000000  00010410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000121  00000000  00000000  000108d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000060  00000000  00000000  000109f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000048  00000000  00000000  00010a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000142ee  00000000  00000000  00010aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000004c9  00000000  00000000  00024d8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00076a42  00000000  00000000  00025257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0009bc99  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000000b8  00000000  00000000  0009bcec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080003c0 	.word	0x080003c0

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080003c0 	.word	0x080003c0

080001e8 <main>:

void ADC_Init(void);

int main(void)

{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	af00      	add	r7, sp, #0

  ADC_Init();
 80001ec:	f000 f860 	bl	80002b0 <ADC_Init>

  while (1)

  {

	ADC_12();  //for POT 1
 80001f0:	f000 f822 	bl	8000238 <ADC_12>

	while (!((ADC1->SR) & (1 << 1)));//EOC bit Check
 80001f4:	bf00      	nop
 80001f6:	4b0d      	ldr	r3, [pc, #52]	; (800022c <main+0x44>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f003 0302 	and.w	r3, r3, #2
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d0f9      	beq.n	80001f6 <main+0xe>

	val1 = ADC1->DR;
 8000202:	4b0a      	ldr	r3, [pc, #40]	; (800022c <main+0x44>)
 8000204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000206:	b29a      	uxth	r2, r3
 8000208:	4b09      	ldr	r3, [pc, #36]	; (8000230 <main+0x48>)
 800020a:	801a      	strh	r2, [r3, #0]

	ADC_11(); //for POT 2
 800020c:	f000 f832 	bl	8000274 <ADC_11>

	while (!((ADC1->SR) & (1 << 1)));//EOC bit Check
 8000210:	bf00      	nop
 8000212:	4b06      	ldr	r3, [pc, #24]	; (800022c <main+0x44>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	f003 0302 	and.w	r3, r3, #2
 800021a:	2b00      	cmp	r3, #0
 800021c:	d0f9      	beq.n	8000212 <main+0x2a>

	val2 = ADC1->DR;
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <main+0x44>)
 8000220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000222:	b29a      	uxth	r2, r3
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <main+0x4c>)
 8000226:	801a      	strh	r2, [r3, #0]
	ADC_12();  //for POT 1
 8000228:	e7e2      	b.n	80001f0 <main+0x8>
 800022a:	bf00      	nop
 800022c:	40012000 	.word	0x40012000
 8000230:	2000001c 	.word	0x2000001c
 8000234:	2000001e 	.word	0x2000001e

08000238 <ADC_12>:

}

void ADC_12(void)

{
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0

	ADC1->CR2 &= ~(1 << 0);    //ADON bit OFF
 800023c:	4b0c      	ldr	r3, [pc, #48]	; (8000270 <ADC_12+0x38>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	4a0b      	ldr	r2, [pc, #44]	; (8000270 <ADC_12+0x38>)
 8000242:	f023 0301 	bic.w	r3, r3, #1
 8000246:	6093      	str	r3, [r2, #8]

	ADC1->SQR3 = (0x0C << 0); //Set Channel to (0x0C) for POT 1
 8000248:	4b09      	ldr	r3, [pc, #36]	; (8000270 <ADC_12+0x38>)
 800024a:	220c      	movs	r2, #12
 800024c:	635a      	str	r2, [r3, #52]	; 0x34

	ADC1->CR2 |= (1 << 0);    //Set (ADC On bit)
 800024e:	4b08      	ldr	r3, [pc, #32]	; (8000270 <ADC_12+0x38>)
 8000250:	689b      	ldr	r3, [r3, #8]
 8000252:	4a07      	ldr	r2, [pc, #28]	; (8000270 <ADC_12+0x38>)
 8000254:	f043 0301 	orr.w	r3, r3, #1
 8000258:	6093      	str	r3, [r2, #8]

	ADC1->CR2 |= (1 << 30);   //Set (SwStartbit) to start conversion
 800025a:	4b05      	ldr	r3, [pc, #20]	; (8000270 <ADC_12+0x38>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	4a04      	ldr	r2, [pc, #16]	; (8000270 <ADC_12+0x38>)
 8000260:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000264:	6093      	str	r3, [r2, #8]

}
 8000266:	bf00      	nop
 8000268:	46bd      	mov	sp, r7
 800026a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026e:	4770      	bx	lr
 8000270:	40012000 	.word	0x40012000

08000274 <ADC_11>:

void ADC_11(void)

{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0

	ADC1->CR2 &= ~(1 << 0);  //ADON bit OFF
 8000278:	4b0c      	ldr	r3, [pc, #48]	; (80002ac <ADC_11+0x38>)
 800027a:	689b      	ldr	r3, [r3, #8]
 800027c:	4a0b      	ldr	r2, [pc, #44]	; (80002ac <ADC_11+0x38>)
 800027e:	f023 0301 	bic.w	r3, r3, #1
 8000282:	6093      	str	r3, [r2, #8]

	ADC1->SQR3 = (0x0B << 0); //Set Channel to (0x0B) for POT 2
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <ADC_11+0x38>)
 8000286:	220b      	movs	r2, #11
 8000288:	635a      	str	r2, [r3, #52]	; 0x34

	ADC1->CR2 |= (1 << 0);  //Set (ADC On bit)
 800028a:	4b08      	ldr	r3, [pc, #32]	; (80002ac <ADC_11+0x38>)
 800028c:	689b      	ldr	r3, [r3, #8]
 800028e:	4a07      	ldr	r2, [pc, #28]	; (80002ac <ADC_11+0x38>)
 8000290:	f043 0301 	orr.w	r3, r3, #1
 8000294:	6093      	str	r3, [r2, #8]

	ADC1->CR2 |= (1 << 30); //Set (SwStartbit) to start conversion
 8000296:	4b05      	ldr	r3, [pc, #20]	; (80002ac <ADC_11+0x38>)
 8000298:	689b      	ldr	r3, [r3, #8]
 800029a:	4a04      	ldr	r2, [pc, #16]	; (80002ac <ADC_11+0x38>)
 800029c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80002a0:	6093      	str	r3, [r2, #8]

}
 80002a2:	bf00      	nop
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	40012000 	.word	0x40012000

080002b0 <ADC_Init>:

void ADC_Init(void)

{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= (1 << 2);
 80002b4:	4b18      	ldr	r3, [pc, #96]	; (8000318 <ADC_Init+0x68>)
 80002b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002b8:	4a17      	ldr	r2, [pc, #92]	; (8000318 <ADC_Init+0x68>)
 80002ba:	f043 0304 	orr.w	r3, r3, #4
 80002be:	6313      	str	r3, [r2, #48]	; 0x30

	RCC->APB2ENR |= (1 << 8); //for both POT1 & POT2
 80002c0:	4b15      	ldr	r3, [pc, #84]	; (8000318 <ADC_Init+0x68>)
 80002c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002c4:	4a14      	ldr	r2, [pc, #80]	; (8000318 <ADC_Init+0x68>)
 80002c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002ca:	6453      	str	r3, [r2, #68]	; 0x44

	GPIOC->MODER |= (1 << 2) | (1 << 3);
 80002cc:	4b13      	ldr	r3, [pc, #76]	; (800031c <ADC_Init+0x6c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a12      	ldr	r2, [pc, #72]	; (800031c <ADC_Init+0x6c>)
 80002d2:	f043 030c 	orr.w	r3, r3, #12
 80002d6:	6013      	str	r3, [r2, #0]

	GPIOC->MODER |= (1 << 4) | (1 << 5);
 80002d8:	4b10      	ldr	r3, [pc, #64]	; (800031c <ADC_Init+0x6c>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a0f      	ldr	r2, [pc, #60]	; (800031c <ADC_Init+0x6c>)
 80002de:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80002e2:	6013      	str	r3, [r2, #0]

	ADC1->SQR3 = (0x0C << 0); //initial channel Input
 80002e4:	4b0e      	ldr	r3, [pc, #56]	; (8000320 <ADC_Init+0x70>)
 80002e6:	220c      	movs	r2, #12
 80002e8:	635a      	str	r2, [r3, #52]	; 0x34

	ADC1->CR2 |= (1 << 1); //continous conversion
 80002ea:	4b0d      	ldr	r3, [pc, #52]	; (8000320 <ADC_Init+0x70>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	4a0c      	ldr	r2, [pc, #48]	; (8000320 <ADC_Init+0x70>)
 80002f0:	f043 0302 	orr.w	r3, r3, #2
 80002f4:	6093      	str	r3, [r2, #8]

	ADC1->CR2 |= (1 << 0);  	//(ADC On bit)
 80002f6:	4b0a      	ldr	r3, [pc, #40]	; (8000320 <ADC_Init+0x70>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	4a09      	ldr	r2, [pc, #36]	; (8000320 <ADC_Init+0x70>)
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	6093      	str	r3, [r2, #8]

	ADC1->CR2 |= (1 << 30);  //(SwStartbit)
 8000302:	4b07      	ldr	r3, [pc, #28]	; (8000320 <ADC_Init+0x70>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	4a06      	ldr	r2, [pc, #24]	; (8000320 <ADC_Init+0x70>)
 8000308:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800030c:	6093      	str	r3, [r2, #8]

}
 800030e:	bf00      	nop
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	40023800 	.word	0x40023800
 800031c:	40020800 	.word	0x40020800
 8000320:	40012000 	.word	0x40012000

08000324 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000324:	480d      	ldr	r0, [pc, #52]	; (800035c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000326:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000328:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800032c:	480c      	ldr	r0, [pc, #48]	; (8000360 <LoopForever+0x6>)
  ldr r1, =_edata
 800032e:	490d      	ldr	r1, [pc, #52]	; (8000364 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000330:	4a0d      	ldr	r2, [pc, #52]	; (8000368 <LoopForever+0xe>)
  movs r3, #0
 8000332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000334:	e002      	b.n	800033c <LoopCopyDataInit>

08000336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800033a:	3304      	adds	r3, #4

0800033c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800033c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800033e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000340:	d3f9      	bcc.n	8000336 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000342:	4a0a      	ldr	r2, [pc, #40]	; (800036c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000344:	4c0a      	ldr	r4, [pc, #40]	; (8000370 <LoopForever+0x16>)
  movs r3, #0
 8000346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000348:	e001      	b.n	800034e <LoopFillZerobss>

0800034a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800034a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800034c:	3204      	adds	r2, #4

0800034e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800034e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000350:	d3fb      	bcc.n	800034a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000352:	f000 f811 	bl	8000378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000356:	f7ff ff47 	bl	80001e8 <main>

0800035a <LoopForever>:

LoopForever:
  b LoopForever
 800035a:	e7fe      	b.n	800035a <LoopForever>
  ldr   r0, =_estack
 800035c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000360:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000364:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000368:	080003e0 	.word	0x080003e0
  ldr r2, =_sbss
 800036c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000370:	20000020 	.word	0x20000020

08000374 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000374:	e7fe      	b.n	8000374 <ADC_IRQHandler>
	...

08000378 <__libc_init_array>:
 8000378:	b570      	push	{r4, r5, r6, lr}
 800037a:	4d0d      	ldr	r5, [pc, #52]	; (80003b0 <__libc_init_array+0x38>)
 800037c:	4c0d      	ldr	r4, [pc, #52]	; (80003b4 <__libc_init_array+0x3c>)
 800037e:	1b64      	subs	r4, r4, r5
 8000380:	10a4      	asrs	r4, r4, #2
 8000382:	2600      	movs	r6, #0
 8000384:	42a6      	cmp	r6, r4
 8000386:	d109      	bne.n	800039c <__libc_init_array+0x24>
 8000388:	4d0b      	ldr	r5, [pc, #44]	; (80003b8 <__libc_init_array+0x40>)
 800038a:	4c0c      	ldr	r4, [pc, #48]	; (80003bc <__libc_init_array+0x44>)
 800038c:	f000 f818 	bl	80003c0 <_init>
 8000390:	1b64      	subs	r4, r4, r5
 8000392:	10a4      	asrs	r4, r4, #2
 8000394:	2600      	movs	r6, #0
 8000396:	42a6      	cmp	r6, r4
 8000398:	d105      	bne.n	80003a6 <__libc_init_array+0x2e>
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	f855 3b04 	ldr.w	r3, [r5], #4
 80003a0:	4798      	blx	r3
 80003a2:	3601      	adds	r6, #1
 80003a4:	e7ee      	b.n	8000384 <__libc_init_array+0xc>
 80003a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003aa:	4798      	blx	r3
 80003ac:	3601      	adds	r6, #1
 80003ae:	e7f2      	b.n	8000396 <__libc_init_array+0x1e>
 80003b0:	080003d8 	.word	0x080003d8
 80003b4:	080003d8 	.word	0x080003d8
 80003b8:	080003d8 	.word	0x080003d8
 80003bc:	080003dc 	.word	0x080003dc

080003c0 <_init>:
 80003c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003c2:	bf00      	nop
 80003c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c6:	bc08      	pop	{r3}
 80003c8:	469e      	mov	lr, r3
 80003ca:	4770      	bx	lr

080003cc <_fini>:
 80003cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003ce:	bf00      	nop
 80003d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003d2:	bc08      	pop	{r3}
 80003d4:	469e      	mov	lr, r3
 80003d6:	4770      	bx	lr
