.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R1C11:CIB
arc: E1_H02E0501 V01N0101

.tile CIB_R1C12:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C13:CIB
arc: JA0 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C14:CIB
arc: E1_H02E0501 S1_V02N0501
arc: JA0 V02N0701
enum: CIB.JB0MUX 0

.tile CIB_R1C15:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: JA0 V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C17:CIB
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R1C18:CIB
arc: H00L0000 V02N0201
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R1C19:CIB
arc: JA0 W1_H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C20:CIB
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C68:CIB
arc: E1_H02E0501 V02N0501

.tile CIB_R1C69:CIB
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R26C125:CIB_LR
arc: JA0 S1_V02N0701
arc: JA3 H02E0501
arc: S1_V02S0501 W3_H06E0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R26C1:CIB_LR
arc: S1_V02S0701 H06W0203

.tile CIB_R27C1:CIB_LR
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06W0203

.tile CIB_R28C125:CIB_LR
arc: JA3 N1_V02S0501
arc: N1_V02N0701 W3_H06E0203
enum: CIB.JB3MUX 0

.tile CIB_R28C1:CIB_LR
arc: JA0 N1_V02S0701
arc: JA3 V02S0701
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R29C1:CIB_LR
arc: JA3 N1_V02S0501
enum: CIB.JB3MUX 0

.tile CIB_R32C125:CIB_LR
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R32C1:CIB_LR
arc: H00R0000 E1_H02W0601
arc: JA0 H00R0000
arc: JA3 V00T0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E3_H06W0203
arc: V00T0000 E1_H02W0201
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R33C125:CIB_LR
arc: S1_V02S0701 H06E0203

.tile CIB_R33C1:CIB_LR
arc: S1_V02S0701 E3_H06W0203

.tile CIB_R34C125:CIB_LR_S
arc: JA3 V02S0701
enum: CIB.JB3MUX 0

.tile CIB_R34C1:CIB_LR_S
arc: JA0 N1_V02S0701
arc: JA3 N1_V02S0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R34C98:CIB_DSP
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R35C1:CIB_LR
arc: JA3 N1_V02S0701
arc: S1_V02S0701 E1_H02W0701
enum: CIB.JB3MUX 0

.tile CIB_R37C1:CIB_LR
arc: JA3 N1_V02S0701
enum: CIB.JB3MUX 0

.tile CIB_R44C125:CIB_LR
arc: JA0 H02E0501
arc: S1_V02S0501 H06E0303
enum: CIB.JB0MUX 0

.tile CIB_R44C1:CIB_LR
arc: S1_V02S0701 E3_H06W0203

.tile CIB_R46C125:CIB_LR_S
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R46C1:CIB_LR_S
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R46C2:ECLK_L
arc: S2W2_JINCK S2W2_JPADDI

.tile CIB_R46C98:CIB_EBR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R58C98:CIB_DSP
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R70C98:CIB_EBR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R82C98:CIB_EBR
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C16:CIB
enum: CIB.JB0MUX 0

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C46:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C96:CIB
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 N1_V02S0001
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R94C97:CIB
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R94C98:CIB
arc: E1_H02E0301 N3_V06S0003

.tile CIB_R94C99:CIB
arc: H00L0100 H02E0301
arc: JA0 H00L0100
enum: CIB.JB0MUX 0

.tile MIB_R0C123:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C13:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C14:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C20:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C4:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C54:PIOT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R0C64:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R0C69:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R0C95:PIOT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R10C0:BANKREF7
enum: BANK.VCCIO 3V3

.tile MIB_R10C126:BANKREF2
enum: BANK.VCCIO 3V3

.tile MIB_R14C126:PICR0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R15C0:PICL1_DQS0
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R15C126:PICR1_DQS0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R16C0:PICL2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R17C126:PICR0_DQS2
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R18C126:PICR1_DQS3
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C13:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C14:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C18:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C19:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C20:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C4:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C54:PICT0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C64:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R1C69:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C95:PICT1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R22C12:EBR_SPINE_UL2
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0100

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0100

.tile MIB_R26C126:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C0:PICL1_DQS0
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C126:PICR1_DQS0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C0:PICL2_DQS1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C126:PICR2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R29C0:PICL0_DQS2
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R29C126:PICR0_DQS2
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R30C0:PICL1_DQS3
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R30C126:PICR1_DQS3
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R32C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R32C126:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R33C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R33C126:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R34C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R34C126:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R35C0:PICL0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R36C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R37C0:PICL2
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R38C0:PICL0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R39C0:PICL1_DQS0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R42C126:PICR1_DQS3
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R43C126:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R44C126:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R45C0:PICL1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R45C126:PICR1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R46C0:MIB_CIB_LR
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R46C126:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R46C3:LMID_0
arc: G_LDCC1CLKI G_JPCLKT61

.tile MIB_R47C0:PICL0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R48C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R51C0:PICL1_DQS0
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R52C0:PICL2_DQS1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R53C0:PICL0_DQS2
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R54C0:PICL1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R62C0:PICL0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R62C126:PICR0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R63C0:PICL1_DQS0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R63C126:PICR1_DQS0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0100

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0100

.tile MIB_R72C126:PICR1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R73C126:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R74C126:PICR0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R75C126:PICR1_DQS0
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R76C126:PICR2_DQS1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R78C126:PICR1_DQS3
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R79C126:PICR2
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R90C126:PICR1_DQS3
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R91C126:PICR2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R92C126:PICR0
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R93C126:PICR1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C123:BANKREF4
enum: BANK.VCCIO 3V3

.tile MIB_R95C12:PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R95C13:PICB0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R95C15:PICB0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R95C16:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R95C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C5:EFB1_PICB1
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE

.tile MIB_R95C6:EFB2_PICB0
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R95C96:PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
unknown: F0B1

.tile MIB_R95C97:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
unknown: F0B1

.tile R14C11:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R14C13:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R14C14:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R14C16:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R14C17:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R15C14:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R15C17:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R15C20:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R20C11:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R20C13:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R20C14:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R20C16:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R20C17:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R21C14:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R21C17:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R21C20:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R25C11:PLC2
arc: S1_V02S0201 E1_H02W0201

.tile R25C13:PLC2
arc: CLK0 G_HPBX0000
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C14:PLC2
arc: V00B0100 S1_V02N0301
arc: A0 H00L0000
arc: A3 V00T0000
arc: B0 S1_V02N0101
arc: C0 V02N0401
arc: C3 V02N0401
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D3 V00B0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0301 F3
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 F3
word: SLICEB.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 1100011000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C15:PLC2
arc: S1_V02S0401 H01E0001

.tile R25C16:PLC2
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0003 H06E0003

.tile R26C100:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R26C101:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R26C106:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C107:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R26C112:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C113:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R26C118:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C119:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C11:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: V00B0000 V02S0201
arc: V00T0000 S1_V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0000
arc: B0 V00B0000
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000011000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C124:PLC2
arc: E1_H02E0501 W3_H06E0303

.tile R26C12:PLC2
arc: H00L0000 H02W0001
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: A0 E1_H02W0501
arc: A2 V00T0000
arc: A3 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C2 H02W0401
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 S1_V02N0201
arc: D3 V01S0100
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1100000011000000
word: SLICEB.K1.INIT 0000000000000101
word: SLICEB.K0.INIT 0000011000001010
word: SLICEA.K0.INIT 0101101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R26C13:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02N0401
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 E1_H02W0001
arc: V00T0000 H02E0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 S1_V02N0401
arc: A0 V02N0701
arc: A1 H00R0000
arc: B0 V00T0000
arc: B1 Q1
arc: B3 H01W0100
arc: B7 F3
arc: C0 N1_V01N0001
arc: C1 S1_V02N0401
arc: C2 S1_V02N0601
arc: C3 V02N0401
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 N1_V01S0000
arc: D2 V01S0100
arc: D3 H02E0001
arc: D7 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: S1_V02S0101 Q1
arc: V01S0000 F7
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000000110011
word: SLICEB.K1.INIT 1111110000000000
word: SLICEA.K1.INIT 0000011000001100
word: SLICEA.K0.INIT 0111100011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R26C14:PLC2
arc: E1_H02E0201 V02N0201
arc: N1_V02N0401 H02E0401
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A4 V00T0000
arc: B0 V02S0301
arc: B1 F3
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 N1_V01S0100
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 F4
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D5 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0100011000001010
word: SLICEA.K1.INIT 0110110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C15:PLC2
arc: A2 V00T0000
arc: A3 H01E0001
arc: A6 V00T0100
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H02E0101
arc: C0 W1_H02E0401
arc: C1 F6
arc: C2 F6
arc: C3 V02S0401
arc: C6 W1_H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0100 F3
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q1
word: SLICED.K0.INIT 0000101000001010
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011001100001100
word: SLICEA.K1.INIT 0011110011110000
word: SLICEB.K0.INIT 0100110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C16:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: B1 Q1
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0011110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C17:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: V00B0100 S1_V02N0301
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 F5
arc: A5 S1_V02N0101
arc: B0 F3
arc: B1 F3
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 V00B0100
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C5 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 S1_V02N0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D5 H02E0201
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 F5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0301 Q1
arc: V01S0000 F3
arc: W3_H06W0103 Q1
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0111100011110000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0111100011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C22:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R26C23:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R26C28:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R26C29:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R26C34:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R26C35:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R26C40:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R26C41:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R26C46:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R26C47:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R26C4:PLC2
arc: W3_H06W0203 E1_H01W0000

.tile R26C52:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R26C53:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R26C58:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R26C59:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R26C5:PLC2
arc: H01W0000 E3_H06W0103

.tile R26C64:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R26C65:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C70:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R26C71:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R26C76:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R26C77:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R26C82:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R26C83:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R26C88:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R26C89:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R26C94:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R26C95:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R27C10:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: W3_H06W0203 E3_H06W0103

.tile R27C11:PLC2
arc: V00B0000 V02S0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A2 V00B0000
arc: A4 V00T0100
arc: B0 V00T0000
arc: B1 Q1
arc: B4 N1_V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0401
arc: C4 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 F2
arc: D2 V02N0201
arc: D4 V01N0001
arc: E1_H01E0001 F4
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
arc: V00T0100 Q1
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0011001100001100
word: SLICEA.K0.INIT 0010011000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R27C12:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: V00B0100 V02N0301
arc: A3 V02N0501
arc: A4 V02S0301
arc: A5 V02S0101
arc: B1 F3
arc: B5 V02S0701
arc: C1 V02N0401
arc: C3 F4
arc: C4 V02N0201
arc: C5 H01E0001
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D3 H02W0001
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q1
arc: E1_H02E0101 F3
arc: E1_H02E0301 Q1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0401 F4
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: V00T0100 Q1
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1010000010100000
word: SLICEC.K1.INIT 1101010100000000
word: SLICEA.K1.INIT 0000001111001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R27C13:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 E1_H02W0701
arc: V00B0100 H02W0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 V01N0101
arc: A0 H01E0001
arc: A1 E1_H01E0001
arc: A3 V02N0501
arc: B0 H02E0101
arc: B1 H02E0301
arc: B3 V01N0001
arc: B4 H02E0301
arc: C0 V02N0601
arc: C1 H02E0601
arc: C4 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D3 V00B0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V00T0000 Q0
arc: V01S0000 F3
word: SLICEC.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 0111011001010111
word: SLICEB.K1.INIT 0010001000000000
word: SLICEA.K0.INIT 0000011110001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R27C14:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02S0501
arc: A1 E1_H01E0001
arc: A2 V00T0000
arc: A4 S1_V02N0301
arc: B0 H01W0100
arc: B1 S1_V02N0301
arc: C0 F4
arc: C4 S1_V02N0001
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D4 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N3_V06N0103 Q2
arc: V00T0000 Q2
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0011000000111100
word: SLICEA.K1.INIT 1000100000000000
word: SLICEB.K0.INIT 0101010110101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C15:PLC2
arc: E1_H02E0301 V02N0301
arc: H00R0000 V02N0401
arc: V00B0100 V02N0101
arc: W1_H02W0701 S1_V02N0701
arc: A1 F5
arc: A7 H00R0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B7 V00B0100
arc: C0 V02N0601
arc: C2 V02N0401
arc: C5 V00T0100
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02N0001
arc: D5 V02N0601
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 F7
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0011001100001100
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 0110011010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R27C16:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: N1_V02N0201 W1_H02E0201
arc: V00T0000 H02W0201
arc: W1_H02W0001 S1_V02N0001
arc: A2 V00T0000
arc: B2 E1_H01W0100
arc: B3 H02E0301
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: D3 V02N0201
arc: E1_H02E0001 Q2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK1 CLK0
arc: S1_V02S0301 F3
arc: V01S0000 F3
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0111111110000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C17:PLC2
arc: N1_V02N0201 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: V00B0000 V02S0001
arc: V01S0000 S3_V06N0103
arc: A0 H00L0000
arc: A2 F5
arc: A5 F7
arc: A7 V02S0301
arc: B1 Q1
arc: B5 H00L0000
arc: B7 N1_V01S0000
arc: C0 H00L0100
arc: C5 V00T0100
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 Q2
arc: D5 H02E0001
arc: D7 V00B0000
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 F7
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0103 Q2
arc: V00T0100 Q1
arc: V01S0100 F7
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0011001111001100
word: SLICEA.K0.INIT 0101101010101010
word: SLICEB.K0.INIT 0101010110101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C20:PLC2
arc: N3_V06N0103 H06E0103

.tile R27C4:PLC2
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203

.tile R27C5:PLC2
arc: H01W0000 E3_H06W0103

.tile R28C101:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R28C107:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R28C113:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R28C119:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R28C11:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 E1_H02W0601
arc: B0 V00T0000
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000001100001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R28C12:PLC2
arc: E1_H02E0701 V02S0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 E1_H01W0000
arc: B0 V02N0101
arc: C0 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000001111001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R28C13:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: N1_V02N0201 E1_H01W0000
arc: W1_H02W0001 V06S0003
arc: A1 S1_V02N0701
arc: A2 S1_V02N0501
arc: A3 V02N0501
arc: A4 F5
arc: A5 H02E0701
arc: A6 F5
arc: A7 V02N0301
arc: B0 V00T0000
arc: B2 E1_H02W0301
arc: B3 H00L0000
arc: B4 N1_V01S0000
arc: B5 E1_H02W0101
arc: B6 N1_V01S0000
arc: C0 F6
arc: C1 F4
arc: C3 V02N0401
arc: C4 N1_V02S0001
arc: C5 V02N0201
arc: C6 N1_V02S0001
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D3 E1_H02W0001
arc: D4 H00L0100
arc: D5 V02N0601
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 F3
arc: H01W0000 F1
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F4
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00T0000 Q0
arc: V01S0000 F6
arc: V01S0100 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111001100001100
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 0000111100000111
word: SLICEB.K0.INIT 0000000000100010
word: SLICED.K0.INIT 0000101000000010
word: SLICEC.K0.INIT 1010000010101000
word: SLICEC.K1.INIT 0010001100110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R28C14:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 H01E0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 H02E0601
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: A0 V02N0501
arc: A4 H02W0501
arc: A5 N1_V02S0301
arc: A6 H02E0501
arc: B2 H02E0101
arc: B5 V00B0100
arc: B6 N1_V02S0501
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 E1_H01E0101
arc: C6 N1_V02S0001
arc: C7 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 H00R0000
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 F2
arc: D6 V02N0601
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: MUXCLK0 CLK0
arc: N1_V02N0501 F7
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W1_H02W0501 F7
word: SLICEB.K0.INIT 0000110000000000
word: SLICED.K0.INIT 0000000000001000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000010110101010
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R28C15:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 H02E0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: A0 E1_H01E0001
arc: A1 F7
arc: A2 H02W0501
arc: A3 H00L0100
arc: A6 V00T0100
arc: B0 H01W0100
arc: B1 Q1
arc: B2 W1_H02E0301
arc: B3 H00L0000
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: C0 H02W0401
arc: C2 H00R0100
arc: C3 W1_H02E0601
arc: C4 V02S0001
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 F2
arc: D4 H02E0201
arc: D5 H00L0100
arc: D6 H01W0000
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F2
arc: N1_V02N0101 Q3
arc: N1_V02N0401 F4
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 F6
arc: V01S0100 Q0
arc: W1_H02W0501 F5
word: SLICEB.K1.INIT 0000011000001010
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0111100011110000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1010101001100110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R28C16:PLC2
arc: H00R0000 V02N0401
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: A0 H02E0701
arc: A1 H02E0501
arc: A2 V01N0101
arc: A4 V00T0000
arc: A5 V02N0301
arc: A7 H00L0000
arc: B0 H02E0101
arc: B1 V01N0001
arc: B2 H00R0000
arc: B3 H02E0301
arc: B4 W1_H02E0301
arc: B5 N1_V01S0000
arc: B6 H01E0101
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 F4
arc: C2 N1_V01N0001
arc: C4 S1_V02N0201
arc: C6 H02E0601
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 W1_H02E0001
arc: D3 V00B0100
arc: D4 H00L0100
arc: D5 F2
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 F4
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000010000000
word: SLICEA.K1.INIT 0001010101000100
word: SLICEC.K1.INIT 1000100000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K0.INIT 0000110000001100
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000011100001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R28C17:PLC2
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: A1 E1_H01E0001
arc: A3 E1_H01E0001
arc: B0 V00B0000
arc: B1 V02S0301
arc: B3 V02S0301
arc: C0 H00L0000
arc: C1 H00L0100
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02S0201
arc: D3 N1_V01S0000
arc: E1_H01E0001 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q3
word: SLICEA.K0.INIT 0011110011110000
word: SLICEB.K1.INIT 0110011010101010
word: SLICEA.K1.INIT 0111100011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C19:PLC2
arc: W1_H02W0401 W3_H06E0203

.tile R28C23:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R28C29:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R28C35:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R28C41:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103

.tile R28C47:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R28C53:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R28C59:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R28C65:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R28C71:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile R28C77:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile R28C83:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R28C89:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R28C95:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R28C98:PLC2
arc: S3_V06S0303 H06E0303

.tile R29C10:PLC2
arc: N1_V02N0401 E3_H06W0203
arc: A0 E1_H02W0701
arc: B3 E1_H01W0100
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D3 S1_V02N0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: V01S0000 F3
word: SLICEA.K0.INIT 0101010110101010
word: SLICEB.K1.INIT 1100000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R29C11:PLC2
arc: A1 V02N0501
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 F5
arc: B4 V02N0501
arc: B6 F3
arc: B7 F3
arc: C0 V02N0601
arc: C1 V02S0401
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 V00T0100
arc: C7 V00T0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00T0100
arc: D3 H02E0001
arc: D4 V02S0401
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q1
word: SLICEC.K1.INIT 0000010100000101
word: SLICEB.K1.INIT 0000000000000101
word: SLICED.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000000000001000
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1010010110101010
word: SLICEC.K0.INIT 1111111100000111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R29C12:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W1_H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0701 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 E1_H01E0001
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 V02N0301
arc: C0 E1_H02W0401
arc: C1 H02W0401
arc: C3 H02W0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 F2
arc: D2 S1_V02N0201
arc: D3 V02S0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V02N0101 F3
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0000011000001010
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0111111110000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R29C13:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 V01N0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 V02S0001
arc: W1_H02W0401 N1_V01S0000
arc: A1 H00L0100
arc: A3 H00L0100
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 V00B0000
arc: B3 V02N0101
arc: B4 H02E0301
arc: B6 H02E0101
arc: C0 V02S0601
arc: C1 F4
arc: C3 V02N0601
arc: C7 V02S0001
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 N1_V01S0000
arc: D3 H02E0201
arc: D4 H02E0001
arc: D6 V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F3
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111001100001100
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0000000001101010
word: SLICED.K0.INIT 0000000011001100
word: SLICED.K1.INIT 1010000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R29C14:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: A0 F7
arc: A2 V00T0000
arc: A3 H01E0001
arc: A4 V00T0000
arc: A6 H02E0501
arc: A7 F5
arc: B0 V00T0000
arc: B1 Q1
arc: B2 E1_H01W0100
arc: B3 H02E0301
arc: B4 N1_V01S0000
arc: B6 V00B0000
arc: B7 F3
arc: C0 N1_V01S0100
arc: C1 V02S0601
arc: C2 N1_V01S0100
arc: C3 V02N0601
arc: C4 E1_H01E0101
arc: C5 V01N0101
arc: C6 H02E0601
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 H01E0101
arc: D5 V02S0601
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F3
arc: W1_H02W0101 F3
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0111001001110000
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1010000001101100
word: SLICEC.K0.INIT 1000000010000000
word: SLICEA.K1.INIT 0011001100001100
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C15:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0701 H02W0701
arc: A2 F5
arc: A5 N1_V01S0100
arc: A6 W1_H02E0701
arc: A7 H02E0501
arc: B0 V00T0000
arc: B1 V02N0301
arc: B4 H02E0301
arc: B5 V02N0501
arc: B6 F1
arc: C0 V02S0601
arc: C2 E1_H01W0000
arc: C4 H01E0001
arc: C5 N1_V02S0201
arc: C6 H02E0401
arc: C7 F4
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 F2
arc: D2 N1_V01S0000
arc: D4 H02E0001
arc: D5 H00R0100
arc: D6 V02S0401
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: V01S0100 F7
arc: W1_H02W0201 F2
arc: W1_H02W0401 F6
word: SLICEA.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1010000010100000
word: SLICEA.K0.INIT 1111001100001100
word: SLICED.K0.INIT 0100000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C16:PLC2
arc: E1_H02E0601 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: V00T0100 V02S0701
arc: A0 F5
arc: A1 E1_H01E0001
arc: A2 V00T0000
arc: A3 F5
arc: A5 N1_V02S0301
arc: B2 H01W0100
arc: B3 H00L0000
arc: B4 V01S0000
arc: C0 V02S0601
arc: C1 N1_V01S0100
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 E1_H01E0101
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02S0001
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D5 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: H01W0100 Q1
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: N1_V02N0301 Q1
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 1100000010000000
word: SLICEA.K0.INIT 0000010110101010
word: SLICEC.K0.INIT 0000000011001100
word: SLICEA.K1.INIT 0101101010101010
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R29C17:PLC2
arc: H00L0000 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: V00T0000 V02S0401
arc: A0 H02E0501
arc: C0 H00L0000
arc: C2 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 V01S0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0101111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C19:PLC2
arc: W1_H02W0201 S1_V02N0201

.tile R2C11:PLC2
arc: N1_V01N0101 S3_V06N0203

.tile R2C13:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R2C14:PLC2
arc: N1_V02N0701 S3_V06N0203

.tile R2C16:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R2C17:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303

.tile R2C18:PLC2
arc: N1_V02N0201 H02E0201

.tile R2C23:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C29:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C35:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R2C41:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R2C47:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R2C53:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R2C59:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R2C65:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R2C68:PLC2
arc: N1_V02N0501 H06E0303

.tile R30C10:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0201 E1_H01W0000

.tile R30C11:PLC2
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: A0 F7
arc: A3 V00B0000
arc: A6 F5
arc: B4 F3
arc: B6 N1_V01S0000
arc: B7 F3
arc: C5 V02N0201
arc: C6 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: V01S0000 F3
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1000000010000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R30C12:PLC2
arc: E1_H02E0001 V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H01E0101
arc: S1_V02S0201 H01E0001
arc: V00B0000 H02W0401
arc: V00T0000 H02W0001
arc: A0 F5
arc: A1 F5
arc: A5 H02W0701
arc: B1 Q1
arc: B2 V01N0001
arc: B4 N1_V01S0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: C4 H02W0601
arc: C5 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V02S0201
arc: D5 V02S0601
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 F4
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0000110000001100
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1010010110101010
word: SLICEA.K1.INIT 0000011000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C13:PLC2
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02E0201
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V06S0203
arc: A0 V02N0701
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 V02N0501
arc: A7 N1_V01S0100
arc: B0 H01W0100
arc: B1 H02W0101
arc: B2 H02E0101
arc: B3 H01W0100
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 H02W0401
arc: C3 H00L0000
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 F2
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0301 F3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V02N0501 F7
arc: W1_H02W0001 Q0
word: SLICEA.K1.INIT 0100011000001010
word: SLICED.K1.INIT 0000000000000101
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000001000000000
word: SLICEA.K0.INIT 0010011000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R30C14:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H06E0303
arc: V00T0000 H02E0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: A0 V02S0501
arc: A1 H00L0100
arc: A3 V00T0000
arc: A5 V02N0101
arc: B1 H01W0100
arc: B3 W1_H02E0101
arc: B7 N1_V02S0701
arc: C1 N1_V02S0601
arc: C3 H02E0401
arc: C5 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D3 W1_H02E0201
arc: D5 E1_H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0301 F3
arc: V01S0000 Q1
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0101010110101010
word: SLICEA.K1.INIT 0000011000001010
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K1.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R30C15:PLC2
arc: H00L0000 E1_H02W0201
arc: H00L0100 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 H01E0001
arc: A1 E1_H01E0001
arc: A5 H02E0501
arc: B0 H01W0100
arc: B1 H02E0301
arc: B5 H00L0000
arc: C0 N1_V02S0601
arc: C1 H00L0100
arc: C5 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 V00T0100
arc: D5 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0011001100001100
word: SLICEA.K1.INIT 0110110011001100
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C16:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W3_H06W0303 E1_H01W0100
arc: A3 N1_V02S0501
arc: A4 F5
arc: A5 N1_V01S0100
arc: B0 H01W0100
arc: B4 N1_V02S0501
arc: B5 H02W0301
arc: C0 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 N1_V02S0401
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICEB.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0011001100001100
word: SLICEC.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 1000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R30C17:PLC2
arc: W1_H02W0301 N1_V02S0301
arc: A0 H00L0000
arc: A1 F5
arc: A2 F5
arc: A3 V01N0101
arc: A4 F5
arc: B2 V02N0301
arc: B3 H00L0000
arc: B4 V01S0000
arc: C0 H02E0601
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 E1_H02W0401
arc: C4 V00T0100
arc: C5 S1_V02N0001
arc: C7 V00T0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V02N0001
arc: D5 V01N0001
arc: D7 S1_V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0201 Q2
arc: N1_V02N0501 F7
arc: S1_V02S0301 Q1
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1010010110101010
word: SLICEB.K0.INIT 0000011000001100
word: SLICEC.K0.INIT 1000000010000000
word: SLICEA.K0.INIT 0101010100001010
word: SLICEB.K1.INIT 0011000010110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C19:PLC2
arc: W1_H02W0401 W3_H06E0203

.tile R31C10:PLC2
arc: N1_V02N0001 E1_H01W0000

.tile R31C11:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: V00B0000 V02S0001
arc: A0 E1_H02W0501
arc: A2 V00B0000
arc: A3 E1_H01E0001
arc: B0 H01W0100
arc: B1 Q1
arc: C0 N1_V01S0100
arc: C1 E1_H02W0601
arc: C3 N1_V01S0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 F2
arc: D2 N1_V01S0000
arc: D3 V02S0001
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V02N0001 F0
arc: N1_V02N0101 Q1
arc: V01S0000 F3
word: SLICEA.K0.INIT 1010101110101111
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1111001100001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R31C12:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: S1_V02S0201 E1_H01W0000
arc: B0 V00T0000
arc: C0 H02W0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0011001100001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R31C13:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: A1 V02S0501
arc: B0 V02S0301
arc: B1 V00T0000
arc: C0 V02S0601
arc: C1 N1_V02S0401
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 S1_V02N0201
arc: E1_H01E0001 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 F1
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F1
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: V01S0100 F1
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000001111001100
word: SLICEA.K1.INIT 0111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R31C14:PLC2
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: A0 H02E0701
arc: C0 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1010010110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C15:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 W1_H02E0401
arc: V00B0000 W1_H02E0401
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A5 E1_H01W0000
arc: B1 V00T0000
arc: B2 F3
arc: B7 V01S0000
arc: C0 W1_H02E0601
arc: C2 H00L0000
arc: C3 W1_H02E0601
arc: C7 V00T0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D3 V00T0100
arc: D5 V02S0401
arc: D7 E1_H01W0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W1_H02W0501 F7
word: SLICEB.K0.INIT 0111111110000000
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 0000010110101010
word: SLICEA.K1.INIT 0111011110001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R31C16:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N3_V06N0103 H06E0103
arc: W1_H02W0101 E1_H01W0100
arc: B0 H01W0100
arc: C0 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111001100001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R31C17:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: A0 F5
arc: A2 V00T0000
arc: A4 F5
arc: B1 Q1
arc: B2 V02S0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H00L0100
arc: C4 V00T0000
arc: C5 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 H00R0000
arc: D2 N1_V01S0000
arc: D5 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: W1_H02W0201 Q0
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000010110101010
word: SLICEC.K0.INIT 1010000010100000
word: SLICEA.K1.INIT 0011001100001100
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C19:PLC2
arc: N1_V02N0201 W3_H06E0103

.tile R32C11:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 E1_H02W0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: B0 E1_H01W0100
arc: C0 E1_H01W0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0111111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C124:PLC2
arc: E1_H02E0701 V02N0701

.tile R32C12:PLC2
arc: A4 E1_H01W0000
arc: B4 H00L0000
arc: C0 H02E0601
arc: C4 V00T0100
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D4 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C13:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0100 V02S0301
arc: W1_H02W0101 N1_V01S0100
arc: A0 H01E0001
arc: B0 H02E0101
arc: B1 V02N0301
arc: C1 N1_V01N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N3_V06N0003 Q0
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0111011110001000
word: SLICEA.K1.INIT 0011110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C14:PLC2
arc: S1_V02S0601 E1_H01W0000
arc: A0 E1_H01E0001
arc: B0 E1_H01W0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: E1_H01E0001 Q1
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: S1_V02S0101 Q1
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0111111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C15:PLC2
arc: B1 H02E0101
arc: C1 V02N0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: V01S0100 Q1
word: SLICEA.K1.INIT 0011111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C17:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000

.tile R32C21:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R32C27:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R32C33:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R32C39:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R32C3:PLC2
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301

.tile R32C45:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R32C51:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R32C57:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R32C5:PLC2
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203

.tile R32C63:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R32C69:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R32C75:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R32C7:PLC2
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000

.tile R32C81:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R32C87:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R32C8:PLC2
arc: H01W0000 E3_H06W0103

.tile R32C93:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R32C96:PLC2
arc: S3_V06S0203 H06E0203

.tile R33C103:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C104:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R33C109:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C110:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R33C115:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C116:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R33C121:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C122:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R33C124:PLC2
arc: N1_V02N0701 H06E0203

.tile R33C12:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 H02W0201
arc: A1 H00L0000
arc: A4 V00T0000
arc: B1 V00T0000
arc: B4 N1_V01S0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C4 V00T0100
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D4 E1_H01W0100
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000111111110000
word: SLICEA.K1.INIT 0111111110000000
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C13:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0101 N1_V02S0101
arc: A1 E1_H01E0001
arc: B0 V00T0000
arc: B1 E1_H01W0100
arc: C0 H02E0601
arc: C1 N1_V01S0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 E1_H02W0001
arc: E1_H01E0001 Q1
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0011110011001100
word: SLICEA.K1.INIT 0110101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C14:PLC2
arc: H00R0000 N1_V02S0601
arc: N1_V02N0401 W1_H02E0401
arc: A2 V00T0000
arc: A6 V02S0101
arc: B2 H02E0301
arc: B6 N1_V01S0000
arc: C0 F6
arc: C2 F6
arc: C6 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 H02E0001
arc: D6 V02S0601
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N3_V06N0103 F2
arc: V00T0000 Q0
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C15:PLC2
arc: N1_V02N0401 H06E0203
arc: W1_H02W0001 H01E0001

.tile R33C17:PLC2
arc: N3_V06N0103 H06E0103

.tile R33C18:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C19:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C20:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C24:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R33C25:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C26:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C30:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R33C31:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R33C32:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C36:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C37:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R33C38:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C3:PLC2
arc: S1_V02S0701 H06W0203

.tile R33C42:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C43:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R33C44:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C48:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R33C49:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R33C50:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R33C54:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R33C55:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C56:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R33C60:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R33C61:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C62:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R33C66:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C67:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R33C68:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R33C6:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R33C72:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C73:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R33C74:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R33C78:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C79:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R33C7:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R33C80:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R33C84:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R33C85:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R33C86:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R33C90:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R33C91:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R33C92:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R33C96:PLC2
arc: S3_V06S0103 W3_H06E0103

.tile R33C97:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R33C98:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R35C3:PLC2
arc: W1_H02W0701 N1_V02S0701

.tile R38C96:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R39C96:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R3C14:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R3C17:PLC2
arc: N1_V02N0701 S3_V06N0203

.tile R3C20:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R40C98:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R44C104:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R44C110:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R44C116:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R44C122:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303

.tile R44C124:PLC2
arc: E1_H02E0501 W1_H02E0501

.tile R44C14:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R44C20:PLC2
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1

.tile R44C26:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R44C32:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R44C38:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R44C44:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R44C50:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R44C56:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R44C62:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R44C68:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R44C74:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R44C7:PLC2
arc: W3_H06W0203 E1_H01W0000

.tile R44C80:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R44C86:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R44C8:PLC2
arc: H01W0000 E3_H06W0103

.tile R44C92:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R44C96:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R44C98:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R45C96:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R50C96:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R51C96:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R52C98:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R56C96:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R57C96:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R62C96:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R63C96:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R64C98:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R68C96:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R69C96:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R74C96:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R75C96:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R76C98:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R80C96:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R81C96:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R86C96:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R87C96:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R88C98:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R8C11:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R8C13:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R8C14:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R8C16:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R8C17:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203

.tile R92C96:PLC2
arc: S1_V02S0001 N3_V06S0003

.tile R93C96:PLC2
arc: V01S0100 N3_V06S0303

.tile R9C14:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R9C17:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R9C20:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile TAP_R25C13:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R26C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R27C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R28C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R29C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R30C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R31C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R32C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R33C13:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

