$date
	Mon Oct 15 16:13:05 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb4 $end
$var wire 1 ! ca $end
$var wire 1 " sum1 $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module A $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) c1 $end
$var wire 1 ! ca $end
$var wire 1 * co $end
$var wire 1 " sum1 $end
$var wire 1 + sumo $end
$scope module A $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 * co $end
$var wire 1 + sum $end
$upscope $end
$scope module B $end
$var wire 1 + a $end
$var wire 1 ( b $end
$var wire 1 ) co $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1"
1+
1#
1&
#3
1$
1'
0#
0&
#6
0"
1!
0+
1*
1#
1&
#10
0!
1"
0*
1%
1(
0$
0'
0#
0&
#15
1!
0"
1)
1+
1#
1&
#21
1$
1'
0#
0&
#28
1"
0)
0+
1*
1#
1&
#36
