Reading pref.tcl

# 2021.2

# vsim -c work.tb -voptargs="+acc" -do "log -r /*; run 100 ns; q" 
# Start time: 16:13:53 on Aug 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.tb(tb)#1
# Loading thesis.bitarrays
# Loading work.rom(rom)#1
# ** Note: Reading file ROM_TEST...
#    Time: 0 ns  Iteration: 0  Instance: /tb/ROM_16bit File: rom.vhd
# ** Warning: The file ROM_TEST contains more data than the size of ther rom (2^15). The rest will be ignored.
#    Time: 0 ns  Iteration: 0  Instance: /tb/ROM_16bit File: rom.vhd
# ** Note: File finished when counter was 32767
#    Time: 0 ns  Iteration: 0  Instance: /tb/ROM_16bit File: rom.vhd
# ** Note: ROM Setup finished. file(ROM_TEST)
#    Time: 0 ns  Iteration: 0  Instance: /tb/ROM_16bit File: rom.vhd
# log -r /*
#  run 100 ns
#  q
# End time: 16:13:54 on Aug 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Break key hit
