<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p287" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_287{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_287{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_287{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_287{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_287{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t6_287{left:673px;bottom:1078px;}
#t7_287{left:685px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t8_287{left:70px;bottom:1054px;letter-spacing:-0.37px;word-spacing:-0.28px;}
#t9_287{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_287{left:70px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_287{left:70px;bottom:988px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#tc_287{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_287{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_287{left:70px;bottom:896px;letter-spacing:0.12px;}
#tf_287{left:152px;bottom:896px;letter-spacing:0.15px;word-spacing:0.01px;}
#tg_287{left:70px;bottom:872px;word-spacing:-1.29px;}
#th_287{left:70px;bottom:855px;letter-spacing:0.01px;word-spacing:-0.46px;}
#ti_287{left:188px;bottom:855px;letter-spacing:-0.01px;word-spacing:-0.52px;}
#tj_287{left:343px;bottom:855px;letter-spacing:-0.02px;word-spacing:-0.49px;}
#tk_287{left:70px;bottom:839px;word-spacing:-0.5px;}
#tl_287{left:70px;bottom:814px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tm_287{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_287{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_287{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_287{left:91px;bottom:733px;letter-spacing:-0.11px;}
#tq_287{left:91px;bottom:715px;letter-spacing:-0.11px;}
#tr_287{left:91px;bottom:697px;letter-spacing:-0.11px;}
#ts_287{left:91px;bottom:678px;letter-spacing:-0.12px;}
#tt_287{left:91px;bottom:648px;letter-spacing:-0.11px;}
#tu_287{left:91px;bottom:629px;letter-spacing:-0.11px;}
#tv_287{left:91px;bottom:611px;letter-spacing:-0.11px;}
#tw_287{left:91px;bottom:593px;letter-spacing:-0.12px;}
#tx_287{left:70px;bottom:568px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#ty_287{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tz_287{left:70px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_287{left:70px;bottom:510px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t11_287{left:70px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_287{left:70px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_287{left:70px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_287{left:573px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#t15_287{left:738px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t16_287{left:70px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_287{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t18_287{left:70px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t19_287{left:70px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_287{left:91px;bottom:347px;letter-spacing:-0.11px;}
#t1b_287{left:91px;bottom:328px;letter-spacing:-0.12px;}
#t1c_287{left:91px;bottom:310px;letter-spacing:-0.11px;}
#t1d_287{left:91px;bottom:292px;letter-spacing:-0.12px;}
#t1e_287{left:91px;bottom:261px;letter-spacing:-0.11px;}
#t1f_287{left:91px;bottom:243px;letter-spacing:-0.12px;}
#t1g_287{left:217px;bottom:243px;}
#t1h_287{left:228px;bottom:243px;letter-spacing:-0.16px;}
#t1i_287{left:118px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_287{left:91px;bottom:206px;letter-spacing:-0.13px;}
#t1k_287{left:91px;bottom:189px;letter-spacing:-0.11px;}
#t1l_287{left:91px;bottom:171px;letter-spacing:-0.12px;}
#t1m_287{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t1n_287{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1o_287{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_287{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_287{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_287{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_287{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_287{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_287{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_287{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_287{font-size:14px;font-family:Symbol_3ef;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts287" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg287Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg287" style="-webkit-user-select: none;"><object width="935" height="1210" data="287/287.svg" type="image/svg+xml" id="pdf287" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_287" class="t s1_287">Vol. 3A </span><span id="t2_287" class="t s1_287">9-5 </span>
<span id="t3_287" class="t s2_287">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_287" class="t s3_287">Software enables split-lock disable by setting MSR_MEMORY_CTRL[29]. When this bit is set, a locked access to </span>
<span id="t5_287" class="t s3_287">multiple cache lines causes an alignment-check exception (#AC) with a zero error code. </span>
<span id="t6_287" class="t s4_287">1 </span>
<span id="t7_287" class="t s3_287">The locked access does </span>
<span id="t8_287" class="t s3_287">not occur. </span>
<span id="t9_287" class="t s3_287">While MSR_MEMORY_CTRL is not an architectural MSR, the behavior described above is consistent across </span>
<span id="ta_287" class="t s3_287">processor models that enumerate the support in IA32_CORE_CAPABILITIES. </span>
<span id="tb_287" class="t s3_287">In addition to these features that disable bus locks, there are features that allow software to detect when a bus lock </span>
<span id="tc_287" class="t s3_287">has occurred. See Section 18.3.1.6 for information about OS bus-lock detection and Section 26.2 for information </span>
<span id="td_287" class="t s3_287">about the VMM bus-lock detection. </span>
<span id="te_287" class="t s5_287">9.1.3 </span><span id="tf_287" class="t s5_287">Handling Self- and Cross-Modifying Code </span>
<span id="tg_287" class="t s3_287">The act of a processor writing data into a currently executing code segment with the intent of executing that data </span>
<span id="th_287" class="t s3_287">as code is called </span><span id="ti_287" class="t s6_287">self-modifying code</span><span id="tj_287" class="t s3_287">. IA-32 processors exhibit model-specific behavior when executing self- </span>
<span id="tk_287" class="t s3_287">modified code, depending upon how far ahead of the current execution pointer the code has been modified. </span>
<span id="tl_287" class="t s3_287">As processor microarchitectures become more complex and start to speculatively execute code ahead of the retire- </span>
<span id="tm_287" class="t s3_287">ment point (as in P6 and more recent processor families), the rules regarding which code should execute, pre- or </span>
<span id="tn_287" class="t s3_287">post-modification, become blurred. To write self-modifying code and ensure that it is compliant with current and </span>
<span id="to_287" class="t s3_287">future versions of the IA-32 architectures, use one of the following coding options: </span>
<span id="tp_287" class="t s7_287">(* OPTION 1 *) </span>
<span id="tq_287" class="t s7_287">Store modified code (as data) into code segment; </span>
<span id="tr_287" class="t s7_287">Jump to new code or an intermediate location; </span>
<span id="ts_287" class="t s7_287">Execute new code; </span>
<span id="tt_287" class="t s7_287">(* OPTION 2 *) </span>
<span id="tu_287" class="t s7_287">Store modified code (as data) into code segment; </span>
<span id="tv_287" class="t s7_287">Execute a serializing instruction; (* For example, CPUID instruction *) </span>
<span id="tw_287" class="t s7_287">Execute new code; </span>
<span id="tx_287" class="t s3_287">The use of one of these options is not required for programs intended to run on the Pentium or Intel486 processors, </span>
<span id="ty_287" class="t s3_287">but are recommended to ensure compatibility with the P6 and more recent processor families. </span>
<span id="tz_287" class="t s3_287">Self-modifying code will execute at a lower level of performance than non-self-modifying or normal code. The </span>
<span id="t10_287" class="t s3_287">degree of the performance deterioration will depend upon the frequency of modification and specific characteristics </span>
<span id="t11_287" class="t s3_287">of the code. </span>
<span id="t12_287" class="t s3_287">The act of one processor writing data into the currently executing code segment of a second processor with the </span>
<span id="t13_287" class="t s3_287">intent of having the second processor execute that data as code is called </span><span id="t14_287" class="t s6_287">cross-modifying code</span><span id="t15_287" class="t s3_287">. As with self- </span>
<span id="t16_287" class="t s3_287">modifying code, IA-32 processors exhibit model-specific behavior when executing cross-modifying code, </span>
<span id="t17_287" class="t s3_287">depending upon how far ahead of the executing processors current execution pointer the code has been modified. </span>
<span id="t18_287" class="t s3_287">To write cross-modifying code and ensure that it is compliant with current and future versions of the IA-32 archi- </span>
<span id="t19_287" class="t s3_287">tecture, the following processor synchronization algorithm must be implemented: </span>
<span id="t1a_287" class="t s7_287">(* Action of Modifying Processor *) </span>
<span id="t1b_287" class="t s7_287">Memory_Flag := 0; (* Set Memory_Flag to value other than 1 *) </span>
<span id="t1c_287" class="t s7_287">Store modified code (as data) into code segment; </span>
<span id="t1d_287" class="t s7_287">Memory_Flag := 1; </span>
<span id="t1e_287" class="t s7_287">(* Action of Executing Processor *) </span>
<span id="t1f_287" class="t s7_287">WHILE (Memory_Flag </span><span id="t1g_287" class="t s8_287">≠ </span><span id="t1h_287" class="t s7_287">1) </span>
<span id="t1i_287" class="t s7_287">Wait for code to update; </span>
<span id="t1j_287" class="t s7_287">ELIHW; </span>
<span id="t1k_287" class="t s7_287">Execute serializing instruction; (* For example, CPUID instruction *) </span>
<span id="t1l_287" class="t s7_287">Begin executing modified code; </span>
<span id="t1m_287" class="t s7_287">1. </span><span id="t1n_287" class="t s7_287">Other alignment-check exceptions occur only if CR0.AM = 1, EFLAGS.AC = 1, and CPL = 3. The alignment-check exceptions resulting </span>
<span id="t1o_287" class="t s7_287">from split-lock disable may occur even if CR0.AM = 0, EFLAGS.AC = 0, or CPL &lt; 3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
