<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_250 <= ((pushBtnPin109_db AND NOT u1/PB_sync_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pushBtnPin109_db AND u1/PB_sync_1));
</td></tr><tr><td>
FDCPE_cnt0: FDCPE port map (cnt(0),cnt_D(0),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_D(0) <= (cnt_en AND NOT cnt(0));
</td></tr><tr><td>
FDCPE_cnt1: FDCPE port map (cnt(1),cnt_D(1),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_D(1) <= ((cnt_en AND cnt(0) AND NOT cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND NOT cnt(0) AND cnt(1)));
</td></tr><tr><td>
FTCPE_cnt2: FTCPE port map (cnt(2),cnt_T(2),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(2) <= ((NOT cnt_en AND cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1)));
</td></tr><tr><td>
FTCPE_cnt3: FTCPE port map (cnt(3),cnt_T(3),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(3) <= ((NOT cnt_en AND cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2)));
</td></tr><tr><td>
FTCPE_cnt4: FTCPE port map (cnt(4),cnt_T(4),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(4) <= ((NOT cnt_en AND cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3)));
</td></tr><tr><td>
FTCPE_cnt5: FTCPE port map (cnt(5),cnt_T(5),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(5) <= ((NOT cnt_en AND cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(4)));
</td></tr><tr><td>
FTCPE_cnt6: FTCPE port map (cnt(6),cnt_T(6),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(6) <= ((NOT cnt_en AND cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(4) AND cnt(5)));
</td></tr><tr><td>
FTCPE_cnt7: FTCPE port map (cnt(7),cnt_T(7),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(7) <= ((NOT cnt_en AND cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(4) AND cnt(5) AND cnt(6)));
</td></tr><tr><td>
FTCPE_cnt8: FTCPE port map (cnt(8),cnt_T(8),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(8) <= ((NOT cnt_en AND cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(4) AND cnt(5) AND cnt(6) AND cnt(7)));
</td></tr><tr><td>
FTCPE_cnt9: FTCPE port map (cnt(9),cnt_T(9),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(9) <= ((NOT cnt_en AND cnt(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8)));
</td></tr><tr><td>
FTCPE_cnt10: FTCPE port map (cnt(10),cnt_T(10),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(10) <= ((NOT cnt_en AND cnt(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(1) AND cnt(2) AND cnt(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND cnt(9)));
</td></tr><tr><td>
FTCPE_cnt11: FTCPE port map (cnt(11),cnt_T(11),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(11) <= ((NOT cnt_en AND cnt(11))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9)));
</td></tr><tr><td>
FTCPE_cnt12: FTCPE port map (cnt(12),cnt_T(12),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(12) <= ((NOT cnt_en AND cnt(12))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11)));
</td></tr><tr><td>
FTCPE_cnt13: FTCPE port map (cnt(13),cnt_T(13),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(13) <= ((NOT cnt_en AND cnt(13))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12)));
</td></tr><tr><td>
FTCPE_cnt14: FTCPE port map (cnt(14),cnt_T(14),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(14) <= ((NOT cnt_en AND cnt(14))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13)));
</td></tr><tr><td>
FTCPE_cnt15: FTCPE port map (cnt(15),cnt_T(15),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(15) <= ((NOT cnt_en AND cnt(15))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14)));
</td></tr><tr><td>
FTCPE_cnt16: FTCPE port map (cnt(16),cnt_T(16),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(16) <= ((NOT cnt_en AND cnt(16))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15)));
</td></tr><tr><td>
FTCPE_cnt17: FTCPE port map (cnt(17),cnt_T(17),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(17) <= ((NOT cnt_en AND cnt(17))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16)));
</td></tr><tr><td>
FTCPE_cnt18: FTCPE port map (cnt(18),cnt_T(18),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(18) <= ((NOT cnt_en AND cnt(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16) AND cnt(17)));
</td></tr><tr><td>
FTCPE_cnt19: FTCPE port map (cnt(19),cnt_T(19),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(19) <= ((NOT cnt_en AND cnt(19))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18)));
</td></tr><tr><td>
FTCPE_cnt20: FTCPE port map (cnt(20),cnt_T(20),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(20) <= ((NOT cnt_en AND cnt(20))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19)));
</td></tr><tr><td>
FTCPE_cnt21: FTCPE port map (cnt(21),cnt_T(21),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(21) <= ((NOT cnt_en AND cnt(21))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(20)));
</td></tr><tr><td>
FTCPE_cnt22: FTCPE port map (cnt(22),cnt_T(22),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(22) <= ((NOT cnt_en AND cnt(22))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(20) AND cnt(21)));
</td></tr><tr><td>
FTCPE_cnt23: FTCPE port map (cnt(23),cnt_T(23),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(23) <= ((NOT cnt_en AND cnt(23))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(20) AND cnt(21) AND cnt(22)));
</td></tr><tr><td>
FTCPE_cnt24: FTCPE port map (cnt(24),cnt_T(24),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;cnt_T(24) <= ((cnt(24) AND NOT cnt_en)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (cnt_en AND cnt(0) AND cnt(10) AND cnt(1) AND cnt(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(3) AND cnt(4) AND cnt(5) AND cnt(6) AND cnt(7) AND cnt(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(9) AND cnt(11) AND cnt(12) AND cnt(13) AND cnt(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(15) AND cnt(16) AND cnt(17) AND cnt(18) AND cnt(19) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	cnt(20) AND cnt(21) AND cnt(22) AND cnt(23)));
</td></tr><tr><td>
FDCPE_cnt_en: FDCPE port map (cnt_en,NOT cnt(24),clkPin106,'0','0',cnt_en__or0000);
</td></tr><tr><td>
</td></tr><tr><td>
cnt_en__or0000 <= ((cnt(24))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pushBtnPin104_db2 AND pushBtnPin104_db1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pushBtnPin109_db2 AND pushBtnPin109_db1));
</td></tr><tr><td>
FTCPE_ledPin100: FTCPE port map (ledPin100,ledPin100_T,clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ledPin100_T <= ((cnt(24) AND pushBtnPin104_db2 AND ledPin100)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pushBtnPin104_db2 AND pushBtnPin104_db1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ledPin100));
</td></tr><tr><td>
FTCPE_ledPin200: FTCPE port map (ledPin200,ledPin200_T,clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ledPin200_T <= ((cnt(24) AND pushBtnPin109_db2 AND ledPin200)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pushBtnPin109_db2 AND pushBtnPin109_db1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT ledPin200));
</td></tr><tr><td>
FDCPE_pushBtnPin104_db1: FDCPE port map (pushBtnPin104_db1,pushBtnPin104_db,clkPin106,'0','0','1');
</td></tr><tr><td>
FDCPE_pushBtnPin104_db2: FDCPE port map (pushBtnPin104_db2,pushBtnPin104_db1,clkPin106,'0','0','1');
</td></tr><tr><td>
FTCPE_pushBtnPin104_db: FTCPE port map (pushBtnPin104_db,pushBtnPin104_db_T,clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pushBtnPin104_db_T <= (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(6) AND u0/PB_cnt(7) AND u0/PB_cnt(8) AND u0/PB_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(10));
</td></tr><tr><td>
FDCPE_pushBtnPin109_db1: FDCPE port map (pushBtnPin109_db1,pushBtnPin109_db,clkPin106,'0','0','1');
</td></tr><tr><td>
FDCPE_pushBtnPin109_db2: FDCPE port map (pushBtnPin109_db2,pushBtnPin109_db1,clkPin106,'0','0','1');
</td></tr><tr><td>
FTCPE_pushBtnPin109_db: FTCPE port map (pushBtnPin109_db,pushBtnPin109_db_T,clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;pushBtnPin109_db_T <= (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(6) AND u1/PB_cnt(7) AND u1/PB_cnt(8) AND u1/PB_cnt(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(10));
</td></tr><tr><td>
</td></tr><tr><td>
relayACPin215 <= (ledPin200 AND relayDCPin115);
</td></tr><tr><td>
FTCPE_relayDCPin115: FTCPE port map (relayDCPin115,relayDCPin115_T,clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;relayDCPin115_T <= ((cnt(24) AND pushBtnPin104_db2 AND relayDCPin115)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pushBtnPin104_db2 AND pushBtnPin104_db1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT relayDCPin115));
</td></tr><tr><td>
FDCPE_u0/PB_cnt0: FDCPE port map (u0/PB_cnt(0),u0/PB_cnt_D(0),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(0) <= (NOT u0/PB_cnt(0) AND u0/PB_sync_0.COMB);
</td></tr><tr><td>
FDCPE_u0/PB_cnt1: FDCPE port map (u0/PB_cnt(1),u0/PB_cnt_D(1),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(1) <= ((u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND NOT u0/PB_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1)));
</td></tr><tr><td>
FDCPE_u0/PB_cnt2: FDCPE port map (u0/PB_cnt(2),u0/PB_cnt_D(2),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(2) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1));
</td></tr><tr><td>
FDCPE_u0/PB_cnt3: FDCPE port map (u0/PB_cnt(3),u0/PB_cnt_D(3),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(3) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2));
</td></tr><tr><td>
FTCPE_u0/PB_cnt4: FTCPE port map (u0/PB_cnt(4),u0/PB_cnt_T(4),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_T(4) <= ((NOT u0/PB_sync_0.COMB AND u0/PB_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3)));
</td></tr><tr><td>
FDCPE_u0/PB_cnt5: FDCPE port map (u0/PB_cnt(5),u0/PB_cnt_D(5),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(5) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4));
</td></tr><tr><td>
FDCPE_u0/PB_cnt6: FDCPE port map (u0/PB_cnt(6),u0/PB_cnt_D(6),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(6) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5));
</td></tr><tr><td>
FDCPE_u0/PB_cnt7: FDCPE port map (u0/PB_cnt(7),u0/PB_cnt_D(7),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(7) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(6));
</td></tr><tr><td>
FDCPE_u0/PB_cnt8: FDCPE port map (u0/PB_cnt(8),u0/PB_cnt_D(8),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_D(8) <= (u0/PB_sync_0.COMB AND u0/PB_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(6) AND u0/PB_cnt(7));
</td></tr><tr><td>
FTCPE_u0/PB_cnt9: FTCPE port map (u0/PB_cnt(9),u0/PB_cnt_T(9),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_T(9) <= ((NOT u0/PB_sync_0.COMB AND u0/PB_cnt(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(6) AND u0/PB_cnt(7) AND u0/PB_cnt(8)));
</td></tr><tr><td>
FTCPE_u0/PB_cnt10: FTCPE port map (u0/PB_cnt(10),u0/PB_cnt_T(10),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u0/PB_cnt_T(10) <= ((NOT u0/PB_sync_0.COMB AND u0/PB_cnt(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u0/PB_cnt(0) AND u0/PB_sync_0.COMB AND u0/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(2) AND u0/PB_cnt(3) AND u0/PB_cnt(4) AND u0/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u0/PB_cnt(6) AND u0/PB_cnt(7) AND u0/PB_cnt(8) AND u0/PB_cnt(9)));
</td></tr><tr><td>
</td></tr><tr><td>
u0/PB_sync_0.COMB <= ((pushBtnPin104_db AND NOT u0/PB_sync_1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT pushBtnPin104_db AND u0/PB_sync_1));FDCPE_u0/PB_sync_0: FDCPE port map (u0/PB_sync_0,pushBtnPin104,clkPin106,'0','0','1');
</td></tr><tr><td>
FDCPE_u0/PB_sync_1: FDCPE port map (u0/PB_sync_1,u0/PB_sync_0,clkPin106,'0','0','1');
</td></tr><tr><td>
FDCPE_u1/PB_cnt0: FDCPE port map (u1/PB_cnt(0),u1/PB_cnt_D(0),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(0) <= (NOT u1/PB_cnt(0) AND N_PZ_250);
</td></tr><tr><td>
FDCPE_u1/PB_cnt1: FDCPE port map (u1/PB_cnt(1),u1/PB_cnt_D(1),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(1) <= ((u1/PB_cnt(0) AND N_PZ_250 AND NOT u1/PB_cnt(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1)));
</td></tr><tr><td>
FDCPE_u1/PB_cnt2: FDCPE port map (u1/PB_cnt(2),u1/PB_cnt_D(2),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(2) <= (N_PZ_250 AND u1/PB_cnt(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1));
</td></tr><tr><td>
FDCPE_u1/PB_cnt3: FDCPE port map (u1/PB_cnt(3),u1/PB_cnt_D(3),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(3) <= (N_PZ_250 AND u1/PB_cnt(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2));
</td></tr><tr><td>
FTCPE_u1/PB_cnt4: FTCPE port map (u1/PB_cnt(4),u1/PB_cnt_T(4),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_T(4) <= ((NOT N_PZ_250 AND u1/PB_cnt(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3)));
</td></tr><tr><td>
FDCPE_u1/PB_cnt5: FDCPE port map (u1/PB_cnt(5),u1/PB_cnt_D(5),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(5) <= (N_PZ_250 AND u1/PB_cnt(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4));
</td></tr><tr><td>
FDCPE_u1/PB_cnt6: FDCPE port map (u1/PB_cnt(6),u1/PB_cnt_D(6),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(6) <= (N_PZ_250 AND u1/PB_cnt(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5));
</td></tr><tr><td>
FDCPE_u1/PB_cnt7: FDCPE port map (u1/PB_cnt(7),u1/PB_cnt_D(7),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(7) <= (N_PZ_250 AND u1/PB_cnt(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(6));
</td></tr><tr><td>
FDCPE_u1/PB_cnt8: FDCPE port map (u1/PB_cnt(8),u1/PB_cnt_D(8),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_D(8) <= (N_PZ_250 AND u1/PB_cnt(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(6) AND u1/PB_cnt(7));
</td></tr><tr><td>
FTCPE_u1/PB_cnt9: FTCPE port map (u1/PB_cnt(9),u1/PB_cnt_T(9),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_T(9) <= ((NOT N_PZ_250 AND u1/PB_cnt(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(6) AND u1/PB_cnt(7) AND u1/PB_cnt(8)));
</td></tr><tr><td>
FTCPE_u1/PB_cnt10: FTCPE port map (u1/PB_cnt(10),u1/PB_cnt_T(10),clkPin106,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;u1/PB_cnt_T(10) <= ((NOT N_PZ_250 AND u1/PB_cnt(10))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (u1/PB_cnt(0) AND N_PZ_250 AND u1/PB_cnt(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(2) AND u1/PB_cnt(3) AND u1/PB_cnt(4) AND u1/PB_cnt(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	u1/PB_cnt(6) AND u1/PB_cnt(7) AND u1/PB_cnt(8) AND u1/PB_cnt(9)));
</td></tr><tr><td>
FDCPE_u1/PB_sync_0: FDCPE port map (u1/PB_sync_0,pushBtnPin109,clkPin106,'0','0','1');
</td></tr><tr><td>
FDCPE_u1/PB_sync_1: FDCPE port map (u1/PB_sync_1,u1/PB_sync_0,clkPin106,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
