<div class="wiki-content"><h1 id="id-2020-05-28HWSymphonyStatus-HighLights"><u>HighLights</u></h1><ul><li>Nothing</li></ul><h1 id="id-2020-05-28HWSymphonyStatus-ArchitectureProgress"><u>Architecture Progress</u></h1><ul><li>Continued work on AXI 5 Atomic transaction block.</li><li>Started work on system parameters document<ul><li>example at: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161364/Example+System+Parameter+Document" data-linked-resource-id="16161364" data-linked-resource-version="15" data-linked-resource-type="page">Example System Parameter Document</a></li></ul></li></ul><h1 id="id-2020-05-28HWSymphonyStatus-ArchitecturalPlans"><u>Architectural Plans</u></h1><ul><li>Continue reviewing EA reference manual.</li><li>Continue work on system parameters document.</li></ul><h1 id="id-2020-05-28HWSymphonyStatus-DesignProgress"><u>Design Progress</u></h1><ul><li class="wiki-content">RTL designers started update of CPRs adding in:<ul><li class="wiki-content">parameterTitles</li><li class="wiki-content">descriptions</li><li class="wiki-content">parameterCoverage</li><li class="wiki-content">assertions</li></ul></li><li class="wiki-content">Updated scripting to take check for errors associated with above inserted parameters.</li><li class="wiki-content">Updated document generating scripting to generate constraints based on assertions in CPRs.</li><li class="wiki-content">Fixed bugs associated with Narrow and Length Calculations.</li><li class="wiki-content">Fixed bugs associated with ROB timing fixes.</li><li class="wiki-content">Fixed bugs associated with same size ATU networks.</li><li class="wiki-content">Fixed maximize packet bug.</li><li class="wiki-content">Fixed bugs in data width adapter.</li><li class="wiki-content">Fixed verilator issues associated with really wide data (greater than 1024)</li><li class="wiki-content">Fixing bugs associated with exclusives.</li><li class="wiki-content">Fixing verilator issues associated with write only or ready only AXI interfaces.</li><li class="wiki-content">Holding discussions about how the APB targets are configured in the configuration network.</li><li class="wiki-content">Fixed scripts that extract data from packet spreadsheet.</li><li class="wiki-content">Completed new module organization of data width adapters.<ul><li class="wiki-content">Less modules and more sharing should increase both TACHL coverage and code coverage.</li></ul></li></ul><p class="_mce_tagged_br"><u style="font-size: 24.0px;">Design Plans</u></p><ul><li>Help software with creating a network with Perfmon blocks in it.</li><li>Help software with creating a network with configuration in it.</li><li>Help software with creating a network with VCs in it.</li><li>Support planning effort as needed.</li><li>Add parameters to CPRs needed for parameter coverage.</li></ul><h1 id="id-2020-05-28HWSymphonyStatus-TimingandSpyGlass"><u>Timing and SpyGlass</u></h1><p style="margin-left: 30.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172076/HW-SYM+Weekly+Synthesis+Results" data-linked-resource-id="16172076" data-linked-resource-version="76" data-linked-resource-type="page">HW-SYM Weekly Synthesis Results</a><br/><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172065/HW-SYM+Spyglass+Lint+Regression+Results" data-linked-resource-id="16172065" data-linked-resource-version="67" data-linked-resource-type="page">HW-SYM Spyglass Lint Regression Results</a></p><h1 id="id-2020-05-28HWSymphonyStatus-TravelPlans"><u>Travel Plans</u></h1><p><br/></p><h1 id="id-2020-05-28HWSymphonyStatus-VacationPlans"><u style="font-size: 24.0px;">Vacation Plans</u></h1><p>Jason Villanueva:</p><p style="margin-left: 30.0px;">07/10/2020 - 07/17/2020 (Summer vacation: 6 working days) </p><p>Eric Taylor:</p><p style="margin-left: 30.0px;">06/24/2020 - 06/29/2020 (4 working days)</p><p style="margin-left: 30.0px;"><br/></p></div>