--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf Controller.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock std_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    9.298(R)|    2.944(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock switches<5>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    3.644(F)|    7.332(F)|LED_display_data_not0002|   0.000|
switches<1> |    3.728(F)|    6.597(F)|LED_display_data_not0002|   0.000|
switches<2> |    4.980(F)|    6.449(F)|LED_display_data_not0002|   0.000|
switches<3> |    4.436(F)|    5.339(F)|LED_display_data_not0002|   0.000|
switches<4> |    8.109(F)|    5.714(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<6>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    4.104(F)|    6.757(F)|LED_display_data_not0002|   0.000|
switches<1> |    4.188(F)|    6.022(F)|LED_display_data_not0002|   0.000|
switches<2> |    5.440(F)|    5.874(F)|LED_display_data_not0002|   0.000|
switches<3> |    4.896(F)|    4.764(F)|LED_display_data_not0002|   0.000|
switches<4> |    8.569(F)|    5.139(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<8>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    6.151(F)|    4.198(F)|LED_display_data_not0002|   0.000|
switches<1> |    6.235(F)|    3.463(F)|LED_display_data_not0002|   0.000|
switches<2> |    7.487(F)|    3.315(F)|LED_display_data_not0002|   0.000|
switches<3> |    6.943(F)|    2.205(F)|LED_display_data_not0002|   0.000|
switches<4> |   10.616(F)|    2.580(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<9>
------------+------------+------------+------------------------+--------+
            |Max Setup to|Max Hold to |                        | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)       | Phase  |
------------+------------+------------+------------------------+--------+
switches<0> |    6.372(F)|    3.923(F)|LED_display_data_not0002|   0.000|
switches<1> |    6.456(F)|    3.188(F)|LED_display_data_not0002|   0.000|
switches<2> |    7.708(F)|    3.040(F)|LED_display_data_not0002|   0.000|
switches<3> |    7.164(F)|    1.930(F)|LED_display_data_not0002|   0.000|
switches<4> |   10.837(F)|    2.305(F)|LED_display_data_not0002|   0.000|
------------+------------+------------+------------------------+--------+

Setup/Hold to clock switches<14>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    9.107(R)|    3.182(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock std_clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
seg7_out_2<0>|   16.710(R)|clk               |   0.000|
seg7_out_2<1>|   14.968(R)|clk               |   0.000|
seg7_out_2<2>|   14.985(R)|clk               |   0.000|
seg7_out_2<3>|   17.089(R)|clk               |   0.000|
seg7_out_2<4>|   15.062(R)|clk               |   0.000|
seg7_out_2<5>|   18.826(R)|clk               |   0.000|
seg7_out_2<6>|   17.456(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock switches<5> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   20.020(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   19.933(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   19.573(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   20.401(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   20.246(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   19.580(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   20.052(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   19.451(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   20.833(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   19.786(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   20.946(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   20.189(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   19.692(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   20.856(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   20.897(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   20.615(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock switches<6> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   19.445(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   19.358(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   18.998(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   19.826(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   19.671(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   19.005(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   19.477(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   18.876(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   20.258(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   19.211(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   20.371(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   19.614(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   19.117(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   20.281(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   20.322(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   20.040(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock switches<8> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   16.886(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   16.799(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   16.439(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   17.267(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   17.112(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   16.446(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   16.918(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   16.317(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   17.699(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   16.652(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   17.812(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   17.055(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   16.558(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   17.722(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   17.763(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   17.481(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock switches<9> to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
LEDS<0>     |   16.611(F)|LED_display_data_not0002|   0.000|
LEDS<1>     |   16.524(F)|LED_display_data_not0002|   0.000|
LEDS<2>     |   16.164(F)|LED_display_data_not0002|   0.000|
LEDS<3>     |   16.992(F)|LED_display_data_not0002|   0.000|
LEDS<4>     |   16.837(F)|LED_display_data_not0002|   0.000|
LEDS<5>     |   16.171(F)|LED_display_data_not0002|   0.000|
LEDS<6>     |   16.643(F)|LED_display_data_not0002|   0.000|
LEDS<7>     |   16.042(F)|LED_display_data_not0002|   0.000|
LEDS<8>     |   17.424(F)|LED_display_data_not0002|   0.000|
LEDS<9>     |   16.377(F)|LED_display_data_not0002|   0.000|
LEDS<10>    |   17.537(F)|LED_display_data_not0002|   0.000|
LEDS<11>    |   16.780(F)|LED_display_data_not0002|   0.000|
LEDS<12>    |   16.283(F)|LED_display_data_not0002|   0.000|
LEDS<13>    |   17.447(F)|LED_display_data_not0002|   0.000|
LEDS<14>    |   17.488(F)|LED_display_data_not0002|   0.000|
LEDS<15>    |   17.206(F)|LED_display_data_not0002|   0.000|
------------+------------+------------------------+--------+

Clock switches<14> to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
seg7_out_2<0>|   16.948(R)|clk               |   0.000|
seg7_out_2<1>|   15.206(R)|clk               |   0.000|
seg7_out_2<2>|   15.223(R)|clk               |   0.000|
seg7_out_2<3>|   17.327(R)|clk               |   0.000|
seg7_out_2<4>|   15.300(R)|clk               |   0.000|
seg7_out_2<5>|   19.064(R)|clk               |   0.000|
seg7_out_2<6>|   17.694(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock auto_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
auto_clk       |    3.452|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock std_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |   23.084|         |         |         |
switches<14>   |   23.084|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |   10.577|         |
switches<5>    |         |         |    1.619|    1.619|
switches<6>    |         |         |    2.357|    2.357|
switches<8>    |         |         |   -2.715|   -2.715|
switches<9>    |         |         |   -2.269|   -2.269|
switches<14>   |         |         |   10.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |   10.577|         |
switches<5>    |         |         |    2.079|    2.079|
switches<6>    |         |         |    2.817|    2.817|
switches<8>    |         |         |   -2.255|   -2.255|
switches<9>    |         |         |   -1.809|   -1.809|
switches<14>   |         |         |   10.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<8>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |   10.577|         |
switches<5>    |         |         |    4.126|    4.126|
switches<6>    |         |         |    4.864|    4.864|
switches<8>    |         |         |   -0.208|   -0.208|
switches<9>    |         |         |    0.238|    0.238|
switches<14>   |         |         |   10.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<9>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |         |         |   10.577|         |
switches<5>    |         |         |    4.347|    4.347|
switches<6>    |         |         |    5.085|    5.085|
switches<8>    |         |         |    0.013|    0.013|
switches<9>    |         |         |    0.459|    0.459|
switches<14>   |         |         |   10.577|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock switches<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
std_clk        |   23.084|         |         |         |
switches<14>   |   23.084|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<7>    |LEDS<0>        |   10.870|
switches<7>    |LEDS<1>        |   11.512|
switches<7>    |LEDS<2>        |   10.965|
switches<7>    |LEDS<3>        |   11.509|
switches<7>    |LEDS<4>        |   11.724|
switches<7>    |LEDS<5>        |   11.515|
switches<7>    |LEDS<6>        |   12.055|
switches<7>    |LEDS<7>        |   11.566|
switches<7>    |LEDS<8>        |   12.348|
switches<7>    |LEDS<9>        |   12.129|
switches<7>    |LEDS<10>       |   11.393|
switches<7>    |LEDS<11>       |   11.451|
switches<7>    |LEDS<12>       |   11.475|
switches<7>    |LEDS<13>       |   12.088|
switches<7>    |LEDS<14>       |   12.337|
switches<7>    |LEDS<15>       |   11.998|
---------------+---------------+---------+


Analysis completed Sun Nov 11 00:56:10 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



