Analysis & Synthesis report for vga_top
Wed Nov 25 14:24:11 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_controller:U2
 15. Parameter Settings for User Entity Instance: hw_image_generator:U3
 16. Parameter Settings for User Entity Instance: quadrature_decoder:U4
 17. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:div1
 20. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod1
 21. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:div2
 22. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod2
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "hw_image_generator:U3"
 25. Port Connectivity Checks: "vga_controller:U2"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 25 14:24:11 2020       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; vga_top                                     ;
; Top-level Entity Name              ; vga_top                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 21,262                                      ;
;     Total combinational functions  ; 20,941                                      ;
;     Dedicated logic registers      ; 1,105                                       ;
; Total registers                    ; 1105                                        ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; vga_top            ; vga_top            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; vga_top_level.vhd                ; yes             ; User VHDL File               ; C:/Users/acure/Desktop/Digital Final/Actual Project/vga_top_level.vhd          ;         ;
; vga_pll_25_175.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/acure/Desktop/Digital Final/Actual Project/vga_pll_25_175.vhd         ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File               ; C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd         ;         ;
; ttu.vhdl                         ; yes             ; User VHDL File               ; C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl                   ;         ;
; hw_image_generator.vhd           ; yes             ; User VHDL File               ; C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd     ;         ;
; quadrature_decoder.vhd           ; yes             ; User VHDL File               ; C:/Users/acure/Desktop/Digital Final/Actual Project/quadrature_decoder.vhd     ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/vga_pll_25_175_altpll.v       ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/vga_pll_25_175_altpll.v ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_sco.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_sco.tdf      ;         ;
; db/abs_divider_1dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_1dg.tdf     ;         ;
; db/alt_u_div_mke.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_mke.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/add_sub_u3c.tdf         ;         ;
; db/lpm_abs_5b9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_5b9.tdf         ;         ;
; db/lpm_abs_8b9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_8b9.tdf         ;         ;
; db/lpm_divide_25o.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_25o.tdf      ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_4dg.tdf     ;         ;
; db/alt_u_div_ske.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_ske.tdf       ;         ;
; db/lpm_divide_ibo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_ibo.tdf      ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf     ;         ;
; db/alt_u_div_2ie.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_2ie.tdf       ;         ;
; db/lpm_abs_r99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_r99.tdf         ;         ;
; db/lpm_divide_fbo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_fbo.tdf      ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf     ;         ;
; db/alt_u_div_she.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_she.tdf       ;         ;
; db/lpm_abs_o99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_o99.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 21,262            ;
;                                             ;                   ;
; Total combinational functions               ; 20941             ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 5165              ;
;     -- 3 input functions                    ; 5276              ;
;     -- <=2 input functions                  ; 10500             ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 9034              ;
;     -- arithmetic mode                      ; 11907             ;
;                                             ;                   ;
; Total registers                             ; 1105              ;
;     -- Dedicated logic registers            ; 1105              ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 22                ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; pixel_clk_m~input ;
; Maximum fan-out                             ; 1011              ;
; Total fan-out                               ; 60566             ;
; Average fan-out                             ; 2.74              ;
+---------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                         ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |vga_top                                        ; 20941 (0)           ; 1105 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 22   ; 0            ; 0          ; |vga_top                                                                                                                    ; vga_top               ; work         ;
;    |hw_image_generator:U3|                      ; 20818 (14044)       ; 1011 (1011)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3                                                                                              ; hw_image_generator    ; work         ;
;       |lpm_divide:Div0|                         ; 753 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Div0                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_sco:auto_generated|        ; 753 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_sco:auto_generated                                                ; lpm_divide_sco        ; work         ;
;             |abs_divider_1dg:divider|           ; 753 (8)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_sco:auto_generated|abs_divider_1dg:divider                        ; abs_divider_1dg       ; work         ;
;                |alt_u_div_mke:divider|          ; 744 (744)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_sco:auto_generated|abs_divider_1dg:divider|alt_u_div_mke:divider  ; alt_u_div_mke         ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Div0|lpm_divide_sco:auto_generated|abs_divider_1dg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9           ; work         ;
;       |lpm_divide:Mod0|                         ; 1502 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod0                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_25o:auto_generated|        ; 1502 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                ; lpm_divide_25o        ; work         ;
;             |abs_divider_4dg:divider|           ; 1502 (66)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg       ; work         ;
;                |alt_u_div_ske:divider|          ; 1389 (1389)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider  ; alt_u_div_ske         ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9           ; work         ;
;       |lpm_divide:Mod1|                         ; 1532 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod1                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_25o:auto_generated|        ; 1532 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated                                                ; lpm_divide_25o        ; work         ;
;             |abs_divider_4dg:divider|           ; 1532 (66)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg       ; work         ;
;                |alt_u_div_ske:divider|          ; 1446 (1446)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider  ; alt_u_div_ske         ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod1|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9           ; work         ;
;       |lpm_divide:Mod2|                         ; 1531 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod2                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_25o:auto_generated|        ; 1531 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated                                                ; lpm_divide_25o        ; work         ;
;             |abs_divider_4dg:divider|           ; 1531 (10)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg       ; work         ;
;                |alt_u_div_ske:divider|          ; 1511 (1511)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider  ; alt_u_div_ske         ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9           ; work         ;
;       |lpm_divide:div1|                         ; 661 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div1                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_ibo:auto_generated|        ; 661 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated                                                ; lpm_divide_ibo        ; work         ;
;             |abs_divider_nbg:divider|           ; 661 (8)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg       ; work         ;
;                |alt_u_div_2ie:divider|          ; 625 (625)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|alt_u_div_2ie:divider  ; alt_u_div_2ie         ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9           ; work         ;
;       |lpm_divide:div2|                         ; 500 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div2                                                                              ; lpm_divide            ; work         ;
;          |lpm_divide_fbo:auto_generated|        ; 500 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated                                                ; lpm_divide_fbo        ; work         ;
;             |abs_divider_kbg:divider|           ; 500 (8)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg       ; work         ;
;                |alt_u_div_she:divider|          ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider  ; alt_u_div_she         ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9           ; work         ;
;       |tdigits:u00|                             ; 97 (97)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|tdigits:u00                                                                                  ; tdigits               ; work         ;
;       |tdigits:u10|                             ; 57 (57)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|tdigits:u10                                                                                  ; tdigits               ; work         ;
;       |tdigits:u20|                             ; 57 (57)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|tdigits:u20                                                                                  ; tdigits               ; work         ;
;       |tdigits:u30|                             ; 84 (84)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3|tdigits:u30                                                                                  ; tdigits               ; work         ;
;    |quadrature_decoder:U4|                      ; 69 (69)             ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|quadrature_decoder:U4                                                                                              ; quadrature_decoder    ; work         ;
;    |vga_controller:U2|                          ; 54 (54)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_controller:U2                                                                                                  ; vga_controller        ; work         ;
;    |vga_pll_25_175:U1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1                                                                                                  ; vga_pll_25_175        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1|altpll:altpll_component                                                                          ; altpll                ; work         ;
;          |vga_pll_25_175_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                                     ; vga_pll_25_175_altpll ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                           ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
; hw_image_generator:U3|redVal[0]                     ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|redVal[1]                     ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|redVal[2]                     ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|redVal[3]                     ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|greenVal[0]                   ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|greenVal[1]                   ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|greenVal[2]                   ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|greenVal[3]                   ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|blueVal[0]                    ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|blueVal[1]                    ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|blueVal[2]                    ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|blueVal[3]                    ; hw_image_generator:U3|blueVal[0]              ; yes                    ;
; hw_image_generator:U3|bottomCartRow[9]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|bottomCartRow[8]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|bottomCartRow[1]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|middleCartRow[9]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|middleCartRow[8]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|middleCartRow[4]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|middleCartRow[3]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|middleCartRow[2]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|middleCartRow[0]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|tdigits:u00|colarray[6]       ; hw_image_generator:U3|tdigits:u00|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u00|colarray[4]       ; hw_image_generator:U3|tdigits:u00|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u00|colarray[5]       ; hw_image_generator:U3|tdigits:u00|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u00|colarray[7]       ; hw_image_generator:U3|tdigits:u00|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u00|colarray[1]       ; hw_image_generator:U3|tdigits:u00|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u00|colarray[2]       ; hw_image_generator:U3|tdigits:u00|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u00|colarray[3]       ; hw_image_generator:U3|tdigits:u00|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u10|colarray[4]       ; hw_image_generator:U3|tdigits:u10|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u10|colarray[6]       ; hw_image_generator:U3|tdigits:u10|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u10|colarray[7]       ; hw_image_generator:U3|tdigits:u10|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u10|colarray[5]       ; hw_image_generator:U3|tdigits:u10|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u10|colarray[2]       ; hw_image_generator:U3|tdigits:u10|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u10|colarray[3]       ; hw_image_generator:U3|tdigits:u10|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u10|colarray[1]       ; hw_image_generator:U3|tdigits:u10|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u20|colarray[1]       ; hw_image_generator:U3|tdigits:u20|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u20|colarray[2]       ; hw_image_generator:U3|tdigits:u20|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u20|colarray[3]       ; hw_image_generator:U3|tdigits:u20|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u20|colarray[6]       ; hw_image_generator:U3|tdigits:u20|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u20|colarray[4]       ; hw_image_generator:U3|tdigits:u20|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u20|colarray[5]       ; hw_image_generator:U3|tdigits:u20|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u20|colarray[7]       ; hw_image_generator:U3|tdigits:u20|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u30|colarray[2]       ; hw_image_generator:U3|tdigits:u30|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u30|colarray[3]       ; hw_image_generator:U3|tdigits:u30|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u30|colarray[1]       ; hw_image_generator:U3|tdigits:u30|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u30|colarray[4]       ; hw_image_generator:U3|tdigits:u30|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u30|colarray[6]       ; hw_image_generator:U3|tdigits:u30|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u30|colarray[7]       ; hw_image_generator:U3|tdigits:u30|colarray[7] ; yes                    ;
; hw_image_generator:U3|tdigits:u30|colarray[5]       ; hw_image_generator:U3|tdigits:u30|colarray[7] ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[18]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[17]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[16]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[15]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[14]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[12]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[11]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[10]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[9]               ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[8]               ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[7]               ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[6]               ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[5]               ; GND                                           ; yes                    ;
; hw_image_generator:U3|manMoveSpeed[4]               ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[17]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[16]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[15]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[14]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[13]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[12]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[11]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[10]             ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[9]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[8]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[7]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[6]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[5]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|bombFallSpeed[4]              ; GND                                           ; yes                    ;
; hw_image_generator:U3|Factor[2]                     ; GND                                           ; yes                    ;
; hw_image_generator:U3|Factor[1]                     ; GND                                           ; yes                    ;
; hw_image_generator:U3|Factor[0]                     ; GND                                           ; yes                    ;
; Number of user-specified and inferred latches = 80  ;                                               ;                        ;
+-----------------------------------------------------+-----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                             ;
+----------------------------------------------+-------------------------------------------------+
; Register name                                ; Reason for Removal                              ;
+----------------------------------------------+-------------------------------------------------+
; quadrature_decoder:U4|position[0,1]          ; Stuck at GND due to stuck port data_in          ;
; vga_controller:U2|column[10..30]             ; Stuck at GND due to stuck port data_in          ;
; vga_controller:U2|row[10..30]                ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|shift[6]               ; Merged with hw_image_generator:U3|randNum       ;
; hw_image_generator:U3|myLatch1[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch1[10]  ;
; hw_image_generator:U3|myLatch2[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch2[10]  ;
; hw_image_generator:U3|myLatch3[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch3[10]  ;
; hw_image_generator:U3|myLatch4[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch4[10]  ;
; hw_image_generator:U3|myLatch5[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch5[10]  ;
; hw_image_generator:U3|myLatch6[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch6[10]  ;
; hw_image_generator:U3|myLatch7[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch7[10]  ;
; hw_image_generator:U3|myLatch8[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch8[10]  ;
; hw_image_generator:U3|myLatch9[1..9,11..31]  ; Merged with hw_image_generator:U3|myLatch9[10]  ;
; hw_image_generator:U3|myLatch10[1..9,11..31] ; Merged with hw_image_generator:U3|myLatch10[10] ;
; hw_image_generator:U3|myLatch1[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch2[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch3[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch4[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch5[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch6[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch7[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch8[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch9[10]           ; Stuck at GND due to stuck port data_in          ;
; hw_image_generator:U3|myLatch10[10]          ; Stuck at GND due to stuck port data_in          ;
; vga_controller:U2|row[9]                     ; Stuck at GND due to stuck port data_in          ;
; vga_controller:U2|column[31]                 ; Stuck at GND due to stuck port data_in          ;
; vga_controller:U2|row[31]                    ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 358      ;                                                 ;
+----------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1105  ;
; Number of registers using Synchronous Clear  ; 394   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 74    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 944   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_controller:U2|h_sync               ; 1       ;
; vga_controller:U2|v_sync               ; 1       ;
; hw_image_generator:U3|Lives[0]         ; 6       ;
; hw_image_generator:U3|Lives[1]         ; 7       ;
; hw_image_generator:U3|shift[0]         ; 1       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |vga_top|quadrature_decoder:U4|debounce_cnt[6]        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |vga_top|quadrature_decoder:U4|set_origin_cnt[3]      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|Lives[23]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |vga_top|quadrature_decoder:U4|position[2]            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb7ColumnConter[3]   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb10ColumnConter[11] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb9ColumnConter[30]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb8ColumnConter[27]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb6ColumnConter[22]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb5ColumnConter[9]   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb4ColumnConter[4]   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb3ColumnConter[9]   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb2ColumnConter[6]   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb1ColumnConter[23]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|score[3]               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb1RowCounter[27]    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb2RowCounter[11]    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb3RowCounter[4]     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb4RowCounter[28]    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb5RowCounter[29]    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb6RowCounter[28]    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb7RowCounter[28]    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb8RowCounter[6]     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb9RowCounter[13]    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |vga_top|hw_image_generator:U3|bomb10RowCounter[15]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_top|hw_image_generator:U3|Lives[1]               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |vga_top|hw_image_generator:U3|manMoveSpeed[4]        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_controller:U2|v_count                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |vga_top|hw_image_generator:U3|Level[1]               ;
; 143:1              ; 2 bits    ; 190 LEs       ; 186 LEs              ; 4 LEs                  ; No         ; |vga_top|hw_image_generator:U3|redVal[3]              ;
; 146:1              ; 2 bits    ; 194 LEs       ; 188 LEs              ; 6 LEs                  ; No         ; |vga_top|hw_image_generator:U3|blueVal[3]             ;
; 184:1              ; 4 bits    ; 488 LEs       ; 384 LEs              ; 104 LEs                ; No         ; |vga_top|hw_image_generator:U3|blueVal[1]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_image_generator:U3 ;
+------------------------+-------+-----------------------------------+
; Parameter Name         ; Value ; Type                              ;
+------------------------+-------+-----------------------------------+
; topBar                 ; 99    ; Signed Integer                    ;
; playField              ; 450   ; Signed Integer                    ;
; bottomBar              ; 480   ; Signed Integer                    ;
; positions              ; 570   ; Signed Integer                    ;
; row_top                ; 0     ; Signed Integer                    ;
; row_grey_bar           ; 90    ; Signed Integer                    ;
; row_bar_green          ; 92    ; Signed Integer                    ;
; row_green_black        ; 433   ; Signed Integer                    ;
; row_bottom             ; 480   ; Signed Integer                    ;
; letter_fromtop_offset  ; 5     ; Signed Integer                    ;
; letter_fromleft_offset ; 300   ; Signed Integer                    ;
; l_space_between        ; 10    ; Signed Integer                    ;
+------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: quadrature_decoder:U4 ;
+--------------------------+--------+--------------------------------+
; Parameter Name           ; Value  ; Type                           ;
+--------------------------+--------+--------------------------------+
; positions                ; 570    ; Signed Integer                 ;
; debounce_time            ; 25000  ; Signed Integer                 ;
; set_origin_debounce_time ; 500000 ; Signed Integer                 ;
+--------------------------+--------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 11             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_sco ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_ibo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:div2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "hw_image_generator:U3" ;
+----------------+-------+----------+---------------+
; Port           ; Type  ; Severity ; Details       ;
+----------------+-------+----------+---------------+
; pos_in[31..10] ; Input ; Info     ; Stuck at GND  ;
+----------------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 1105                        ;
;     CLR               ; 23                          ;
;     ENA               ; 499                         ;
;     ENA CLR           ; 51                          ;
;     ENA SCLR          ; 394                         ;
;     plain             ; 138                         ;
; cycloneiii_lcell_comb ; 20943                       ;
;     arith             ; 11907                       ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7316                        ;
;         3 data inputs ; 4589                        ;
;     normal            ; 9036                        ;
;         0 data inputs ; 164                         ;
;         1 data inputs ; 255                         ;
;         2 data inputs ; 2765                        ;
;         3 data inputs ; 687                         ;
;         4 data inputs ; 5165                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 354.30                      ;
; Average LUT depth     ; 101.21                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 25 14:22:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file vga_top_level.vhd
    Info (12022): Found design unit 1: vga_top-vga_structural File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_top_level.vhd Line: 43
    Info (12023): Found entity 1: vga_top File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_top_level.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 28
Warning (12090): Entity "tOR2" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 144
Warning (12090): Entity "tOR3" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 164
Warning (12090): Entity "tOR4" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 185
Warning (12090): Entity "tAND2" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 210
Warning (12090): Entity "tAND3" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 230
Warning (12090): Entity "tAND4" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 251
Warning (12090): Entity "tNOR2" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 365
Warning (12090): Entity "tNOR3" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 385
Warning (12090): Entity "tNOR4" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 406
Warning (12090): Entity "tNOR8" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 428
Warning (12090): Entity "tNAND2" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 457
Warning (12090): Entity "tNAND3" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 477
Warning (12090): Entity "tNAND4" obtained from "ttu.vhdl" instead of from Quartus Prime megafunction library File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 498
Info (12021): Found 66 design units, including 32 entities, in source file ttu.vhdl
    Info (12022): Found design unit 1: TTU File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 56
    Info (12022): Found design unit 2: TTU-body File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 64
    Info (12022): Found design unit 3: EX_PACKAGE-A1 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 110
    Info (12022): Found design unit 4: tINV-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 127
    Info (12022): Found design unit 5: tOR2-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 151
    Info (12022): Found design unit 6: tor3-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 172
    Info (12022): Found design unit 7: tOR4-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 194
    Info (12022): Found design unit 8: tAND2-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 217
    Info (12022): Found design unit 9: tAND3-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 238
    Info (12022): Found design unit 10: tAND4-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 260
    Info (12022): Found design unit 11: tAND5-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 283
    Info (12022): Found design unit 12: tXOR2-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 306
    Info (12022): Found design unit 13: tXOR3-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 327
    Info (12022): Found design unit 14: tXOR4-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 349
    Info (12022): Found design unit 15: tNOR2-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 372
    Info (12022): Found design unit 16: tNOR3-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 393
    Info (12022): Found design unit 17: tNOR4-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 415
    Info (12022): Found design unit 18: tNOR8-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 441
    Info (12022): Found design unit 19: tNAND2-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 464
    Info (12022): Found design unit 20: tNAND3-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 485
    Info (12022): Found design unit 21: tNAND4-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 507
    Info (12022): Found design unit 22: tXNOR2-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 530
    Info (12022): Found design unit 23: tXNOR3-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 551
    Info (12022): Found design unit 24: tXNOR4-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 573
    Info (12022): Found design unit 25: tdecoder_3to8-behavioral File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 594
    Info (12022): Found design unit 26: tmux_2to1-behavioral File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 619
    Info (12022): Found design unit 27: tmux_4to1-behavioral File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 643
    Info (12022): Found design unit 28: tbcd7seg-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 672
    Info (12022): Found design unit 29: tletter-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 708
    Info (12022): Found design unit 30: tdigits-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 748
    Info (12022): Found design unit 31: lfsr8-behavioral File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 977
    Info (12022): Found design unit 32: tSR_LATCH-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 1017
    Info (12022): Found design unit 33: tSRFF-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 1037
    Info (12022): Found design unit 34: tDFF-RTL File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 1069
    Info (12023): Found entity 1: EX_PACKAGE File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 105
    Info (12023): Found entity 2: tINV File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 121
    Info (12023): Found entity 3: tOR2 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 144
    Info (12023): Found entity 4: tOR3 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 164
    Info (12023): Found entity 5: tOR4 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 185
    Info (12023): Found entity 6: tAND2 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 210
    Info (12023): Found entity 7: tAND3 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 230
    Info (12023): Found entity 8: tAND4 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 251
    Info (12023): Found entity 9: tAND5 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 273
    Info (12023): Found entity 10: tXOR2 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 299
    Info (12023): Found entity 11: tXOR3 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 319
    Info (12023): Found entity 12: tXOR4 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 340
    Info (12023): Found entity 13: tNOR2 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 365
    Info (12023): Found entity 14: tNOR3 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 385
    Info (12023): Found entity 15: tNOR4 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 406
    Info (12023): Found entity 16: tNOR8 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 428
    Info (12023): Found entity 17: tNAND2 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 457
    Info (12023): Found entity 18: tNAND3 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 477
    Info (12023): Found entity 19: tNAND4 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 498
    Info (12023): Found entity 20: tXNOR2 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 523
    Info (12023): Found entity 21: tXNOR3 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 543
    Info (12023): Found entity 22: tXNOR4 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 564
    Info (12023): Found entity 23: tdecoder_3to8 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 589
    Info (12023): Found entity 24: tmux_2to1 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 613
    Info (12023): Found entity 25: tmux_4to1 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 637
    Info (12023): Found entity 26: tbcd7seg File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 666
    Info (12023): Found entity 27: tletter File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 698
    Info (12023): Found entity 28: tdigits File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 737
    Info (12023): Found entity 29: lfsr8 File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 970
    Info (12023): Found entity 30: tSR_LATCH File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 1010
    Info (12023): Found entity 31: tSRFF File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 1028
    Info (12023): Found entity 32: tDFF File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 1061
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 67
    Info (12023): Found entity 1: hw_image_generator File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file quadrature_decoder.vhd
    Info (12022): Found design unit 1: quadrature_decoder-logic File: C:/Users/acure/Desktop/Digital Final/Actual Project/quadrature_decoder.vhd Line: 41
    Info (12023): Found entity 1: quadrature_decoder File: C:/Users/acure/Desktop/Digital Final/Actual Project/quadrature_decoder.vhd Line: 27
Info (12127): Elaborating entity "vga_top" for the top level hierarchy
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_top_level.vhd Line: 111
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_top_level.vhd Line: 112
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:U3" File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_top_level.vhd Line: 113
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(86): used explicit default value for signal "bomb1" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 86
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(87): used explicit default value for signal "bomb1row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 87
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(88): used explicit default value for signal "bomb2" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 88
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(89): used explicit default value for signal "bomb2row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 89
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(90): used explicit default value for signal "bomb3" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(91): used explicit default value for signal "bomb3row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 91
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(92): used explicit default value for signal "bomb4" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 92
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(93): used explicit default value for signal "bomb4row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(94): used explicit default value for signal "bomb5" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 94
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(95): used explicit default value for signal "bomb5row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 95
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(96): used explicit default value for signal "bomb6" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 96
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(97): used explicit default value for signal "bomb6row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 97
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(98): used explicit default value for signal "bomb7" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 98
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(99): used explicit default value for signal "bomb7row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 99
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(100): used explicit default value for signal "bomb8" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 100
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(101): used explicit default value for signal "bomb8row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 101
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(102): used explicit default value for signal "bomb9" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 102
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(103): used explicit default value for signal "bomb9row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 103
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(104): used explicit default value for signal "bomb10" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 104
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(105): used explicit default value for signal "bomb10row" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 105
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(128): used explicit default value for signal "topOfHat" because signal was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 128
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(206): signal "score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 206
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(211): signal "score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 211
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(230): used initial value expression for variable "manStartHeight" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 230
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(233): used initial value expression for variable "topOfHatLength" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 233
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(234): used initial value expression for variable "fatHat" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 234
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(234): signal "topOfHat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 234
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(235): used initial value expression for variable "fatHatLength" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 235
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(236): used initial value expression for variable "mask" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 236
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(237): used initial value expression for variable "maskLength" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 237
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(238): used initial value expression for variable "eyeHole" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 238
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(239): used initial value expression for variable "eyeHoleLength" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 239
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(240): used initial value expression for variable "nose" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 240
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(240): signal "topOfHat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 240
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(241): used initial value expression for variable "noseLength" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 241
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(245): used initial value expression for variable "bombtoplen" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 245
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(248): used initial value expression for variable "cartLen" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 248
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(253): used initial value expression for variable "startWord" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 253
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(255): used initial value expression for variable "colLength" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 255
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(256): used initial value expression for variable "row_A_top" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 256
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(257): used initial value expression for variable "row_A_bot" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 257
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(258): used initial value expression for variable "row_B_top" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 258
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(259): used initial value expression for variable "row_B_bot" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 259
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(260): used initial value expression for variable "row_C_top" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 260
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(261): used initial value expression for variable "row_C_bot" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 261
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(264): used initial value expression for variable "T1topStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 264
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(265): used initial value expression for variable "T1topEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 265
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(266): used initial value expression for variable "NLtopStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 266
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(267): used initial value expression for variable "NLtopEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 267
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(268): used initial value expression for variable "NRtopStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 268
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(269): used initial value expression for variable "NRtopEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 269
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(270): used initial value expression for variable "T2topStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 270
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(271): used initial value expression for variable "T2topEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 271
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(272): used initial value expression for variable "E1topStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 272
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(273): used initial value expression for variable "E1topEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 273
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(274): used initial value expression for variable "C1topStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 274
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(275): used initial value expression for variable "C1topEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 275
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(276): used initial value expression for variable "HLtopStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 276
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(277): used initial value expression for variable "HLtopEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 277
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(278): used initial value expression for variable "HRtopStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 278
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(279): used initial value expression for variable "HRtopEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 279
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(280): used initial value expression for variable "E2topStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 280
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(281): used initial value expression for variable "E2topEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 281
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(282): used initial value expression for variable "C2topStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 282
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(283): used initial value expression for variable "C2topEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 283
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(284): used initial value expression for variable "E3topStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 284
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(285): used initial value expression for variable "E3topEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 285
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(288): used initial value expression for variable "T1midStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 288
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(289): used initial value expression for variable "T1midEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 289
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(290): used initial value expression for variable "NLmidStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 290
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(291): used initial value expression for variable "NLmidEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 291
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(292): used initial value expression for variable "NRmidStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 292
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(293): used initial value expression for variable "NRmidEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 293
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(295): used initial value expression for variable "T2midStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 295
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(296): used initial value expression for variable "T2midEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 296
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(297): used initial value expression for variable "E1midStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 297
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(298): used initial value expression for variable "E1midEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 298
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(299): used initial value expression for variable "C1midStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 299
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(300): used initial value expression for variable "C1midEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 300
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(301): used initial value expression for variable "HmidStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 301
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(302): used initial value expression for variable "HmidEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 302
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(303): used initial value expression for variable "E2midStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 303
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(304): used initial value expression for variable "E2midEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 304
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(305): used initial value expression for variable "C2midStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 305
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(306): used initial value expression for variable "C2midEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 306
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(307): used initial value expression for variable "E3midStart" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 307
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(308): used initial value expression for variable "E3midEnd" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 308
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(314): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 314
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(319): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 319
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(324): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 324
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(328): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 328
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(333): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 333
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(338): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 338
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(343): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 343
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(348): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 348
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(352): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 352
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(356): signal "topOfHat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 356
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(356): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 356
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(362): signal "topOfHat" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 362
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(362): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 362
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(366): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 366
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(370): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 370
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(374): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 374
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(378): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 378
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(382): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 382
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(386): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 386
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(390): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 390
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(394): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 394
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(398): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 398
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(402): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 402
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(406): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 406
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(410): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 410
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(414): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 414
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(418): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 418
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(422): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 422
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(426): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 426
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(430): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 430
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(434): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 434
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(438): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 438
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(442): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 442
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(446): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 446
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(450): signal "direction" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 450
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(456): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 456
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(456): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 456
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(456): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 456
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(456): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 456
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(460): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 460
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(460): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 460
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(460): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 460
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(460): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 460
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(464): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 464
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(464): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 464
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(464): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 464
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(464): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 464
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(468): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 468
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(468): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 468
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(468): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 468
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(468): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 468
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(472): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 472
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(472): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 472
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(472): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 472
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(472): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 472
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(476): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 476
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(476): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 476
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(476): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 476
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(476): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 476
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(480): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 480
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(480): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 480
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(480): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 480
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(480): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 480
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(484): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 484
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(484): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 484
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(484): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 484
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(484): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 484
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(488): signal "bomb1row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 488
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(488): signal "bomb1RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 488
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(488): signal "bomb1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 488
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(488): signal "bomb1ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 488
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(494): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 494
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(494): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 494
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(494): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 494
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(494): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 494
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(498): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 498
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(498): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 498
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(498): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 498
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(498): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 498
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(502): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 502
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(502): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 502
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(502): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 502
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(502): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 502
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(506): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 506
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(506): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 506
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(506): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 506
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(506): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 506
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(510): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 510
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(510): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 510
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(510): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 510
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(510): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 510
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(514): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 514
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(514): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 514
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(514): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 514
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(514): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 514
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(518): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 518
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(518): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 518
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(518): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 518
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(518): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 518
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(522): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 522
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(522): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 522
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(522): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 522
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(522): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 522
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(526): signal "bomb2row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 526
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(526): signal "bomb2RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 526
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(526): signal "bomb2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 526
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(526): signal "bomb2ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 526
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(532): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 532
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(532): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 532
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(532): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 532
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(532): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 532
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(536): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 536
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(536): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 536
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(536): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 536
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(536): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 536
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(540): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 540
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(540): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 540
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(540): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 540
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(540): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 540
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(544): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 544
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(544): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 544
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(544): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 544
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(544): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 544
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(548): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 548
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(548): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 548
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(548): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 548
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(548): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 548
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(552): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 552
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(552): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 552
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(552): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 552
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(552): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 552
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(556): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 556
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(556): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 556
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(556): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 556
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(556): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 556
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(560): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 560
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(560): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 560
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(560): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 560
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(560): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 560
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(564): signal "bomb3row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 564
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(564): signal "bomb3RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 564
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(564): signal "bomb3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 564
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(564): signal "bomb3ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 564
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(570): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 570
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(570): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 570
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(570): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 570
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(570): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 570
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(574): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 574
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(574): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 574
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(574): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 574
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(574): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 574
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(578): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 578
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(578): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 578
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(578): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 578
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(578): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 578
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(582): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 582
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(582): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 582
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(582): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 582
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(582): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 582
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(586): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 586
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(586): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 586
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(586): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 586
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(586): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 586
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(590): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 590
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(590): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 590
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(590): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 590
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(590): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 590
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(594): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 594
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(594): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 594
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(594): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 594
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(594): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 594
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(598): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 598
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(598): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 598
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(598): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 598
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(598): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 598
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(602): signal "bomb4row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 602
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(602): signal "bomb4RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 602
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(602): signal "bomb4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 602
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(602): signal "bomb4ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 602
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(608): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 608
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(608): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 608
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(608): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 608
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(608): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 608
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(612): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 612
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(612): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 612
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(612): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 612
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(612): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 612
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(616): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 616
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(616): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 616
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(616): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 616
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(616): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 616
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(620): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 620
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(620): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 620
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(620): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 620
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(620): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 620
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(624): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 624
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(624): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 624
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(624): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 624
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(624): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 624
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(628): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 628
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(628): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 628
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(628): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 628
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(628): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 628
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(632): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 632
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(632): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 632
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(632): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 632
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(632): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 632
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(636): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 636
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(636): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 636
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(636): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 636
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(636): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 636
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(640): signal "bomb5row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 640
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(640): signal "bomb5RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 640
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(640): signal "bomb5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 640
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(640): signal "bomb5ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 640
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(646): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 646
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(646): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 646
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(646): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 646
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(646): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 646
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(650): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 650
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(650): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 650
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(650): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 650
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(650): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 650
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(654): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 654
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(654): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 654
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(654): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 654
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(654): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 654
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(658): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 658
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(658): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 658
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(658): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 658
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(658): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 658
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(662): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 662
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(662): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 662
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(662): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 662
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(662): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 662
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(666): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 666
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(666): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 666
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(666): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 666
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(666): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 666
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(670): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 670
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(670): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 670
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(670): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 670
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(670): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 670
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(674): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 674
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(674): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 674
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(674): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 674
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(674): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 674
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(678): signal "bomb6row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 678
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(678): signal "bomb6RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 678
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(678): signal "bomb6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 678
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(678): signal "bomb6ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 678
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(684): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 684
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(684): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 684
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(684): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 684
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(684): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 684
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(688): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 688
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(688): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 688
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(688): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 688
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(688): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 688
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(692): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 692
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(692): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 692
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(692): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 692
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(692): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 692
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(696): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 696
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(696): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 696
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(696): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 696
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(696): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 696
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(700): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 700
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(700): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 700
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(700): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 700
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(700): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 700
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(704): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 704
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(704): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 704
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(704): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 704
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(704): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 704
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(708): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 708
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(708): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 708
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(708): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 708
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(708): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 708
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(712): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 712
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(712): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 712
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(712): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 712
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(712): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 712
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(716): signal "bomb7row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 716
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(716): signal "bomb7RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 716
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(716): signal "bomb7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 716
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(716): signal "bomb7ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 716
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(722): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 722
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(722): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 722
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(722): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 722
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(722): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 722
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(726): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 726
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(726): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 726
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(726): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 726
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(726): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 726
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(730): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 730
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(730): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 730
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(730): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 730
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(730): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 730
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(734): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 734
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(734): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 734
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(734): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 734
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(734): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 734
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(738): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 738
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(738): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 738
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(738): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 738
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(738): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 738
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(742): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 742
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(742): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 742
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(742): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 742
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(742): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 742
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(746): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 746
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(746): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 746
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(746): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 746
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(746): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 746
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(750): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 750
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(750): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 750
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(750): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 750
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(750): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 750
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(754): signal "bomb8row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 754
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(754): signal "bomb8RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 754
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(754): signal "bomb8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 754
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(754): signal "bomb8ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 754
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(760): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 760
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(760): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 760
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(760): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 760
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(760): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 760
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(764): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 764
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(764): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 764
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(764): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 764
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(764): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 764
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(768): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 768
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(768): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 768
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(768): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 768
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(768): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 768
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(772): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 772
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(772): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 772
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(772): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 772
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(772): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 772
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(776): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 776
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(776): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 776
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(776): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 776
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(776): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 776
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(780): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 780
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(780): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 780
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(780): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 780
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(780): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 780
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(784): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 784
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(784): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 784
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(784): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 784
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(784): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 784
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(788): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 788
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(788): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 788
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(788): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 788
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(788): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 788
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(792): signal "bomb9row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 792
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(792): signal "bomb9RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 792
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(792): signal "bomb9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 792
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(792): signal "bomb9ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 792
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(798): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 798
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(798): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 798
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(798): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 798
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(798): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 798
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(802): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 802
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(802): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 802
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(802): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 802
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(802): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 802
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(806): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 806
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(806): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 806
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(806): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 806
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(806): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 806
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(810): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 810
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(810): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 810
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(810): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 810
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(810): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 810
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(814): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 814
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(814): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 814
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(814): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 814
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(814): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 814
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(818): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 818
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(818): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 818
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(818): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 818
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(818): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 818
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(822): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 822
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(822): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 822
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(822): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 822
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(822): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 822
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(826): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 826
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(826): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 826
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(826): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 826
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(826): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 826
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(830): signal "bomb10row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 830
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(830): signal "bomb10RowCounter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 830
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(830): signal "bomb10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 830
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(830): signal "bomb10ColumnConter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 830
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(836): signal "bottomCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 836
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(836): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 836
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(840): signal "bottomCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 840
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(840): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 840
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(844): signal "bottomCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 844
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(844): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 844
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(848): signal "bottomCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 848
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(848): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 848
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(852): signal "bottomCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 852
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(852): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 852
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(856): signal "bottomCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 856
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(856): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 856
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(862): signal "middleCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 862
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(862): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 862
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(866): signal "middleCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 866
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(866): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 866
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(870): signal "middleCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 870
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(870): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 870
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(874): signal "middleCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 874
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(874): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 874
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(878): signal "middleCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 878
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(878): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 878
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(882): signal "middleCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 882
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(882): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 882
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(888): signal "topCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 888
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(888): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 888
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(892): signal "topCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 892
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(892): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 892
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(896): signal "topCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 896
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(896): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 896
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(900): signal "topCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 900
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(900): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 900
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(904): signal "topCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 904
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(904): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 904
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(908): signal "topCartRow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 908
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(908): signal "cartPOS" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 908
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(224): inferring latch(es) for signal or variable "redVal", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 224
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(224): inferring latch(es) for signal or variable "greenVal", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 224
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(224): inferring latch(es) for signal or variable "blueVal", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 224
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1180): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1180
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1180): signal "demoMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1180
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1182): signal "pause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1182
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1182): signal "demoMode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1182
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1183): signal "mainClock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(1255): used initial value expression for variable "colOffset" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1255
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(1642): used initial value expression for variable "bombDropRate" because variable was never assigned a value File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1642
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1686): signal "bombNums" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1686
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1688): signal "bombNums" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1688
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1690): signal "bombNums" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1690
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1692): signal "bombNums" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1692
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1698): signal "Level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1698
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1702): signal "Level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1702
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1706): signal "Level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1706
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1710): signal "Level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1710
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1714): signal "Level" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1714
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1721): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1721
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1725): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1725
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1729): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1729
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(1683): inferring latch(es) for signal or variable "Factor", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(1683): inferring latch(es) for signal or variable "bombFallSpeed", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(1683): inferring latch(es) for signal or variable "manMoveSpeed", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(1683): inferring latch(es) for signal or variable "bottomCartRow", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(1683): inferring latch(es) for signal or variable "middleCartRow", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(1683): inferring latch(es) for signal or variable "topCartRow", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(1740): signal "togglePause" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1740
Info (10041): Inferred latch for "topCartRow[0]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[1]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[2]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[3]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[4]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[5]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[6]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[7]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[8]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[9]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[10]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[11]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[12]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[13]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[14]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[15]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[16]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[17]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[18]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[19]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[20]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[21]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[22]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[23]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[24]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[25]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[26]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[27]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[28]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[29]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[30]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "topCartRow[31]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[0]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[1]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[2]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[3]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[4]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[5]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[6]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[7]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[8]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[9]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[10]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[11]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[12]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[13]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[14]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[15]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[16]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[17]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[18]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[19]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[20]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[21]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[22]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[23]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[24]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[25]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[26]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[27]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[28]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[29]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[30]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "middleCartRow[31]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[0]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[1]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[2]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[3]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[4]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[5]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[6]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[7]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[8]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[9]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[10]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[11]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[12]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[13]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[14]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[15]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[16]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[17]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[18]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[19]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[20]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[21]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[22]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[23]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[24]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[25]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[26]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[27]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[28]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[29]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[30]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bottomCartRow[31]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[0]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[1]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[2]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[3]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[4]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[5]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[6]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[7]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[8]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[9]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[10]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[11]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[12]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[13]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[14]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[15]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[16]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[17]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[18]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[19]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[20]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[21]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[22]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[23]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[24]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[25]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[26]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[27]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[28]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[29]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[30]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "manMoveSpeed[31]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[0]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[1]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[2]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[3]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[4]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[5]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[6]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[7]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[8]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[9]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[10]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[11]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[12]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[13]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[14]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[15]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[16]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[17]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[18]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[19]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[20]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[21]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[22]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[23]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[24]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[25]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[26]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[27]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[28]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[29]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[30]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "bombFallSpeed[31]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[0]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[1]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[2]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[3]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[4]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[5]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[6]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[7]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[8]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[9]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[10]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[11]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[12]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[13]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[14]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[15]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[16]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[17]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[18]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[19]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[20]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[21]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[22]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[23]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[24]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[25]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[26]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[27]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[28]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[29]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[30]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "Factor[31]" at hw_image_generator.vhd(1683) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1683
Info (10041): Inferred latch for "blueVal[0]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "blueVal[1]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "blueVal[2]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "blueVal[3]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "greenVal[0]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "greenVal[1]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "greenVal[2]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "greenVal[3]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "redVal[0]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "redVal[1]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "redVal[2]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (10041): Inferred latch for "redVal[3]" at hw_image_generator.vhd(1130) File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
Info (12128): Elaborating entity "tdigits" for hierarchy "hw_image_generator:U3|tdigits:u00" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 172
Warning (10631): VHDL Process Statement warning at ttu.vhdl(750): inferring latch(es) for signal or variable "colarray", which holds its previous value in one or more paths through the process File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[0]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[1]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[2]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[3]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[4]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[5]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[6]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (10041): Inferred latch for "colarray[7]" at ttu.vhdl(750) File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (12128): Elaborating entity "quadrature_decoder" for hierarchy "quadrature_decoder:U4" File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_top_level.vhd Line: 114
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Div0" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 211
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod0" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 206
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|div1" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 198
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod1" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 207
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|div2" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 198
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod2" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 208
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Div0" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 211
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Div0" with the following parameter: File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 211
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf
    Info (12023): Found entity 1: lpm_divide_sco File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_sco.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf
    Info (12023): Found entity 1: abs_divider_1dg File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_1dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf
    Info (12023): Found entity 1: alt_u_div_mke File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_mke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf
    Info (12023): Found entity 1: lpm_abs_5b9 File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_5b9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod0" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 206
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod0" with the following parameter: File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 206
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_ske.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:div1" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 198
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:div1" with the following parameter: File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 198
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf
    Info (12023): Found entity 1: lpm_divide_ibo File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_ibo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf
    Info (12023): Found entity 1: alt_u_div_2ie File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_2ie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf
    Info (12023): Found entity 1: lpm_abs_r99 File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_r99.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod1" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 207
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod1" with the following parameter: File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 207
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:div2" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 198
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:div2" with the following parameter: File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 198
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_divide_fbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/alt_u_div_she.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/lpm_abs_o99.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod2" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 208
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod2" with the following parameter: File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 208
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (13014): Ignored 186 buffer(s)
    Info (13016): Ignored 186 CARRY_SUM buffer(s)
Warning (13012): Latch hw_image_generator:U3|redVal[0] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|redVal[1] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|redVal[2] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|redVal[3] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|greenVal[0] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|greenVal[1] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|greenVal[2] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|greenVal[3] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|blueVal[0] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|blueVal[1] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|blueVal[2] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|blueVal[3] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal vga_controller:U2|row[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
Warning (13012): Latch hw_image_generator:U3|tdigits:u00|colarray[6] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|score[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1258
Warning (13012): Latch hw_image_generator:U3|tdigits:u00|colarray[4] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|score[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1258
Warning (13012): Latch hw_image_generator:U3|tdigits:u00|colarray[5] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|score[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1258
Warning (13012): Latch hw_image_generator:U3|tdigits:u00|colarray[7] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|score[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1258
Warning (13012): Latch hw_image_generator:U3|tdigits:u00|colarray[1] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|score[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1258
Warning (13012): Latch hw_image_generator:U3|tdigits:u00|colarray[2] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|score[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1258
Warning (13012): Latch hw_image_generator:U3|tdigits:u00|colarray[3] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|score[31] File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1258
Warning (13012): Latch hw_image_generator:U3|tdigits:u10|colarray[4] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u10|colarray[6] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u10|colarray[7] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u10|colarray[5] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u10|colarray[2] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u10|colarray[3] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u10|colarray[1] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div1|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_nbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u20|colarray[1] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u20|colarray[2] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u20|colarray[3] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u20|colarray[6] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u20|colarray[4] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u20|colarray[5] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u20|colarray[7] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:div2|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|quotient[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_kbg.tdf Line: 33
Warning (13012): Latch hw_image_generator:U3|tdigits:u30|colarray[2] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|remainder[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_4dg.tdf Line: 32
Warning (13012): Latch hw_image_generator:U3|tdigits:u30|colarray[3] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|remainder[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_4dg.tdf Line: 32
Warning (13012): Latch hw_image_generator:U3|tdigits:u30|colarray[1] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|remainder[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_4dg.tdf Line: 32
Warning (13012): Latch hw_image_generator:U3|tdigits:u30|colarray[4] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|tdigits:u30|colarray[2]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Warning (13012): Latch hw_image_generator:U3|tdigits:u30|colarray[6] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|remainder[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_4dg.tdf Line: 32
Warning (13012): Latch hw_image_generator:U3|tdigits:u30|colarray[7] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|lpm_divide:Mod2|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|remainder[3]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/db/abs_divider_4dg.tdf Line: 32
Warning (13012): Latch hw_image_generator:U3|tdigits:u30|colarray[5] has unsafe behavior File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
    Warning (13013): Ports D and ENA on the latch are fed by the same signal hw_image_generator:U3|tdigits:u30|colarray[2]~synth File: C:/Users/acure/Desktop/Digital Final/Actual Project/ttu.vhdl Line: 750
Info (13000): Registers with preset signals will power-up high File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "hw_image_generator:U3|cartPOS[9]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[9]~_emulated" and latch "hw_image_generator:U3|cartPOS[9]~1" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Warning (13310): Register "hw_image_generator:U3|cartPOS[8]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[8]~_emulated" and latch "hw_image_generator:U3|cartPOS[8]~5" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Warning (13310): Register "hw_image_generator:U3|cartPOS[7]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[7]~_emulated" and latch "hw_image_generator:U3|cartPOS[7]~9" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Warning (13310): Register "hw_image_generator:U3|cartPOS[6]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[6]~_emulated" and latch "hw_image_generator:U3|cartPOS[6]~13" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Warning (13310): Register "hw_image_generator:U3|cartPOS[5]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[5]~_emulated" and latch "hw_image_generator:U3|cartPOS[5]~17" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Warning (13310): Register "hw_image_generator:U3|cartPOS[4]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[4]~_emulated" and latch "hw_image_generator:U3|cartPOS[4]~21" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Warning (13310): Register "hw_image_generator:U3|cartPOS[3]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[3]~_emulated" and latch "hw_image_generator:U3|cartPOS[3]~25" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Warning (13310): Register "hw_image_generator:U3|cartPOS[2]" is converted into an equivalent circuit using register "hw_image_generator:U3|cartPOS[2]~_emulated" and latch "hw_image_generator:U3|cartPOS[2]~29" File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vga_controller:U2|row[0] will power up to Low File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[31] will power up to Low File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[0] will power up to Low File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|row[31] will power up to Low File: C:/Users/acure/Desktop/Digital Final/Actual Project/vga_controller.vhd Line: 65
    Critical Warning (18010): Register hw_image_generator:U3|cartPOS[31] will power up to Low File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
    Critical Warning (18010): Register hw_image_generator:U3|cartPOS[0] will power up to Low File: C:/Users/acure/Desktop/Digital Final/Actual Project/hw_image_generator.vhd Line: 1183
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 21351 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 21328 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 658 warnings
    Info: Peak virtual memory: 4950 megabytes
    Info: Processing ended: Wed Nov 25 14:24:11 2020
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:01:47


