## Clock signal
NET "clk" LOC = "V10" | IOSTANDARD = "LVCMOS33";   #Sch name = GCLK
Net "clk" TNM_NET = sys_clk_pin; TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;

NET "Foutdivide" LOC = "U16" | IOSTANDARD = "LVCMOS33";   #Sch name = LD0
NET "reset"      LOC = "B8"  | IOSTANDARD = "LVCMOS33";   #Sch name = BTNS

 
