###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 19:43:25 2023
#  Design:            fifo1_sram
#  Command:           place_opt_design
###############################################################
Path 1: VIOLATED Setup Check with Pin wptr_full/wfull_reg/CLK 
Endpoint:   wptr_full/wfull_reg/D  (v) checked with  leading edge of 'wclk'
Beginpoint: wptr_full/wfull_reg/QN (^) triggered by  leading edge of 'wclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.052
+ Phase Shift                   1.180
- Uncertainty                   0.070
= Required Time                 1.158
- Arrival Time                  1.160
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wptr_full/wfull_reg/CLK
      0.179     0.279      0.056     DFFARX1_LVT       wptr_full/wfull_reg/QN
      0.000     0.279      0.056     NBUFFX8_LVT       wptr_full/FE_OCPC199_n_33/A
      0.098     0.378      0.068     NBUFFX8_LVT       wptr_full/FE_OCPC199_n_33/Y
      0.000     0.378      0.068     NAND3X0_LVT       wptr_full/FE_RC_12_0/A1
      0.055     0.433      0.073     NAND3X0_LVT       wptr_full/FE_RC_12_0/Y
      0.000     0.433      0.073     OR2X2_LVT         wptr_full/g3693__8428/A2
      0.089     0.522      0.042     OR2X2_LVT         wptr_full/g3693__8428/Y
      0.000     0.522      0.042     INVX2_LVT         wptr_full/fopt/A
      0.040     0.563      0.036     INVX2_LVT         wptr_full/fopt/Y
      0.000     0.563      0.036     AND3X1_LVT        wptr_full/g3685__7410/A1
      0.079     0.641      0.059     AND3X1_LVT        wptr_full/g3685__7410/Y
      0.000     0.641      0.059     XOR3X2_LVT        wptr_full/g3658__1617/A1
      0.189     0.830      0.069     XOR3X2_LVT        wptr_full/g3658__1617/Y
      0.000     0.830      0.069     OA222X1_LVT       wptr_full/FE_RC_13_0/A4
      0.123     0.953      0.061     OA222X1_LVT       wptr_full/FE_RC_13_0/Y
      0.000     0.953      0.061     AND4X1_LVT        wptr_full/g1883__7410/A2
      0.119     1.072      0.058     AND4X1_LVT        wptr_full/g1883__7410/Y
      0.000     1.072      0.058     AND3X1_LVT        wptr_full/g1882__1666/A1
      0.088     1.160      0.040     AND3X1_LVT        wptr_full/g1882__1666/Y
      0.000     1.160      0.040     DFFARX1_LVT       wptr_full/wfull_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wptr_full/wfull_reg/CLK
      ---------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/D   (v) checked with  leading edge of 'rclk'
Beginpoint: rptr_empty/rbin_reg_3_/QN (^) triggered by  leading edge of 'rclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.055
+ Phase Shift                   1.220
- Uncertainty                   0.070
= Required Time                 1.195
- Arrival Time                  1.188
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       rptr_empty/rbin_reg_3_/CLK
      0.179     0.280      0.056     DFFARX1_LVT       rptr_empty/rbin_reg_3_/QN
      0.000     0.280      0.056     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/A
      0.041     0.320      0.050     INVX2_LVT         rptr_empty/FE_OCPC195_n_19/Y
      0.000     0.320      0.050     AND2X2_LVT        rptr_empty/g3667__1705/A2
      0.112     0.433      0.061     AND2X2_LVT        rptr_empty/g3667__1705/Y
      0.000     0.433      0.061     AND2X1_LVT        rptr_empty/FE_RC_1_0/A1
      0.075     0.508      0.030     AND2X1_LVT        rptr_empty/FE_RC_1_0/Y
      0.000     0.508      0.030     NAND3X0_LVT       rptr_empty/FE_RC_14_0/A1
      0.056     0.564      0.072     NAND3X0_LVT       rptr_empty/FE_RC_14_0/Y
      0.000     0.564      0.072     OR3X1_LVT         rptr_empty/g3636__6131/A2
      0.105     0.669      0.055     OR3X1_LVT         rptr_empty/g3636__6131/Y
      0.000     0.669      0.055     XNOR2X2_LVT       rptr_empty/g3619__4319/A1
      0.142     0.811      0.071     XNOR2X2_LVT       rptr_empty/g3619__4319/Y
      0.000     0.811      0.071     FADDX1_LVT        rptr_empty/g1604__8428/A
      0.166     0.977      0.053     FADDX1_LVT        rptr_empty/g1604__8428/S
      0.000     0.977      0.053     AND4X1_LVT        rptr_empty/g3691__2398/A3
      0.123     1.100      0.058     AND4X1_LVT        rptr_empty/g3691__2398/Y
      0.000     1.100      0.058     AND3X1_LVT        rptr_empty/g1554__4733/A1
      0.088     1.188      0.041     AND3X1_LVT        rptr_empty/g1554__4733/Y
      0.000     1.188      0.041     DFFASX1_LVT       rptr_empty/rempty_reg/D
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       rclk
      0.000     0.100      0.200     I1025_NS          io_b_rclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_rclk/DOUT
      0.000     0.100      0.200     DFFASX1_LVT       rptr_empty/rempty_reg/CLK
      ---------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.643
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_6_/CLK
      0.266     0.366      0.090     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.366      0.090     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.068     0.434      0.087     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.005     0.439      0.088     INVX4_LVT         fifomem/FE_OFC78_wdata_6/A
      0.080     0.519      0.074     INVX4_LVT         fifomem/FE_OFC78_wdata_6/Y
      0.002     0.521      0.074     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/A
      0.102     0.623      0.087     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/Y
      0.020     0.643      0.138     SRAM2RW128x8      fifomem/genblk1_7__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.643
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_6_/CLK
      0.266     0.366      0.090     DFFARX1_LVT       wdata_reg_6_/Q
      0.000     0.366      0.090     INVX4_LVT         fifomem/FE_OFC77_wdata_6/A
      0.068     0.434      0.087     INVX4_LVT         fifomem/FE_OFC77_wdata_6/Y
      0.005     0.439      0.088     INVX4_LVT         fifomem/FE_OFC78_wdata_6/A
      0.080     0.519      0.074     INVX4_LVT         fifomem/FE_OFC78_wdata_6/Y
      0.002     0.521      0.074     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/A
      0.102     0.623      0.087     NBUFFX2_LVT       fifomem/FE_OFC188_FE_OFN56_wdata_6/Y
      0.020     0.643      0.138     SRAM2RW128x8      fifomem/genblk1_5__U/I1[6]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.051
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.671
- Arrival Time                  0.641
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_4_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.364      0.086     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.067     0.430      0.086     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.436      0.086     INVX4_LVT         fifomem/FE_OFC85_wdata_4/A
      0.080     0.515      0.074     INVX4_LVT         fifomem/FE_OFC85_wdata_4/Y
      0.002     0.518      0.074     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/A
      0.103     0.621      0.089     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/Y
      0.020     0.641      0.140     SRAM2RW128x8      fifomem/genblk1_7__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.051
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.671
- Arrival Time                  0.641
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_4_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_4_/Q
      0.000     0.364      0.086     INVX4_LVT         fifomem/FE_OFC83_wdata_4/A
      0.067     0.430      0.086     INVX4_LVT         fifomem/FE_OFC83_wdata_4/Y
      0.005     0.436      0.086     INVX4_LVT         fifomem/FE_OFC85_wdata_4/A
      0.080     0.515      0.074     INVX4_LVT         fifomem/FE_OFC85_wdata_4/Y
      0.002     0.518      0.074     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/A
      0.103     0.621      0.089     NBUFFX2_LVT       fifomem/FE_OFC187_FE_OFN78_wdata_4/Y
      0.020     0.641      0.140     SRAM2RW128x8      fifomem/genblk1_5__U/I1[4]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.049
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.669
- Arrival Time                  0.619
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.363      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.467      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.035     0.619      0.152     SRAM2RW128x8      fifomem/genblk1_5__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.049
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.669
- Arrival Time                  0.618
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.364      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.468      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.034     0.618      0.153     SRAM2RW128x8      fifomem/genblk1_7__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.048
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.668
- Arrival Time                  0.616
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.363      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.467      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.032     0.616      0.154     SRAM2RW128x8      fifomem/genblk1_4__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.048
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.668
- Arrival Time                  0.614
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.364      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.468      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.030     0.614      0.157     SRAM2RW128x8      fifomem/genblk1_0__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.047
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.667
- Arrival Time                  0.609
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.363      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.467      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.025     0.609      0.161     SRAM2RW128x8      fifomem/genblk1_6__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.047
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.667
- Arrival Time                  0.608
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.364      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.468      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.025     0.608      0.161     SRAM2RW128x8      fifomem/genblk1_2__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.606
= Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.363      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.467      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.022     0.606      0.163     SRAM2RW128x8      fifomem/genblk1_3__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.606
= Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_2_/CLK
      0.263     0.363      0.086     DFFARX1_LVT       wdata_reg_2_/Q
      0.000     0.364      0.086     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/A
      0.104     0.468      0.088     NBUFFX2_LVT       fifomem/FE_OFC182_wdata_2/Y
      0.002     0.470      0.088     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/A
      0.114     0.584      0.080     NBUFFX16_LVT      fifomem/FE_OFC48_wdata_2/Y
      0.022     0.606      0.164     SRAM2RW128x8      fifomem/genblk1_1__U/I1[2]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.603
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.020     0.482      0.070     INVX4_RVT         fifomem/FE_OFC44_wdata_0/A
      0.097     0.579      0.098     INVX4_RVT         fifomem/FE_OFC44_wdata_0/Y
      0.024     0.603      0.164     SRAM2RW128x8      fifomem/genblk1_6__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.600
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.020     0.482      0.070     INVX4_RVT         fifomem/FE_OFC44_wdata_0/A
      0.097     0.579      0.098     INVX4_RVT         fifomem/FE_OFC44_wdata_0/Y
      0.022     0.600      0.167     SRAM2RW128x8      fifomem/genblk1_2__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.053
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.673
- Arrival Time                  0.599
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.069     0.571      0.073     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.028     0.599      0.135     SRAM2RW128x8      fifomem/genblk1_2__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.053
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.673
- Arrival Time                  0.599
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.069     0.571      0.073     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.028     0.599      0.135     SRAM2RW128x8      fifomem/genblk1_6__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.060
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.680
- Arrival Time                  0.606
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.026     0.606      0.109     SRAM2RW128x8      fifomem/genblk1_5__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.605
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.025     0.605      0.110     SRAM2RW128x8      fifomem/genblk1_7__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.605
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.025     0.605      0.110     SRAM2RW128x8      fifomem/genblk1_6__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.605
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.025     0.605      0.110     SRAM2RW128x8      fifomem/genblk1_2__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.603
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.023     0.603      0.112     SRAM2RW128x8      fifomem/genblk1_4__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.596
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.069     0.571      0.073     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.025     0.596      0.139     SRAM2RW128x8      fifomem/genblk1_3__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.596
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.069     0.571      0.073     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.025     0.596      0.139     SRAM2RW128x8      fifomem/genblk1_1__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.602
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.022     0.602      0.113     SRAM2RW128x8      fifomem/genblk1_3__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.602
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.022     0.602      0.113     SRAM2RW128x8      fifomem/genblk1_1__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.600
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_3_/CLK
      0.262     0.362      0.085     DFFARX1_LVT       wdata_reg_3_/Q
      0.000     0.363      0.085     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/A
      0.108     0.471      0.094     NBUFFX2_LVT       fifomem/FE_OFC183_wdata_3/Y
      0.003     0.474      0.095     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/A
      0.106     0.580      0.062     NBUFFX32_LVT      fifomem/FE_OFC89_wdata_3/Y
      0.020     0.600      0.114     SRAM2RW128x8      fifomem/genblk1_0__U/I1[3]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.061
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.681
- Arrival Time                  0.599
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_7_/CLK
      0.257     0.357      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.358      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.064     0.421      0.081     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.005     0.427      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.519      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.519      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.057     0.576      0.062     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.023     0.599      0.106     SRAM2RW128x8      fifomem/genblk1_6__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.061
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.681
- Arrival Time                  0.599
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_7_/CLK
      0.257     0.357      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.358      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.064     0.421      0.081     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.005     0.427      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.519      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.519      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.057     0.576      0.062     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.023     0.599      0.106     SRAM2RW128x8      fifomem/genblk1_2__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.050
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.670
- Arrival Time                  0.586
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC88_wdata_5/A
      0.069     0.571      0.073     INVX8_LVT         fifomem/FE_OFC88_wdata_5/Y
      0.015     0.586      0.147     SRAM2RW128x8      fifomem/genblk1_0__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.060
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.680
- Arrival Time                  0.596
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_7_/CLK
      0.257     0.357      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.358      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.064     0.422      0.081     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.005     0.427      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.519      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.519      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.057     0.576      0.062     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.020     0.596      0.108     SRAM2RW128x8      fifomem/genblk1_3__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.060
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.680
- Arrival Time                  0.595
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_7_/CLK
      0.257     0.357      0.079     DFFARX1_LVT       wdata_reg_7_/Q
      0.000     0.358      0.079     INVX4_LVT         fifomem/FE_OFC80_wdata_7/A
      0.064     0.422      0.081     INVX4_LVT         fifomem/FE_OFC80_wdata_7/Y
      0.005     0.427      0.081     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/A
      0.092     0.519      0.047     NBUFFX2_LVT       fifomem/FE_OFC190_FE_OFN60_wdata_7/Y
      0.000     0.519      0.047     INVX8_LVT         fifomem/FE_OFC82_wdata_7/A
      0.057     0.576      0.062     INVX8_LVT         fifomem/FE_OFC82_wdata_7/Y
      0.020     0.595      0.109     SRAM2RW128x8      fifomem/genblk1_1__U/I1[7]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.063
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.683
- Arrival Time                  0.581
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC87_wdata_5/A
      0.060     0.562      0.060     INVX8_LVT         fifomem/FE_OFC87_wdata_5/Y
      0.019     0.581      0.098     SRAM2RW128x8      fifomem/genblk1_5__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.062
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.682
- Arrival Time                  0.580
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC87_wdata_5/A
      0.060     0.562      0.060     INVX8_LVT         fifomem/FE_OFC87_wdata_5/Y
      0.018     0.580      0.100     SRAM2RW128x8      fifomem/genblk1_7__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.571
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.017     0.479      0.070     INVX32_LVT        fifomem/FE_OFC98_wdata_0/A
      0.042     0.521      0.056     INVX32_LVT        fifomem/FE_OFC98_wdata_0/Y
      0.049     0.571      0.129     SRAM2RW128x8      fifomem/genblk1_4__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.571
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.017     0.479      0.070     INVX32_LVT        fifomem/FE_OFC98_wdata_0/A
      0.042     0.521      0.056     INVX32_LVT        fifomem/FE_OFC98_wdata_0/Y
      0.049     0.571      0.129     SRAM2RW128x8      fifomem/genblk1_7__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.570
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.017     0.479      0.070     INVX32_LVT        fifomem/FE_OFC98_wdata_0/A
      0.042     0.521      0.056     INVX32_LVT        fifomem/FE_OFC98_wdata_0/Y
      0.049     0.570      0.130     SRAM2RW128x8      fifomem/genblk1_5__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.062
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.682
- Arrival Time                  0.577
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_5_/CLK
      0.259     0.359      0.081     DFFARX1_LVT       wdata_reg_5_/Q
      0.000     0.359      0.081     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/A
      0.087     0.446      0.063     NBUFFX2_LVT       fifomem/FE_OFC184_wdata_5/Y
      0.001     0.447      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/A
      0.053     0.500      0.063     INVX4_LVT         fifomem/FE_OFC86_wdata_5/Y
      0.002     0.502      0.063     INVX8_LVT         fifomem/FE_OFC87_wdata_5/A
      0.060     0.562      0.060     INVX8_LVT         fifomem/FE_OFC87_wdata_5/Y
      0.016     0.577      0.102     SRAM2RW128x8      fifomem/genblk1_4__U/I1[5]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.053
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.673
- Arrival Time                  0.568
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.017     0.479      0.070     INVX32_LVT        fifomem/FE_OFC98_wdata_0/A
      0.042     0.521      0.056     INVX32_LVT        fifomem/FE_OFC98_wdata_0/Y
      0.047     0.568      0.132     SRAM2RW128x8      fifomem/genblk1_0__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.566
= Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.035     0.566      0.113     SRAM2RW128x8      fifomem/genblk1_5__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_5__U/CE1
      ---------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.565
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.034     0.565      0.114     SRAM2RW128x8      fifomem/genblk1_7__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_7__U/CE1
      ---------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.563
= Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.033     0.563      0.116     SRAM2RW128x8      fifomem/genblk1_4__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_4__U/CE1
      ---------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.051
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.671
- Arrival Time                  0.554
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.017     0.479      0.070     INVX32_LVT        fifomem/FE_OFC98_wdata_0/A
      0.042     0.521      0.056     INVX32_LVT        fifomem/FE_OFC98_wdata_0/Y
      0.033     0.554      0.143     SRAM2RW128x8      fifomem/genblk1_1__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.057
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.677
- Arrival Time                  0.560
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.030     0.560      0.119     SRAM2RW128x8      fifomem/genblk1_0__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_0__U/CE1
      ---------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.055
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.675
- Arrival Time                  0.551
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.021     0.551      0.125     SRAM2RW128x8      fifomem/genblk1_6__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_6__U/CE1
      ---------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.055
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.675
- Arrival Time                  0.551
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.021     0.551      0.125     SRAM2RW128x8      fifomem/genblk1_2__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_2__U/CE1
      ---------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.548
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.018     0.548      0.128     SRAM2RW128x8      fifomem/genblk1_1__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_1__U/CE1
      ---------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.548
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_1_/CLK
      0.231     0.331      0.047     DFFARX1_LVT       wdata_reg_1_/Q
      0.000     0.331      0.047     INVX2_LVT         fifomem/FE_OFC180_wdata_1/A
      0.042     0.373      0.049     INVX2_LVT         fifomem/FE_OFC180_wdata_1/Y
      0.001     0.374      0.049     INVX4_LVT         fifomem/FE_OFC181_wdata_1/A
      0.061     0.434      0.060     INVX4_LVT         fifomem/FE_OFC181_wdata_1/Y
      0.003     0.437      0.060     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/A
      0.093     0.530      0.059     NBUFFX32_LVT      fifomem/FE_OFC95_wdata_1/Y
      0.017     0.548      0.128     SRAM2RW128x8      fifomem/genblk1_3__U/I1[1]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.049
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.669
- Arrival Time                  0.538
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk2x
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk2x/DOUT
      0.000     0.100      0.200     DFFARX1_LVT       wdata_reg_0_/CLK
      0.237     0.337      0.054     DFFARX1_LVT       wdata_reg_0_/Q
      0.000     0.337      0.054     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/A
      0.125     0.462      0.064     IBUFFX16_LVT      fifomem/FE_OFC97_wdata_0/Y
      0.017     0.479      0.070     INVX32_LVT        fifomem/FE_OFC98_wdata_0/A
      0.042     0.521      0.056     INVX32_LVT        fifomem/FE_OFC98_wdata_0/Y
      0.016     0.538      0.153     SRAM2RW128x8      fifomem/genblk1_3__U/I1[0]
      ---------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.100      0.200                       wclk
      0.000     0.100      0.200     I1025_NS          io_b_wclk/PADIO
      0.000     0.100      0.200     I1025_NS          io_b_wclk/DOUT
      0.000     0.100      0.200     SRAM2RW128x8      fifomem/genblk1_3__U/CE1
      ---------------------------------------------------------------------------------

