<?xml version="1.0" encoding= "UTF-8" ?>
<configuration name="FRDM-MCXN947" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_15 http://mcuxpresso.nxp.com/XSD/mex_configuration_15.xsd" uuid="199c8a98-a785-41a7-bd11-78196d653736" version="15" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_15" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <common>
      <processor>MCXN947</processor>
      <package>MCXN947VDF</package>
      <board>FRDM-MCXN947</board>
      <mcu_data>ksdk2_0</mcu_data>
      <cores selected="cm33_core0">
         <core name="Cortex-M33 (Core #0)" id="cm33_core0" description=""/>
         <core name="Cortex-M33 (Core #1)" id="cm33_core1" description=""/>
      </cores>
      <description></description>
   </common>
   <preferences>
      <validate_boot_init_only>true</validate_boot_init_only>
      <generate_extended_information>false</generate_extended_information>
      <generate_code_modified_registers_only>false</generate_code_modified_registers_only>
      <update_include_paths>true</update_include_paths>
      <generate_registers_defines>false</generate_registers_defines>
   </preferences>
   <tools>
      <pins name="Pins" version="15.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/pin_mux.c" update_enabled="true"/>
            <file path="board/pin_mux.h" update_enabled="true"/>
         </generated_project_files>
         <pins_profile>
            <processor_version>15.1.0</processor_version>
            <pin_labels>
               <pin_label pin_num="B7" pin_signal="PIO0_23/WUU0_IN5/EWM0_OUT_b/FC1_P3/CT_INP3/FLEXIO0_D7/ADC0_A15/CMP2_IN2" label="P0_23/SJ9[1]/SW2[3]/SW2[4]" identifier=""/>
               <pin_label pin_num="G13" pin_signal="PIO0_15/FC0_P3/CT_INP3/UTICK_CAP1/FLEXIO0_D7/ADC0_B15" label="P0_15/SJ8[1]" identifier="TEST_OUT"/>
               <pin_label pin_num="L14" pin_signal="PIO5_8/TRIG_OUT7/TAMPER6/ADC1_B16" label="P5_8/U9[19]/J9[31]" identifier="ETH_RESET"/>
            </pin_labels>
            <external_user_signals>
               <routingDetailsColumns/>
               <properties/>
            </external_user_signals>
         </pins_profile>
         <functions_list>
            <function name="BOARD_InitDEBUG_UARTPins">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>cm33_core0</coreID>
                  <enableClock>true</enableClock>
               </options>
               <dependencies>
                  <dependency resourceType="Peripheral" resourceId="LP_FLEXCOMM4" description="Peripheral LP_FLEXCOMM4 signals are routed in the Pins Tool, but the peripheral is not initialized in the Peripherals Tool." problem_level="1" source="Pins:BOARD_InitDEBUG_UARTPins">
                     <feature name="initialized" evaluation="equal">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Pins initialization requires the COMMON Driver in the project." problem_level="2" source="Pins:BOARD_InitDEBUG_UARTPins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.port" description="Pins initialization requires the PORT Driver in the project." problem_level="2" source="Pins:BOARD_InitDEBUG_UARTPins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="LP_FLEXCOMM4" signal="LPFLEXCOMM_P0" pin_num="A1" pin_signal="PIO1_8/WUU0_IN10/LPTMR1_ALT3/TRACE_DATA0/FC4_P0/FC5_P4/CT_INP8/SCT0_OUT2/FLEXIO0_D16/PLU_OUT0/ENET0_TXD2/I3C1_SDA/TSI0_CH17/ADC1_A8"/>
                  <pin peripheral="LP_FLEXCOMM4" signal="LPFLEXCOMM_P1" pin_num="B1" pin_signal="PIO1_9/TRACE_DATA1/FC4_P1/FC5_P5/CT_INP9/SCT0_OUT3/FLEXIO0_D17/PLU_OUT1/ENET0_TXD3/I3C1_SCL/TSI0_CH18/ADC1_A9"/>
               </pins>
            </function>
            <function name="BOARD_Button_Pins">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>cm33_core0</coreID>
                  <enableClock>true</enableClock>
               </options>
               <dependencies>
                  <dependency resourceType="Peripheral" resourceId="GPIO0" description="Peripheral GPIO0 signals are routed in the Pins Tool, but the peripheral is not initialized in the Peripherals Tool." problem_level="1" source="Pins:BOARD_Button_Pins">
                     <feature name="initialized" evaluation="equal">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Pins initialization requires the COMMON Driver in the project." problem_level="2" source="Pins:BOARD_Button_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.port" description="Pins initialization requires the PORT Driver in the project." problem_level="2" source="Pins:BOARD_Button_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.gpio" description="Pins initialization requires the GPIO Driver in the project." problem_level="2" source="Pins:BOARD_Button_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="GPIO0" signal="GPIO, 6" pin_num="C14" pin_signal="PIO0_6/ISPMODE_N/FC0_P2/FC1_P6/CT_INP2/HSCMP2_OUT/PDM0_DATA1/CLKOUT/TSI0_CH10">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                        <pin_feature name="gpio_per_interrupt" value="kGPIO_InterruptEitherEdge"/>
                        <pin_feature name="pull_enable" value="disable"/>
                     </pin_features>
                  </pin>
               </pins>
            </function>
            <function name="BOARD_rgb_Pins">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>cm33_core0</coreID>
                  <enableClock>true</enableClock>
               </options>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Pins initialization requires the COMMON Driver in the project." problem_level="2" source="Pins:BOARD_rgb_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.port" description="Pins initialization requires the PORT Driver in the project." problem_level="2" source="Pins:BOARD_rgb_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.gpio" description="Pins initialization requires the GPIO Driver in the project." problem_level="2" source="Pins:BOARD_rgb_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="GPIO0" signal="GPIO, 10" pin_num="B12" pin_signal="PIO0_10/FC0_P6/CT0_MAT0/FLEXIO0_D2/ADC0_B10">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                        <pin_feature name="drive_strength" value="high"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="GPIO0" signal="GPIO, 27" pin_num="E10" pin_signal="PIO0_27/FC1_P3/CT0_MAT3/ADC0_B19">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                        <pin_feature name="drive_strength" value="high"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="GPIO1" signal="GPIO, 2" pin_num="C4" pin_signal="PIO1_2/TRIG_OUT0/FC3_P2/FC4_P6/CT1_MAT0/SCT0_IN6/FLEXIO0_D10/ENET0_MDC/SAI1_TXD0/CAN0_TXD/TSI0_CH2/ADC0_A18/CMP2_IN0">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                        <pin_feature name="drive_strength" value="high"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="GPIO0" signal="GPIO, 15" pin_num="G13" pin_signal="PIO0_15/FC0_P3/CT_INP3/UTICK_CAP1/FLEXIO0_D7/ADC0_B15">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                        <pin_feature name="drive_strength" value="high"/>
                     </pin_features>
                  </pin>
               </pins>
            </function>
            <function name="BOARD_Eth_Pins">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>cm33_core0</coreID>
                  <enableClock>true</enableClock>
               </options>
               <dependencies>
                  <dependency resourceType="Peripheral" resourceId="ENET0" description="Peripheral ENET0 signals are routed in the Pins Tool, but the peripheral is not initialized in the Peripherals Tool." problem_level="1" source="Pins:BOARD_Eth_Pins">
                     <feature name="initialized" evaluation="equal">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Pins initialization requires the COMMON Driver in the project." problem_level="2" source="Pins:BOARD_Eth_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.port" description="Pins initialization requires the PORT Driver in the project." problem_level="2" source="Pins:BOARD_Eth_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.gpio" description="Pins initialization requires the GPIO Driver in the project." problem_level="2" source="Pins:BOARD_Eth_Pins">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="ENET0" signal="enet_mdc" pin_num="K5" pin_signal="PIO1_20/TRIG_IN2/FC5_P4/FC4_P0/CT3_MAT2/SCT0_OUT8/FLEXIO0_D28/PLU_OUT6/ENET0_MDC/CAN1_TXD/ADC1_A20/CMP1_IN3"/>
                  <pin peripheral="ENET0" signal="enet_mdio" pin_num="L5" pin_signal="PIO1_21/TRIG_OUT2/FC5_P5/FC4_P1/CT3_MAT3/SCT0_OUT9/FLEXIO0_D29/PLU_OUT7/ENET0_MDIO/SAI1_MCLK/CAN1_RXD/ADC1_A21/CMP2_IN3"/>
                  <pin peripheral="ENET0" signal="enet_rdata, 0" pin_num="D4" pin_signal="PIO1_14/FC4_P6/FC3_P2/CT_INP10/SCT0_IN4/FLEXIO0_D22/PLU_IN2/ENET0_RXD0/TSI0_CH23/ADC1_A14"/>
                  <pin peripheral="ENET0" signal="enet_rdata, 1" pin_num="E4" pin_signal="PIO1_15/WUU0_IN13/FC3_P3/CT_INP11/SCT0_IN5/FLEXIO0_D23/PLU_IN3/ENET0_RXD1/I3C1_PUR/TSI0_CH24/ADC1_A15"/>
                  <pin peripheral="ENET0" signal="enet_tdata, 1" pin_num="A2" pin_signal="PIO1_7/WUU0_IN9/TRIG_OUT2/FC5_P3/CT_INP7/SCT0_IN1/FLEXIO0_D15/PLU_CLK/ENET0_TXD1/SAI1_RX_FS/CAN1_RXD/TSI0_CH7/ADC0_A23"/>
                  <pin peripheral="ENET0" signal="enet_tdata, 0" pin_num="B2" pin_signal="PIO1_6/TRIG_IN2/FC3_P6/FC5_P2/CT_INP6/SCT0_IN0/FLEXIO0_D14/ENET0_TXD0/SAI1_RX_BCLK/CAN1_TXD/TSI0_CH6/ADC0_A22"/>
                  <pin peripheral="ENET0" signal="enet_tx_clk" pin_num="A4" pin_signal="PIO1_4/WUU0_IN8/FREQME_CLK_IN0/FC3_P4/FC5_P0/CT1_MAT2/SCT0_OUT0/FLEXIO0_D12/ENET0_TX_CLK/SAI0_TXD1/TSI0_CH4/ADC0_A20/CMP0_IN2"/>
                  <pin peripheral="ENET0" signal="enet_tx_en" pin_num="B3" pin_signal="PIO1_5/FREQME_CLK_IN1/FC3_P5/FC5_P1/CT1_MAT3/SCT0_OUT1/FLEXIO0_D13/ENET0_TXEN/SAI0_RXD1/TSI0_CH5/ADC0_A21/CMP0_IN3"/>
                  <pin peripheral="ENET0" signal="enet_rx_dv" pin_num="D1" pin_signal="PIO1_13/TRIG_IN3/FC4_P5/FC3_P1/CT2_MAT3/SCT0_OUT5/FLEXIO0_D21/PLU_OUT3/ENET0_RXDV/CAN1_TXD/TSI0_CH22/ADC1_A13"/>
                  <pin peripheral="GPIO5" signal="GPIO, 8" pin_num="L14" pin_signal="PIO5_8/TRIG_OUT7/TAMPER6/ADC1_B16">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                        <pin_feature name="gpio_init_state" value="false"/>
                     </pin_features>
                  </pin>
               </pins>
            </function>
         </functions_list>
      </pins>
      <clocks name="Clocks" version="13.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/clock_config.c" update_enabled="true"/>
            <file path="board/clock_config.h" update_enabled="true"/>
         </generated_project_files>
         <clocks_profile>
            <processor_version>15.1.0</processor_version>
         </clocks_profile>
         <clock_configurations>
            <clock_configuration name="BOARD_BootClockPLL150M" id_prefix="" prefix_user_defined="false">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Clocks initialization requires the COMMON Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockPLL150M">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.common" description="Clocks initialization requires the COMMON Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockPLL150M">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockPLL150M">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockPLL150M">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.mcx_spc" description="Clocks initialization requires the MCX_SPC Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockPLL150M">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core1">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.mcx_spc" description="Clocks initialization requires the MCX_SPC Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockPLL150M">
                     <feature name="enabled" evaluation="equal" configuration="cm33_core0">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources/>
               <clock_outputs>
                  <clock_output id="CLK_144M_clock.outFreq" value="144 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLK_48M_clock.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="ENETRMII_clock.outFreq" value="50 MHz" locked="true" accuracy="0.001"/>
                  <clock_output id="FLEXCOMM4_clock.outFreq" value="12 MHz" locked="true" accuracy="0.001"/>
                  <clock_output id="FRO_12M_clock.outFreq" value="12 MHz" locked="false" accuracy=""/>
                  <clock_output id="FRO_HF_clock.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="MAIN_clock.outFreq" value="150 MHz" locked="true" accuracy="0.001"/>
                  <clock_output id="PLL0_CLK_clock.outFreq" value="150 MHz" locked="true" accuracy="0.001"/>
                  <clock_output id="Slow_clock.outFreq" value="37.5 MHz" locked="false" accuracy=""/>
                  <clock_output id="System_clock.outFreq" value="150 MHz" locked="false" accuracy=""/>
                  <clock_output id="gdet_clock.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="trng_clock.outFreq" value="48 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="PLL0_Mode" value="Normal" locked="false"/>
                  <setting id="RunPowerMode" value="OD" locked="false"/>
                  <setting id="SCGMode" value="PLL0" locked="false"/>
                  <setting id="ENETRMIICLKDIV" value="Enable" locked="false"/>
                  <setting id="FLEXCOMM4CLKDIV_HALT" value="Enable" locked="false"/>
                  <setting id="SCG.PLL0M_MULT.scale" value="50" locked="true"/>
                  <setting id="SCG.PLL0SRCSEL.sel" value="SCG.FIRC_48M" locked="false"/>
                  <setting id="SCG.PLL0_NDIV.scale" value="8" locked="true"/>
                  <setting id="SCG.SCSSEL.sel" value="SCG.PLL0_CLK" locked="false"/>
                  <setting id="SCG_SOSCCSR_SOSCEN_CFG" value="Enabled" locked="false"/>
                  <setting id="SYSCON.ENETRMIICLKDIV.scale" value="3" locked="true"/>
                  <setting id="SYSCON.ENETRMIICLKSEL.sel" value="SCG.PLL0_CLK" locked="false"/>
                  <setting id="SYSCON.FCCLKSEL4.sel" value="SCG.FRO_12M" locked="false"/>
                  <setting id="SYSCON.FLEXSPICLKSEL.sel" value="NO_CLOCK" locked="false"/>
                  <setting id="SYSCON.FREQMEREFCLKSEL.sel" value="SYSCON.evtg_out0a" locked="false"/>
                  <setting id="SYSCON.FREQMETARGETCLKSEL.sel" value="SYSCON.evtg_out0a" locked="false"/>
               </clock_settings>
               <called_from_default_init>true</called_from_default_init>
            </clock_configuration>
         </clock_configurations>
      </clocks>
      <dcdx name="DCDx" version="3.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <dcdx_profile>
            <processor_version>N/A</processor_version>
         </dcdx_profile>
         <dcdx_configurations/>
      </dcdx>
      <periphs name="Peripherals" version="14.0" enabled="true" update_project_code="true">
         <dependencies>
            <dependency resourceType="SWComponent" resourceId="platform.drivers.lpuart_cmsis" description="工具链/IDE工程中未找到LPUART CMSIS Driver。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.drivers.lpuart_cmsis" description="工具链/IDE工程不支持LPUART CMSIS Driver版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="greaterOrEqual">
                  <data type="Version" maxValue="2.5.9">2.4.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.drivers.gpio" description="工具链/IDE工程中未找到GPIO Driver。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.drivers.gpio" description="工具链/IDE工程不支持GPIO Driver版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">2.7.0</data>
               </feature>
            </dependency>
            <dependency resourceType="Tool" resourceId="Pins" description="外围设备工具需要 Pins 工具，但它已被禁用。" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data>true</data>
               </feature>
            </dependency>
            <dependency resourceType="Tool" resourceId="Clocks" description="外围设备工具需要 Clocks 工具，但它已被禁用。" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data>true</data>
               </feature>
            </dependency>
         </dependencies>
         <generated_project_files>
            <file path="board/RTE_Device.h" update_enabled="true"/>
            <file path="board/peripherals.c" update_enabled="true"/>
            <file path="board/peripherals.h" update_enabled="true"/>
         </generated_project_files>
         <peripherals_profile>
            <processor_version>15.1.0</processor_version>
         </peripherals_profile>
         <functional_groups>
            <functional_group name="BOARD_InitPeripherals" uuid="5e271651-63a3-4c90-a121-a23da3522d5c" called_from_default_init="true" id_prefix="" core="cm33_core0">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="ClockOutput" resourceId="FLEXCOMM4_clock" description="FLEXCOMM4CLK is inactive." problem_level="2" source="Peripherals:BOARD_InitPeripherals">
                     <feature name="frequency" evaluation="greaterThan">
                        <data type="Frequency" unit="Hz">0</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.port" description="The fsl_port driver is missing in the project  (required for the GPIO driver)." problem_level="2" source="Peripherals:BOARD_InitPeripherals">
                     <feature name="enabled" evaluation="equal">
                        <data type="Boolean">true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.drivers.port" description="The compatible version of the fsl_port driver is not available in the project  (required for the GPIO driver)." problem_level="1" source="Peripherals:BOARD_InitPeripherals">
                     <feature name="version" evaluation="compatible">
                        <data type="Version">2.3.0</data>
                     </feature>
                  </dependency>
               </dependencies>
               <instances>
                  <instance name="NVIC" uuid="fc2552d9-e298-45e4-81f9-ba49fedf63bd" type="nvic" type_id="nvic_57b5eef3774cc60acaede6f5b8bddc67" mode="general" peripheral="NVIC" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="nvic">
                        <array name="interrupt_table">
                           <struct name="0"/>
                           <struct name="1"/>
                        </array>
                        <array name="interrupts"/>
                     </config_set>
                  </instance>
                  <instance name="LP_FLEXCOMM4" uuid="f636b0bd-3bd0-49f0-b6ae-af2818fbbe7b" type="lpuart_cmsis" type_id="lpuart_cmsis_45ff8bb27f56563059427916f159562d" mode="LP_FLEXCOMM_interrupt" peripheral="LP_FLEXCOMM4" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="general" quick_selection="default">
                        <struct name="main_config">
                           <setting name="operationMode" value="ARM_USART_MODE_ASYNCHRONOUS"/>
                           <setting name="clockSource" value="LPFLEXCOMMFunctionClock"/>
                           <setting name="clockSourceFreq" value="ClocksTool_DefaultInit"/>
                           <setting name="power_state" value="ARM_POWER_FULL"/>
                           <setting name="baudRate_Bps" value="115200"/>
                           <setting name="dataBits" value="ARM_USART_DATA_BITS_8"/>
                           <setting name="parityBit" value="ARM_USART_PARITY_NONE"/>
                           <setting name="stopBit" value="ARM_USART_STOP_BITS_1"/>
                           <setting name="enableRX" value="false"/>
                           <setting name="enableRXBuffer" value="true"/>
                           <setting name="enableTX" value="false"/>
                           <setting name="signalEventFunctionId" value="LPUART4_SignalEvent"/>
                           <setting name="enableGetFreqFnCustomName" value="false"/>
                           <setting name="getFreqFunctionCustomID" value="LPUART4_GetFreq"/>
                           <setting name="enableInitPinsFnCustomName" value="false"/>
                           <setting name="initPinFunctionCustomID" value="LPUART4_InitPins"/>
                           <setting name="enableDeinitPinsFnCustomName" value="false"/>
                           <setting name="deinitPinFunctionCustomID" value="LPUART4_DeinitPins"/>
                        </struct>
                     </config_set>
                     <config_set name="fsl_cmsis_uart" quick_selection="default_edma">
                        <struct name="interrupt">
                           <setting name="IRQn" value="LP_FLEXCOMM4_IRQn"/>
                           <setting name="enable_priority" value="false"/>
                           <setting name="priority" value="0"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="GPIO0_ALIAS1" uuid="83abbe74-d435-48b4-8d75-228f72ca552e" type="gpio_adapter" type_id="gpio_adapter_804f52f5523a3d9fac28f10b84bad17b" mode="GPIO" peripheral="GPIO0_ALIAS1" enabled="false" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="fsl_adapter_gpio">
                        <set name="signalsFilter">
                           <selected>
                              <id>default</id>
                              <id>boot</id>
                           </selected>
                        </set>
                        <array name="gpioSignalsParameters"/>
                        <array name="gpioPinsOverView"/>
                        <struct name="globalCfg"/>
                        <array name="differentPeripheralsAdd"/>
                     </config_set>
                  </instance>
                  <instance name="GPIO0" uuid="c5aa357e-51ec-40b6-bfd4-8830639884bb" type="gpio" type_id="gpio_bdab6a68c04595b6073dff48897d210f" mode="GPIO" peripheral="GPIO0" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="fsl_gpio">
                        <setting name="enable_irq" value="true"/>
                        <struct name="port_interrupt">
                           <setting name="IRQn" value="GPIO00_IRQn"/>
                           <setting name="enable_interrrupt" value="enabled"/>
                           <setting name="enable_priority" value="true"/>
                           <setting name="priority" value="0"/>
                           <setting name="enable_custom_name" value="false"/>
                        </struct>
                        <setting name="enable_irq_1" value="false"/>
                        <struct name="gpio_interrupt_1">
                           <setting name="IRQn" value="GPIO01_IRQn"/>
                           <setting name="enable_interrrupt" value="enabled"/>
                           <setting name="enable_priority" value="false"/>
                           <setting name="priority" value="1"/>
                           <setting name="enable_custom_name" value="false"/>
                        </struct>
                        <setting name="enable_irq_EFT" value="false"/>
                        <struct name="port_interrupt_EFT">
                           <setting name="IRQn" value="PORT_EFT_IRQn"/>
                           <setting name="enable_interrrupt" value="enabled"/>
                           <setting name="enable_priority" value="false"/>
                           <setting name="priority" value="2"/>
                           <setting name="enable_custom_name" value="false"/>
                        </struct>
                     </config_set>
                  </instance>
               </instances>
            </functional_group>
         </functional_groups>
         <components>
            <component name="system" uuid="8577d043-9184-43b4-b5db-3dcee65b66be" type_id="system_54b53072540eeeb8f8e9343e71f28176">
               <config_set_global name="global_system_definitions">
                  <setting name="user_definitions" value=""/>
                  <setting name="user_includes" value=""/>
                  <setting name="global_init" value=""/>
               </config_set_global>
            </component>
            <component name="uart_cmsis_common" uuid="1d27e321-7e55-4c2e-b71e-2344c406df37" type_id="uart_cmsis_common_9cb8e302497aa696fdbb5a4fd622c2a8">
               <config_set_global name="global_USART_CMSIS_common" quick_selection="default">
                  <struct name="commonSetting">
                     <setting name="USART_RX_BUFFER_LEN" value="64"/>
                  </struct>
               </config_set_global>
            </component>
            <component name="msg" uuid="5c610447-e9ca-47dd-9870-148a5ad0c25d" type_id="msg_6e2baaf3b97dbeef01c0043275f9a0e7">
               <config_set_global name="global_messages"/>
            </component>
            <component name="gpio_adapter_common" uuid="ae0483aa-a197-48e5-8ee5-f3cb4393ad6f" type_id="gpio_adapter_common_57579b9ac814fe26bf95df0a384c36b6">
               <config_set_global name="global_gpio_adapter_common" quick_selection="default"/>
            </component>
            <component name="generic_uart" uuid="c3b166dd-1dd3-48db-b118-ee86ea3c0aef" type_id="generic_uart_8cae00565451cf2346eb1b8c624e73a6">
               <config_set_global name="global_uart"/>
            </component>
            <component name="generic_enet" uuid="986dea50-2172-4c65-93ce-02c495732ee9" type_id="generic_enet_74db5c914f0ddbe47d86af40cb77a619">
               <config_set_global name="global_enet"/>
            </component>
            <component name="generic_can" uuid="16b703a6-296f-42ea-ac75-b9822f2d816e" type_id="generic_can_1bfdd78b1af214566c1f23cf6a582d80">
               <config_set_global name="global_can"/>
            </component>
         </components>
      </periphs>
      <tee name="TEE" version="6.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <tee_profile>
            <processor_version>0.0.0</processor_version>
            <tool_options>
               <option id="_output_type_" value="c_code"/>
               <option id="_legacy_source_names_" value="yes"/>
               <option id="_resilient_code_reg_writes_" value="no"/>
            </tool_options>
         </tee_profile>
         <functional_group name="BOARD_InitTEE" called_from_default_init="true" id_prefix="" prefix_user_defined="false">
            <description></description>
            <options/>
            <ahbsc_rwx>
               <relative_region start="0" size="1048576" security="s_priv" memory="PROGRAM_FLASH0"/>
               <relative_region start="0" size="1048576" security="s_priv" memory="PROGRAM_FLASH1"/>
               <relative_region start="0" size="65536" security="s_priv" memory="FlashBank_IFR0"/>
               <relative_region start="0" size="16384" security="s_priv" memory="FlashBank_IFR1"/>
               <relative_region start="0" size="262144" security="s_priv" memory="BootROM"/>
               <relative_region start="0" size="98304" security="s_priv" memory="SRAMX"/>
               <relative_region start="0" size="32768" security="s_priv" memory="SRAMA"/>
               <relative_region start="0" size="32768" security="s_priv" memory="SRAMB"/>
               <relative_region start="0" size="65536" security="s_priv" memory="SRAMC"/>
               <relative_region start="0" size="65536" security="s_priv" memory="SRAMD"/>
               <relative_region start="0" size="65536" security="s_priv" memory="SRAME"/>
               <relative_region start="0" size="65536" security="s_priv" memory="SRAMF"/>
               <relative_region start="0" size="65536" security="s_priv" memory="SRAMG"/>
               <relative_region start="0" size="32768" security="s_priv" memory="SRAMH"/>
               <relative_region start="0" size="4096" security="s_priv" memory="SPI_FILTER"/>
               <relative_region start="0" size="4096" security="s_priv" memory="OSTIMER0"/>
               <relative_region start="0" size="4096" security="s_priv" memory="TRO0"/>
               <relative_region start="0" size="4096" security="s_priv" memory="PKC_RAM"/>
               <relative_region start="0" size="4096" security="s_priv" memory="USB_RAM"/>
               <relative_region start="0" size="4096" security="s_priv" memory="NPU"/>
               <relative_region start="0" size="4096" security="s_priv" memory="SFA"/>
               <relative_region start="0" size="4096" security="s_priv" memory="MBC"/>
               <relative_region start="0" size="4096" security="s_priv" memory="CAN0_RULE1"/>
               <relative_region start="0" size="4096" security="s_priv" memory="CAN0_RULE2"/>
               <relative_region start="0" size="4096" security="s_priv" memory="CAN0_RULE3"/>
               <relative_region start="0" size="4096" security="s_priv" memory="CAN1_RULE1"/>
               <relative_region start="0" size="4096" security="s_priv" memory="CAN1_RULE2"/>
               <relative_region start="0" size="4096" security="s_priv" memory="CAN1_RULE3"/>
               <relative_region start="0" size="4096" security="s_priv" memory="MTR0"/>
               <relative_region start="0" size="4096" security="s_priv" memory="ATX0"/>
               <relative_region start="0" size="268435456" security="s_priv" memory="FlexSPI0_0"/>
               <relative_region start="0" size="268435456" security="s_priv" memory="FlexSPI0_1"/>
               <masters>
                  <master id="COOLFLUXI" security="ns_user"/>
                  <master id="CPU1" security="ns_user"/>
                  <master id="DMA3_0" security="ns_user"/>
                  <master id="DMA3_1" security="ns_user"/>
                  <master id="ETHERNET" security="ns_user"/>
                  <master id="NPUO" security="ns_user"/>
                  <master id="PKC" security="ns_user"/>
                  <master id="PQ" security="ns_user"/>
                  <master id="SMARTDMA" security="ns_user"/>
                  <master id="USB_FS" security="ns_user"/>
                  <master id="USB_HS" security="ns_user"/>
                  <master id="USDHC" security="ns_user"/>
               </masters>
               <peripherals>
                  <peripheral id="ADC0" security="s_priv"/>
                  <peripheral id="ADC1" security="s_priv"/>
                  <peripheral id="AHBSC" security="s_priv"/>
                  <peripheral id="AHBSC_ALIAS1" security="s_priv"/>
                  <peripheral id="AHBSC_ALIAS2" security="s_priv"/>
                  <peripheral id="AHBSC_ALIAS3" security="s_priv"/>
                  <peripheral id="BSP32_0" security="s_priv"/>
                  <peripheral id="CACHE64_POLSEL0" security="s_priv"/>
                  <peripheral id="CAN0" security="s_priv"/>
                  <peripheral id="CAN1" security="s_priv"/>
                  <peripheral id="CDOG0" security="s_priv"/>
                  <peripheral id="CDOG1" security="s_priv"/>
                  <peripheral id="CMP0" security="s_priv"/>
                  <peripheral id="CMP1" security="s_priv"/>
                  <peripheral id="CMP2" security="s_priv"/>
                  <peripheral id="CMX_PERFMON0" security="s_priv"/>
                  <peripheral id="CMX_PERFMON1" security="s_priv"/>
                  <peripheral id="CRC0" security="s_priv"/>
                  <peripheral id="CTIMER0" security="s_priv"/>
                  <peripheral id="CTIMER1" security="s_priv"/>
                  <peripheral id="CTIMER2" security="s_priv"/>
                  <peripheral id="CTIMER3" security="s_priv"/>
                  <peripheral id="CTIMER4" security="s_priv"/>
                  <peripheral id="DAC0" security="s_priv"/>
                  <peripheral id="DAC1" security="s_priv"/>
                  <peripheral id="DAC2" security="s_priv"/>
                  <peripheral id="DM0" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS0" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS1" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS10" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS11" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS12" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS13" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS14" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS15" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS16" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS2" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS3" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS4" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS5" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS6" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS7" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS8" security="s_priv"/>
                  <peripheral id="DMA0_TEE_ALIAS9" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS0" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS1" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS10" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS11" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS12" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS13" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS14" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS15" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS16" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS2" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS3" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS4" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS5" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS6" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS7" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS8" security="s_priv"/>
                  <peripheral id="DMA1_TEE_ALIAS9" security="s_priv"/>
                  <peripheral id="EIM0" security="s_priv"/>
                  <peripheral id="ELS" security="s_priv"/>
                  <peripheral id="ELS_ALIAS1" security="s_priv"/>
                  <peripheral id="ELS_ALIAS2" security="s_priv"/>
                  <peripheral id="ELS_ALIAS3" security="s_priv"/>
                  <peripheral id="EMVSIM0" security="s_priv"/>
                  <peripheral id="EMVSIM1" security="s_priv"/>
                  <peripheral id="ENC0" security="s_priv"/>
                  <peripheral id="ENC1" security="s_priv"/>
                  <peripheral id="ENET0" security="s_priv"/>
                  <peripheral id="ERM0" security="s_priv"/>
                  <peripheral id="EVTG0" security="s_priv"/>
                  <peripheral id="EWM0" security="s_priv"/>
                  <peripheral id="FLEXIO0" security="s_priv"/>
                  <peripheral id="FLEXSPI0" security="s_priv"/>
                  <peripheral id="FMU0" security="s_priv"/>
                  <peripheral id="FMU0TEST" security="s_priv"/>
                  <peripheral id="FREQME0" security="s_priv"/>
                  <peripheral id="GDET1" security="s_priv"/>
                  <peripheral id="GPIO0" security="s_priv"/>
                  <peripheral id="GPIO0_ALIAS1" security="s_priv"/>
                  <peripheral id="GPIO1" security="s_priv"/>
                  <peripheral id="GPIO1_ALIAS1" security="s_priv"/>
                  <peripheral id="GPIO2" security="s_priv"/>
                  <peripheral id="GPIO2_ALIAS1" security="s_priv"/>
                  <peripheral id="GPIO3" security="s_priv"/>
                  <peripheral id="GPIO3_ALIAS1" security="s_priv"/>
                  <peripheral id="GPIO4" security="s_priv"/>
                  <peripheral id="GPIO4_ALIAS1" security="s_priv"/>
                  <peripheral id="GPIO5" security="s_priv"/>
                  <peripheral id="GPIO5_ALIAS1" security="s_priv"/>
                  <peripheral id="I3C0" security="s_priv"/>
                  <peripheral id="I3C1" security="s_priv"/>
                  <peripheral id="INPUTMUX0" security="s_priv"/>
                  <peripheral id="INTM0" security="s_priv"/>
                  <peripheral id="ITRC0" security="s_priv"/>
                  <peripheral id="LPTMR0" security="s_priv"/>
                  <peripheral id="LPTMR1" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM0" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM1" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM2" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM3" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM4" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM5" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM6" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM7" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM8" security="s_priv"/>
                  <peripheral id="LP_FLEXCOMM9" security="s_priv"/>
                  <peripheral id="MAILBOX" security="s_priv"/>
                  <peripheral id="MRT0" security="s_priv"/>
                  <peripheral id="NPX0" security="s_priv"/>
                  <peripheral id="OPAMP0" security="s_priv"/>
                  <peripheral id="OPAMP1" security="s_priv"/>
                  <peripheral id="OPAMP2" security="s_priv"/>
                  <peripheral id="OTPC0" security="s_priv"/>
                  <peripheral id="PDM" security="s_priv"/>
                  <peripheral id="PINT0" security="s_priv"/>
                  <peripheral id="PKC0" security="s_priv"/>
                  <peripheral id="PLU0" security="s_priv"/>
                  <peripheral id="PORT0" security="s_priv"/>
                  <peripheral id="PORT1" security="s_priv"/>
                  <peripheral id="PORT2" security="s_priv"/>
                  <peripheral id="PORT3" security="s_priv"/>
                  <peripheral id="PORT4" security="s_priv"/>
                  <peripheral id="PORT5" security="s_priv"/>
                  <peripheral id="POWERQUAD" security="s_priv"/>
                  <peripheral id="PUF" security="s_priv"/>
                  <peripheral id="PUF_ALIAS1" security="s_priv"/>
                  <peripheral id="PUF_ALIAS2" security="s_priv"/>
                  <peripheral id="PUF_ALIAS3" security="s_priv"/>
                  <peripheral id="PWM0" security="s_priv"/>
                  <peripheral id="PWM1" security="s_priv"/>
                  <peripheral id="RTC0" security="s_priv"/>
                  <peripheral id="SAI0" security="s_priv"/>
                  <peripheral id="SAI1" security="s_priv"/>
                  <peripheral id="SCG0" security="s_priv"/>
                  <peripheral id="SCT0" security="s_priv"/>
                  <peripheral id="SEMA42_0" security="s_priv"/>
                  <peripheral id="SINC0" security="s_priv"/>
                  <peripheral id="SM3_0" security="s_priv"/>
                  <peripheral id="SMARTDMA0" security="s_priv"/>
                  <peripheral id="SPC0" security="s_priv"/>
                  <peripheral id="SYSCON0" security="s_priv"/>
                  <peripheral id="TDET0" security="s_priv"/>
                  <peripheral id="TRNG0" security="s_priv"/>
                  <peripheral id="TSI0" security="s_priv"/>
                  <peripheral id="USBDCD0" security="s_priv"/>
                  <peripheral id="USBFS0" security="s_priv"/>
                  <peripheral id="USBHS1__USBC" security="s_priv"/>
                  <peripheral id="USBPHY" security="s_priv"/>
                  <peripheral id="USDHC0" security="s_priv"/>
                  <peripheral id="UTICK0" security="s_priv"/>
                  <peripheral id="VBAT0" security="s_priv"/>
                  <peripheral id="VREF0" security="s_priv"/>
                  <peripheral id="WUU0" security="s_priv"/>
                  <peripheral id="WWDT0" security="s_priv"/>
                  <peripheral id="WWDT1" security="s_priv"/>
               </peripherals>
               <interrupts>
                  <masking>
                     <interrupt id="ADC0_IRQn" masked="Masked"/>
                     <interrupt id="ADC1_IRQn" masked="Masked"/>
                     <interrupt id="BSP32_IRQn" masked="Masked"/>
                     <interrupt id="CAN0_IRQn" masked="Masked"/>
                     <interrupt id="CAN1_IRQn" masked="Masked"/>
                     <interrupt id="CDOG0_IRQn" masked="Masked"/>
                     <interrupt id="CDOG1_IRQn" masked="Masked"/>
                     <interrupt id="CMC0_IRQn" masked="Masked"/>
                     <interrupt id="CTI0_IRQn" masked="Masked"/>
                     <interrupt id="CTIMER0_IRQn" masked="Masked"/>
                     <interrupt id="CTIMER1_IRQn" masked="Masked"/>
                     <interrupt id="CTIMER2_IRQn" masked="Masked"/>
                     <interrupt id="CTIMER3_IRQn" masked="Masked"/>
                     <interrupt id="CTIMER4_IRQn" masked="Masked"/>
                     <interrupt id="DAC0_IRQn" masked="Masked"/>
                     <interrupt id="DAC1_IRQn" masked="Masked"/>
                     <interrupt id="DAC2_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH0_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH10_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH11_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH12_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH13_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH14_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH15_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH1_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH2_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH3_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH4_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH5_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH6_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH7_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH8_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_0_CH9_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH0_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH10_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH11_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH12_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH13_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH14_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH153_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH1_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH2_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH3_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH4_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH5_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH6_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH7_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH8_IRQn" masked="Masked"/>
                     <interrupt id="EDMA_1_CH9_IRQn" masked="Masked"/>
                     <interrupt id="ELS_ERR_IRQn" masked="Masked"/>
                     <interrupt id="ELS_IRQn" masked="Masked"/>
                     <interrupt id="EMVSIM0_IRQn" masked="Masked"/>
                     <interrupt id="EMVSIM1_IRQn" masked="Masked"/>
                     <interrupt id="ENC0_COMPARE_IRQn" masked="Masked"/>
                     <interrupt id="ENC0_HOME_IRQn" masked="Masked"/>
                     <interrupt id="ENC0_IDX_IRQn" masked="Masked"/>
                     <interrupt id="ENC0_WDG_SAB_IRQn" masked="Masked"/>
                     <interrupt id="ENC1_COMPARE_IRQn" masked="Masked"/>
                     <interrupt id="ENC1_HOME_IRQn" masked="Masked"/>
                     <interrupt id="ENC1_IDX_IRQn" masked="Masked"/>
                     <interrupt id="ENC1_WDG_SAB_IRQn" masked="Masked"/>
                     <interrupt id="ERM_MULTI_BIT_ERROR_IRQn" masked="Masked"/>
                     <interrupt id="ERM_SINGLE_BIT_ERROR_IRQn" masked="Masked"/>
                     <interrupt id="ETB0_IRQn" masked="Masked"/>
                     <interrupt id="ETHERNET_IRQn" masked="Masked"/>
                     <interrupt id="ETHERNET_MACLP_IRQn" masked="Masked"/>
                     <interrupt id="ETHERNET_PMT_IRQn" masked="Masked"/>
                     <interrupt id="EWM0_IRQn" masked="Masked"/>
                     <interrupt id="FLEXIO_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM0_FAULT_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM0_RELOAD_ERROR_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM0_SUBMODULE0_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM0_SUBMODULE1_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM0_SUBMODULE2_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM0_SUBMODULE3_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM1_FAULT_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM1_RELOAD_ERROR_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM1_SUBMODULE0_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM1_SUBMODULE1_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM1_SUBMODULE2_IRQn" masked="Masked"/>
                     <interrupt id="FLEXPWM1_SUBMODULE3_IRQn" masked="Masked"/>
                     <interrupt id="FLEXSPI0_IRQn" masked="Masked"/>
                     <interrupt id="FMU0_IRQn" masked="Masked"/>
                     <interrupt id="Freqme_IRQn" masked="Masked"/>
                     <interrupt id="GDET_IRQn" masked="Masked"/>
                     <interrupt id="GPIO00_IRQn" masked="Masked"/>
                     <interrupt id="GPIO01_IRQn" masked="Masked"/>
                     <interrupt id="GPIO10_IRQn" masked="Masked"/>
                     <interrupt id="GPIO11_IRQn" masked="Masked"/>
                     <interrupt id="GPIO20_IRQn" masked="Masked"/>
                     <interrupt id="GPIO21_IRQn" masked="Masked"/>
                     <interrupt id="GPIO30_IRQn" masked="Masked"/>
                     <interrupt id="GPIO31_IRQn" masked="Masked"/>
                     <interrupt id="GPIO40_IRQn" masked="Masked"/>
                     <interrupt id="GPIO41_IRQn" masked="Masked"/>
                     <interrupt id="GPIO50_IRQn" masked="Masked"/>
                     <interrupt id="GPIO51_IRQn" masked="Masked"/>
                     <interrupt id="HSCMP0_IRQn" masked="Masked"/>
                     <interrupt id="HSCMP1_IRQn" masked="Masked"/>
                     <interrupt id="HSCMP2_IRQn" masked="Masked"/>
                     <interrupt id="I3C0_IRQn" masked="Masked"/>
                     <interrupt id="I3C1_IRQn" masked="Masked"/>
                     <interrupt id="ITRC0_IRQn" masked="Masked"/>
                     <interrupt id="LPTMR0_IRQn" masked="Masked"/>
                     <interrupt id="LPTMR1_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM0_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM1_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM2_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM3_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM4_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM5_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM6_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM7_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM8_IRQn" masked="Masked"/>
                     <interrupt id="LP_FLEXCOMM9_IRQn" masked="Masked"/>
                     <interrupt id="MAILBOX_IRQn" masked="Masked"/>
                     <interrupt id="MRT0_IRQn" masked="Masked"/>
                     <interrupt id="OS_EVENT_IRQn" masked="Masked"/>
                     <interrupt id="PDM_EVENT_IRQn" masked="Masked"/>
                     <interrupt id="PINT0_IRQn" masked="Masked"/>
                     <interrupt id="PKC_ERR_IRQn" masked="Masked"/>
                     <interrupt id="PKC_IRQn" masked="Masked"/>
                     <interrupt id="PLU_IRQn" masked="Masked"/>
                     <interrupt id="PORT_EFT_IRQn" masked="Masked"/>
                     <interrupt id="PQ_IRQn" masked="Masked"/>
                     <interrupt id="PUF_IRQn" masked="Masked"/>
                     <interrupt id="RTC_IRQn" masked="Masked"/>
                     <interrupt id="SAI0_IRQn" masked="Masked"/>
                     <interrupt id="SAI1_IRQn" masked="Masked"/>
                     <interrupt id="SCG_IRQn" masked="Masked"/>
                     <interrupt id="SCT0_IRQn" masked="Masked"/>
                     <interrupt id="SEC_HYPERVISOR_CALL_IRQn" masked="Masked"/>
                     <interrupt id="SEC_VIO_IRQn" masked="Masked"/>
                     <interrupt id="SINC_FILTER_IRQn" masked="Masked"/>
                     <interrupt id="SM3_IRQn" masked="Masked"/>
                     <interrupt id="SMARTDMA_IRQn" masked="Masked"/>
                     <interrupt id="SPC_IRQn" masked="Masked"/>
                     <interrupt id="TRNG0_IRQn" masked="Masked"/>
                     <interrupt id="TSI_END_OF_SCAN_IRQn" masked="Masked"/>
                     <interrupt id="TSI_OUT_OF_SCAN_IRQn" masked="Masked"/>
                     <interrupt id="USB0_DCD_IRQn" masked="Masked"/>
                     <interrupt id="USB0_FS_IRQn" masked="Masked"/>
                     <interrupt id="USB1_HS_IRQn" masked="Masked"/>
                     <interrupt id="USB1_HS_PHY_IRQn" masked="Masked"/>
                     <interrupt id="USDHC0_IRQn" masked="Masked"/>
                     <interrupt id="UTICK0_IRQn" masked="Masked"/>
                     <interrupt id="VBAT0_IRQn" masked="Masked"/>
                     <interrupt id="WUU_IRQn" masked="Masked"/>
                     <interrupt id="WWDT0_IRQn" masked="Masked"/>
                     <interrupt id="WWDT1_IRQn" masked="Masked"/>
                  </masking>
                  <security>
                     <interrupt id="ADC0_IRQn" secure="Secure"/>
                     <interrupt id="ADC1_IRQn" secure="Secure"/>
                     <interrupt id="BSP32_IRQn" secure="Secure"/>
                     <interrupt id="CAN0_IRQn" secure="Secure"/>
                     <interrupt id="CAN1_IRQn" secure="Secure"/>
                     <interrupt id="CDOG0_IRQn" secure="Secure"/>
                     <interrupt id="CDOG1_IRQn" secure="Secure"/>
                     <interrupt id="CMC0_IRQn" secure="Secure"/>
                     <interrupt id="CTI0_IRQn" secure="Secure"/>
                     <interrupt id="CTIMER0_IRQn" secure="Secure"/>
                     <interrupt id="CTIMER1_IRQn" secure="Secure"/>
                     <interrupt id="CTIMER2_IRQn" secure="Secure"/>
                     <interrupt id="CTIMER3_IRQn" secure="Secure"/>
                     <interrupt id="CTIMER4_IRQn" secure="Secure"/>
                     <interrupt id="DAC0_IRQn" secure="Secure"/>
                     <interrupt id="DAC1_IRQn" secure="Secure"/>
                     <interrupt id="DAC2_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH0_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH10_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH11_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH12_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH13_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH14_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH15_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH1_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH2_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH3_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH4_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH5_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH6_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH7_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH8_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_0_CH9_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH0_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH10_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH11_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH12_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH13_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH14_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH153_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH1_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH2_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH3_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH4_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH5_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH6_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH7_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH8_IRQn" secure="Secure"/>
                     <interrupt id="EDMA_1_CH9_IRQn" secure="Secure"/>
                     <interrupt id="ELS_ERR_IRQn" secure="Secure"/>
                     <interrupt id="ELS_IRQn" secure="Secure"/>
                     <interrupt id="EMVSIM0_IRQn" secure="Secure"/>
                     <interrupt id="EMVSIM1_IRQn" secure="Secure"/>
                     <interrupt id="ENC0_COMPARE_IRQn" secure="Secure"/>
                     <interrupt id="ENC0_HOME_IRQn" secure="Secure"/>
                     <interrupt id="ENC0_IDX_IRQn" secure="Secure"/>
                     <interrupt id="ENC0_WDG_SAB_IRQn" secure="Secure"/>
                     <interrupt id="ENC1_COMPARE_IRQn" secure="Secure"/>
                     <interrupt id="ENC1_HOME_IRQn" secure="Secure"/>
                     <interrupt id="ENC1_IDX_IRQn" secure="Secure"/>
                     <interrupt id="ENC1_WDG_SAB_IRQn" secure="Secure"/>
                     <interrupt id="ERM_MULTI_BIT_ERROR_IRQn" secure="Secure"/>
                     <interrupt id="ERM_SINGLE_BIT_ERROR_IRQn" secure="Secure"/>
                     <interrupt id="ETB0_IRQn" secure="Secure"/>
                     <interrupt id="ETHERNET_IRQn" secure="Secure"/>
                     <interrupt id="ETHERNET_MACLP_IRQn" secure="Secure"/>
                     <interrupt id="ETHERNET_PMT_IRQn" secure="Secure"/>
                     <interrupt id="EWM0_IRQn" secure="Secure"/>
                     <interrupt id="FLEXIO_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM0_FAULT_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM0_RELOAD_ERROR_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM0_SUBMODULE0_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM0_SUBMODULE1_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM0_SUBMODULE2_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM0_SUBMODULE3_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM1_FAULT_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM1_RELOAD_ERROR_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM1_SUBMODULE0_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM1_SUBMODULE1_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM1_SUBMODULE2_IRQn" secure="Secure"/>
                     <interrupt id="FLEXPWM1_SUBMODULE3_IRQn" secure="Secure"/>
                     <interrupt id="FLEXSPI0_IRQn" secure="Secure"/>
                     <interrupt id="FMU0_IRQn" secure="Secure"/>
                     <interrupt id="Freqme_IRQn" secure="Secure"/>
                     <interrupt id="GDET_IRQn" secure="Secure"/>
                     <interrupt id="GPIO00_IRQn" secure="Secure"/>
                     <interrupt id="GPIO01_IRQn" secure="Secure"/>
                     <interrupt id="GPIO10_IRQn" secure="Secure"/>
                     <interrupt id="GPIO11_IRQn" secure="Secure"/>
                     <interrupt id="GPIO20_IRQn" secure="Secure"/>
                     <interrupt id="GPIO21_IRQn" secure="Secure"/>
                     <interrupt id="GPIO30_IRQn" secure="Secure"/>
                     <interrupt id="GPIO31_IRQn" secure="Secure"/>
                     <interrupt id="GPIO40_IRQn" secure="Secure"/>
                     <interrupt id="GPIO41_IRQn" secure="Secure"/>
                     <interrupt id="GPIO50_IRQn" secure="Secure"/>
                     <interrupt id="GPIO51_IRQn" secure="Secure"/>
                     <interrupt id="HSCMP0_IRQn" secure="Secure"/>
                     <interrupt id="HSCMP1_IRQn" secure="Secure"/>
                     <interrupt id="HSCMP2_IRQn" secure="Secure"/>
                     <interrupt id="I3C0_IRQn" secure="Secure"/>
                     <interrupt id="I3C1_IRQn" secure="Secure"/>
                     <interrupt id="ITRC0_IRQn" secure="Secure"/>
                     <interrupt id="LPTMR0_IRQn" secure="Secure"/>
                     <interrupt id="LPTMR1_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM0_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM1_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM2_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM3_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM4_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM5_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM6_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM7_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM8_IRQn" secure="Secure"/>
                     <interrupt id="LP_FLEXCOMM9_IRQn" secure="Secure"/>
                     <interrupt id="MAILBOX_IRQn" secure="Secure"/>
                     <interrupt id="MRT0_IRQn" secure="Secure"/>
                     <interrupt id="OS_EVENT_IRQn" secure="Secure"/>
                     <interrupt id="PDM_EVENT_IRQn" secure="Secure"/>
                     <interrupt id="PINT0_IRQn" secure="Secure"/>
                     <interrupt id="PKC_ERR_IRQn" secure="Secure"/>
                     <interrupt id="PKC_IRQn" secure="Secure"/>
                     <interrupt id="PLU_IRQn" secure="Secure"/>
                     <interrupt id="PORT_EFT_IRQn" secure="Secure"/>
                     <interrupt id="PQ_IRQn" secure="Secure"/>
                     <interrupt id="PUF_IRQn" secure="Secure"/>
                     <interrupt id="RTC_IRQn" secure="Secure"/>
                     <interrupt id="SAI0_IRQn" secure="Secure"/>
                     <interrupt id="SAI1_IRQn" secure="Secure"/>
                     <interrupt id="SCG_IRQn" secure="Secure"/>
                     <interrupt id="SCT0_IRQn" secure="Secure"/>
                     <interrupt id="SEC_HYPERVISOR_CALL_IRQn" secure="Secure"/>
                     <interrupt id="SEC_VIO_IRQn" secure="Secure"/>
                     <interrupt id="SINC_FILTER_IRQn" secure="Secure"/>
                     <interrupt id="SM3_IRQn" secure="Secure"/>
                     <interrupt id="SMARTDMA_IRQn" secure="Secure"/>
                     <interrupt id="SPC_IRQn" secure="Secure"/>
                     <interrupt id="TRNG0_IRQn" secure="Secure"/>
                     <interrupt id="TSI_END_OF_SCAN_IRQn" secure="Secure"/>
                     <interrupt id="TSI_OUT_OF_SCAN_IRQn" secure="Secure"/>
                     <interrupt id="USB0_DCD_IRQn" secure="Secure"/>
                     <interrupt id="USB0_FS_IRQn" secure="Secure"/>
                     <interrupt id="USB1_HS_IRQn" secure="Secure"/>
                     <interrupt id="USB1_HS_PHY_IRQn" secure="Secure"/>
                     <interrupt id="USDHC0_IRQn" secure="Secure"/>
                     <interrupt id="UTICK0_IRQn" secure="Secure"/>
                     <interrupt id="VBAT0_IRQn" secure="Secure"/>
                     <interrupt id="WUU_IRQn" secure="Secure"/>
                     <interrupt id="WWDT0_IRQn" secure="Secure"/>
                     <interrupt id="WWDT1_IRQn" secure="Secure"/>
                  </security>
               </interrupts>
               <ports>
                  <port id="GPIO0">
                     <pin_security id="0" security="s_priv"/>
                     <pin_security id="1" security="s_priv"/>
                     <pin_security id="10" security="s_priv"/>
                     <pin_security id="11" security="s_priv"/>
                     <pin_security id="12" security="s_priv"/>
                     <pin_security id="13" security="s_priv"/>
                     <pin_security id="14" security="s_priv"/>
                     <pin_security id="15" security="s_priv"/>
                     <pin_security id="16" security="s_priv"/>
                     <pin_security id="17" security="s_priv"/>
                     <pin_security id="18" security="s_priv"/>
                     <pin_security id="19" security="s_priv"/>
                     <pin_security id="2" security="s_priv"/>
                     <pin_security id="20" security="s_priv"/>
                     <pin_security id="21" security="s_priv"/>
                     <pin_security id="22" security="s_priv"/>
                     <pin_security id="23" security="s_priv"/>
                     <pin_security id="24" security="s_priv"/>
                     <pin_security id="25" security="s_priv"/>
                     <pin_security id="26" security="s_priv"/>
                     <pin_security id="27" security="s_priv"/>
                     <pin_security id="28" security="s_priv"/>
                     <pin_security id="29" security="s_priv"/>
                     <pin_security id="3" security="s_priv"/>
                     <pin_security id="30" security="s_priv"/>
                     <pin_security id="31" security="s_priv"/>
                     <pin_security id="4" security="s_priv"/>
                     <pin_security id="5" security="s_priv"/>
                     <pin_security id="6" security="s_priv"/>
                     <pin_security id="7" security="s_priv"/>
                     <pin_security id="8" security="s_priv"/>
                     <pin_security id="9" security="s_priv"/>
                     <pin_interrupt_security id="0" security="s_priv"/>
                     <pin_interrupt_security id="1" security="s_priv"/>
                  </port>
                  <port id="GPIO1">
                     <pin_security id="0" security="s_priv"/>
                     <pin_security id="1" security="s_priv"/>
                     <pin_security id="10" security="s_priv"/>
                     <pin_security id="11" security="s_priv"/>
                     <pin_security id="12" security="s_priv"/>
                     <pin_security id="13" security="s_priv"/>
                     <pin_security id="14" security="s_priv"/>
                     <pin_security id="15" security="s_priv"/>
                     <pin_security id="16" security="s_priv"/>
                     <pin_security id="17" security="s_priv"/>
                     <pin_security id="18" security="s_priv"/>
                     <pin_security id="19" security="s_priv"/>
                     <pin_security id="2" security="s_priv"/>
                     <pin_security id="20" security="s_priv"/>
                     <pin_security id="21" security="s_priv"/>
                     <pin_security id="22" security="s_priv"/>
                     <pin_security id="23" security="s_priv"/>
                     <pin_security id="24" security="s_priv"/>
                     <pin_security id="25" security="s_priv"/>
                     <pin_security id="26" security="s_priv"/>
                     <pin_security id="27" security="s_priv"/>
                     <pin_security id="28" security="s_priv"/>
                     <pin_security id="29" security="s_priv"/>
                     <pin_security id="3" security="s_priv"/>
                     <pin_security id="30" security="s_priv"/>
                     <pin_security id="31" security="s_priv"/>
                     <pin_security id="4" security="s_priv"/>
                     <pin_security id="5" security="s_priv"/>
                     <pin_security id="6" security="s_priv"/>
                     <pin_security id="7" security="s_priv"/>
                     <pin_security id="8" security="s_priv"/>
                     <pin_security id="9" security="s_priv"/>
                     <pin_interrupt_security id="0" security="s_priv"/>
                     <pin_interrupt_security id="1" security="s_priv"/>
                  </port>
                  <port id="GPIO2">
                     <pin_security id="0" security="s_priv"/>
                     <pin_security id="1" security="s_priv"/>
                     <pin_security id="10" security="s_priv"/>
                     <pin_security id="11" security="s_priv"/>
                     <pin_security id="12" security="s_priv"/>
                     <pin_security id="13" security="s_priv"/>
                     <pin_security id="14" security="s_priv"/>
                     <pin_security id="15" security="s_priv"/>
                     <pin_security id="16" security="s_priv"/>
                     <pin_security id="17" security="s_priv"/>
                     <pin_security id="18" security="s_priv"/>
                     <pin_security id="19" security="s_priv"/>
                     <pin_security id="2" security="s_priv"/>
                     <pin_security id="20" security="s_priv"/>
                     <pin_security id="21" security="s_priv"/>
                     <pin_security id="22" security="s_priv"/>
                     <pin_security id="23" security="s_priv"/>
                     <pin_security id="24" security="s_priv"/>
                     <pin_security id="25" security="s_priv"/>
                     <pin_security id="26" security="s_priv"/>
                     <pin_security id="27" security="s_priv"/>
                     <pin_security id="28" security="s_priv"/>
                     <pin_security id="29" security="s_priv"/>
                     <pin_security id="3" security="s_priv"/>
                     <pin_security id="30" security="s_priv"/>
                     <pin_security id="31" security="s_priv"/>
                     <pin_security id="4" security="s_priv"/>
                     <pin_security id="5" security="s_priv"/>
                     <pin_security id="6" security="s_priv"/>
                     <pin_security id="7" security="s_priv"/>
                     <pin_security id="8" security="s_priv"/>
                     <pin_security id="9" security="s_priv"/>
                     <pin_interrupt_security id="0" security="s_priv"/>
                     <pin_interrupt_security id="1" security="s_priv"/>
                  </port>
                  <port id="GPIO3">
                     <pin_security id="0" security="s_priv"/>
                     <pin_security id="1" security="s_priv"/>
                     <pin_security id="10" security="s_priv"/>
                     <pin_security id="11" security="s_priv"/>
                     <pin_security id="12" security="s_priv"/>
                     <pin_security id="13" security="s_priv"/>
                     <pin_security id="14" security="s_priv"/>
                     <pin_security id="15" security="s_priv"/>
                     <pin_security id="16" security="s_priv"/>
                     <pin_security id="17" security="s_priv"/>
                     <pin_security id="18" security="s_priv"/>
                     <pin_security id="19" security="s_priv"/>
                     <pin_security id="2" security="s_priv"/>
                     <pin_security id="20" security="s_priv"/>
                     <pin_security id="21" security="s_priv"/>
                     <pin_security id="22" security="s_priv"/>
                     <pin_security id="23" security="s_priv"/>
                     <pin_security id="24" security="s_priv"/>
                     <pin_security id="25" security="s_priv"/>
                     <pin_security id="26" security="s_priv"/>
                     <pin_security id="27" security="s_priv"/>
                     <pin_security id="28" security="s_priv"/>
                     <pin_security id="29" security="s_priv"/>
                     <pin_security id="3" security="s_priv"/>
                     <pin_security id="30" security="s_priv"/>
                     <pin_security id="31" security="s_priv"/>
                     <pin_security id="4" security="s_priv"/>
                     <pin_security id="5" security="s_priv"/>
                     <pin_security id="6" security="s_priv"/>
                     <pin_security id="7" security="s_priv"/>
                     <pin_security id="8" security="s_priv"/>
                     <pin_security id="9" security="s_priv"/>
                     <pin_interrupt_security id="0" security="s_priv"/>
                     <pin_interrupt_security id="1" security="s_priv"/>
                  </port>
                  <port id="GPIO4">
                     <pin_security id="0" security="s_priv"/>
                     <pin_security id="1" security="s_priv"/>
                     <pin_security id="10" security="s_priv"/>
                     <pin_security id="11" security="s_priv"/>
                     <pin_security id="12" security="s_priv"/>
                     <pin_security id="13" security="s_priv"/>
                     <pin_security id="14" security="s_priv"/>
                     <pin_security id="15" security="s_priv"/>
                     <pin_security id="16" security="s_priv"/>
                     <pin_security id="17" security="s_priv"/>
                     <pin_security id="18" security="s_priv"/>
                     <pin_security id="19" security="s_priv"/>
                     <pin_security id="2" security="s_priv"/>
                     <pin_security id="20" security="s_priv"/>
                     <pin_security id="21" security="s_priv"/>
                     <pin_security id="22" security="s_priv"/>
                     <pin_security id="23" security="s_priv"/>
                     <pin_security id="24" security="s_priv"/>
                     <pin_security id="25" security="s_priv"/>
                     <pin_security id="26" security="s_priv"/>
                     <pin_security id="27" security="s_priv"/>
                     <pin_security id="28" security="s_priv"/>
                     <pin_security id="29" security="s_priv"/>
                     <pin_security id="3" security="s_priv"/>
                     <pin_security id="30" security="s_priv"/>
                     <pin_security id="31" security="s_priv"/>
                     <pin_security id="4" security="s_priv"/>
                     <pin_security id="5" security="s_priv"/>
                     <pin_security id="6" security="s_priv"/>
                     <pin_security id="7" security="s_priv"/>
                     <pin_security id="8" security="s_priv"/>
                     <pin_security id="9" security="s_priv"/>
                     <pin_interrupt_security id="0" security="s_priv"/>
                     <pin_interrupt_security id="1" security="s_priv"/>
                  </port>
                  <port id="GPIO5">
                     <pin_security id="0" security="s_priv"/>
                     <pin_security id="1" security="s_priv"/>
                     <pin_security id="10" security="s_priv"/>
                     <pin_security id="11" security="s_priv"/>
                     <pin_security id="12" security="s_priv"/>
                     <pin_security id="13" security="s_priv"/>
                     <pin_security id="14" security="s_priv"/>
                     <pin_security id="15" security="s_priv"/>
                     <pin_security id="16" security="s_priv"/>
                     <pin_security id="17" security="s_priv"/>
                     <pin_security id="18" security="s_priv"/>
                     <pin_security id="19" security="s_priv"/>
                     <pin_security id="2" security="s_priv"/>
                     <pin_security id="20" security="s_priv"/>
                     <pin_security id="21" security="s_priv"/>
                     <pin_security id="22" security="s_priv"/>
                     <pin_security id="23" security="s_priv"/>
                     <pin_security id="24" security="s_priv"/>
                     <pin_security id="25" security="s_priv"/>
                     <pin_security id="26" security="s_priv"/>
                     <pin_security id="27" security="s_priv"/>
                     <pin_security id="28" security="s_priv"/>
                     <pin_security id="29" security="s_priv"/>
                     <pin_security id="3" security="s_priv"/>
                     <pin_security id="30" security="s_priv"/>
                     <pin_security id="31" security="s_priv"/>
                     <pin_security id="4" security="s_priv"/>
                     <pin_security id="5" security="s_priv"/>
                     <pin_security id="6" security="s_priv"/>
                     <pin_security id="7" security="s_priv"/>
                     <pin_security id="8" security="s_priv"/>
                     <pin_security id="9" security="s_priv"/>
                     <pin_interrupt_security id="0" security="s_priv"/>
                     <pin_interrupt_security id="1" security="s_priv"/>
                  </port>
                  <port id="pio0">
                     <pin_mask id="0" masked="Masked"/>
                     <pin_mask id="1" masked="Masked"/>
                     <pin_mask id="10" masked="Masked"/>
                     <pin_mask id="11" masked="Masked"/>
                     <pin_mask id="12" masked="Masked"/>
                     <pin_mask id="13" masked="Masked"/>
                     <pin_mask id="14" masked="Masked"/>
                     <pin_mask id="15" masked="Masked"/>
                     <pin_mask id="16" masked="Masked"/>
                     <pin_mask id="17" masked="Masked"/>
                     <pin_mask id="18" masked="Masked"/>
                     <pin_mask id="19" masked="Masked"/>
                     <pin_mask id="2" masked="Masked"/>
                     <pin_mask id="20" masked="Masked"/>
                     <pin_mask id="21" masked="Masked"/>
                     <pin_mask id="22" masked="Masked"/>
                     <pin_mask id="23" masked="Masked"/>
                     <pin_mask id="24" masked="Masked"/>
                     <pin_mask id="25" masked="Masked"/>
                     <pin_mask id="26" masked="Masked"/>
                     <pin_mask id="27" masked="Masked"/>
                     <pin_mask id="28" masked="Masked"/>
                     <pin_mask id="29" masked="Masked"/>
                     <pin_mask id="3" masked="Masked"/>
                     <pin_mask id="30" masked="Masked"/>
                     <pin_mask id="31" masked="Masked"/>
                     <pin_mask id="4" masked="Masked"/>
                     <pin_mask id="5" masked="Masked"/>
                     <pin_mask id="6" masked="Masked"/>
                     <pin_mask id="7" masked="Masked"/>
                     <pin_mask id="8" masked="Masked"/>
                     <pin_mask id="9" masked="Masked"/>
                  </port>
                  <port id="pio1">
                     <pin_mask id="0" masked="Masked"/>
                     <pin_mask id="1" masked="Masked"/>
                     <pin_mask id="10" masked="Masked"/>
                     <pin_mask id="11" masked="Masked"/>
                     <pin_mask id="12" masked="Masked"/>
                     <pin_mask id="13" masked="Masked"/>
                     <pin_mask id="14" masked="Masked"/>
                     <pin_mask id="15" masked="Masked"/>
                     <pin_mask id="16" masked="Masked"/>
                     <pin_mask id="17" masked="Masked"/>
                     <pin_mask id="18" masked="Masked"/>
                     <pin_mask id="19" masked="Masked"/>
                     <pin_mask id="2" masked="Masked"/>
                     <pin_mask id="20" masked="Masked"/>
                     <pin_mask id="21" masked="Masked"/>
                     <pin_mask id="22" masked="Masked"/>
                     <pin_mask id="23" masked="Masked"/>
                     <pin_mask id="24" masked="Masked"/>
                     <pin_mask id="25" masked="Masked"/>
                     <pin_mask id="26" masked="Masked"/>
                     <pin_mask id="27" masked="Masked"/>
                     <pin_mask id="28" masked="Masked"/>
                     <pin_mask id="29" masked="Masked"/>
                     <pin_mask id="3" masked="Masked"/>
                     <pin_mask id="30" masked="Masked"/>
                     <pin_mask id="31" masked="Masked"/>
                     <pin_mask id="4" masked="Masked"/>
                     <pin_mask id="5" masked="Masked"/>
                     <pin_mask id="6" masked="Masked"/>
                     <pin_mask id="7" masked="Masked"/>
                     <pin_mask id="8" masked="Masked"/>
                     <pin_mask id="9" masked="Masked"/>
                  </port>
               </ports>
               <mbcs>
                  <mbc checker_id="MBC0" using_global_templates="true">
                     <slaves>
                        <slave id="PROGRAM_FLASH0_mbc">
                           <domain security="s" template="NO_ACCESS"/>
                           <base_region start="0" size="1048576"/>
                        </slave>
                        <slave id="PROGRAM_FLASH1_mbc">
                           <domain security="s" template="NO_ACCESS"/>
                           <base_region start="0" size="1048576"/>
                        </slave>
                        <slave id="FlashBank_IFR0_mbc">
                           <domain security="s" template="NO_ACCESS"/>
                           <base_region start="0" size="65536"/>
                        </slave>
                        <slave id="FlashBank_IFR1_mbc">
                           <domain security="s" template="NO_ACCESS"/>
                           <base_region start="0" size="16384"/>
                        </slave>
                     </slaves>
                  </mbc>
               </mbcs>
            </ahbsc_rwx>
            <sau enabled="false" all_non_secure="false" generate_code_for_disabled_regions="false">
               <region start="0" size="32" security="ns" enabled="false" index="0"/>
               <region start="0" size="32" security="ns" enabled="false" index="1"/>
               <region start="0" size="32" security="ns" enabled="false" index="2"/>
               <region start="0" size="32" security="ns" enabled="false" index="3"/>
               <region start="0" size="32" security="ns" enabled="false" index="4"/>
               <region start="0" size="32" security="ns" enabled="false" index="5"/>
               <region start="0" size="32" security="ns" enabled="false" index="6"/>
               <region start="0" size="32" security="ns" enabled="false" index="7"/>
            </sau>
            <global_options>
               <option id="GPIO0_PCNS" value="no"/>
               <option id="GPIO0_ICNS" value="no"/>
               <option id="GPIO0_PCNP" value="no"/>
               <option id="GPIO0_ICNP" value="no"/>
               <option id="GPIO1_PCNS" value="no"/>
               <option id="GPIO1_ICNS" value="no"/>
               <option id="GPIO1_PCNP" value="no"/>
               <option id="GPIO1_ICNP" value="no"/>
               <option id="GPIO2_PCNS" value="no"/>
               <option id="GPIO2_ICNS" value="no"/>
               <option id="GPIO2_PCNP" value="no"/>
               <option id="GPIO2_ICNP" value="no"/>
               <option id="GPIO3_PCNS" value="no"/>
               <option id="GPIO3_ICNS" value="no"/>
               <option id="GPIO3_PCNP" value="no"/>
               <option id="GPIO3_ICNP" value="no"/>
               <option id="GPIO4_PCNS" value="no"/>
               <option id="GPIO4_ICNS" value="no"/>
               <option id="GPIO4_PCNP" value="no"/>
               <option id="GPIO4_ICNP" value="no"/>
               <option id="GPIO5_PCNS" value="no"/>
               <option id="GPIO5_ICNS" value="no"/>
               <option id="GPIO5_PCNP" value="no"/>
               <option id="GPIO5_ICNP" value="no"/>
               <option id="AIRCR_PRIS" value="no"/>
               <option id="AIRCR_BFHFNMINS" value="no"/>
               <option id="AIRCR_SYSRESETREQS" value="no"/>
               <option id="SCR_SLEEPDEEPS" value="no"/>
               <option id="SHCSR_SECUREFAULTENA" value="no"/>
               <option id="CPACR_CP0" value="0"/>
               <option id="CPACR_CP1" value="0"/>
               <option id="CPACR_CP2" value="0"/>
               <option id="CPACR_CP3" value="0"/>
               <option id="CPACR_CP4" value="0"/>
               <option id="CPACR_CP5" value="0"/>
               <option id="CPACR_CP6" value="0"/>
               <option id="CPACR_CP7" value="0"/>
               <option id="CPACR_CP10" value="0"/>
               <option id="CPACR_CP11" value="0"/>
               <option id="NSACR_CP0" value="yes"/>
               <option id="NSACR_CP1" value="yes"/>
               <option id="NSACR_CP2" value="no"/>
               <option id="NSACR_CP3" value="no"/>
               <option id="NSACR_CP4" value="no"/>
               <option id="NSACR_CP5" value="no"/>
               <option id="NSACR_CP6" value="no"/>
               <option id="NSACR_CP7" value="no"/>
               <option id="NSACR_CP10" value="yes"/>
               <option id="NSACR_CP11" value="yes"/>
               <option id="CPPWR_SU0" value="no"/>
               <option id="CPPWR_SUS0" value="no"/>
               <option id="CPPWR_SU1" value="no"/>
               <option id="CPPWR_SUS1" value="no"/>
               <option id="CPPWR_SU2" value="no"/>
               <option id="CPPWR_SUS2" value="no"/>
               <option id="CPPWR_SU3" value="no"/>
               <option id="CPPWR_SUS3" value="no"/>
               <option id="CPPWR_SU4" value="no"/>
               <option id="CPPWR_SUS4" value="no"/>
               <option id="CPPWR_SU5" value="no"/>
               <option id="CPPWR_SUS5" value="no"/>
               <option id="CPPWR_SU6" value="no"/>
               <option id="CPPWR_SUS6" value="no"/>
               <option id="CPPWR_SU7" value="no"/>
               <option id="CPPWR_SUS7" value="no"/>
               <option id="CPPWR_SU10" value="no"/>
               <option id="CPPWR_SUS10" value="no"/>
               <option id="CPPWR_SU11" value="no"/>
               <option id="CPPWR_SUS11" value="no"/>
               <option id="SEC_GPIO_MASK0_LOCK" value="no"/>
               <option id="SEC_GPIO_MASK1_LOCK" value="no"/>
               <option id="SEC_CPU1_INT_MASK0_LOCK" value="no"/>
               <option id="SEC_CPU1_INT_MASK1_LOCK" value="no"/>
               <option id="SEC_CPU1_INT_MASK2_LOCK" value="no"/>
               <option id="SEC_CPU1_INT_MASK3_LOCK" value="no"/>
               <option id="SEC_CPU1_INT_MASK4_LOCK" value="no"/>
               <option id="MASTER_SEC_LEVEL_LOCK" value="no"/>
               <option id="CPU0_LOCK_NS_VTOR" value="no"/>
               <option id="CPU0_LOCK_NS_MPU" value="no"/>
               <option id="CPU0_LOCK_S_VTAIRCR" value="no"/>
               <option id="CPU0_LOCK_S_MPU" value="no"/>
               <option id="CPU0_LOCK_SAU" value="no"/>
               <option id="CM33_LOCK_REG_LOCK" value="no"/>
               <option id="CPU1_LOCK_NS_VTOR" value="no"/>
               <option id="CPU1_LOCK_NS_MPU" value="no"/>
               <option id="AHB_MISC_CTRL_REG_IDAU_ALL_NS" value="no"/>
               <option id="AHB_MISC_CTRL_REG_DISABLE_MASTER_STRICT_MODE" value="yes"/>
               <option id="AHB_MISC_CTRL_REG_DISABLE_VIOLATION_ABORT" value="no"/>
               <option id="AHB_MISC_CTRL_REG_ENABLE_NS_PRIV_CHECK" value="no"/>
               <option id="AHB_MISC_CTRL_REG_ENABLE_S_PRIV_CHECK" value="no"/>
               <option id="AHB_MISC_CTRL_REG_ENABLE_SECURE_CHECKING" value="yes"/>
               <option id="AHB_MISC_CTRL_REG_WRITE_LOCK" value="no"/>
            </global_options>
            <mpus>
               <mpu enabled="false" priv_default_map="false" handler_enabled="false" id="s" generate_code_for_disabled_regions="false">
                  <attributes>
                     <group index="0" id="0" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="1" id="1" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="2" id="2" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="3" id="3" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="4" id="4" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="5" id="5" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="6" id="6" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="7" id="7" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                  </attributes>
                  <regions>
                     <region start="0" size="32" security="priv" enabled="false" index="0" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="1" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="2" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="3" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="4" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="5" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="6" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="7" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                  </regions>
               </mpu>
               <mpu enabled="false" priv_default_map="false" handler_enabled="false" id="ns" generate_code_for_disabled_regions="false">
                  <attributes>
                     <group index="0" id="0" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="1" id="1" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="2" id="2" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="3" id="3" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="4" id="4" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="5" id="5" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="6" id="6" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                     <group index="7" id="7" memory_type="device" device="nGnRE">
                        <regions_properties>
                           <region_properties id="inner" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                           <region_properties id="outer" cacheable="false" write_back="false" read_allocation="false" write_allocation="false" transientness="false"/>
                        </regions_properties>
                     </group>
                  </attributes>
                  <regions>
                     <region start="0" size="32" security="priv" enabled="false" index="0" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="1" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="2" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="3" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="4" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="5" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="6" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                     <region start="0" size="32" security="priv" enabled="false" index="7" executable="false" read_only="false" shareability="non_shareable" attributes_index="0"/>
                  </regions>
               </mpu>
            </mpus>
            <access_templates>
               <template id="NO_ACCESS" name="No access" locked="false">
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_user"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_priv"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="s_user"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="s_priv"/>
               </template>
               <template id="R_s_priv" name="R for S-Priv" locked="false">
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_user"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_priv"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="s_user"/>
                  <access read="ALLOW" write="BLOCK" execute="BLOCK" security_level="s_priv"/>
               </template>
               <template id="RW_s_priv" name="RW for S-Priv" locked="false">
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_user"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_priv"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="s_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_priv"/>
               </template>
               <template id="RW_s_priv__R_s_user" name="RW for S-Priv, R for S-User" locked="false">
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_user"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_priv"/>
                  <access read="ALLOW" write="BLOCK" execute="BLOCK" security_level="s_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_priv"/>
               </template>
               <template id="RW_s" name="RW for S" locked="false">
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_user"/>
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_priv"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_priv"/>
               </template>
               <template id="RW_s__R_ns" name="RW for S, R for NS" locked="false">
                  <access read="ALLOW" write="BLOCK" execute="BLOCK" security_level="ns_user"/>
                  <access read="ALLOW" write="BLOCK" execute="BLOCK" security_level="ns_priv"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_priv"/>
               </template>
               <template id="RW_s__RW_ns_priv" name="RW for S and NS-Priv" locked="false">
                  <access read="BLOCK" write="BLOCK" execute="BLOCK" security_level="ns_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="ns_priv"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_priv"/>
               </template>
               <template id="ALL" name="All" locked="false">
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="ns_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="ns_priv"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_user"/>
                  <access read="ALLOW" write="ALLOW" execute="BLOCK" security_level="s_priv"/>
               </template>
            </access_templates>
         </functional_group>
      </tee>
   </tools>
</configuration>