$date
	Sun Oct 23 02:38:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#703640
b1 !
1"
#703642
b1 &
b1 %
1$
#703643
0"
#703646
1#
#703650
b0 &
b0 %
0#
0$
#1703130
b1 &
b1 %
1$
1"
#1703131
0"
#1703134
1#
#1703138
b0 &
b0 %
0#
0$
#2728924
b1001 !
1"
#2728926
b1001 &
b1001 %
1$
#2728927
0"
#2728930
b11100 &
b11100 %
#2728934
b1110 &
b1110 %
#2728938
b111 &
b111 %
#2728942
b10110 &
b10110 %
#2728946
b1011 &
b1011 %
#2728950
b100010 &
b100010 %
#2728954
b10001 &
b10001 %
#2728958
b110100 &
b110100 %
#2728962
b11010 &
b11010 %
#2728966
b1101 &
b1101 %
#2728970
b101000 &
b101000 %
#2728974
b10100 &
b10100 %
#2728978
b1010 &
b1010 %
#2728982
b101 &
b101 %
#2728986
b10000 &
b10000 %
#2728990
b1000 &
b1000 %
#2728994
b100 &
b100 %
#2728998
b10 &
b10 %
#2729002
b1 &
b1 %
1#
#2729006
b0 &
0#
b0 %
0$
#4500012
