// Seed: 313268792
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input uwire id_8,
    output uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri id_13,
    input wand id_14,
    input tri1 id_15,
    output wire id_16,
    input uwire id_17,
    input wand id_18,
    output tri0 id_19,
    input supply1 id_20,
    output wor id_21,
    output tri0 id_22,
    input wand id_23,
    output uwire id_24,
    input uwire id_25,
    input wor id_26,
    input tri id_27,
    input wor id_28,
    input supply0 id_29,
    output tri id_30,
    input tri id_31,
    input wand id_32
    , id_36,
    input wand id_33,
    output supply1 id_34
);
  wire id_37;
  wire id_38;
  assign id_24 = 1'b0;
  wire id_39;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    output logic id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri0 id_11
);
  wand  id_13;
  uwire id_14;
  initial begin : LABEL_0
    id_3 <= id_5 - 1;
    id_10 = 1 == id_13 ? 1 : id_14;
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_2,
      id_6,
      id_14,
      id_4,
      id_2,
      id_10,
      id_9,
      id_4,
      id_14,
      id_11,
      id_4,
      id_14,
      id_5,
      id_14,
      id_1,
      id_14,
      id_1,
      id_10,
      id_8,
      id_2,
      id_11,
      id_11,
      id_14,
      id_4,
      id_11,
      id_0,
      id_9,
      id_8,
      id_11,
      id_10
  );
  assign modCall_1.type_46 = 0;
endmodule
