$date
	Mon Sep  8 06:53:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_add $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c_in $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % c_in $end
$var wire 4 ( sum [3:0] $end
$var wire 1 " c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b110 (
b1010 '
b1100 &
0%
b1010 $
b1100 #
1"
b110 !
$end
#5
0"
b1111 !
b1111 (
1%
b0 $
b0 '
b1110 #
b1110 &
#10
