I 000044 55 2220          1415358214310 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415358214311 2014.11.07 14:03:34)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70222471752723662422622a247677762577727675)
	(_entity
		(_time 1415358214294)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2220          1415358219820 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415358219821 2014.11.07 14:03:39)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ecebeabfbabbbffab8befeb6b8eaebeab9ebeeeae9)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(6)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2220          1415360328977 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415360328978 2014.11.07 14:38:48)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e4e1b3e5b7b3f6b4b2f2bab4e6e7e6b5e7e2e6e5)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(6)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 4807          1415360351804 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415360351805 2014.11.07 14:39:11)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fdf2acadacaaaeebfff2e4a7fffbf8fafffbf8fbfa)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 4807          1415360356623 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415360356624 2014.11.07 14:39:16)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d9d78d8bd58e8acfdbd6c083dbdfdcdedbdfdcdfde)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 4807          1415360368274 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415360368275 2014.11.07 14:39:28)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6135376165363277636e783b636764666367646766)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 801           1415429958463 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415429958464 2014.11.08 09:59:18)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5b5e0b5c5a5e1b0a5814570f0b08085b0a090a0f)
	(_entity
		(_time 1415429958447)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000044 55 3310          1415430351640 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415430351641 2014.11.08 10:05:51)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b6ebb3e5b7b3f6e4b7f9bae2e6e5e5b6e7e4e7e2)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 0 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 35 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3647          1415430826334 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415430826335 2014.11.08 10:13:46)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20722a24257773362226397a222625257627242722)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni ))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3722          1415431133854 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415431133855 2014.11.08 10:18:53)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b65606b3c3c387d696d7231696d6e6e3d6c6f6c69)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3722          1415431136432 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415431136433 2014.11.08 10:18:56)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2b7c7c2c2a2e6b7f7b64277f7b78782b7a797a7f)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3729          1415431180708 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415431180709 2014.11.08 10:19:40)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 676565676530347165617e3d656162623160636065)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3729          1415431335963 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415431335964 2014.11.08 10:22:15)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9bfbebae5bebaffebeef0b3ebefececbfeeedeeeb)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3729          1415432081220 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415432081221 2014.11.08 10:34:41)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b0c5c0d5c5c581d090f1251090d0e0e5d0c0f0c09)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 3729          1415432147266 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415432147267 2014.11.08 10:35:47)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090f0b0f055e5a1f0b0c10530b0f0c0c5f0e0d0e0b)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415432178487 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415432178488 2014.11.08 10:36:18)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcf3f7acaaabafeafef3e5a6fefaf9fbfefaf9fafb)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415432178561 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415432178562 2014.11.08 10:36:18)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a4519481e1d195c1e1858101e4c4d4c1f4d484c4f)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3729          1415432178665 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415432178666 2014.11.08 10:36:18)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8b7ebecb5efebaebabda1e2babebdbdeebfbcbfba)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415432178851 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415432178852 2014.11.08 10:36:18)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 737c237275242065717c6a29717576747175767574)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415432829663 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415432829664 2014.11.08 10:47:09)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a0abf7a5f7f3b6f4f2b2faf4a6a7a6f5a7a2a6a5)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(6)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 4807          1415432832164 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415432832165 2014.11.08 10:47:12)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 646b656465333772666b7d3e666261636662616263)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415432832257 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415432832258 2014.11.08 10:47:12)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2cdc397c59591d49690d09896c4c5c497c5c0c4c7)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 3729          1415432832351 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415432832352 2014.11.08 10:47:12)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 202f2624257773362225397a222625257627242722)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2072          1415435252043 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415435252044 2014.11.08 11:27:32)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17171510114017001710064d121015111611431015)
	(_entity
		(_time 1415435242220)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 4))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 5)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415435527734 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415435527735 2014.11.08 11:32:07)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fea8f8aeaaa9fee9fffbefa4fbf9fcf8fff8aaf9fc)
	(_entity
		(_time 1415435242220)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)(3))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2362          1415437791820 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415437791821 2014.11.08 12:09:51)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c080f0a5e5b0c19580f18575f0a0d0a58095a0b08)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 31 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2362          1415437806530 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415437806531 2014.11.08 12:10:06)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b8ad885d8dc8b9edf889fd0d88d8a8ddf8edd8c8f)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 31 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 2 -1
	)
)
I 000044 55 2682          1415438045798 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415438045799 2014.11.08 12:14:05)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2b2e29787a2d38782839767e2b2c2b79287b2a29)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_simple))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2734          1415438294193 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415438294194 2014.11.08 12:18:14)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 732023727124736626716728207572752776257477)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(515 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2734          1415438380986 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415438380987 2014.11.08 12:19:40)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8085d78e81d78095d58094dbd3868186d485d68784)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(515 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2734          1415438430969 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415438430970 2014.11.08 12:20:30)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c190c294c196c1d494c1d59a92c7c0c795c497c6c5)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(515 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2747          1415438796303 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415438796304 2014.11.08 12:26:36)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d1ded783d186d1c48485c58a82d7d0d785d487d6d5)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(515 )
		(770 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2737          1415439141507 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415439141508 2014.11.08 12:32:21)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44104f46411344511110501f174245421041124340)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2747          1415439264428 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415439264429 2014.11.08 12:34:24)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6e38656e3a396e7b3b3d7a353d686f683a6b38696a)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(514 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 4807          1415439506423 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415439506424 2014.11.08 12:38:26)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bebcedeaeee9eda8bcb1a7e4bcb8bbb9bcb8bbb8b9)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415439506517 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415439506518 2014.11.08 12:38:26)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b194b1c4c4c480d4f4909414f1d1c1d4e1c191d1e)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415439506610 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415439506611 2014.11.08 12:38:26)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 797b2978712e796e787c68237c7e7b7f787f2d7e7b)
	(_entity
		(_time 1415435242220)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2747          1415439506704 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415439506705 2014.11.08 12:38:26)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d58785d180d7c28284c38c84d1d6d183d281d0d3)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(514 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415439506798 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415439506799 2014.11.08 12:38:26)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 353764303562662337302c6f373330306332313237)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2748          1415440062907 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415440062908 2014.11.08 12:47:42)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 82d1888c81d58297d7d196d9d1848384d687d48586)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 4807          1415440131743 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415440131744 2014.11.08 12:48:51)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6e3c696e3e393d786c6177346c686b696c686b6869)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415440131837 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415440131838 2014.11.08 12:48:51)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cc9ecb999a9b9fda989ede9698cacbca99cbcecac9)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415440131931 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415440131932 2014.11.08 12:48:51)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 297b2d2d217e293e282c38732c2e2b2f282f7d2e2b)
	(_entity
		(_time 1415435242220)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2748          1415440132004 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415440132005 2014.11.08 12:48:52)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 683a6c68613f687d3d397c333b6e696e3c6d3e6f6c)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415440132103 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415440132104 2014.11.08 12:48:52)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d587d187d58286c3d7d0cc8fd7d3d0d083d2d1d2d7)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2748          1415440156840 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415440156841 2014.11.08 12:49:16)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74777175712374612673602f277275722071227370)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2748          1415440162900 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415440162901 2014.11.08 12:49:22)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 222076262175223770253679712423247627742526)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2748          1415440461571 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415440461572 2014.11.08 12:54:21)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2808480d185d2c780d5c68981d4d3d486d784d5d6)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2748          1415440568524 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415440568525 2014.11.08 12:56:08)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9b94cf94c8cc9b8ec99c8fc0c89d9a9dcf9ecd9c9f)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 1963          1415443387155 Beh
(_unit VHDL (ram 0 7 (beh 0 24 ))
	(_version vb4)
	(_time 1415443387156 2014.11.08 13:43:07)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dcd2df8e8e8bdccbdd8ecd86d9dbdedaddda88dbde)
	(_entity
		(_time 1415442218588)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 10 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 12 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20 (_entity (_inout ))))
		(_type (_internal word 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 28 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 29 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 52 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1963          1415443711402 Beh
(_unit VHDL (ram 0 7 (beh 0 24 ))
	(_version vb4)
	(_time 1415443711403 2014.11.08 13:48:31)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 76797077712176617724672c737174707770227174)
	(_entity
		(_time 1415442218588)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 10 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 12 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20 (_entity (_inout ))))
		(_type (_internal word 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 28 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 29 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 52 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415443761094 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415443761095 2014.11.08 13:49:21)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8e8d8a80dad98e998f8b9fd48b898c888f88da898c)
	(_entity
		(_time 1415443761079)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)(3))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 4807          1415443763235 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415443763236 2014.11.08 13:49:23)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eae9bdb9bebdb9fce8e5f3b0e8ecefede8ecefeced)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415443763329 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415443763330 2014.11.08 13:49:23)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 484b1c4a451f1b5e1c1a5a121c4e4f4e1d4f4a4e4d)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415443763423 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415443763424 2014.11.08 13:49:23)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a6a5f2f1a1f1a6b1a7a3b7fca3a1a4a0a7a0f2a1a4)
	(_entity
		(_time 1415443761078)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1963          1415443763516 Beh
(_unit VHDL (ram 0 7 (beh 0 24 ))
	(_version vb4)
	(_time 1415443763517 2014.11.08 13:49:23)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 030101050154031402511259060401050205570401)
	(_entity
		(_time 1415443763501)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 10 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 12 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20 (_entity (_inout ))))
		(_type (_internal word 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 28 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 29 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 32 (_process (_simple)(_target(3))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(RDP(_architecture 1 0 41 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 52 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2800          1415443763641 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415443763642 2014.11.08 13:49:23)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8082828e81d78095d28794dbd3868186d485d68784)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_implicit)
			(_generic
				((m)((i 2)))
				((n)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415443763751 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415443763752 2014.11.08 13:49:23)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eeececbdbeb9bdf8ecebf7b4ece8ebebb8e9eae9ec)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1963          1415443785465 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415443785466 2014.11.08 13:49:45)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c5929390c99297d39090869f9dc3c3c393c396c3cc)
	(_entity
		(_time 1415443785462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 1 0 40 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 51 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 4807          1415443786836 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415443786837 2014.11.08 13:49:46)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2472742025737732262b3d7e262221232622212223)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415443786898 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415443786899 2014.11.08 13:49:46)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 623432626535317436307038366465643765606467)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(6)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415443786986 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415443786987 2014.11.08 13:49:46)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b0e6e0e4b1e7b0a7b1b5a1eab5b7b2b6b1b6e4b7b2)
	(_entity
		(_time 1415443786970)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)(3))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1963          1415443787080 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415443787081 2014.11.08 13:49:47)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0e590e0852595c185b5b4d545608080858085d0807)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 1 0 40 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 51 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2748          1415443787220 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415443787221 2014.11.08 13:49:47)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9bcdca94c8cc9b8ec99c8fc0c89d9a9dcf9ecd9c9f)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415443787361 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415443787362 2014.11.08 13:49:47)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 277171232570743125223e7d252122227120232025)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415443787535 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415443787536 2014.11.08 13:49:47)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d3858581d58480c5d1dcca89d1d5d6d4d1d5d6d5d4)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 1963          1415444433247 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415444433248 2014.11.08 14:00:33)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a24712e727d783c7f7f6970722c2c2c7c2c792c23)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 1 0 40 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 51 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2516          1415445925318 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415445925319 2014.11.08 14:25:25)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 888a888689dfda9edd85ced3dd8edb8e818e8e8ede)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 1963          1415446115471 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446115472 2014.11.08 14:28:35)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 55500556590207430000160f0d535353035306535c)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 1 0 40 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 51 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 4807          1415446138586 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415446138587 2014.11.08 14:28:58)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aaa5fcfdfefdf9bca8a5b3f0a8acafada8acafacad)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415446138644 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415446138645 2014.11.08 14:28:58)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d8d78e8ad58f8bce8c8aca828cdedfde8ddfdadedd)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415446138699 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415446138700 2014.11.08 14:28:58)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17184010114017001612064d121015111611431015)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1963          1415446138762 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446138763 2014.11.08 14:28:58)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 555b5356590207430000160f0d535353035306535c)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4))(_read(0)(1)(2)(3)))))
			(RDP(_architecture 1 0 40 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 51 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2516          1415446138824 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415446138825 2014.11.08 14:28:58)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 949a929b99c3c682c199d2cfc192c7929d929292c2)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415446138887 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446138888 2014.11.08 14:28:58)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2dd8580d185d2c780d5c68981d4d3d486d784d5d6)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415446138945 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446138946 2014.11.08 14:28:58)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 111e4516154642071314084b131714144716151613)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 1963          1415446240035 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446240036 2014.11.08 14:30:40)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e7e0bdb4e9b0b5f1b2b2a4bdbfe1e1e1b1e1b4e1ee)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(WRP(_architecture 0 0 31 (_process (_simple)(_target(3))(_sensitivity(4)(2))(_read(3)(0)(1)))))
			(RDP(_architecture 1 0 40 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
			(SH(_architecture 2 0 51 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1963          1415446287624 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446287625 2014.11.08 14:31:27)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1838183d98683c78484928b89d7d7d787d782d7d8)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)(2))(_read(3)(0)(1)))))
			(RDP(_architecture 2 0 51 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1963          1415446294575 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446294576 2014.11.08 14:31:34)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faa9fcaaa2ada8ecafafb9a0a2fcfcfcacfca9fcf3)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 2 0 51 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1963          1415446362830 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446362831 2014.11.08 14:32:42)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 94c4ce9b99c3c682c1c1d7cecc929292c292c7929d)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4)(0))(_read(3)(1)(2)))))
			(RDP(_architecture 2 0 51 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1963          1415446394222 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446394223 2014.11.08 14:33:14)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3332643639646125666670696b353535653560353a)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(0)(1)(2)))))
			(RDP(_architecture 2 0 51 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1984          1415446478984 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446478985 2014.11.08 14:34:38)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5004555359070246055e130a085656560656035659)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_target(3))(_sensitivity(4)(2))(_dssslsensitivity 1)(_read(1)))))
			(RDP(_architecture 2 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (3)
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 1983          1415446544859 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446544860 2014.11.08 14:35:44)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a3f6f0f4a9f4f1b5f6ade0f9fba5a5a5f5a5f0a5aa)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_target(3))(_sensitivity(4)(2))(_dssslsensitivity 1)(_read(1)))))
			(RDP(_architecture 2 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (3)
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 4807          1415446661186 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415446661187 2014.11.08 14:37:41)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b040e0d5c5c581d09041251090d0e0c090d0e0d0c)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415446661255 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415446661256 2014.11.08 14:37:41)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a454f481e1d195c1e1858101e4c4d4c1f4d484c4f)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415446661314 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415446661315 2014.11.08 14:37:41)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 88878d8681df889f898d99d28d8f8a8e898edc8f8a)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1983          1415446661376 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446661377 2014.11.08 14:37:41)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7c99392c99095d192c9849d9fc1c1c191c194c1ce)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_target(3))(_sensitivity(4)(2))(_dssslsensitivity 1)(_read(1)))))
			(RDP(_architecture 2 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (3)
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2527          1415446661438 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415446661439 2014.11.08 14:37:41)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 050b5e03095257135052435e500356030c03030353)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415446661494 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446661495 2014.11.08 14:37:41)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 444b4e46411344511643501f174245421041124340)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415446661553 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446661554 2014.11.08 14:37:41)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 737c79727524206571766a29717576762574777471)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415446661718 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415446661719 2014.11.08 14:37:41)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f1014184c484c091d1006451d191a181d191a1918)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 4807          1415446666478 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415446666479 2014.11.08 14:37:46)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcb2ece8eaebefaabeb3a5e6bebab9bbbebab9babb)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415446666572 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415446666573 2014.11.08 14:37:46)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1a144b1d4e4d490c4e4808404e1c1d1c4f1d181c1f)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415446666665 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415446666666 2014.11.08 14:37:46)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 78762979712f786f797d69227d7f7a7e797e2c7f7a)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1983          1415446666759 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446666760 2014.11.08 14:37:46)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5dad587d98287c380db968f8dd3d3d383d386d3dc)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i 0))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_target(3))(_sensitivity(4)(2))(_dssslsensitivity 1)(_read(1)))))
			(RDP(_architecture 2 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (3)
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2527          1415446666853 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415446666854 2014.11.08 14:37:46)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 333c34363964612566647568663560353a35353565)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415446666947 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446666948 2014.11.08 14:37:46)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 919fc79e91c69184c39685cac2979097c594c79695)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415446667040 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446667041 2014.11.08 14:37:47)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe1b9bcbcb8bcf9edeaf6b5ede9eaeab9e8ebe8ed)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415446718982 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415446718983 2014.11.08 14:38:38)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d0d1da82d58783c6d2dfc98ad2d6d5d7d2d6d5d6d7)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415446719075 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415446719076 2014.11.08 14:38:39)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2f252a7e797d387a7c3c747a2829287b292c282b)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415446719169 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415446719170 2014.11.08 14:38:39)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8d8782dedb8c9b8d899dd6898b8e8a8d8ad88b8e)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 1983          1415446719263 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415446719264 2014.11.08 14:38:39)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e9e9b3bae9bebbffbce7aab3b1efefefbfefbaefe0)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i 1))))))
		(_process
			(SH(_architecture 0 0 31 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 42 (_process (_target(3))(_sensitivity(4)(2))(_dssslsensitivity 1)(_read(1)))))
			(RDP(_architecture 2 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (3)
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2527          1415446719357 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415446719358 2014.11.08 14:38:39)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47474545491015511210011c124114414e41414111)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415446719450 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446719451 2014.11.08 14:38:39)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5a4f6f2a1f2a5b0f7a2b1fef6a3a4a3f1a0f3a2a1)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415446719544 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415446719545 2014.11.08 14:38:39)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 030253050554501501061a59010506065504070401)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2046          1415447089809 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415447089810 2014.11.08 14:44:49)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c5b0e5f060b0e4a090c1f06045a5a5a0a5a0f5a55)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 43 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(1)(2)))))
			(RDP(_architecture 2 0 52 (_process (_simple)(_target(2))(_sensitivity(3)(4))(_read(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2046          1415447205382 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415447205383 2014.11.08 14:46:45)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c7959092c99095d19297849d9fc1c1c191c194c1ce)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 43 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(1)(2)))))
			(RDP(_architecture 2 0 52 (_process (_simple)(_target(2))(_sensitivity(4))(_read(3)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 4807          1415447207053 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415447207054 2014.11.08 14:46:47)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4f1c1f4d1c181c594d4056154d494a484d494a4948)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415447207147 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415447207148 2014.11.08 14:46:47)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfffcfbfafbffbaf8febef6f8aaabaaf9abaeaaa9)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415447207241 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415447207242 2014.11.08 14:46:47)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0a595b0c5a5d0a1d0b0f1b500f0d080c0b0c5e0d08)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2046          1415447207335 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415447207336 2014.11.08 14:46:47)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 683a6868693f3a7e3d382b32306e6e6e3e6e3b6e61)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 43 (_process (_simple)(_target(3))(_sensitivity(4))(_read(1)(2)(3)))))
			(RDP(_architecture 2 0 52 (_process (_simple)(_target(2))(_sensitivity(4))(_read(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2527          1415447207428 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415447207429 2014.11.08 14:46:47)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c694c693c99194d09391809d93c095c0cfc0c0c090)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415447207522 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447207523 2014.11.08 14:46:47)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 237075272174233671243778702522257726752427)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415447207616 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447207617 2014.11.08 14:46:47)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d2d78f85d6d297838498db83878484d786858683)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415447207774 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415447207775 2014.11.08 14:46:47)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d4e4a1a4c4a4e0b1f1204471f1b181a1f1b181b1a)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2046          1415447683213 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415447683214 2014.11.08 14:54:43)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b5c5e58000c094d0e0b1801035d5d5d0d5d085d52)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 43 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(1)(2)))))
			(RDP(_architecture 2 0 52 (_process (_simple)(_target(2))(_sensitivity(4))(_read(3)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 4807          1415447804934 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415447804935 2014.11.08 14:56:44)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1808283d58682c7d3dec88bd3d7d4d6d3d7d4d7d6)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415447805028 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415447805029 2014.11.08 14:56:45)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f7e7f2b7c787c397b7d3d757b2928297a282d292a)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415447805121 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415447805122 2014.11.08 14:56:45)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8ddcdd83d8da8d9a8c889cd7888a8f8b8c8bd98a8f)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2046          1415447805215 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415447805216 2014.11.08 14:56:45)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebbbeab8b0bcb9fdbeb9a8b1b3edededbdedb8ede2)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 32 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(WRP(_architecture 1 0 43 (_process (_simple)(_target(3))(_sensitivity(4))(_read(1)(2)(3)))))
			(RDP(_architecture 2 0 52 (_process (_simple)(_target(2))(_sensitivity(4))(_read(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2527          1415447805309 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415447805310 2014.11.08 14:56:45)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 4818484a491f1a5e1d1f0e131d4e1b4e414e4e4e1e)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415447805403 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447805404 2014.11.08 14:56:45)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f7f7f1a1f1a6b3f4a1b2fdf5a0a7a0f2a3f0a1a2)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415447805496 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447805497 2014.11.08 14:56:45)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 045552020553571206011d5e060201015203000306)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415447944653 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415447944654 2014.11.08 14:59:04)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 989ec99795cfcb8e9a9781c29a9e9d9f9a9e9d9e9f)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415447944763 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415447944764 2014.11.08 14:59:04)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05035303055256135157175f510302035002070300)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415447944856 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415447944857 2014.11.08 14:59:04)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 636535636134637462667239666461656265376461)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2527          1415447944938 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415447944939 2014.11.08 14:59:04)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1b6b6e5b9e6e3a7e4e6f7eae4b7e2b7b8b7b7b7e7)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415447945002 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447945003 2014.11.08 14:59:05)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0f6a6a0f1a7f0e5a2f7e4aba3f6f1f6a4f5a6f7f4)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415447945061 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447945062 2014.11.08 14:59:05)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e28792a7e797d382c2b37742c282b2b78292a292c)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415447978336 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415447978337 2014.11.08 14:59:38)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3066323535676326323f296a323635373236353637)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415447978430 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415447978431 2014.11.08 14:59:38)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddb8f83dcdade9bd9df9fd7d98b8a8bd88a8f8b88)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415447978524 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415447978525 2014.11.08 14:59:38)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ebbde9b8b8bcebfceaeefab1eeece9edeaedbfece9)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2051          1415447978617 Beh
(_unit VHDL (lifo 0 6 (beh 0 23 ))
	(_version vb4)
	(_time 1415447978618 2014.11.08 14:59:38)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 491e1b4b491e1b5f1b4e0a13114f4f4f1f4f1a4f40)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 27 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 28 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 29 (_architecture (_uni ((i -1))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 32 (_process (_target(4))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
			(WRP(_architecture 1 0 47 (_process (_simple)(_target(3))(_sensitivity(4))(_read(1)(2)(3)))))
			(RDP(_architecture 2 0 56 (_process (_simple)(_target(2))(_sensitivity(4))(_read(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2527          1415447978711 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415447978712 2014.11.08 14:59:38)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a7f0f5f0a9f0f5b1f2f0e1fcf2a1f4a1aea1a1a1f1)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ULIFO 0 31 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni (_string \"00"\)))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 29 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 37 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 45 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415447978805 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447978806 2014.11.08 14:59:38)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04520402015304115603105f570205025001520300)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415447978899 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415447978900 2014.11.08 14:59:38)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 623462626535317460677b38606467673465666560)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2050          1415448290423 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415448290424 2014.11.08 15:04:50)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3e3e6e3b62696c286c397d646638383868386d3837)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_target(4))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
			(WRP(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4))(_read(1)(2)(3)))))
			(RDP(_architecture 2 0 58 (_process (_simple)(_target(2))(_sensitivity(4))(_read(1)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2050          1415448296731 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415448296732 2014.11.08 15:04:56)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e6e7e7b5e9b1b4f0b4e1a5bcbee0e0e0b0e0b5e0ef)
	(_entity
		(_time 1415443785461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_target(4))(_sensitivity(0)(1)(4))(_dssslsensitivity 2))))
			(WRP(_architecture 1 0 49 (_process (_simple)(_target(3))(_sensitivity(4))(_read(3)(1)(2)))))
			(RDP(_architecture 2 0 58 (_process (_simple)(_target(2))(_sensitivity(4))(_read(3)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2222          1415449109401 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415449109402 2014.11.08 15:18:29)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 66353766693134703434253c3e606060306035606f)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(6)(3)(4))(_sensitivity(0)(1))(_read(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 4807          1415449186863 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415449186864 2014.11.08 15:19:46)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f3f5f1a3f5a4a0e5f1fceaa9f1f5f6f4f1f5f6f5f4)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415449186957 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415449186958 2014.11.08 15:19:46)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51575252550602470503430b055756570456535754)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415449187051 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415449187052 2014.11.08 15:19:47)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa9acf8f8f8afb8aeaabef5aaa8ada9aea9fba8ad)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2222          1415449187144 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415449187145 2014.11.08 15:19:47)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0c0b5d0a565b5e1a5e5e4f56540a0a0a5a0a5f0a05)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(3)(4)(6))(_sensitivity(0)(1))(_read(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(1)(2)(5)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(1)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2748          1415449187301 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415449187302 2014.11.08 15:19:47)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9afa9fea1fea9bcfbaebdf2faafa8affdacffaead)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415449187394 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415449187395 2014.11.08 15:19:47)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 060007000551551004031f5c040003035001020104)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4807          1415449241053 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415449241054 2014.11.08 15:20:41)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9fcd9990ccc8cc899d9086c59d999a989d999a9998)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415449241163 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415449241164 2014.11.08 15:20:41)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c5e0b0a5a5b5f1a585e1e56580a0b0a590b0e0a09)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415449241256 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415449241257 2014.11.08 15:20:41)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6a386d6a3a3d6a7d6b6f7b306f6d686c6b6c3e6d68)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2222          1415449241350 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415449241351 2014.11.08 15:20:41)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c89b9e9dc99f9ade9a9a8b9290cecece9ece9bcec1)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(3)(4)(6))(_sensitivity(0)(1))(_read(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(1)(2)(5)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(1)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2971          1415449241444 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415449241445 2014.11.08 15:20:41)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 25767021297277337721637e702376232c23232373)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415449241538 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415449241539 2014.11.08 15:20:41)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d1878d81d48396d18497d8d0858285d786d58487)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415449241631 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415449241632 2014.11.08 15:20:41)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b3e5b2e5b6b2f7e3e4f8bbe3e7e4e4b7e6e5e6e3)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2318          1415449488815 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415449488816 2014.11.08 15:24:48)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 74237475792326622773372e2c727272227227727d)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 7))))
		(_process
			(SH(_architecture 0 0 34 (_process (_target(6))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
			(state(_architecture 1 0 49 (_process (_simple)(_target(3)(4))(_sensitivity(5))(_read(6)))))
			(WRP(_architecture 2 0 63 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 3 0 72 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2318          1415449874460 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415449874461 2014.11.08 15:31:14)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ddd3db8f808a8fcb8eda9e8785dbdbdb8bdb8edbd4)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 7))))
		(_process
			(SH(_architecture 0 0 34 (_process (_target(6))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
			(state(_architecture 1 0 49 (_process (_simple)(_target(3)(4))(_sensitivity(5))(_read(6)))))
			(WRP(_architecture 2 0 63 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 3 0 72 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2318          1415450006700 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450006701 2014.11.08 15:33:26)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 77782776792025612470342d2f717171217124717e)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 7))))
		(_process
			(SH(_architecture 0 0 34 (_process (_target(6))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
			(state(_architecture 1 0 49 (_process (_simple)(_target(3)(4))(_sensitivity(5))(_read(6)))))
			(WRP(_architecture 2 0 63 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 3 0 72 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2318          1415450053041 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450053042 2014.11.08 15:34:13)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7f7d247e20282d692c783c252779797929792c7976)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 7))))
		(_process
			(SH(_architecture 0 0 34 (_process (_target(6))(_sensitivity(0)(1)(6))(_dssslsensitivity 2))))
			(state(_architecture 1 0 49 (_process (_simple)(_target(3)(4))(_sensitivity(5))(_read(6)))))
			(WRP(_architecture 2 0 63 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 3 0 72 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2222          1415450179762 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450179763 2014.11.08 15:36:19)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d78297c202a2f6b2f2f3e27257b7b7b2b7b2e7b74)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(6)(3)(4))(_sensitivity(0)(1))(_read(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2222          1415450855394 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450855395 2014.11.08 15:47:35)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a6a8f3f1a9f1f4b0f4f4e5fcfea0a0a0f0a0f5a0af)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(6)(3)(4))(_sensitivity(0))(_read(6)(1)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2222          1415450878555 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450878556 2014.11.08 15:47:58)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2a79782e727d783c78786970722c2c2c7c2c792c23)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(6)(3)(4))(_sensitivity(0))(_read(6)(1)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6)(1))(_read(5)(2)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6)(1))(_read(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2222          1415450889791 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450889792 2014.11.08 15:48:09)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0d0b0a0b505a5f1b5f5f4e57550b0b0b5b0b5e0b04)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(6)(3)(4))(_sensitivity(0))(_read(6)(1)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 4807          1415450890933 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415450890934 2014.11.08 15:48:10)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8187828f85d6d297838e98db838784868387848786)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415450891027 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415450891028 2014.11.08 15:48:11)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dfd9dc8d8c888cc98b8dcd858bd9d8d98ad8ddd9da)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415450891121 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450891122 2014.11.08 15:48:11)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3d3b3d38686a3d2a3c382c67383a3f3b3c3b693a3f)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2222          1415450891215 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415450891216 2014.11.08 15:48:11)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9b9cca94c0ccc98dc9c9d8c1c39d9d9dcd9dc89d92)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(3)(4)(6))(_sensitivity(0))(_read(1)(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(1)(2)(5)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(1)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2971          1415450891308 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415450891309 2014.11.08 15:48:11)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f8ffa9a8f9afaaeeaafcbea3adfeabfef1fefefeae)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415450891402 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415450891403 2014.11.08 15:48:11)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56505755510156430451420d055057500253005152)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415450891496 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415450891497 2014.11.08 15:48:11)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b4b2b5e0b5e3e7a2b6b1adeeb6b2b1b1e2b3b0b3b6)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2971          1415450957421 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415450957422 2014.11.08 15:49:17)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 36316033396164206433706d633065303f30303060)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 4807          1415451060439 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415451060440 2014.11.08 15:51:00)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9dcb9892cccace8b9f9284c79f9b989a9f9b989b9a)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415451060533 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415451060534 2014.11.08 15:51:00)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbadfeabacaca8edafa9e9a1affdfcfdaefcf9fdfe)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415451060627 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415451060628 2014.11.08 15:51:00)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 590f535a510e594e585c48035c5e5b5f585f0d5e5b)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2222          1415451060721 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415451060722 2014.11.08 15:51:00)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b7e0ece3b9e0e5a1e5e5f4edefb1b1b1e1b1e4b1be)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(3)(4)(6))(_sensitivity(0))(_read(1)(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(1)(2)(5)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(1)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2971          1415451060814 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451060815 2014.11.08 15:51:00)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 14434e13194346024610524f411247121d12121242)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415451060908 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415451060909 2014.11.08 15:51:00)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 722479737125726720756629217473742677247576)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415451061002 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415451061003 2014.11.08 15:51:01)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d086db82d58783c6d2d5c98ad2d6d5d586d7d4d7d2)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2971          1415451084228 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451084229 2014.11.08 15:51:24)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9294c59d99c5c084c096d4c9c794c1949b949494c4)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2981          1415451215585 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451215586 2014.11.08 15:53:35)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a2a4f4f5a9f5f0b4f0a4e4f9f7a4f1a4aba4a4a4f4)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2981          1415451289487 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451289488 2014.11.08 15:54:49)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 54500157590306420652120f015207525d52525202)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2981          1415451306231 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451306232 2014.11.08 15:55:06)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c2c29697c99590d490c4849997c491c4cbc4c4c494)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 4807          1415451308204 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415451308205 2014.11.08 15:55:08)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7372277275242065717c6a29717576747175767574)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415451308263 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415451308264 2014.11.08 15:55:08)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b0e5e5b5e6e2a7e5e3a3ebe5b7b6b7e4b6b3b7b4)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415451308323 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415451308324 2014.11.08 15:55:08)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f1a4a0f1a7f0e7f1f5e1aaf5f7f2f6f1f6a4f7f2)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2222          1415451308385 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415451308386 2014.11.08 15:55:08)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e2f7d2a72797c387c7c6d747628282878287d2827)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(3)(4)(6))(_sensitivity(0))(_read(1)(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(1)(2)(5)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(1)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2981          1415451308448 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451308449 2014.11.08 15:55:08)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6d6c3e6d303a3f7b3f6b2b36386b3e6b646b6b6b3b)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415451308510 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415451308511 2014.11.08 15:55:08)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ababa9fcf8fcabbef9acbff0f8adaaadffaefdacaf)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415451308569 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415451308570 2014.11.08 15:55:08)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dadad8888e8d89ccd8dfc380d8dcdfdf8cdddeddd8)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2981          1415451371595 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451371596 2014.11.08 15:56:11)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 121246151945400440145449471441141b14141444)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
V 000044 55 4807          1415451486838 Beh
(_unit VHDL (regfile 0 6 (beh 0 27 ))
	(_version vb4)
	(_time 1415451486839 2014.11.08 15:58:06)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 44414f4645131752464b5d1e464241434642414243)
	(_entity
		(_time 1415360168480)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 30 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 32 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 37 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 68 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 69 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 68 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 9 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 20 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 44 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 68 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 57 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
V 000044 55 2220          1415451486896 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415451486897 2014.11.08 15:58:06)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727779737525216426206028267475742775707477)
	(_entity
		(_time 1415358214293)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
V 000044 55 2360          1415451486958 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415451486959 2014.11.08 15:58:06)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b1b4bae5b1e6b1a6b0b4a0ebb4b6b3b7b0b7e5b6b3)
	(_entity
		(_time 1415443786969)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
V 000044 55 2222          1415451487015 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415451487016 2014.11.08 15:58:07)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efebb5bcb0b8bdf9bdbdacb5b7e9e9e9b9e9bce9e6)
	(_entity
		(_time 1415449082992)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(3)(4)(6))(_sensitivity(0))(_read(1)(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(1)(2)(5)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(1)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 2981          1415451487075 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451487076 2014.11.08 15:58:07)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e2a2c2a72797c387c2868757b287d282728282878)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
V 000044 55 2748          1415451487133 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415451487134 2014.11.08 15:58:07)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c693f6c3e3b6c793e6b78373f6a6d6a38693a6b68)
	(_entity
		(_time 1415437718143)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
V 000044 55 3729          1415451487196 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415451487197 2014.11.08 15:58:07)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code abaef8fcfcfcf8bda9aeb2f1a9adaeaefdacafaca9)
	(_entity
		(_time 1415429958446)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 2981          1415451586563 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415451586564 2014.11.08 15:59:46)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ca9dcc9f929d98dc98ca8c919fcc99ccc3cccccc9c)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
V 000044 55 2981          1415452598941 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415452598942 2014.11.08 16:16:38)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 61653361693633773362273a346732676867676737)
	(_entity
		(_time 1415445864966)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 3175          1415462051831 Beh
(_unit VHDL (ram_ham 0 6 (beh 0 26 ))
	(_version vb4)
	(_time 1415462051832 2014.11.08 18:54:11)
	(_source (\./../src/RAM_Ham.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bcbeebe8eeebbca9e9efa4e6ecbae8bbbebabdbae8)
	(_entity
		(_time 1415462051828)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \3\ (_entity ((i 3)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal word 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 30 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 32 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_variable (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(6))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 37 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)(3))(_read(5)))))
			(RDP(_architecture 2 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 3175          1415462891154 Beh
(_unit VHDL (ram_ham 0 6 (beh 0 26 ))
	(_version vb4)
	(_time 1415462891155 2014.11.08 19:08:11)
	(_source (\./../src/RAM_Ham.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c590a5f0e0b5c49090f44060c5a085b5e5a5d5a08)
	(_entity
		(_time 1415462051827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \3\ (_entity ((i 3)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal word 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 30 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 32 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_variable (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(6))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 37 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)(3))(_read(5)))))
			(RDP(_architecture 2 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 3175          1415462945730 Beh
(_unit VHDL (ram_ham 0 6 (beh 0 26 ))
	(_version vb4)
	(_time 1415462945731 2014.11.08 19:09:05)
	(_source (\./../src/RAM_Ham.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8e898e80dad98e9bdbdd96d4de88da898c888f88da)
	(_entity
		(_time 1415462051827)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \3\ (_entity ((i 3)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal word 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 30 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 32 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_variable (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(6))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 37 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)(3))(_read(5)))))
			(RDP(_architecture 2 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 3022          1415463093651 Beh
(_unit VHDL (ram_ham_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415463093652 2014.11.08 19:11:33)
	(_source (\./../src/Testbenches/RAM_Ham_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60636660613760753265783a306634653667646762)
	(_entity
		(_time 1415463080862)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 3)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation URAM 0 34 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
			((ER)(ER))
		)
		(_use (_implicit)
			(_generic
				((m)((i 2)))
				((n)((i 3)))
			)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
				((ER)(ER))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2982          1415463188239 Beh
(_unit VHDL (ram_ham_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415463188240 2014.11.08 19:13:08)
	(_source (\./../src/Testbenches/RAM_Ham_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d287d580d185d2c780d7ca8882d486d784d5d6d5d0)
	(_entity
		(_time 1415463080862)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM_Ham
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 3)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation URAM 0 34 (_component RAM_Ham )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
			((ER)(ER))
		)
		(_use (_entity . RAM_Ham)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
				((ER)(ER))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3143          1415463256085 Beh
(_unit VHDL (ram_ham_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415463256086 2014.11.08 19:14:16)
	(_source (\./../src/Testbenches/RAM_Ham_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6838184d181d6c384d3ce8c86d082d380d1d2d1d4)
	(_entity
		(_time 1415463080862)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM_Ham
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 3)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation URAM 0 34 (_component RAM_Ham )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
			((ER)(ER))
		)
		(_use (_entity . RAM_Ham)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
				((ER)(ER))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(33686019 )
		(515 )
		(33686274 )
		(67372036 )
	)
	(_model . Beh 4 -1
	)
)
V 000044 55 3175          1415463368105 Beh
(_unit VHDL (ram_ham 0 6 (beh 0 26 ))
	(_version vb4)
	(_time 1415463368106 2014.11.08 19:16:08)
	(_source (\./../src/RAM_Ham.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 757573747122756020266d2f257321727773747321)
	(_entity
		(_time 1415463368102)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal word 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 30 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 31 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 32 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33 (_architecture (_uni ))))
		(_variable (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_process 1 )))
		(_variable (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_variable (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_process 2 )))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(6))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 37 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)(3))(_read(5)))))
			(RDP(_architecture 2 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 3181          1415463374837 Beh
(_unit VHDL (ram_ham_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415463374838 2014.11.08 19:16:14)
	(_source (\./../src/Testbenches/RAM_Ham_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4cb9391c193c4d196c1dc9e94c290c192c3c0c3c6)
	(_entity
		(_time 1415463080862)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM_Ham
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 3)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation URAM 0 34 (_component RAM_Ham )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
			((ER)(ER))
		)
		(_use (_entity . RAM_Ham)
			(_generic
				((n)((i 3)))
			)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
				((ER)(ER))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(33686019 )
		(515 )
		(33686274 )
		(67372036 )
	)
	(_model . Beh 4 -1
	)
)
V 000044 55 3143          1415463398078 Beh
(_unit VHDL (ram_ham_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415463398079 2014.11.08 19:16:38)
	(_source (\./../src/Testbenches/RAM_Ham_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d48d8881d18693d4839edcd680d283d081828184)
	(_entity
		(_time 1415463080862)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM_Ham
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation URAM 0 34 (_component RAM_Ham )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
			((ER)(ER))
		)
		(_use (_entity . RAM_Ham)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
				((ER)(ER))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(33686019 )
		(515 )
		(33686274 )
		(67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 4801          1415470191985 Beh
(_unit VHDL (regfile 0 6 (beh 0 19 ))
	(_version vb4)
	(_time 1415470191999 2014.11.08 21:09:51)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 383e683d356f6b2e3d6b21623a3e3d3f3a3e3d3e3f)
	(_entity
		(_time 1415470191941)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 22 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 24 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 29 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 57 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 58 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_implicit)
				(_generic
					((initreg)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 57 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 8 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 14 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 57 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 35 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 46 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
I 000044 55 2220          1415470192594 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415470192595 2014.11.08 21:09:52)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888ede8685dfdb9edcda9ad2dc8e8f8edd8f8a8e8d)
	(_entity
		(_time 1415470192588)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415470192960 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415470192961 2014.11.08 21:09:52)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efe9b8bcb8b8eff8eeeafeb5eae8ede9eee9bbe8ed)
	(_entity
		(_time 1415470192919)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(0)(1)(3)(5))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
I 000044 55 2222          1415470193293 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415470193294 2014.11.08 21:09:53)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 46421544491114501414051c1e404040104015404f)
	(_entity
		(_time 1415470193289)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(3)(4)(6))(_sensitivity(0))(_read(1)(6)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(1)(2)(5)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(1)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
I 000044 55 3174          1415470193620 Beh
(_unit VHDL (ram_ham 0 6 (beh 0 20 ))
	(_version vb4)
	(_time 1415470193621 2014.11.08 21:09:53)
	(_source (\./../src/RAM_Ham.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8e8b8d80dad98e9bdb8e96d4de88da898c888f88da)
	(_entity
		(_time 1415470193615)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_inout ))))
		(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal word 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 22 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 23 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 24 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_variable (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_process 1 )))
		(_variable (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_process 1 )))
		(_variable (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_process 1 )))
		(_variable (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_process 2 )))
		(_variable (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_process 2 )))
		(_variable (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_process 2 )))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(6))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 29 (_process (_simple)(_target(5))(_sensitivity(0)(1)(3)(6))(_read(5)))))
			(RDP(_architecture 2 0 42 (_process (_simple)(_target(3)(4))(_sensitivity(1)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 9 -1
	)
)
I 000044 55 3143          1415470193996 Beh
(_unit VHDL (ram_ham_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415470193997 2014.11.08 21:09:53)
	(_source (\./../src/Testbenches/RAM_Ham_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 040105020153041156011c5e540250015203000306)
	(_entity
		(_time 1415470193987)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM_Ham
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation URAM 0 34 (_component RAM_Ham )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
			((ER)(ER))
		)
		(_use (_entity . RAM_Ham)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
				((ER)(ER))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(33686019 )
		(515 )
		(33686274 )
		(67372036 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 2981          1415470194340 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415470194341 2014.11.08 21:09:54)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c580b5f060b0e4a0e5f1a07095a0f5a555a5a5a0a)
	(_entity
		(_time 1415470194336)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
I 000044 55 2748          1415470194653 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415470194654 2014.11.08 21:09:54)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9491939b91c39481c69380cfc7929592c091c29390)
	(_entity
		(_time 1415470194648)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
I 000044 55 3729          1415470194959 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415470194960 2014.11.08 21:09:54)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccc9c8999a9b9fdacec9d596cecac9c99acbc8cbce)
	(_entity
		(_time 1415470194954)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
I 000044 55 4806          1415470195349 Beh
(_unit VHDL (regfile 0 6 (beh 0 19 ))
	(_version vb4)
	(_time 1415470195350 2014.11.08 21:09:55)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 525758515505014457014b08505457555054575455)
	(_entity
		(_time 1415470191940)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 22 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 24 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 29 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 57 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 58 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 57 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 8 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 14 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 57 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 35 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 46 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
V 000044 55 2220          1415470223989 Beh
(_unit VHDL (regn 0 4 (beh 0 16 ))
	(_version vb4)
	(_time 1415470223990 2014.11.08 21:10:23)
	(_source (\./../src/RegN.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 242a2e20257377327076367e702223227123262221)
	(_entity
		(_time 1415470192587)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 6 (_entity (_string \"1001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 2 )))))
		(_port (_internal Din ~STD_LOGIC_VECTOR{INITREG'range}~12 0 8 (_entity (_in ))))
		(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
		(_port (_internal Dout ~STD_LOGIC_VECTOR{INITREG'range}~121 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
		(_signal (_internal reg ~STD_LOGIC_VECTOR{INITREG'range}~13 0 17 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 5 )))))
		(_constant (_internal ALLZ ~STD_LOGIC_VECTOR{INITREG'range}~131 0 18 (_architecture ((_others(i 4))))))
		(_process
			(Main(_architecture 0 0 20 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 6 -1
	)
)
I 000044 55 2360          1415470224391 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415470224392 2014.11.08 21:10:24)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9b7b2edb1eeb9aeb8bca8e3bcbebbbfb8bfedbebb)
	(_entity
		(_time 1415470192918)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)(3))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
V 000044 55 3174          1415470224702 Beh
(_unit VHDL (ram_ham 0 6 (beh 0 20 ))
	(_version vb4)
	(_time 1415470224703 2014.11.08 21:10:24)
	(_source (\./../src/RAM_Ham.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f1ffa2a1f1a6f1e4a4f1e9aba1f7a5f6f3f7f0f7a5)
	(_entity
		(_time 1415470193614)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 8 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 9 \4\ (_entity ((i 4)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 15 (_entity (_inout ))))
		(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal word 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 22 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 23 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 24 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal buf ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 25 (_architecture (_uni ))))
		(_variable (_internal r1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_process 1 )))
		(_variable (_internal r2 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_process 1 )))
		(_variable (_internal r3 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_process 1 )))
		(_variable (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_process 2 )))
		(_variable (_internal s2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_process 2 )))
		(_variable (_internal s3 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_process 2 )))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(6))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 29 (_process (_simple)(_target(5))(_sensitivity(6)(0)(1)(3))(_read(5)))))
			(RDP(_architecture 2 0 42 (_process (_simple)(_target(3)(4))(_sensitivity(5)(6)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 9 -1
	)
)
V 000044 55 2222          1415470225054 Beh
(_unit VHDL (lifo 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415470225055 2014.11.08 21:10:25)
	(_source (\./../src/LIFO.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5857585b590f0a4e0a0a1b02005e5e5e0e5e0b5e51)
	(_entity
		(_time 1415470193288)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19 (_entity (_inout ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 5))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 31 (_architecture (_uni ((i 0))))))
		(_constant (_internal Limit ~extSTD.STANDARD.INTEGER 0 32 (_architecture (_code 6))))
		(_process
			(SH(_architecture 0 0 34 (_process (_simple)(_target(6)(3)(4))(_sensitivity(0))(_read(6)(1)))))
			(WRP(_architecture 1 0 59 (_process (_simple)(_target(5))(_sensitivity(6))(_read(5)(1)(2)))))
			(RDP(_architecture 2 0 68 (_process (_simple)(_target(2))(_sensitivity(6))(_read(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 7 -1
	)
)
V 000044 55 4806          1415470225407 Beh
(_unit VHDL (regfile 0 6 (beh 0 19 ))
	(_version vb4)
	(_time 1415470225408 2014.11.08 21:10:25)
	(_source (\./../src/RegFile.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code afa1f9f8fcf8fcb9aafcb6f5ada9aaa8ada9aaa9a8)
	(_entity
		(_time 1415470191940)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(RegN
			(_object
				(_generic (_internal initreg ~STD_LOGIC_VECTOR~13 0 22 (_entity -1 (_string \"1001"\))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 3 )))))
				(_port (_internal Din ~STD_LOGIC_VECTOR{initreg'range}~13 0 24 (_entity (_in ))))
				(_port (_internal EN ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal OE ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~131 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal Dout ~STD_LOGIC_VECTOR{initreg'range}~131 0 29 (_entity (_out ))))
			)
		)
	)
	(_generate Regi 0 57 (_for ~INTEGER~range~2**a-1~downto~0~13 )
		(_instantiation Regi 0 58 (_component RegN )
			(_generic
				((initreg)(_code 5))
			)
			(_port
				((Din)(WDP))
				((EN)(wen(_object 2)))
				((INIT)(init))
				((CLK)(we))
				((OE)(ren(_object 2)))
				((Dout)(readd))
			)
			(_use (_entity . RegN)
				(_generic
					((INITREG)(_code 6))
				)
				(_port
					((Din)(Din))
					((EN)(EN))
					((INIT)(INIT))
					((CLK)(CLK))
					((OE)(OE))
					((Dout)(Dout))
				)
			)
		)
		(_object
			(_constant (_internal i ~INTEGER~range~2**a-1~downto~0~13 0 57 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_generic (_internal INITREG ~STD_LOGIC_VECTOR~12 0 8 (_entity (_string \"0000"\))))
		(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 7 )))))
		(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~122 0 14 (_entity (_in ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~123 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 10 )))))
		(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~123 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal wen ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal ren ~STD_LOGIC_VECTOR{2**a-1~downto~0}~13 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{initreg'range}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 12 )))))
		(_signal (_internal readd ~STD_LOGIC_VECTOR{initreg'range}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~2**a-1~downto~0~13 0 57 (_scalar (_downto (c 13 )(i 0)))))
		(_process
			(WAD(_architecture 0 0 35 (_process (_simple)(_target(6))(_sensitivity(2))(_monitor)(_read(6)))))
			(RAD(_architecture 1 0 46 (_process (_simple)(_target(7))(_sensitivity(3))(_monitor)(_read(7)))))
			(line__62(_architecture 2 0 62 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . Beh 14 -1
	)
)
V 000044 55 2981          1415470225711 Beh
(_unit VHDL (lifo_t 0 6 (beh 0 9 ))
	(_version vb4)
	(_time 1415470225712 2014.11.08 21:10:25)
	(_source (\./../src/Testbenches/LIFO_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e7e8e1b4e9b0b5f1b5e4a1bcb2e1b4e1eee1e1e1b1)
	(_entity
		(_time 1415470194335)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(LIFO
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 15 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_instantiation ULIFO 0 35 (_component LIFO )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((DB)(DB))
			((EMPTY)(empty))
			((FULL)(full))
		)
		(_use (_entity . LIFO)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((DB)(DB))
				((EMPTY)(EMPTY))
				((FULL)(FULL))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal empty ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal full ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_constant (_internal CLK_Period ~extSTD.STANDARD.TIME 0 33 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 43 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 51 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(771 )
		(515 )
		(770 )
		(1028 )
	)
	(_model . Beh 3 -1
	)
)
V 000044 55 2748          1415470226017 Beh
(_unit VHDL (ram_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415470226018 2014.11.08 21:10:26)
	(_source (\./../src/Testbenches/RAM_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10461217114710054217044b431611164415461714)
	(_entity
		(_time 1415470194647)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
			)
		)
	)
	(_instantiation URAM 0 32 (_component RAM )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
		)
		(_use (_entity . RAM)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 30 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 39 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 47 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
		(1028 )
	)
	(_model . Beh 4 -1
	)
)
V 000044 55 3729          1415470226320 Beh
(_unit VHDL (regfile_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415470226321 2014.11.08 21:10:26)
	(_source (\./../src/Testbenches/RegFile_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 481e4b4a451f1b5e4a4d51124a4e4d4d1e4f4c4f4a)
	(_entity
		(_time 1415470194953)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RegFile
			(_object
				(_generic (_internal INITREG ~STD_LOGIC_VECTOR~13 0 11 (_entity -1 (_string \"0000"\))))
				(_generic (_internal a ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 2)))))
				(_port (_internal INIT ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 1 )))))
				(_port (_internal WDP ~STD_LOGIC_VECTOR{INITREG'range}~13 0 18 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal WA ~STD_LOGIC_VECTOR{a-1~downto~0}~13 0 20 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{a-1~downto~0}~132 0 22 (_entity (_in ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 4 )))))
				(_port (_internal RDP ~STD_LOGIC_VECTOR{INITREG'range}~133 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation ufile 0 36 (_component RegFile )
		(_port
			((INIT)(init))
			((WDP)(wdp))
			((WA)(wa))
			((RA)(ra))
			((WE)(we))
			((RDP)(rdp))
		)
		(_use (_entity . RegFile)
			(_port
				((INIT)(INIT))
				((WDP)(WDP))
				((WA)(WA))
				((RA)(RA))
				((WE)(WE))
				((RDP)(RDP))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR~13 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_uto (i 0)(i 2147483647))))))
		(_signal (_internal init ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_architecture (_uni (_string \"0000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal wa ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal ra ~STD_LOGIC_VECTOR{1~downto~0}~13 0 31 (_architecture (_uni (_string \"00"\)))))
		(_signal (_internal we ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ((i 2))))))
		(_signal (_internal rdp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33 (_architecture (_uni (_string \"0000"\)))))
		(_constant (_internal WAIT_Period ~extSTD.STANDARD.TIME 0 34 (_architecture ((ns 4621819117588971520)))))
		(_process
			(main(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686275 )
		(514 )
		(33751555 )
		(770 )
	)
	(_model . Beh 5 -1
	)
)
V 000044 55 3143          1415470226627 Beh
(_unit VHDL (ram_ham_t 0 4 (beh 0 7 ))
	(_version vb4)
	(_time 1415470226628 2014.11.08 21:10:26)
	(_source (\./../src/Testbenches/RAM_Ham_T.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70267071712770652275682a207624752677747772)
	(_entity
		(_time 1415470193986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(RAM_Ham
			(_object
				(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 11 (_entity -1 ((i 2)))))
				(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 13 (_entity -1 ((i 4)))))
				(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~13 0 21 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23 (_entity (_inout ))))
				(_port (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation URAM 0 34 (_component RAM_Ham )
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((AB)(AB))
			((DB)(DB))
			((ER)(ER))
		)
		(_use (_entity . RAM_Ham)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((AB)(AB))
				((DB)(DB))
				((ER)(ER))
			)
		)
	)
	(_object
		(_signal (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 2))))))
		(_signal (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 2))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal AB ~STD_LOGIC_VECTOR{1~downto~0}~13 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DB ~STD_LOGIC_VECTOR{3~downto~0}~13 0 30 (_architecture (_uni ))))
		(_signal (_internal ER ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_period ~extSTD.STANDARD.TIME 0 32 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_Process(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(main(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(33686019 )
		(515 )
		(33686274 )
		(67372036 )
	)
	(_model . Beh 4 -1
	)
)
V 000044 55 2360          1415974510932 Beh
(_unit VHDL (ram 0 6 (beh 0 25 ))
	(_version vb4)
	(_time 1415974510933 2014.11.14 17:15:10)
	(_source (\./../src/RAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7a7b2b78782f382e2a3e752a282d292e297b282d)
	(_entity
		(_time 1415470192918)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal m ~extSTD.STANDARD.INTEGER 0 9 \2\ (_entity ((i 2)))))
		(_generic (_internal n ~extSTD.STANDARD.INTEGER 0 11 \2\ (_entity ((i 2)))))
		(_port (_internal CLK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in )(_event))))
		(_port (_internal WR ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal AB ~STD_LOGIC_VECTOR{m-1~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DB ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 21 (_entity (_inout ))))
		(_type (_internal word 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal tram 0 29 (_array word ((_to (i 0)(c 6))))))
		(_signal (_internal sRAM tram 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~2**m-1~131 0 31 (_scalar (_to (i 0)(c 7)))))
		(_signal (_internal addrreg ~INTEGER~range~0~to~2**m-1~131 0 31 (_architecture (_uni ))))
		(_process
			(line__33(_architecture 0 0 33 (_assignment (_simple)(_target(5))(_sensitivity(2))(_monitor))))
			(WRP(_architecture 1 0 35 (_process (_simple)(_target(4))(_sensitivity(5)(0)(1)(3))(_read(4)))))
			(RDP(_architecture 2 0 44 (_process (_simple)(_target(3))(_sensitivity(4)(5)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Beh 8 -1
	)
)
