# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:50 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs_valid

.latch        n46 Memory[0][0]  2
.latch        n51 Memory[0][1]  2
.latch        n56 Memory[0][2]  2
.latch        n61 Memory[0][3]  2
.latch        n66 Memory[0][4]  2
.latch        n71 Memory[0][5]  2
.latch        n76 Memory[0][6]  2
.latch        n81 Memory[0][7]  2
.latch        n86 Memory[1][0]  2
.latch        n91 Memory[1][1]  2
.latch        n96 Memory[1][2]  2
.latch       n101 Memory[1][3]  2
.latch       n106 Memory[1][4]  2
.latch       n111 Memory[1][5]  2
.latch       n116 Memory[1][6]  2
.latch       n121 Memory[1][7]  2
.latch       n126 Memory[2][0]  2
.latch       n131 Memory[2][1]  2
.latch       n136 Memory[2][2]  2
.latch       n141 Memory[2][3]  2
.latch       n146 Memory[2][4]  2
.latch       n151 Memory[2][5]  2
.latch       n156 Memory[2][6]  2
.latch       n161 Memory[2][7]  2
.latch       n166 control.valid_reg[0]  2
.latch       n171 control.valid_reg[1]  2
.latch       n176 control.valid_reg[2]  2

.names outs_ready control.valid_reg[2] ins_ready
01 0
.names Memory[0][0] ins_ready new_n105
10 1
.names ins[0] ins_ready new_n106_1
11 1
.names new_n105 new_n106_1 n46
00 0
.names Memory[0][1] ins_ready new_n108
10 1
.names ins[1] ins_ready new_n109
11 1
.names new_n108 new_n109 n51
00 0
.names Memory[0][2] ins_ready new_n111_1
10 1
.names ins[2] ins_ready new_n112
11 1
.names new_n111_1 new_n112 n56
00 0
.names Memory[0][3] ins_ready new_n114
10 1
.names ins[3] ins_ready new_n115
11 1
.names new_n114 new_n115 n61
00 0
.names Memory[0][4] ins_ready new_n117
10 1
.names ins[4] ins_ready new_n118
11 1
.names new_n117 new_n118 n66
00 0
.names Memory[0][5] ins_ready new_n120
10 1
.names ins[5] ins_ready new_n121_1
11 1
.names new_n120 new_n121_1 n71
00 0
.names Memory[0][6] ins_ready new_n123
10 1
.names ins[6] ins_ready new_n124
11 1
.names new_n123 new_n124 n76
00 0
.names Memory[0][7] ins_ready new_n126_1
10 1
.names ins[7] ins_ready new_n127
11 1
.names new_n126_1 new_n127 n81
00 0
.names Memory[1][0] ins_ready new_n129
10 1
.names Memory[0][0] ins_ready new_n130
11 1
.names new_n129 new_n130 n86
00 0
.names Memory[1][1] ins_ready new_n132
10 1
.names Memory[0][1] ins_ready new_n133
11 1
.names new_n132 new_n133 n91
00 0
.names Memory[1][2] ins_ready new_n135
10 1
.names Memory[0][2] ins_ready new_n136_1
11 1
.names new_n135 new_n136_1 n96
00 0
.names Memory[1][3] ins_ready new_n138
10 1
.names Memory[0][3] ins_ready new_n139
11 1
.names new_n138 new_n139 n101
00 0
.names Memory[1][4] ins_ready new_n141_1
10 1
.names Memory[0][4] ins_ready new_n142
11 1
.names new_n141_1 new_n142 n106
00 0
.names Memory[1][5] ins_ready new_n144
10 1
.names Memory[0][5] ins_ready new_n145
11 1
.names new_n144 new_n145 n111
00 0
.names Memory[1][6] ins_ready new_n147
10 1
.names Memory[0][6] ins_ready new_n148
11 1
.names new_n147 new_n148 n116
00 0
.names Memory[1][7] ins_ready new_n150
10 1
.names Memory[0][7] ins_ready new_n151_1
11 1
.names new_n150 new_n151_1 n121
00 0
.names Memory[2][0] ins_ready new_n153
10 1
.names Memory[1][0] ins_ready new_n154
11 1
.names new_n153 new_n154 n126
00 0
.names Memory[2][1] ins_ready new_n156_1
10 1
.names Memory[1][1] ins_ready new_n157
11 1
.names new_n156_1 new_n157 n131
00 0
.names Memory[2][2] ins_ready new_n159
10 1
.names Memory[1][2] ins_ready new_n160
11 1
.names new_n159 new_n160 n136
00 0
.names Memory[2][3] ins_ready new_n162
10 1
.names Memory[1][3] ins_ready new_n163
11 1
.names new_n162 new_n163 n141
00 0
.names Memory[2][4] ins_ready new_n165
10 1
.names Memory[1][4] ins_ready new_n166_1
11 1
.names new_n165 new_n166_1 n146
00 0
.names Memory[2][5] ins_ready new_n168
10 1
.names Memory[1][5] ins_ready new_n169
11 1
.names new_n168 new_n169 n151
00 0
.names Memory[2][6] ins_ready new_n171_1
10 1
.names Memory[1][6] ins_ready new_n172
11 1
.names new_n171_1 new_n172 n156
00 0
.names Memory[2][7] ins_ready new_n174
10 1
.names Memory[1][7] ins_ready new_n175
11 1
.names new_n174 new_n175 n161
00 0
.names control.valid_reg[0] ins_ready new_n177
10 1
.names ins_valid ins_ready new_n178
11 1
.names new_n177 new_n178 new_n179
00 1
.names rst new_n179 n166
00 1
.names control.valid_reg[1] ins_ready new_n181
10 1
.names control.valid_reg[0] ins_ready new_n182
11 1
.names new_n181 new_n182 new_n183
00 1
.names rst new_n183 n171
00 1
.names control.valid_reg[1] ins_ready new_n185
01 1
.names rst new_n185 n176
00 1
.names Memory[2][0] outs[0]
1 1
.names Memory[2][1] outs[1]
1 1
.names Memory[2][2] outs[2]
1 1
.names Memory[2][3] outs[3]
1 1
.names Memory[2][4] outs[4]
1 1
.names Memory[2][5] outs[5]
1 1
.names Memory[2][6] outs[6]
1 1
.names Memory[2][7] outs[7]
1 1
.names control.valid_reg[2] outs_valid
1 1
.end
