// Seed: 552666622
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(negedge id_1) 1)
  else $unsigned(37);
  ;
endmodule
module module_1 (
    output tri   id_0,
    input  tri   id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output tri0  id_4,
    input  uwire id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    input  tri1  id_10,
    input  wand  id_11,
    input  tri0  id_12,
    input  wire  id_13,
    output logic id_14,
    input  wand  id_15,
    input  wire  id_16,
    input  uwire id_17
);
  task id_19;
    integer id_20;
    $unsigned(28);
    ;
  endtask
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  assign id_20 = id_7;
  initial begin : LABEL_0
    begin : LABEL_1
      id_14 <= id_1;
    end
  end
  logic id_21;
  ;
endmodule
