Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 23 21:40:12 2020
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.419        0.000                      0                 4138        0.055        0.000                      0                 4138        3.000        0.000                       0                  1711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                         3.000        0.000                       0                     1  
  s_clk_20mhz          28.496        0.000                      0                 3985        0.121        0.000                      0                 3985       24.500        0.000                       0                  1643  
  s_clk_7_37mhz       131.063        0.000                      0                  122        0.163        0.000                      0                  122       67.320        0.000                       0                    65  
  s_clk_clkfbout                                                                                                                                                   48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.275        0.000                      0                    2        0.055        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.498        0.000                      0                    2        0.385        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.793        0.000                      0                    5        0.281        0.000                      0                    5  
s_clk_20mhz            wiz_20mhz_virt_out           4.419        0.000                      0                   22       33.091        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       39.620        0.000                      0                    1       85.213        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             41.200        0.000                      0                    3        3.176        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       28.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.496ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.276ns  (logic 7.801ns (36.666%)  route 13.475ns (63.334%))
  Logic Levels:           27  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.630     6.249    s_clk_20mhz_BUFG
    SLICE_X43Y63         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     6.705 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=18, routed)          1.255     7.960    s_txt_zaxis_s16[0]
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.084 r  u_pmod_cls_custom_driver_i_781/O
                         net (fo=1, routed)           0.190     8.274    u_pmod_cls_custom_driver_i_781_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.854 r  u_pmod_cls_custom_driver_i_381/CO[3]
                         net (fo=1, routed)           0.000     8.854    u_pmod_cls_custom_driver_i_381_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.076 r  u_pmod_cls_custom_driver_i_713/O[0]
                         net (fo=9, routed)           1.030    10.105    s_txt_zaxis_u160[5]
    SLICE_X47Y76         LUT5 (Prop_lut5_I1_O)        0.299    10.404 r  u_pmod_cls_custom_driver_i_1437/O
                         net (fo=1, routed)           0.000    10.404    u_pmod_cls_custom_driver_i_1437_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.936 r  u_pmod_cls_custom_driver_i_1175/CO[3]
                         net (fo=1, routed)           0.000    10.936    u_pmod_cls_custom_driver_i_1175_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  u_pmod_cls_custom_driver_i_759/CO[3]
                         net (fo=1, routed)           0.000    11.050    u_pmod_cls_custom_driver_i_759_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.272 r  u_pmod_cls_custom_driver_i_771/O[0]
                         net (fo=3, routed)           0.832    12.105    u_pmod_cls_custom_driver_i_771_n_7
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.299    12.404 r  u_pmod_cls_custom_driver_i_761/O
                         net (fo=2, routed)           0.584    12.987    u_pmod_cls_custom_driver_i_761_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.111 r  u_pmod_cls_custom_driver_i_364/O
                         net (fo=2, routed)           0.819    13.931    u_pmod_cls_custom_driver_i_364_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.327 r  u_pmod_cls_custom_driver_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.327    u_pmod_cls_custom_driver_i_146_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.546 f  u_pmod_cls_custom_driver_i_345/O[0]
                         net (fo=21, routed)          0.699    15.245    u_pmod_cls_custom_driver_i_345_n_7
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.295    15.540 r  u_pmod_cls_custom_driver_i_1152/O
                         net (fo=2, routed)           0.657    16.196    u_pmod_cls_custom_driver_i_1152_n_0
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.124    16.320 r  u_pmod_cls_custom_driver_i_1155/O
                         net (fo=1, routed)           0.000    16.320    u_pmod_cls_custom_driver_i_1155_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.721 r  u_pmod_cls_custom_driver_i_739/CO[3]
                         net (fo=1, routed)           0.000    16.721    u_pmod_cls_custom_driver_i_739_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.034 r  u_pmod_cls_custom_driver_i_357/O[3]
                         net (fo=3, routed)           0.428    17.462    u_pmod_cls_custom_driver_i_357_n_4
    SLICE_X51Y79         LUT4 (Prop_lut4_I0_O)        0.306    17.768 r  u_pmod_cls_custom_driver_i_730/O
                         net (fo=1, routed)           0.556    18.324    u_pmod_cls_custom_driver_i_730_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.709 r  u_pmod_cls_custom_driver_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.709    u_pmod_cls_custom_driver_i_352_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.866 f  u_pmod_cls_custom_driver_i_144/CO[1]
                         net (fo=6, routed)           1.128    19.994    u_pmod_cls_custom_driver_i_144_n_2
    SLICE_X44Y78         LUT5 (Prop_lut5_I3_O)        0.355    20.349 r  u_pmod_cls_custom_driver_i_722/O
                         net (fo=8, routed)           0.344    20.693    u_pmod_cls_custom_driver_i_722_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I2_O)        0.326    21.019 r  u_pmod_cls_custom_driver_i_1414/O
                         net (fo=2, routed)           0.643    21.662    u_pmod_cls_custom_driver_i_1414_n_0
    SLICE_X45Y80         LUT5 (Prop_lut5_I3_O)        0.150    21.812 r  u_pmod_cls_custom_driver_i_1138/O
                         net (fo=2, routed)           0.863    22.675    u_pmod_cls_custom_driver_i_1138_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.326    23.001 r  u_pmod_cls_custom_driver_i_723/O
                         net (fo=4, routed)           0.626    23.628    u_pmod_cls_custom_driver_i_723_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.752 r  u_pmod_cls_custom_driver_i_348/O
                         net (fo=3, routed)           0.826    24.578    u_pmod_cls_custom_driver_i_348_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.152    24.730 r  u_pmod_cls_custom_driver_i_346/O
                         net (fo=2, routed)           0.883    25.613    u_pmod_cls_custom_driver_i_346_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I5_O)        0.326    25.939 r  u_pmod_cls_custom_driver_i_139/O
                         net (fo=1, routed)           0.661    26.600    u_pmod_cls_custom_driver_i_139_n_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.146    26.746 r  u_pmod_cls_custom_driver_i_44/O
                         net (fo=1, routed)           0.451    27.197    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[91]
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.328    27.525 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[91]_i_1/O
                         net (fo=1, routed)           0.000    27.525    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[91]
    SLICE_X39Y77         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.504    55.891    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X39Y77         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/C
                         clock pessimism              0.311    56.202    
                         clock uncertainty           -0.210    55.992    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)        0.029    56.021    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]
  -------------------------------------------------------------------
                         required time                         56.021    
                         arrival time                         -27.525    
  -------------------------------------------------------------------
                         slack                                 28.496    

Slack (MET) :             28.716ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.111ns  (logic 7.915ns (37.493%)  route 13.196ns (62.507%))
  Logic Levels:           26  (CARRY4=10 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.888ns = ( 55.888 - 50.000 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.638     6.257    s_clk_20mhz_BUFG
    SLICE_X39Y58         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.456     6.713 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=18, routed)          0.794     7.507    s_txt_temp_s16[0]
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     7.631 r  u_pmod_cls_custom_driver_i_448/O
                         net (fo=1, routed)           0.189     7.820    u_pmod_cls_custom_driver_i_448_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.400 r  u_pmod_cls_custom_driver_i_188/CO[3]
                         net (fo=1, routed)           0.000     8.400    u_pmod_cls_custom_driver_i_188_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.713 r  u_pmod_cls_custom_driver_i_825/O[3]
                         net (fo=10, routed)          1.483    10.196    s_txt_temp_u160[8]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.306    10.502 r  u_pmod_cls_custom_driver_i_1476/O
                         net (fo=1, routed)           0.000    10.502    u_pmod_cls_custom_driver_i_1476_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.903 r  u_pmod_cls_custom_driver_i_1251/CO[3]
                         net (fo=1, routed)           0.000    10.903    u_pmod_cls_custom_driver_i_1251_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.017 r  u_pmod_cls_custom_driver_i_850/CO[3]
                         net (fo=1, routed)           0.000    11.017    u_pmod_cls_custom_driver_i_850_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.351 r  u_pmod_cls_custom_driver_i_862/O[1]
                         net (fo=4, routed)           0.643    11.994    u_pmod_cls_custom_driver_i_862_n_6
    SLICE_X46Y58         LUT5 (Prop_lut5_I4_O)        0.295    12.289 r  u_pmod_cls_custom_driver_i_864/O
                         net (fo=2, routed)           0.461    12.751    u_pmod_cls_custom_driver_i_864_n_0
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.328    13.079 r  u_pmod_cls_custom_driver_i_829/O
                         net (fo=2, routed)           0.626    13.705    u_pmod_cls_custom_driver_i_829_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.829 r  u_pmod_cls_custom_driver_i_833/O
                         net (fo=1, routed)           0.000    13.829    u_pmod_cls_custom_driver_i_833_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.435 r  u_pmod_cls_custom_driver_i_403/O[3]
                         net (fo=14, routed)          0.866    15.300    u_pmod_cls_custom_driver_i_403_n_4
    SLICE_X44Y60         LUT3 (Prop_lut3_I2_O)        0.335    15.635 r  u_pmod_cls_custom_driver_i_1277/O
                         net (fo=2, routed)           0.690    16.325    u_pmod_cls_custom_driver_i_1277_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I3_O)        0.327    16.652 r  u_pmod_cls_custom_driver_i_1280/O
                         net (fo=1, routed)           0.000    16.652    u_pmod_cls_custom_driver_i_1280_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.053 r  u_pmod_cls_custom_driver_i_874/CO[3]
                         net (fo=1, routed)           0.000    17.053    u_pmod_cls_custom_driver_i_874_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.167 r  u_pmod_cls_custom_driver_i_425/CO[3]
                         net (fo=1, routed)           0.000    17.167    u_pmod_cls_custom_driver_i_425_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.501 r  u_pmod_cls_custom_driver_i_174/O[1]
                         net (fo=3, routed)           0.599    18.100    u_pmod_cls_custom_driver_i_174_n_6
    SLICE_X41Y61         LUT4 (Prop_lut4_I0_O)        0.303    18.403 r  u_pmod_cls_custom_driver_i_421/O
                         net (fo=1, routed)           0.525    18.928    u_pmod_cls_custom_driver_i_421_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    19.373 f  u_pmod_cls_custom_driver_i_173/CO[1]
                         net (fo=5, routed)           0.697    20.070    u_pmod_cls_custom_driver_i_173_n_2
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.355    20.425 r  u_pmod_cls_custom_driver_i_172/O
                         net (fo=6, routed)           0.854    21.279    u_pmod_cls_custom_driver_i_172_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.348    21.627 f  u_pmod_cls_custom_driver_i_407/O
                         net (fo=5, routed)           1.011    22.637    u_pmod_cls_custom_driver_i_407_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I1_O)        0.124    22.761 r  u_pmod_cls_custom_driver_i_408/O
                         net (fo=3, routed)           0.276    23.037    u_pmod_cls_custom_driver_i_408_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I2_O)        0.124    23.161 r  u_pmod_cls_custom_driver_i_410/O
                         net (fo=4, routed)           0.635    23.796    u_pmod_cls_custom_driver_i_410_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    23.920 r  u_pmod_cls_custom_driver_i_170/O
                         net (fo=3, routed)           0.750    24.670    u_pmod_cls_custom_driver_i_170_n_0
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.124    24.794 r  u_pmod_cls_custom_driver_i_166/O
                         net (fo=1, routed)           0.950    25.743    u_pmod_cls_custom_driver_i_166_n_0
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.148    25.891 r  u_pmod_cls_custom_driver_i_60/O
                         net (fo=1, routed)           1.148    27.039    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[43]
    SLICE_X38Y74         LUT4 (Prop_lut4_I1_O)        0.328    27.367 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[43]_i_1/O
                         net (fo=1, routed)           0.000    27.367    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[43]
    SLICE_X38Y74         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.501    55.888    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X38Y74         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/C
                         clock pessimism              0.328    56.216    
                         clock uncertainty           -0.210    56.006    
    SLICE_X38Y74         FDRE (Setup_fdre_C_D)        0.077    56.083    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]
  -------------------------------------------------------------------
                         required time                         56.083    
                         arrival time                         -27.367    
  -------------------------------------------------------------------
                         slack                                 28.716    

Slack (MET) :             28.765ns  (required time - arrival time)
  Source:                 s_ld1_red_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.976ns  (logic 9.493ns (45.257%)  route 11.483ns (54.743%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 55.880 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.620     6.239    s_clk_20mhz_BUFG
    SLICE_X53Y85         FDRE                                         r  s_ld1_red_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.419     6.658 r  s_ld1_red_value_reg[6]/Q
                         net (fo=5, routed)           1.469     8.127    u_led_pwm_driver/i_color_led_red_value[14]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.828    11.955 r  u_led_pwm_driver/p_0_out__0/P[9]
                         net (fo=11, routed)          1.530    13.485    u_led_pwm_driver/p_0_out__0_n_96
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.154    13.639 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22/O
                         net (fo=2, routed)           0.688    14.327    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    14.654 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24/O
                         net (fo=1, routed)           0.000    14.654    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.055 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.055    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.169 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.169    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.482 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2/O[3]
                         net (fo=14, routed)          2.145    17.627    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.306    17.933 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210/O
                         net (fo=1, routed)           0.000    17.933    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.483 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185/CO[3]
                         net (fo=1, routed)           0.001    18.484    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.598    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.837 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131/O[2]
                         net (fo=3, routed)           1.307    20.144    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131_n_5
    SLICE_X59Y101        LUT3 (Prop_lut3_I2_O)        0.302    20.446 f  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134/O
                         net (fo=2, routed)           0.745    21.191    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.315 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84/O
                         net (fo=2, routed)           0.996    22.311    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.435 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88/O
                         net (fo=1, routed)           0.000    22.435    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.948 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.948    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.271 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22/O[1]
                         net (fo=3, routed)           0.824    24.094    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22_n_6
    SLICE_X55Y104        LUT4 (Prop_lut4_I1_O)        0.306    24.400 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44/O
                         net (fo=1, routed)           0.000    24.400    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.950 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.950    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.107 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5/CO[1]
                         net (fo=19, routed)          1.778    26.886    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5_n_2
    SLICE_X60Y102        LUT5 (Prop_lut5_I1_O)        0.329    27.215 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[1]_i_1/O
                         net (fo=1, routed)           0.000    27.215    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[1]_i_1_n_0
    SLICE_X60Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.494    55.880    u_led_pwm_driver/i_clk
    SLICE_X60Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[1]/C
                         clock pessimism              0.232    56.112    
                         clock uncertainty           -0.210    55.902    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)        0.077    55.979    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         55.979    
                         arrival time                         -27.215    
  -------------------------------------------------------------------
                         slack                                 28.765    

Slack (MET) :             28.898ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.923ns  (logic 7.805ns (37.303%)  route 13.118ns (62.697%))
  Logic Levels:           27  (CARRY4=11 LUT1=1 LUT3=2 LUT4=3 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.630     6.249    s_clk_20mhz_BUFG
    SLICE_X43Y63         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     6.705 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=18, routed)          1.255     7.960    s_txt_zaxis_s16[0]
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.084 r  u_pmod_cls_custom_driver_i_781/O
                         net (fo=1, routed)           0.190     8.274    u_pmod_cls_custom_driver_i_781_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.854 r  u_pmod_cls_custom_driver_i_381/CO[3]
                         net (fo=1, routed)           0.000     8.854    u_pmod_cls_custom_driver_i_381_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.076 r  u_pmod_cls_custom_driver_i_713/O[0]
                         net (fo=9, routed)           1.030    10.105    s_txt_zaxis_u160[5]
    SLICE_X47Y76         LUT5 (Prop_lut5_I1_O)        0.299    10.404 r  u_pmod_cls_custom_driver_i_1437/O
                         net (fo=1, routed)           0.000    10.404    u_pmod_cls_custom_driver_i_1437_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.936 r  u_pmod_cls_custom_driver_i_1175/CO[3]
                         net (fo=1, routed)           0.000    10.936    u_pmod_cls_custom_driver_i_1175_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  u_pmod_cls_custom_driver_i_759/CO[3]
                         net (fo=1, routed)           0.000    11.050    u_pmod_cls_custom_driver_i_759_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.272 r  u_pmod_cls_custom_driver_i_771/O[0]
                         net (fo=3, routed)           0.832    12.105    u_pmod_cls_custom_driver_i_771_n_7
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.299    12.404 r  u_pmod_cls_custom_driver_i_761/O
                         net (fo=2, routed)           0.584    12.987    u_pmod_cls_custom_driver_i_761_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.111 r  u_pmod_cls_custom_driver_i_364/O
                         net (fo=2, routed)           0.819    13.931    u_pmod_cls_custom_driver_i_364_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.327 r  u_pmod_cls_custom_driver_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.327    u_pmod_cls_custom_driver_i_146_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.546 f  u_pmod_cls_custom_driver_i_345/O[0]
                         net (fo=21, routed)          0.699    15.245    u_pmod_cls_custom_driver_i_345_n_7
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.295    15.540 r  u_pmod_cls_custom_driver_i_1152/O
                         net (fo=2, routed)           0.657    16.196    u_pmod_cls_custom_driver_i_1152_n_0
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.124    16.320 r  u_pmod_cls_custom_driver_i_1155/O
                         net (fo=1, routed)           0.000    16.320    u_pmod_cls_custom_driver_i_1155_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.721 r  u_pmod_cls_custom_driver_i_739/CO[3]
                         net (fo=1, routed)           0.000    16.721    u_pmod_cls_custom_driver_i_739_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.034 r  u_pmod_cls_custom_driver_i_357/O[3]
                         net (fo=3, routed)           0.428    17.462    u_pmod_cls_custom_driver_i_357_n_4
    SLICE_X51Y79         LUT4 (Prop_lut4_I0_O)        0.306    17.768 r  u_pmod_cls_custom_driver_i_730/O
                         net (fo=1, routed)           0.556    18.324    u_pmod_cls_custom_driver_i_730_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.709 r  u_pmod_cls_custom_driver_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.709    u_pmod_cls_custom_driver_i_352_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.866 f  u_pmod_cls_custom_driver_i_144/CO[1]
                         net (fo=6, routed)           1.128    19.994    u_pmod_cls_custom_driver_i_144_n_2
    SLICE_X44Y78         LUT5 (Prop_lut5_I3_O)        0.355    20.349 r  u_pmod_cls_custom_driver_i_722/O
                         net (fo=8, routed)           0.344    20.693    u_pmod_cls_custom_driver_i_722_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I2_O)        0.326    21.019 r  u_pmod_cls_custom_driver_i_1414/O
                         net (fo=2, routed)           0.643    21.662    u_pmod_cls_custom_driver_i_1414_n_0
    SLICE_X45Y80         LUT5 (Prop_lut5_I3_O)        0.150    21.812 r  u_pmod_cls_custom_driver_i_1138/O
                         net (fo=2, routed)           0.863    22.675    u_pmod_cls_custom_driver_i_1138_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.326    23.001 r  u_pmod_cls_custom_driver_i_723/O
                         net (fo=4, routed)           0.626    23.628    u_pmod_cls_custom_driver_i_723_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.752 r  u_pmod_cls_custom_driver_i_348/O
                         net (fo=3, routed)           0.826    24.578    u_pmod_cls_custom_driver_i_348_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.152    24.730 r  u_pmod_cls_custom_driver_i_346/O
                         net (fo=2, routed)           0.312    25.042    u_pmod_cls_custom_driver_i_346_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.326    25.368 r  u_pmod_cls_custom_driver_i_142/O
                         net (fo=3, routed)           0.824    26.192    u_pmod_cls_custom_driver_i_142_n_0
    SLICE_X43Y79         LUT3 (Prop_lut3_I1_O)        0.152    26.344 r  u_pmod_cls_custom_driver_i_46/O
                         net (fo=1, routed)           0.502    26.846    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[89]
    SLICE_X38Y76         LUT4 (Prop_lut4_I1_O)        0.326    27.172 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[89]_i_1/O
                         net (fo=1, routed)           0.000    27.172    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[89]
    SLICE_X38Y76         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.503    55.890    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X38Y76         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/C
                         clock pessimism              0.311    56.201    
                         clock uncertainty           -0.210    55.991    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.079    56.070    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]
  -------------------------------------------------------------------
                         required time                         56.070    
                         arrival time                         -27.172    
  -------------------------------------------------------------------
                         slack                                 28.898    

Slack (MET) :             28.901ns  (required time - arrival time)
  Source:                 s_ld1_red_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.844ns  (logic 9.493ns (45.544%)  route 11.351ns (54.456%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 55.880 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.620     6.239    s_clk_20mhz_BUFG
    SLICE_X53Y85         FDRE                                         r  s_ld1_red_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.419     6.658 r  s_ld1_red_value_reg[6]/Q
                         net (fo=5, routed)           1.469     8.127    u_led_pwm_driver/i_color_led_red_value[14]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.828    11.955 r  u_led_pwm_driver/p_0_out__0/P[9]
                         net (fo=11, routed)          1.530    13.485    u_led_pwm_driver/p_0_out__0_n_96
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.154    13.639 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22/O
                         net (fo=2, routed)           0.688    14.327    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    14.654 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24/O
                         net (fo=1, routed)           0.000    14.654    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.055 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.055    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.169 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.169    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.482 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2/O[3]
                         net (fo=14, routed)          2.145    17.627    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.306    17.933 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210/O
                         net (fo=1, routed)           0.000    17.933    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.483 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185/CO[3]
                         net (fo=1, routed)           0.001    18.484    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.598    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.837 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131/O[2]
                         net (fo=3, routed)           1.307    20.144    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131_n_5
    SLICE_X59Y101        LUT3 (Prop_lut3_I2_O)        0.302    20.446 f  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134/O
                         net (fo=2, routed)           0.745    21.191    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.315 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84/O
                         net (fo=2, routed)           0.996    22.311    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.435 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88/O
                         net (fo=1, routed)           0.000    22.435    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.948 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.948    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.271 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22/O[1]
                         net (fo=3, routed)           0.824    24.094    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22_n_6
    SLICE_X55Y104        LUT4 (Prop_lut4_I1_O)        0.306    24.400 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44/O
                         net (fo=1, routed)           0.000    24.400    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.950 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.950    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.107 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5/CO[1]
                         net (fo=19, routed)          1.646    26.753    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5_n_2
    SLICE_X60Y102        LUT5 (Prop_lut5_I1_O)        0.329    27.082 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_1/O
                         net (fo=1, routed)           0.000    27.082    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_1_n_0
    SLICE_X60Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.494    55.880    u_led_pwm_driver/i_clk
    SLICE_X60Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]/C
                         clock pessimism              0.232    56.112    
                         clock uncertainty           -0.210    55.902    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)        0.081    55.983    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         55.983    
                         arrival time                         -27.082    
  -------------------------------------------------------------------
                         slack                                 28.901    

Slack (MET) :             28.957ns  (required time - arrival time)
  Source:                 s_ld1_red_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.784ns  (logic 9.493ns (45.675%)  route 11.291ns (54.325%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 55.880 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.620     6.239    s_clk_20mhz_BUFG
    SLICE_X53Y85         FDRE                                         r  s_ld1_red_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.419     6.658 r  s_ld1_red_value_reg[6]/Q
                         net (fo=5, routed)           1.469     8.127    u_led_pwm_driver/i_color_led_red_value[14]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.828    11.955 r  u_led_pwm_driver/p_0_out__0/P[9]
                         net (fo=11, routed)          1.530    13.485    u_led_pwm_driver/p_0_out__0_n_96
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.154    13.639 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22/O
                         net (fo=2, routed)           0.688    14.327    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    14.654 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24/O
                         net (fo=1, routed)           0.000    14.654    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.055 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.055    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.169 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.169    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.482 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2/O[3]
                         net (fo=14, routed)          2.145    17.627    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.306    17.933 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210/O
                         net (fo=1, routed)           0.000    17.933    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.483 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185/CO[3]
                         net (fo=1, routed)           0.001    18.484    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.598    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.837 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131/O[2]
                         net (fo=3, routed)           1.307    20.144    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131_n_5
    SLICE_X59Y101        LUT3 (Prop_lut3_I2_O)        0.302    20.446 f  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134/O
                         net (fo=2, routed)           0.745    21.191    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.315 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84/O
                         net (fo=2, routed)           0.996    22.311    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.435 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88/O
                         net (fo=1, routed)           0.000    22.435    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.948 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.948    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.271 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22/O[1]
                         net (fo=3, routed)           0.824    24.094    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22_n_6
    SLICE_X55Y104        LUT4 (Prop_lut4_I1_O)        0.306    24.400 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44/O
                         net (fo=1, routed)           0.000    24.400    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.950 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.950    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.107 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5/CO[1]
                         net (fo=19, routed)          1.586    26.693    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5_n_2
    SLICE_X58Y102        LUT5 (Prop_lut5_I1_O)        0.329    27.022 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[3]_i_1/O
                         net (fo=1, routed)           0.000    27.022    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[3]_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.494    55.880    u_led_pwm_driver/i_clk
    SLICE_X58Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[3]/C
                         clock pessimism              0.232    56.112    
                         clock uncertainty           -0.210    55.902    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)        0.077    55.979    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[3]
  -------------------------------------------------------------------
                         required time                         55.979    
                         arrival time                         -27.022    
  -------------------------------------------------------------------
                         slack                                 28.957    

Slack (MET) :             28.981ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.793ns  (logic 7.575ns (36.431%)  route 13.218ns (63.569%))
  Logic Levels:           27  (CARRY4=11 LUT1=1 LUT3=1 LUT4=3 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.892ns = ( 55.892 - 50.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.630     6.249    s_clk_20mhz_BUFG
    SLICE_X43Y63         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     6.705 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=18, routed)          1.255     7.960    s_txt_zaxis_s16[0]
    SLICE_X42Y75         LUT1 (Prop_lut1_I0_O)        0.124     8.084 r  u_pmod_cls_custom_driver_i_781/O
                         net (fo=1, routed)           0.190     8.274    u_pmod_cls_custom_driver_i_781_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.854 r  u_pmod_cls_custom_driver_i_381/CO[3]
                         net (fo=1, routed)           0.000     8.854    u_pmod_cls_custom_driver_i_381_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.076 r  u_pmod_cls_custom_driver_i_713/O[0]
                         net (fo=9, routed)           1.030    10.105    s_txt_zaxis_u160[5]
    SLICE_X47Y76         LUT5 (Prop_lut5_I1_O)        0.299    10.404 r  u_pmod_cls_custom_driver_i_1437/O
                         net (fo=1, routed)           0.000    10.404    u_pmod_cls_custom_driver_i_1437_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.936 r  u_pmod_cls_custom_driver_i_1175/CO[3]
                         net (fo=1, routed)           0.000    10.936    u_pmod_cls_custom_driver_i_1175_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  u_pmod_cls_custom_driver_i_759/CO[3]
                         net (fo=1, routed)           0.000    11.050    u_pmod_cls_custom_driver_i_759_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.272 r  u_pmod_cls_custom_driver_i_771/O[0]
                         net (fo=3, routed)           0.832    12.105    u_pmod_cls_custom_driver_i_771_n_7
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.299    12.404 r  u_pmod_cls_custom_driver_i_761/O
                         net (fo=2, routed)           0.584    12.987    u_pmod_cls_custom_driver_i_761_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.111 r  u_pmod_cls_custom_driver_i_364/O
                         net (fo=2, routed)           0.819    13.931    u_pmod_cls_custom_driver_i_364_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.327 r  u_pmod_cls_custom_driver_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.327    u_pmod_cls_custom_driver_i_146_n_0
    SLICE_X46Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.546 f  u_pmod_cls_custom_driver_i_345/O[0]
                         net (fo=21, routed)          0.699    15.245    u_pmod_cls_custom_driver_i_345_n_7
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.295    15.540 r  u_pmod_cls_custom_driver_i_1152/O
                         net (fo=2, routed)           0.657    16.196    u_pmod_cls_custom_driver_i_1152_n_0
    SLICE_X49Y78         LUT4 (Prop_lut4_I3_O)        0.124    16.320 r  u_pmod_cls_custom_driver_i_1155/O
                         net (fo=1, routed)           0.000    16.320    u_pmod_cls_custom_driver_i_1155_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.721 r  u_pmod_cls_custom_driver_i_739/CO[3]
                         net (fo=1, routed)           0.000    16.721    u_pmod_cls_custom_driver_i_739_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.034 r  u_pmod_cls_custom_driver_i_357/O[3]
                         net (fo=3, routed)           0.428    17.462    u_pmod_cls_custom_driver_i_357_n_4
    SLICE_X51Y79         LUT4 (Prop_lut4_I0_O)        0.306    17.768 r  u_pmod_cls_custom_driver_i_730/O
                         net (fo=1, routed)           0.556    18.324    u_pmod_cls_custom_driver_i_730_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.709 r  u_pmod_cls_custom_driver_i_352/CO[3]
                         net (fo=1, routed)           0.000    18.709    u_pmod_cls_custom_driver_i_352_n_0
    SLICE_X48Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.866 f  u_pmod_cls_custom_driver_i_144/CO[1]
                         net (fo=6, routed)           1.128    19.994    u_pmod_cls_custom_driver_i_144_n_2
    SLICE_X44Y78         LUT5 (Prop_lut5_I3_O)        0.355    20.349 r  u_pmod_cls_custom_driver_i_722/O
                         net (fo=8, routed)           0.344    20.693    u_pmod_cls_custom_driver_i_722_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I2_O)        0.326    21.019 r  u_pmod_cls_custom_driver_i_1414/O
                         net (fo=2, routed)           0.643    21.662    u_pmod_cls_custom_driver_i_1414_n_0
    SLICE_X45Y80         LUT5 (Prop_lut5_I3_O)        0.150    21.812 r  u_pmod_cls_custom_driver_i_1138/O
                         net (fo=2, routed)           0.863    22.675    u_pmod_cls_custom_driver_i_1138_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.326    23.001 r  u_pmod_cls_custom_driver_i_723/O
                         net (fo=4, routed)           0.626    23.628    u_pmod_cls_custom_driver_i_723_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    23.752 r  u_pmod_cls_custom_driver_i_348/O
                         net (fo=3, routed)           0.826    24.578    u_pmod_cls_custom_driver_i_348_n_0
    SLICE_X45Y81         LUT5 (Prop_lut5_I0_O)        0.152    24.730 r  u_pmod_cls_custom_driver_i_346/O
                         net (fo=2, routed)           0.312    25.042    u_pmod_cls_custom_driver_i_346_n_0
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.326    25.368 r  u_pmod_cls_custom_driver_i_142/O
                         net (fo=3, routed)           0.824    26.192    u_pmod_cls_custom_driver_i_142_n_0
    SLICE_X43Y79         LUT5 (Prop_lut5_I3_O)        0.124    26.316 r  u_pmod_cls_custom_driver_i_45/O
                         net (fo=1, routed)           0.601    26.917    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[90]
    SLICE_X37Y77         LUT4 (Prop_lut4_I1_O)        0.124    27.041 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[90]_i_1/O
                         net (fo=1, routed)           0.000    27.041    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[90]
    SLICE_X37Y77         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.505    55.892    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X37Y77         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/C
                         clock pessimism              0.311    56.203    
                         clock uncertainty           -0.210    55.993    
    SLICE_X37Y77         FDRE (Setup_fdre_C_D)        0.029    56.022    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]
  -------------------------------------------------------------------
                         required time                         56.022    
                         arrival time                         -27.041    
  -------------------------------------------------------------------
                         slack                                 28.981    

Slack (MET) :             29.002ns  (required time - arrival time)
  Source:                 s_ld1_red_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.742ns  (logic 9.493ns (45.767%)  route 11.249ns (54.233%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 55.880 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.620     6.239    s_clk_20mhz_BUFG
    SLICE_X53Y85         FDRE                                         r  s_ld1_red_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.419     6.658 r  s_ld1_red_value_reg[6]/Q
                         net (fo=5, routed)           1.469     8.127    u_led_pwm_driver/i_color_led_red_value[14]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.828    11.955 r  u_led_pwm_driver/p_0_out__0/P[9]
                         net (fo=11, routed)          1.530    13.485    u_led_pwm_driver/p_0_out__0_n_96
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.154    13.639 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22/O
                         net (fo=2, routed)           0.688    14.327    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    14.654 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24/O
                         net (fo=1, routed)           0.000    14.654    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.055 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.055    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.169 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.169    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.482 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2/O[3]
                         net (fo=14, routed)          2.145    17.627    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.306    17.933 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210/O
                         net (fo=1, routed)           0.000    17.933    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.483 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185/CO[3]
                         net (fo=1, routed)           0.001    18.484    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.598    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.837 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131/O[2]
                         net (fo=3, routed)           1.307    20.144    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131_n_5
    SLICE_X59Y101        LUT3 (Prop_lut3_I2_O)        0.302    20.446 f  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134/O
                         net (fo=2, routed)           0.745    21.191    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.315 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84/O
                         net (fo=2, routed)           0.996    22.311    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.435 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88/O
                         net (fo=1, routed)           0.000    22.435    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.948 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.948    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.271 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22/O[1]
                         net (fo=3, routed)           0.824    24.094    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22_n_6
    SLICE_X55Y104        LUT4 (Prop_lut4_I1_O)        0.306    24.400 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44/O
                         net (fo=1, routed)           0.000    24.400    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.950 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.950    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.107 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5/CO[1]
                         net (fo=19, routed)          1.545    26.652    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5_n_2
    SLICE_X58Y102        LUT5 (Prop_lut5_I1_O)        0.329    26.981 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[4]_i_1/O
                         net (fo=1, routed)           0.000    26.981    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[4]_i_1_n_0
    SLICE_X58Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.494    55.880    u_led_pwm_driver/i_clk
    SLICE_X58Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[4]/C
                         clock pessimism              0.232    56.112    
                         clock uncertainty           -0.210    55.902    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)        0.081    55.983    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[4]
  -------------------------------------------------------------------
                         required time                         55.983    
                         arrival time                         -26.981    
  -------------------------------------------------------------------
                         slack                                 29.002    

Slack (MET) :             29.045ns  (required time - arrival time)
  Source:                 s_ld1_red_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.695ns  (logic 9.493ns (45.871%)  route 11.202ns (54.129%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 55.879 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.620     6.239    s_clk_20mhz_BUFG
    SLICE_X53Y85         FDRE                                         r  s_ld1_red_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.419     6.658 r  s_ld1_red_value_reg[6]/Q
                         net (fo=5, routed)           1.469     8.127    u_led_pwm_driver/i_color_led_red_value[14]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.828    11.955 r  u_led_pwm_driver/p_0_out__0/P[9]
                         net (fo=11, routed)          1.530    13.485    u_led_pwm_driver/p_0_out__0_n_96
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.154    13.639 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22/O
                         net (fo=2, routed)           0.688    14.327    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    14.654 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24/O
                         net (fo=1, routed)           0.000    14.654    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.055 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.055    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.169 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.169    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.482 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2/O[3]
                         net (fo=14, routed)          2.145    17.627    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.306    17.933 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210/O
                         net (fo=1, routed)           0.000    17.933    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.483 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185/CO[3]
                         net (fo=1, routed)           0.001    18.484    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.598    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.837 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131/O[2]
                         net (fo=3, routed)           1.307    20.144    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131_n_5
    SLICE_X59Y101        LUT3 (Prop_lut3_I2_O)        0.302    20.446 f  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134/O
                         net (fo=2, routed)           0.745    21.191    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.315 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84/O
                         net (fo=2, routed)           0.996    22.311    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.435 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88/O
                         net (fo=1, routed)           0.000    22.435    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.948 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.948    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.271 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22/O[1]
                         net (fo=3, routed)           0.824    24.094    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22_n_6
    SLICE_X55Y104        LUT4 (Prop_lut4_I1_O)        0.306    24.400 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44/O
                         net (fo=1, routed)           0.000    24.400    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.950 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.950    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.107 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5/CO[1]
                         net (fo=19, routed)          1.497    26.605    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5_n_2
    SLICE_X60Y103        LUT5 (Prop_lut5_I1_O)        0.329    26.934 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[8]_i_1/O
                         net (fo=1, routed)           0.000    26.934    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[8]_i_1_n_0
    SLICE_X60Y103        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.493    55.879    u_led_pwm_driver/i_clk
    SLICE_X60Y103        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[8]/C
                         clock pessimism              0.232    56.111    
                         clock uncertainty           -0.210    55.901    
    SLICE_X60Y103        FDRE (Setup_fdre_C_D)        0.077    55.978    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[8]
  -------------------------------------------------------------------
                         required time                         55.978    
                         arrival time                         -26.934    
  -------------------------------------------------------------------
                         slack                                 29.045    

Slack (MET) :             29.052ns  (required time - arrival time)
  Source:                 s_ld1_red_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.691ns  (logic 9.493ns (45.880%)  route 11.198ns (54.120%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 55.880 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.620     6.239    s_clk_20mhz_BUFG
    SLICE_X53Y85         FDRE                                         r  s_ld1_red_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.419     6.658 r  s_ld1_red_value_reg[6]/Q
                         net (fo=5, routed)           1.469     8.127    u_led_pwm_driver/i_color_led_red_value[14]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[6]_P[9])
                                                      3.828    11.955 r  u_led_pwm_driver/p_0_out__0/P[9]
                         net (fo=11, routed)          1.530    13.485    u_led_pwm_driver/p_0_out__0_n_96
    SLICE_X57Y101        LUT3 (Prop_lut3_I1_O)        0.154    13.639 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22/O
                         net (fo=2, routed)           0.688    14.327    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_22_n_0
    SLICE_X57Y101        LUT4 (Prop_lut4_I3_O)        0.327    14.654 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24/O
                         net (fo=1, routed)           0.000    14.654    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[2]_i_24_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.055 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    15.055    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_12_n_0
    SLICE_X57Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.169 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.169    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_3_n_0
    SLICE_X57Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.482 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2/O[3]
                         net (fo=14, routed)          2.145    17.627    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]_i_2_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.306    17.933 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210/O
                         net (fo=1, routed)           0.000    17.933    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_210_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.483 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185/CO[3]
                         net (fo=1, routed)           0.001    18.484    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_185_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.598 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163/CO[3]
                         net (fo=1, routed)           0.000    18.598    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_163_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.837 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131/O[2]
                         net (fo=3, routed)           1.307    20.144    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_131_n_5
    SLICE_X59Y101        LUT3 (Prop_lut3_I2_O)        0.302    20.446 f  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134/O
                         net (fo=2, routed)           0.745    21.191    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_134_n_0
    SLICE_X58Y101        LUT5 (Prop_lut5_I0_O)        0.124    21.315 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84/O
                         net (fo=2, routed)           0.996    22.311    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_84_n_0
    SLICE_X54Y101        LUT6 (Prop_lut6_I0_O)        0.124    22.435 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88/O
                         net (fo=1, routed)           0.000    22.435    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_88_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.948 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.948    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_46_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.271 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22/O[1]
                         net (fo=3, routed)           0.824    24.094    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_22_n_6
    SLICE_X55Y104        LUT4 (Prop_lut4_I1_O)        0.306    24.400 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44/O
                         net (fo=1, routed)           0.000    24.400    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[18]_i_44_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.950 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.950    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_17_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.107 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5/CO[1]
                         net (fo=19, routed)          1.493    26.600    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[18]_i_5_n_2
    SLICE_X60Y102        LUT5 (Prop_lut5_I1_O)        0.329    26.929 r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000    26.929    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles[0]_i_1_n_0
    SLICE_X60Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.494    55.880    u_led_pwm_driver/i_clk
    SLICE_X60Y102        FDRE                                         r  u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[0]/C
                         clock pessimism              0.232    56.112    
                         clock uncertainty           -0.210    55.902    
    SLICE_X60Y102        FDRE (Setup_fdre_C_D)        0.079    55.981    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         55.981    
                         arrival time                         -26.929    
  -------------------------------------------------------------------
                         slack                                 29.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X80Y99         FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     2.031 f  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/Q
                         net (fo=4, routed)           0.149     2.181    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.226 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count[24]_i_2/O
                         net (fo=1, routed)           0.000     2.226    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count[24]_i_2_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.335 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.335    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[24]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.388 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.388    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]_i_1_n_7
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.868     2.412    u_led_pwm_driver/i_clk
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     2.267    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.995 f  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/Q
                         net (fo=4, routed)           0.149     2.145    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.190    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count[20]_i_2_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.299 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.299    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.352 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.352    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]_i_1_n_7
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     2.230    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X80Y99         FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     2.031 f  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/Q
                         net (fo=4, routed)           0.149     2.181    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.226 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count[24]_i_2/O
                         net (fo=1, routed)           0.000     2.226    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count[24]_i_2_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.335 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.335    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[24]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.401 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.401    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]_i_1_n_5
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.868     2.412    u_led_pwm_driver/i_clk
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[30]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     2.267    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.995 f  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/Q
                         net (fo=4, routed)           0.149     2.145    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.190    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count[20]_i_2_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.299 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.299    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.365 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.365    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]_i_1_n_5
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[26]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     2.230    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.813%)  route 0.266ns (51.187%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.598     1.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X6Y101         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.102     2.129    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/sel0[27]
    SLICE_X5Y101         LUT5 (Prop_lut5_I1_O)        0.045     2.174 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[31]_i_3/O
                         net (fo=32, routed)          0.164     2.338    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[31]_i_3_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.383 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.383    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[20]
    SLICE_X5Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.875     2.418    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[20]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092     2.231    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.719%)  route 0.267ns (51.281%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.598     1.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X6Y101         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[27]/Q
                         net (fo=2, routed)           0.102     2.129    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/sel0[27]
    SLICE_X5Y101         LUT5 (Prop_lut5_I1_O)        0.045     2.174 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[31]_i_3/O
                         net (fo=32, routed)          0.165     2.339    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[31]_i_3_n_0
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.045     2.384 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.384    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt[18]
    SLICE_X5Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.875     2.418    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[18]/C
                         clock pessimism             -0.278     2.139    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.091     2.230    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_div_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X80Y99         FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     2.031 f  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]/Q
                         net (fo=4, routed)           0.149     2.181    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[27]
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.226 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count[24]_i_2/O
                         net (fo=1, routed)           0.000     2.226    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count[24]_i_2_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.335 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.335    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[24]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.424 r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.424    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[28]_i_1_n_6
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.868     2.412    u_led_pwm_driver/i_clk
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[29]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     2.267    u_led_pwm_driver/redloop[3].s_color_red_pwm_period_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.566     1.830    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X36Y64         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[59]/Q
                         net (fo=1, routed)           0.104     2.075    s_hex_3axis_temp_measurements_final[59]
    SLICE_X35Y64         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.836     2.379    s_clk_20mhz_BUFG
    SLICE_X35Y64         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[59]/C
                         clock pessimism             -0.533     1.845    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.072     1.917    s_hex_3axis_temp_measurements_display_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.567     1.831    u_led_pwm_driver/i_clk
    SLICE_X60Y99         FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.995 f  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]/Q
                         net (fo=4, routed)           0.149     2.145    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[23]
    SLICE_X60Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.190 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.190    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count[20]_i_2_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.299 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.299    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.388 r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.388    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[24]_i_1_n_6
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.832     2.375    u_led_pwm_driver/i_clk
    SLICE_X60Y100        FDRE                                         r  u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[25]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134     2.230    u_led_pwm_driver/greenloop[1].s_color_green_pwm_period_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.568     1.832    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X35Y60         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[20]/Q
                         net (fo=1, routed)           0.099     2.073    s_hex_3axis_temp_measurements_final[20]
    SLICE_X36Y61         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.839     2.382    s_clk_20mhz_BUFG
    SLICE_X36Y61         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[20]/C
                         clock pessimism             -0.533     1.848    
    SLICE_X36Y61         FDRE (Hold_fdre_C_D)         0.066     1.914    s_hex_3axis_temp_measurements_display_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y24     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y28     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X14Y73     FSM_onehot_s_tester_pr_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y107    u_led_pwm_driver/redloop[1].s_color_red_pwm_period_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y107    u_led_pwm_driver/redloop[1].s_color_red_pwm_period_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y107    u_led_pwm_driver/redloop[1].s_color_red_pwm_period_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X54Y107    u_led_pwm_driver/redloop[1].s_color_red_pwm_period_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y72     FSM_onehot_s_tester_pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y72     FSM_onehot_s_tester_pr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y72     FSM_onehot_s_tester_pr_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y72     FSM_onehot_s_tester_pr_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y72     FSM_onehot_s_tester_pr_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y72     FSM_onehot_s_tester_pr_state_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y72     FSM_onehot_s_tester_pr_state_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X14Y72     FSM_onehot_s_tester_pr_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y102    u_led_pwm_driver/redloop[1].s_color_red_pwm_duty_cycles_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      131.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             131.063ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.361ns  (logic 0.890ns (20.408%)  route 3.471ns (79.592%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 141.547 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          2.034    10.503    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X8Y87          LUT5 (Prop_lut5_I2_O)        0.124    10.627 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000    10.627    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X8Y87          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.520   141.547    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y87          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.311   141.858    
                         clock uncertainty           -0.245   141.613    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.077   141.690    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.690    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                131.063    

Slack (MET) :             131.084ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.890ns (20.414%)  route 3.470ns (79.586%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 141.551 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          2.032    10.502    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.626 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    10.626    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]
    SLICE_X10Y88         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.524   141.551    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y88         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                         clock pessimism              0.327   141.878    
                         clock uncertainty           -0.245   141.633    
    SLICE_X10Y88         FDRE (Setup_fdre_C_D)        0.077   141.710    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        141.710    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                131.084    

Slack (MET) :             131.097ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.890ns (20.547%)  route 3.441ns (79.453%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 141.548 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          2.004    10.473    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X8Y88          LUT5 (Prop_lut5_I1_O)        0.124    10.597 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.597    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.521   141.548    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism              0.311   141.859    
                         clock uncertainty           -0.245   141.614    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.081   141.695    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        141.695    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                131.097    

Slack (MET) :             131.298ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.890ns (21.541%)  route 3.242ns (78.459%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.804    10.273    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    10.397    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[6]
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.522   141.549    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]/C
                         clock pessimism              0.311   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)        0.081   141.696    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        141.696    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                131.298    

Slack (MET) :             131.323ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.890ns (21.577%)  route 3.235ns (78.423%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 141.551 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.797    10.267    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X10Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.391 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    10.391    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X10Y88         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.524   141.551    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y88         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism              0.327   141.878    
                         clock uncertainty           -0.245   141.633    
    SLICE_X10Y88         FDRE (Setup_fdre_C_D)        0.081   141.714    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        141.714    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                131.323    

Slack (MET) :             131.380ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.890ns (21.994%)  route 3.157ns (78.006%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns = ( 141.550 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.719    10.188    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I1_O)        0.124    10.312 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    10.312    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[13]
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.523   141.550    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y91          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/C
                         clock pessimism              0.311   141.861    
                         clock uncertainty           -0.245   141.616    
    SLICE_X8Y91          FDRE (Setup_fdre_C_D)        0.077   141.693    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        141.693    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                131.380    

Slack (MET) :             131.385ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 2.397ns (59.667%)  route 1.620ns (40.333%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 141.554 - 135.640 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.644     6.263    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y88         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.518     6.781 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=2, routed)           0.815     7.595    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X9Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.269 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.269    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]_i_2_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.383 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.383    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[8]_i_2_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.497 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.497    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]_i_2_n_0
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.611 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.611    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]_i_2_n_0
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.725 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.725    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]_i_2_n_0
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.839 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.839    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]_i_2_n_0
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.953 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.953    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]_i_2_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.175 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.806     9.981    u_uart_tx_only/u_baud_1x_ce_divider/data0[29]
    SLICE_X11Y95         LUT5 (Prop_lut5_I4_O)        0.299    10.280 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    10.280    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]
    SLICE_X11Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.527   141.554    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X11Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                         clock pessimism              0.327   141.881    
                         clock uncertainty           -0.245   141.636    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)        0.029   141.665    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        141.665    
                         arrival time                         -10.280    
  -------------------------------------------------------------------
                         slack                                131.385    

Slack (MET) :             131.390ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.890ns (22.038%)  route 3.148ns (77.962%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.711    10.180    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X8Y89          LUT5 (Prop_lut5_I1_O)        0.124    10.304 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.304    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[7]
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.522   141.549    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y89          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]/C
                         clock pessimism              0.311   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X8Y89          FDRE (Setup_fdre_C_D)        0.079   141.694    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        141.694    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                131.390    

Slack (MET) :             131.393ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.890ns (22.070%)  route 3.143ns (77.930%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.705    10.174    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I1_O)        0.124    10.298 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    10.298    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[11]
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.522   141.549    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/C
                         clock pessimism              0.311   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.077   141.692    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        141.692    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                131.393    

Slack (MET) :             131.407ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.890ns (22.125%)  route 3.133ns (77.875%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 141.549 - 135.640 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.647     6.266    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X10Y95         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     6.784 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/Q
                         net (fo=2, routed)           0.808     7.592    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[30]
    SLICE_X10Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.716 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.629     8.345    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.469 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          1.695    10.164    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X8Y90          LUT5 (Prop_lut5_I1_O)        0.124    10.288 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    10.288    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[12]
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.522   141.549    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X8Y90          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/C
                         clock pessimism              0.311   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)        0.081   141.696    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        141.696    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                131.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.827    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y76          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.110     2.079    u_uart_tx_only/sel0[2]
    SLICE_X8Y76          LUT5 (Prop_lut5_I1_O)        0.045     2.124 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.124    u_uart_tx_only/so_uart_tx
    SLICE_X8Y76          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.831     2.374    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y76          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.533     1.840    
    SLICE_X8Y76          FDSE (Hold_fdse_C_D)         0.120     1.960    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.839    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.980 r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.116     2.096    u_reset_synch_7_37mhz/p_0_in[2]
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.389    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.536     1.852    
    SLICE_X8Y96          FDPE (Hold_fdpe_C_D)         0.059     1.911    u_reset_synch_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.576%)  route 0.143ns (50.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.574     1.838    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y90          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDPE (Prop_fdpe_C_Q)         0.141     1.979 r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/Q
                         net (fo=1, routed)           0.143     2.123    u_reset_synch_7_37mhz/p_0_in[11]
    SLICE_X9Y88          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.844     2.387    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y88          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
                         clock pessimism             -0.533     1.853    
    SLICE_X9Y88          FDPE (Hold_fdpe_C_D)         0.055     1.908    u_reset_synch_7_37mhz/s_rst_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.124%)  route 0.090ns (26.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.829    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y77          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.148     1.977 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.090     2.068    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X8Y77          LUT3 (Prop_lut3_I0_O)        0.098     2.166 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.166    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.833     2.376    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y77          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.546     1.829    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.120     1.949    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.839    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.164     2.003 r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.170     2.174    u_reset_synch_7_37mhz/p_0_in[4]
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.389    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.549     1.839    
    SLICE_X8Y96          FDPE (Hold_fdpe_C_D)         0.063     1.902    u_reset_synch_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.839    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.980 r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/Q
                         net (fo=1, routed)           0.199     2.179    u_reset_synch_7_37mhz/p_0_in[1]
    SLICE_X9Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.389    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                         clock pessimism             -0.549     1.839    
    SLICE_X9Y96          FDPE (Hold_fdpe_C_D)         0.066     1.905    u_reset_synch_7_37mhz/s_rst_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.575     1.839    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.164     2.003 r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/Q
                         net (fo=1, routed)           0.170     2.174    u_reset_synch_7_37mhz/p_0_in[3]
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.846     2.389    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X8Y96          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                         clock pessimism             -0.549     1.839    
    SLICE_X8Y96          FDPE (Hold_fdpe_C_D)         0.052     1.891    u_reset_synch_7_37mhz/s_rst_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.827    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y76          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.128     1.955 r  u_uart_tx_only/s_i_aux_reg[3]/Q
                         net (fo=2, routed)           0.160     2.115    u_uart_tx_only/sel0[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.102     2.217 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.217    u_uart_tx_only/s_i_val[3]
    SLICE_X9Y76          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.831     2.374    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X9Y76          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.546     1.827    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.107     1.934    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.155%)  route 0.219ns (60.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.574     1.838    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y90          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDPE (Prop_fdpe_C_Q)         0.141     1.979 r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.219     2.198    u_reset_synch_7_37mhz/p_0_in[10]
    SLICE_X9Y90          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.845     2.388    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y90          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.549     1.838    
    SLICE_X9Y90          FDPE (Hold_fdpe_C_D)         0.061     1.899    u_reset_synch_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.047%)  route 0.220ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.573     1.837    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y88          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDPE (Prop_fdpe_C_Q)         0.141     1.978 r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/Q
                         net (fo=1, routed)           0.220     2.198    u_reset_synch_7_37mhz/p_0_in[13]
    SLICE_X9Y88          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.844     2.387    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X9Y88          FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                         clock pessimism             -0.549     1.837    
    SLICE_X9Y88          FDPE (Hold_fdpe_C_D)         0.061     1.898    u_reset_synch_7_37mhz/s_rst_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y28     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y96      u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y90      u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y96      u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y96      u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X8Y77      u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X8Y77      u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         67.820      67.320     SLICE_X8Y76      u_uart_tx_only/eo_uart_tx_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X9Y74      u_uart_tx_only/s_data_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X9Y73      u_uart_tx_only/s_data_aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X9Y74      u_uart_tx_only/s_data_aux_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X9Y74      u_uart_tx_only/s_data_aux_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y88      u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X8Y77      u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X8Y77      u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X10Y88     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X8Y88      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X10Y88     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X8Y88      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X10Y88     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.275ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.152ns (8.654%)  route 1.604ns (91.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 55.990 - 50.000 ) 
    Source Clock Delay      (SCD):    6.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.637     6.256    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     6.712 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.667     7.379    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.152     7.531 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.937     8.468    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.603    55.990    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)       -0.269    55.743    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         55.743    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                 47.275    

Slack (MET) :             48.454ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.124ns (15.692%)  route 0.666ns (84.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.712ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.637     6.256    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456     6.712 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.666     7.378    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.124     7.502 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.502    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.516    55.903    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X9Y67          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.135    
                         clock uncertainty           -0.210    55.925    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.031    55.956    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         55.956    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                 48.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.045ns (16.351%)  route 0.230ns (83.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.569     1.833    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.974 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.230     2.205    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.045     2.250 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.250    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.838     2.381    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X9Y67          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.102    
    SLICE_X9Y67          FDRE (Hold_fdre_C_D)         0.092     2.194    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@100.000ns - genclk5mhz fall@100.000ns)
  Data Path Delay:        0.674ns  (logic 0.044ns (6.525%)  route 0.630ns (93.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 102.418 - 100.000 ) 
    Source Clock Delay      (SCD):    1.974ns = ( 101.974 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050   100.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499   101.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   101.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.569   101.833    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141   101.974 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.230   102.205    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.044   102.249 f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.400   102.649    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y60          FDRE                                         f  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   100.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544   101.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   101.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.875   102.418    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278   102.139    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.008   102.147    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                       -102.147    
                         arrival time                         102.649    
  -------------------------------------------------------------------
                         slack                                  0.501    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.498ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.124ns (6.917%)  route 1.669ns (93.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 55.982 - 50.000 ) 
    Source Clock Delay      (SCD):    6.791ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.716     6.335    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     6.791 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.669     8.459    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.124     8.583 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.583    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X6Y82          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.595    55.982    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y82          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X6Y82          FDRE (Setup_fdre_C_D)        0.077    56.081    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.081    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                 47.498    

Slack (MET) :             47.826ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.124ns (8.748%)  route 1.293ns (91.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 55.983 - 50.000 ) 
    Source Clock Delay      (SCD):    6.791ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.716     6.335    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     6.791 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.293     8.084    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X5Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.208 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.208    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.596    55.983    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.215    
                         clock uncertainty           -0.210    56.005    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.029    56.034    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.034    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                 47.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.045ns (7.445%)  route 0.559ns (92.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.598     1.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.559     2.563    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X5Y83          LUT2 (Prop_lut2_I1_O)        0.045     2.608 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.608    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.867     2.410    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X5Y83          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.131    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091     2.222    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.045ns (6.125%)  route 0.690ns (93.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.598     1.862    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.690     2.693    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X6Y82          LUT4 (Prop_lut4_I0_O)        0.045     2.738 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.738    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X6Y82          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.866     2.409    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y82          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.130    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.120     2.250    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.488    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.793ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw1/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.465ns (30.676%)  route 1.051ns (69.324%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.051    21.516    u_switch_deb_sw1/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.598    51.862    u_switch_deb_sw1/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_switch_deb_sw1/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.516    
  -------------------------------------------------------------------
                         slack                                 29.793    

Slack (MET) :             29.930ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw0/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.497ns (35.939%)  route 0.886ns (64.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.886    21.384    u_switch_deb_sw0/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.598    51.862    u_switch_deb_sw0/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switch_deb_sw0/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.384    
  -------------------------------------------------------------------
                         slack                                 29.930    

Slack (MET) :             30.301ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.455ns (44.992%)  route 0.556ns (55.008%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 51.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.556    21.011    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y61          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.602    51.866    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y61          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.866    
                         clock uncertainty           -0.535    51.331    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)       -0.019    51.312    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.011    
  -------------------------------------------------------------------
                         slack                                 30.301    

Slack (MET) :             30.323ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.453ns (45.670%)  route 0.539ns (54.330%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 51.864 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.539    20.993    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.600    51.864    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.864    
                         clock uncertainty           -0.535    51.329    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.014    51.315    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.315    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                 30.323    

Slack (MET) :             30.377ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.480ns (51.271%)  route 0.456ns (48.729%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 51.866 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V10                                               0.000    20.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.456    20.936    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.602    51.866    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000    51.866    
                         clock uncertainty           -0.535    51.331    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)       -0.019    51.312    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -20.936    
  -------------------------------------------------------------------
                         slack                                 30.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 1.453ns (62.149%)  route 0.885ns (37.851%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.885     7.338    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.723     6.342    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.342    
                         clock uncertainty            0.535     6.877    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.180     7.057    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.057    
                         arrival time                           7.338    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.427ns (59.376%)  route 0.976ns (40.624%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.976     7.403    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.718     6.337    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.337    
                         clock uncertainty            0.535     6.872    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.192     7.064    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.064    
                         arrival time                           7.403    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.429ns (57.769%)  route 1.044ns (42.231%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.044     7.473    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y61          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.722     6.341    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y61          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.341    
                         clock uncertainty            0.535     6.876    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.180     7.056    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.056    
                         arrival time                           7.473    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw0/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.470ns (48.806%)  route 1.542ns (51.194%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.542     8.013    u_switch_deb_sw0/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.709     6.327    u_switch_deb_sw0/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.192     7.054    u_switch_deb_sw0/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.013    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw1/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.438ns (44.668%)  route 1.782ns (55.332%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C11                                               0.000     5.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.782     8.220    u_switch_deb_sw1/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.709     6.327    u_switch_deb_sw1/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.180     7.042    u_switch_deb_sw1/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.220    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        4.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.703ns  (logic 4.062ns (46.675%)  route 4.641ns (53.325%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.724     6.343    u_led_pwm_driver/i_clk
    SLICE_X6Y96          FDRE                                         r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.518     6.861 r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           4.641    11.502    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    15.046 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    15.046    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -15.046    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 3.998ns (47.739%)  route 4.377ns (52.261%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.646     6.265    u_led_pwm_driver/i_clk
    SLICE_X15Y95         FDRE                                         r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.456     6.721 r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           4.377    11.098    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    14.640 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    14.640    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 3.985ns (51.096%)  route 3.814ns (48.904%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.631     6.250    u_led_pwm_driver/i_clk
    SLICE_X48Y88         FDRE                                         r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.456     6.706 r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           3.814    10.520    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    14.049 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    14.049    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -14.049    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 4.183ns (54.772%)  route 3.454ns (45.228%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.715     6.334    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y82          FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.478     6.812 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           3.454    10.266    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.705    13.972 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    13.972    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 3.991ns (52.324%)  route 3.636ns (47.676%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.635     6.254    u_led_pwm_driver/i_clk
    SLICE_X45Y96         FDRE                                         r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.456     6.710 r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.636    10.346    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.881 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.881    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.881    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 4.064ns (56.867%)  route 3.083ns (43.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.632     6.251    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X8Y78          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     6.769 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           3.083     9.851    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.398 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.398    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 4.026ns (57.103%)  route 3.025ns (42.897%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.631     6.250    u_led_pwm_driver/i_clk
    SLICE_X62Y92         FDRE                                         r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.518     6.768 r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           3.025     9.792    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.508    13.301 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.301    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 4.054ns (57.495%)  route 2.997ns (42.505%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.610     6.228    u_led_pwm_driver/i_clk
    SLICE_X56Y106        FDRE                                         r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.518     6.746 r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           2.997     9.743    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.279 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.279    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.279    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 4.057ns (59.519%)  route 2.759ns (40.481%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.715     6.334    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X6Y82          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     6.852 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           2.759     9.611    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.539    13.150 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000    13.150    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 3.972ns (57.737%)  route 2.908ns (42.263%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.633     6.252    u_led_pwm_driver/i_clk
    SLICE_X63Y99         FDRE                                         r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.456     6.708 r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           2.908     9.615    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.132 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.132    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  6.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.091ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 1.420ns (80.678%)  route 0.340ns (19.322%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.602     1.866    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y61          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.340     2.347    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.626 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.626    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                 33.091    

Slack (MET) :             33.098ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 1.410ns (79.842%)  route 0.356ns (20.158%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.602     1.866    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y60          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.356     2.363    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.633 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.633    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                 33.098    

Slack (MET) :             33.128ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 1.380ns (76.737%)  route 0.418ns (23.263%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.600     1.864    u_led_pwm_driver/i_clk
    SLICE_X84Y103        FDRE                                         r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDRE (Prop_fdre_C_Q)         0.164     2.028 r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.418     2.447    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.663 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.663    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                 33.128    

Slack (MET) :             33.163ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 1.416ns (77.286%)  route 0.416ns (22.714%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.602     1.866    u_led_pwm_driver/i_clk
    SLICE_X5Y57          FDRE                                         r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.416     2.423    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.698 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.698    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.197ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 1.418ns (75.990%)  route 0.448ns (24.010%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.601     1.865    u_led_pwm_driver/i_clk
    SLICE_X5Y61          FDRE                                         r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.448     2.455    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.732 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.732    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.280ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.412ns (71.462%)  route 0.564ns (28.538%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.575     1.839    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X9Y56          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.141     1.980 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.564     2.544    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.815 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.815    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                 33.280    

Slack (MET) :             33.304ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 1.380ns (69.562%)  route 0.604ns (30.438%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X74Y106        FDRE                                         r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106        FDRE (Prop_fdre_C_Q)         0.164     2.019 r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.604     2.623    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.839 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.839    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                 33.304    

Slack (MET) :             33.344ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.357ns (67.317%)  route 0.659ns (32.683%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X77Y97         FDRE                                         r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y97         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.659     2.662    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.879 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                 33.344    

Slack (MET) :             33.362ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 1.360ns (66.918%)  route 0.672ns (33.082%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.601     1.865    u_led_pwm_driver/i_clk
    SLICE_X83Y83         FDRE                                         r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           0.672     2.678    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.897 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.897    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                 33.362    

Slack (MET) :             33.424ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 1.363ns (64.928%)  route 0.736ns (35.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.595     1.859    u_led_pwm_driver/i_clk
    SLICE_X72Y95         FDRE                                         r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141     2.000 r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.736     2.737    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.959 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.959    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                 33.424    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       39.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       85.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.620ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 4.041ns (51.647%)  route 3.783ns (48.353%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.628     6.247    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y76          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDSE (Prop_fdse_C_Q)         0.518     6.765 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.783    10.547    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.070 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.070    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                 39.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.213ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.387ns (53.835%)  route 1.190ns (46.165%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.563     1.827    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X8Y76          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDSE (Prop_fdse_C_Q)         0.164     1.991 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.190     3.181    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.405 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.405    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                 85.213    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       41.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.200ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 0.518ns (8.301%)  route 5.722ns (91.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 55.952 - 50.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.627     6.246    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y83         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDPE (Prop_fdpe_C_Q)         0.518     6.764 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=848, routed)         5.722    12.486    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.566    55.952    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.263    
                         clock uncertainty           -0.210    56.054    
    RAMB18_X0Y22         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.686    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.686    
                         arrival time                         -12.486    
  -------------------------------------------------------------------
                         slack                                 41.200    

Slack (MET) :             41.461ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 0.518ns (8.670%)  route 5.457ns (91.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 55.948 - 50.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.627     6.246    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y83         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDPE (Prop_fdpe_C_Q)         0.518     6.764 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=848, routed)         5.457    12.220    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.562    55.948    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.259    
                         clock uncertainty           -0.210    56.050    
    RAMB18_X0Y24         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.682    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.682    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                 41.461    

Slack (MET) :             41.681ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 0.518ns (9.016%)  route 5.227ns (90.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.627     6.246    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y83         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDPE (Prop_fdpe_C_Q)         0.518     6.764 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=848, routed)         5.227    11.991    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        1.552    55.938    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.672    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 41.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.176ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.164ns (6.151%)  route 2.502ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.563     1.827    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y83         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.991 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=848, routed)         2.502     4.494    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.876     2.419    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.255ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.164ns (5.951%)  route 2.592ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.563     1.827    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y83         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.991 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=848, routed)         2.592     4.583    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y24         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y24         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.917    
    RAMB18_X0Y24         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.328    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           4.583    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.375ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.164ns (5.699%)  route 2.714ns (94.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.563     1.827    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y83         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.991 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=848, routed)         2.714     4.705    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1641, routed)        0.888     2.431    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.919    
    RAMB18_X0Y22         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.330    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           4.705    
  -------------------------------------------------------------------
                         slack                                  3.375    





