
// Generated by Cadence Genus(TM) Synthesis Solution 21.18-s082_1
// Generated on: Sep  8 2025 01:13:59 -03 (Sep  8 2025 04:13:59 UTC)

// Verification Directory fv/square_root_pipe 

module square_root_pipe(valor_i, clk, rst_n, ready_o, root_o);
  input [15:0] valor_i;
  input clk, rst_n;
  output ready_o;
  output [7:0] root_o;
  wire [15:0] valor_i;
  wire clk, rst_n;
  wire ready_o;
  wire [7:0] root_o;
  wire [7:0] DATA_PATH_S1_o_root_s;
  wire [1:0] CONTROL_PATH_CurrentState;
  wire N_s, n_0, n_1, n_2, n_3, n_5, n_6, n_8;
  wire n_10, n_11, n_12, n_14, n_16, n_18, n_19, n_20;
  wire n_21, n_22, n_24, n_25, n_27, n_28, n_29, n_30;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_39, n_40, n_41, n_42, n_43, n_44, n_45, n_46;
  wire n_47, n_48, n_49, n_50, n_51, n_52, n_53, n_54;
  wire n_55, n_56, n_57, n_58, n_59, n_60, n_61, n_62;
  wire n_63, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_71, n_72, n_73, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86;
  assign ready_o = 1'b0;
  DFFRHQX1 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[6].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_86), .Q
       (DATA_PATH_S1_o_root_s[6]));
  OAI21X4 g4619__2398(.A0 (n_72), .A1 (n_77), .B0 (n_85), .Y (n_86));
  DFFRHQX1 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_84), .Q
       (DATA_PATH_S1_o_root_s[7]));
  DFFRHQX2 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[5].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_83), .Q
       (DATA_PATH_S1_o_root_s[5]));
  AOI21X4 g4623__5107(.A0 (n_6), .A1 (n_82), .B0 (n_81), .Y (n_85));
  NAND2X4 g4618__6260(.A (n_80), .B (n_79), .Y (n_84));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[4].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_75), .Q
       (DATA_PATH_S1_o_root_s[4]));
  MXI3X1 g4615__4319(.A (n_44), .B (n_29), .C (n_20), .S0 (n_64), .S1
       (n_82), .Y (n_83));
  NOR2X4 g4627__8428(.A (n_47), .B (n_76), .Y (n_81));
  OAI21X4 g4620__5526(.A0 (n_66), .A1 (n_78), .B0 (n_39), .Y (n_80));
  AOI2BB1X4 g4622__6783(.A0N (n_67), .A1N (n_78), .B0 (n_28), .Y
       (n_79));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[3].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_73), .Q
       (DATA_PATH_S1_o_root_s[3]));
  INVX2 g4629(.A (n_76), .Y (n_77));
  MX2X1 g4624__3680(.A (n_70), .B (root_o[4]), .S0 (n_82), .Y (n_75));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[2].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_71), .Q
       (DATA_PATH_S1_o_root_s[2]));
  MX2X1 g4628__1617(.A (n_62), .B (n_8), .S0 (n_82), .Y (n_73));
  NAND2X8 g4630__2802(.A (n_54), .B (n_69), .Y (n_76));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[1].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_63), .Q
       (DATA_PATH_S1_o_root_s[1]));
  CLKAND2X6 g4631__1705(.A (n_72), .B (n_68), .Y (n_78));
  MX2X1 g4633__5122(.A (n_58), .B (n_14), .S0 (n_82), .Y (n_71));
  DFFRHQX1 \CONTROL_PATH_CurrentState_reg[1] (.RN (rst_n), .CK (clk),
       .D (n_61), .Q (CONTROL_PATH_CurrentState[1]));
  CLKXOR2X1 g4634__8246(.A (n_42), .B (n_57), .Y (n_70));
  CLKINVX4 g4638(.A (n_68), .Y (n_69));
  NAND2X2 g4639__7098(.A (n_40), .B (n_65), .Y (n_67));
  INVX2 g4643(.A (n_65), .Y (n_66));
  AOI21X2 g4632__6131(.A0 (n_55), .A1 (n_59), .B0 (n_43), .Y (n_64));
  DFFRHQX8 \CONTROL_PATH_CurrentState_reg[0] (.RN (rst_n), .CK (clk),
       .D (n_52), .Q (CONTROL_PATH_CurrentState[0]));
  CLKXOR2X1 g4635__1881(.A (n_12), .B (n_49), .Y (n_63));
  XNOR2X1 g4640__5115(.A (n_56), .B (n_46), .Y (n_62));
  NOR2X6 g4641__7482(.A (n_60), .B (n_45), .Y (n_68));
  NOR2X4 g4647__4733(.A (n_37), .B (n_53), .Y (n_65));
  MX2X1 g4649__6161(.A (CONTROL_PATH_CurrentState[0]), .B (n_51), .S0
       (CONTROL_PATH_CurrentState[1]), .Y (n_61));
  DFFRHQX4 \DATA_PATH_PIPELINE_STAGE1_root_reg_reg[0].dffn_sig_q_reg
       (.RN (rst_n), .CK (clk), .D (n_50), .Q
       (DATA_PATH_S1_o_root_s[0]));
  CLKINVX4 g4642(.A (n_59), .Y (n_60));
  XNOR2X1 g4650__9315(.A (n_32), .B (n_34), .Y (n_58));
  AOI21X4 g4652__9945(.A0 (n_56), .A1 (n_55), .B0 (n_36), .Y (n_57));
  INVX2 g4657(.A (n_53), .Y (n_54));
  NAND2X1 g4659__2883(.A (n_51), .B (n_48), .Y (n_52));
  ADDHX1 g4644__2346(.A (n_3), .B (n_48), .CO (n_49), .S (n_50));
  NAND2X2 g4645__1666(.A (n_48), .B (n_72), .Y (n_47));
  CLKAND2X6 g4646__7410(.A (n_41), .B (n_56), .Y (n_59));
  NOR2X2 g4656__6417(.A (n_33), .B (n_55), .Y (n_46));
  NAND2X6 g4658__5477(.A (n_44), .B (n_55), .Y (n_45));
  NOR2X2 g4660__2398(.A (CONTROL_PATH_CurrentState[0]), .B (n_30), .Y
       (n_53));
  OAI2BB1X2 g4651__5107(.A0N (n_11), .A1N (n_38), .B0 (n_35), .Y
       (n_43));
  INVX1 g4653(.A (n_41), .Y (n_42));
  NOR2X2 g4655__6260(.A (n_82), .B (n_39), .Y (n_40));
  OR2X1 g4663__4319(.A (N_s), .B (n_38), .Y (n_51));
  ADDHX2 g4654__8428(.A (DATA_PATH_S1_o_root_s[6]), .B (n_38), .CO
       (n_37), .S (n_72));
  INVX2 g4661(.A (n_35), .Y (n_36));
  NOR2X1 g4665__5526(.A (n_31), .B (n_33), .Y (n_34));
  NOR2X8 g4666__6783(.A (n_32), .B (n_31), .Y (n_55));
  CLKAND2X3 g4668__3680(.A (n_18), .B (n_27), .Y (n_30));
  INVX1 g4667(.A (n_44), .Y (n_29));
  NOR2X6 g4671__1617(.A (n_22), .B (n_25), .Y (n_41));
  NOR2X6 g4672__2802(.A (n_21), .B (n_24), .Y (n_56));
  AND2X1 g4662__1705(.A (n_82), .B (n_16), .Y (n_28));
  OR2X4 g4664__5122(.A (CONTROL_PATH_CurrentState[0]), .B (n_27), .Y
       (n_35));
  DFFSRHQX1 DATA_PATH_PIPELINE_STAGE2_N_reg_sig_q_reg(.RN (rst_n), .SN
       (n_2), .CK (clk), .D (1'b0), .Q (N_s));
  CLKMX2X3 g4669__8246(.A (CONTROL_PATH_CurrentState[0]), .B (n_38),
       .S0 (DATA_PATH_S1_o_root_s[7]), .Y (n_39));
  MXI2X4 g4670__7098(.A (CONTROL_PATH_CurrentState[0]), .B (n_38), .S0
       (DATA_PATH_S1_o_root_s[5]), .Y (n_44));
  NOR2X4 g4682__6131(.A (CONTROL_PATH_CurrentState[0]), .B (n_1), .Y
       (n_25));
  NOR2X4 g4679__1881(.A (CONTROL_PATH_CurrentState[0]), .B (n_0), .Y
       (n_24));
  BUFX6 g4691(.A (n_19), .Y (root_o[5]));
  NOR2X4 g4676__5115(.A (n_38), .B (DATA_PATH_S1_o_root_s[2]), .Y
       (n_31));
  INVX2 g4678(.A (n_82), .Y (n_48));
  NOR2X6 g4680__7482(.A (DATA_PATH_S1_o_root_s[4]), .B (n_38), .Y
       (n_22));
  NOR2X6 g4673__4733(.A (DATA_PATH_S1_o_root_s[3]), .B (n_38), .Y
       (n_21));
  INVX1 g4690(.A (n_19), .Y (n_20));
  NOR2X4 g4681__6161(.A (DATA_PATH_S1_o_root_s[4]), .B (n_10), .Y
       (n_18));
  CLKAND2X3 g4683__9315(.A (DATA_PATH_S1_o_root_s[2]), .B (n_38), .Y
       (n_33));
  BUFX6 g4698(.A (n_16), .Y (root_o[7]));
  BUFX6 g4705(.A (n_14), .Y (root_o[2]));
  BUFX6 g4700(.A (n_12), .Y (root_o[1]));
  BUFX6 g4694(.A (n_11), .Y (root_o[4]));
  BUFX2 g4692(.A (n_10), .Y (n_19));
  NOR2X4 g4684__9945(.A (CONTROL_PATH_CurrentState[1]), .B
       (CONTROL_PATH_CurrentState[0]), .Y (n_82));
  BUFX6 g4702(.A (n_8), .Y (root_o[3]));
  BUFX6 g4688(.A (n_5), .Y (root_o[6]));
  BUFX2 g4687(.A (n_5), .Y (n_6));
  BUFX6 g4685(.A (n_3), .Y (root_o[0]));
  NOR2X4 g4675__2883(.A (DATA_PATH_S1_o_root_s[3]), .B
       (DATA_PATH_S1_o_root_s[2]), .Y (n_27));
  NAND2X4 g4677__2346(.A (DATA_PATH_S1_o_root_s[1]), .B
       (DATA_PATH_S1_o_root_s[0]), .Y (n_32));
  INVXL g4697(.A (rst_n), .Y (n_2));
  BUFX2 g4695(.A (DATA_PATH_S1_o_root_s[4]), .Y (n_11));
  BUFX2 g4689(.A (DATA_PATH_S1_o_root_s[6]), .Y (n_5));
  BUFX2 g4699(.A (DATA_PATH_S1_o_root_s[7]), .Y (n_16));
  BUFX2 g4706(.A (DATA_PATH_S1_o_root_s[2]), .Y (n_14));
  BUFX2 g4701(.A (DATA_PATH_S1_o_root_s[1]), .Y (n_12));
  INVX2 g4696(.A (DATA_PATH_S1_o_root_s[4]), .Y (n_1));
  INVX2 g4704(.A (DATA_PATH_S1_o_root_s[3]), .Y (n_0));
  BUFX2 g4686(.A (DATA_PATH_S1_o_root_s[0]), .Y (n_3));
  BUFX6 g4693(.A (DATA_PATH_S1_o_root_s[5]), .Y (n_10));
  BUFX2 g4703(.A (DATA_PATH_S1_o_root_s[3]), .Y (n_8));
  CLKINVX16 g4707(.A (CONTROL_PATH_CurrentState[0]), .Y (n_38));
endmodule

