6:54:01 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 18:54:26 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
@E: CS109 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":14:8:14:8|Expecting module level statement
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":19:0:19:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:54:27 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 18:54:27 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:14:50 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Synthesizing module shiftRegisterClk in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:5:27:13|Removing wire dataReady, as there is no assignment to it.
@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:9:33:11|*Input clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:14:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:14:50 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:14:50 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:14:51 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:14:51 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        shiftRegisterClkInstance.srLatchInstance.qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
shiftClkGenerator|shiftClk_inferred_clock     341.0 MHz     2.933         inferred     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Found inferred clock shiftClkGenerator|shiftClk_inferred_clock which controls 4 sequential elements including shiftRegisterClkInstance.feedBackCounterInstance.counter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:14:51 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:14:52 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.local0
1) instance srLatchInstance.qOut (in view: work.shiftRegisterClk(verilog)), output net local0 (in view: work.shiftRegisterClk(verilog))
    net        shiftRegisterClkInstance.local0
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_1
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_2
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.local0
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[0] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[1] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[2] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance shiftClk (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[0] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[1] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[2] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[3] (in view: work.DarkTower(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock shiftClkGenerator|shiftClk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:14:52 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:14:52 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:19:43 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Synthesizing module shiftRegisterClk in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:5:27:13|Removing wire dataReady, as there is no assignment to it.
@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:9:33:11|*Input clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":35:15:35:21|*Input BUTTON0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":4:24:4:29|Input BUTTON is unused.
@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:19:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:19:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:19:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:19:44 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:19:44 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        shiftRegisterClkInstance.srLatchInstance.qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
shiftClkGenerator|shiftClk_inferred_clock     341.0 MHz     2.933         inferred     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Found inferred clock shiftClkGenerator|shiftClk_inferred_clock which controls 4 sequential elements including shiftRegisterClkInstance.feedBackCounterInstance.counter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:19:44 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:19:45 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:26|Found combinational loop during mapping at net shiftRegisterClkInstance.srLatchInstance.qNot
1) instance srLatchInstance.un1_qOut (in view: work.shiftRegisterClk(verilog)), output net srLatchInstance.qNot (in view: work.shiftRegisterClk(verilog))
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.qNot
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[0] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[1] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[2] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance shiftClk (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[0] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[1] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[2] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[3] (in view: work.DarkTower(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock shiftClkGenerator|shiftClk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:19:45 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:19:45 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:20:44 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Synthesizing module shiftRegisterClk in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:5:27:13|Removing wire dataReady, as there is no assignment to it.
@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:9:33:11|*Input clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:20:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:20:44 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:20:44 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:20:45 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:20:45 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        shiftRegisterClkInstance.srLatchInstance.qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
shiftClkGenerator|shiftClk_inferred_clock     341.0 MHz     2.933         inferred     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Found inferred clock shiftClkGenerator|shiftClk_inferred_clock which controls 4 sequential elements including shiftRegisterClkInstance.feedBackCounterInstance.counter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:20:45 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:20:46 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.local0
1) instance srLatchInstance.qOut (in view: work.shiftRegisterClk(verilog)), output net local0 (in view: work.shiftRegisterClk(verilog))
    net        shiftRegisterClkInstance.local0
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_1
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_2
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.local0
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[0] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[1] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[2] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance shiftClk (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[0] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[1] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[2] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[3] (in view: work.DarkTower(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock shiftClkGenerator|shiftClk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:20:46 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:20:46 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:23:43 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Synthesizing module shiftRegisterClk in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:5:27:13|Removing wire dataReady, as there is no assignment to it.
@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:9:33:11|*Input clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:44 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:23:44 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        shiftRegisterClkInstance.srLatchInstance.qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
shiftClkGenerator|shiftClk_inferred_clock     341.0 MHz     2.933         inferred     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Found inferred clock shiftClkGenerator|shiftClk_inferred_clock which controls 4 sequential elements including shiftRegisterClkInstance.feedBackCounterInstance.counter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:23:44 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:23:44 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.local0
1) instance srLatchInstance.qOut (in view: work.shiftRegisterClk(verilog)), output net local0 (in view: work.shiftRegisterClk(verilog))
    net        shiftRegisterClkInstance.local0
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_1
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_2
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.local0
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[0] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[1] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[2] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance shiftClk (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[0] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[1] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[2] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[3] (in view: work.DarkTower(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock shiftClkGenerator|shiftClk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:23:45 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:23:45 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:23:56 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Synthesizing module shiftRegisterClk in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:5:27:13|Removing wire dataReady, as there is no assignment to it.
@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:9:33:11|*Input clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:23:57 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:23:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        shiftRegisterClkInstance.srLatchInstance.qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
shiftClkGenerator|shiftClk_inferred_clock     341.0 MHz     2.933         inferred     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Found inferred clock shiftClkGenerator|shiftClk_inferred_clock which controls 4 sequential elements including shiftRegisterClkInstance.feedBackCounterInstance.counter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:23:58 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:23:58 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.local0
1) instance srLatchInstance.qOut (in view: work.shiftRegisterClk(verilog)), output net local0 (in view: work.shiftRegisterClk(verilog))
    net        shiftRegisterClkInstance.local0
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_1
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_2
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.local0
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[0] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[1] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[2] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance shiftClk (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[0] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[1] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[2] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[3] (in view: work.DarkTower(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock shiftClkGenerator|shiftClk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:23:58 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:23:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:25:15 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Synthesizing module shiftRegisterClk in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CG360 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":27:5:27:13|Removing wire dataReady, as there is no assignment to it.
@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":33:9:33:11|*Input clk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:24:2:31|Input CLOCK_16 is unused.
@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:25:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:25:15 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:25:15 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:25:16 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:25:16 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        shiftRegisterClkInstance.srLatchInstance.qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.un1_qOut
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock        Clock                     Clock
Clock                                         Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------
shiftClkGenerator|shiftClk_inferred_clock     341.0 MHz     2.933         inferred     Autoconstr_clkgroup_0     4    
======================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Found inferred clock shiftClkGenerator|shiftClk_inferred_clock which controls 4 sequential elements including shiftRegisterClkInstance.feedBackCounterInstance.counter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:25:17 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:25:17 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net shiftRegisterClkInstance.local0
1) instance srLatchInstance.qOut (in view: work.shiftRegisterClk(verilog)), output net local0 (in view: work.shiftRegisterClk(verilog))
    net        shiftRegisterClkInstance.local0
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qNot (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qNot/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_1
    input  pin shiftRegisterClkInstance.srLatchInstance.qNot/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qNot (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qNot/OUT[0]
    net        shiftRegisterClkInstance.srLatchInstance.qNot
    input  pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/I[1]
    instance   shiftRegisterClkInstance.srLatchInstance.un1_qOut (cell or)
    output pin shiftRegisterClkInstance.srLatchInstance.un1_qOut/OUT
    net        shiftRegisterClkInstance.srLatchInstance.N_2
    input  pin shiftRegisterClkInstance.srLatchInstance.qOut/I[0]
    instance   shiftRegisterClkInstance.srLatchInstance.qOut (cell inv)
    output pin shiftRegisterClkInstance.srLatchInstance.qOut/OUT[0]
    net        shiftRegisterClkInstance.local0
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[0] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[1] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance counter[2] (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Removing sequential instance shiftClk (in view: work.shiftClkGenerator(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[0] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[1] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[2] (in view: work.DarkTower(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance shiftRegisterClkInstance.feedBackCounterInstance.counter[3] (in view: work.DarkTower(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock shiftClkGenerator|shiftClk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:25:17 2020
#


Top view:               DarkTower
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:25:17 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for CLOCK_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RESET, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/7680
    PLBs                        :	0/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	1/63
    PLLs                        :	0/1


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:27:55 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v changed - recompiling
Selecting top level module shiftRegisterClk
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Synthesizing module shiftRegisterClk in library work.

@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:27:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Selected library: work cell: shiftRegisterClk view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Selected library: work cell: shiftRegisterClk view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:27:55 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:27:55 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Selected library: work cell: shiftRegisterClk view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftRegisterClk.v":2:7:2:22|Selected library: work cell: shiftRegisterClk view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:27:57 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:27:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        srLatchInstance.qOut
    input  pin srLatchInstance.un1_qNot/I[1]
    instance   srLatchInstance.un1_qNot (cell or)
    output pin srLatchInstance.un1_qNot/OUT
    net        srLatchInstance.un1_qNot
    input  pin srLatchInstance.qNot/I[0]
    instance   srLatchInstance.qNot (cell inv)
    output pin srLatchInstance.qNot/OUT[0]
    net        srLatchInstance.qNot
    input  pin srLatchInstance.un1_qOut/I[1]
    instance   srLatchInstance.un1_qOut (cell or)
    output pin srLatchInstance.un1_qOut/OUT
    net        srLatchInstance.un1_qOut
    input  pin srLatchInstance.qOut/I[0]
    instance   srLatchInstance.qOut (cell inv)
    output pin srLatchInstance.qOut/OUT[0]
    net        srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist shiftRegisterClk

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock                                   Clock                     Clock
Clock                                        Frequency     Period        Type                                    Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------
shiftClkGenerator|shiftClk_derived_clock     1.0 MHz       1000.000      derived (from shiftRegisterClk|clk)     Autoconstr_clkgroup_0     4    
shiftRegisterClk|clk                         1.0 MHz       1000.000      inferred                                Autoconstr_clkgroup_0     4    
================================================================================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Found inferred clock shiftRegisterClk|clk which controls 4 sequential elements including shiftClkGeneratorInstance.counter[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:27:57 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:27:57 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net local0
1) instance srLatchInstance.qOut (in view: work.shiftRegisterClk(verilog)), output net local0 (in view: work.shiftRegisterClk(verilog))
    net        local0
    input  pin srLatchInstance.un1_qNot/I[1]
    instance   srLatchInstance.un1_qNot (cell or)
    output pin srLatchInstance.un1_qNot/OUT
    net        srLatchInstance.N_1
    input  pin srLatchInstance.qNot/I[0]
    instance   srLatchInstance.qNot (cell inv)
    output pin srLatchInstance.qNot/OUT[0]
    net        srLatchInstance.qNot
    input  pin srLatchInstance.un1_qOut/I[1]
    instance   srLatchInstance.un1_qOut (cell or)
    output pin srLatchInstance.un1_qOut/OUT
    net        srLatchInstance.N_2
    input  pin srLatchInstance.qOut/I[0]
    instance   srLatchInstance.qOut (cell inv)
    output pin srLatchInstance.qOut/OUT[0]
    net        local0
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  11 /         8



@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftregisterclk.v":5:6:5:8|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock shiftClkGenerator|shiftClk_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               8          feedBackCounterInstance.counter[0]
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Warning: Found 1 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net srLatchInstance.local0_i
1) instance local0_i (in view: work.srLatch(netlist)), output net local0_i (in view: work.srLatch(netlist))
    net        srLatchInstance.G_24
    input  pin srLatchInstance.local0_i/I0
    instance   srLatchInstance.local0_i (cell SB_LUT4)
    output pin srLatchInstance.local0_i/O
    net        srLatchInstance.local0_i
End of loops
@W: MT420 |Found inferred clock shiftRegisterClk|clk with period 5.65ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:27:58 2020
#


Top view:               shiftRegisterClk
Requested Frequency:    177.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.997

                         Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock           Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------------
shiftRegisterClk|clk     177.0 MHz     150.4 MHz     5.650         6.648         -0.997     inferred     Autoconstr_clkgroup_0
==============================================================================================================================





Clock Relationships
*******************

Clocks                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------
shiftRegisterClk|clk  shiftRegisterClk|clk  |  5.650       -0.997  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: shiftRegisterClk|clk
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                     Arrival           
Instance                                 Reference                Type         Pin     Net            Time        Slack 
                                         Clock                                                                          
------------------------------------------------------------------------------------------------------------------------
feedBackCounterInstance.counter[1]       shiftRegisterClk|clk     SB_DFFE      Q       counter[1]     0.796       -0.997
feedBackCounterInstance.counter[0]       shiftRegisterClk|clk     SB_DFFE      Q       counter[0]     0.796       0.932 
shiftClkGeneratorInstance.counter[0]     shiftRegisterClk|clk     SB_DFFSR     Q       counter[0]     0.796       1.004 
shiftClkGeneratorInstance.counter[1]     shiftRegisterClk|clk     SB_DFFSR     Q       counter[1]     0.796       1.035 
feedBackCounterInstance.counter[2]       shiftRegisterClk|clk     SB_DFFE      Q       counter[2]     0.796       1.035 
shiftClkGeneratorInstance.counter[2]     shiftRegisterClk|clk     SB_DFFSR     Q       counter[2]     0.796       1.035 
feedBackCounterInstance.counter[3]       shiftRegisterClk|clk     SB_DFFE      Q       counter[3]     0.796       1.128 
shiftClkGeneratorInstance.shiftClk       shiftRegisterClk|clk     SB_DFF       Q       shiftClk_c     0.796       1.283 
========================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                           Required           
Instance                                 Reference                Type         Pin     Net                  Time         Slack 
                                         Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[0]     shiftRegisterClk|clk     SB_DFFSR     D       counter_4[0]         5.495        -0.997
shiftClkGeneratorInstance.counter[1]     shiftRegisterClk|clk     SB_DFFSR     D       counter_4[1]         5.495        -0.997
shiftClkGeneratorInstance.counter[2]     shiftRegisterClk|clk     SB_DFFSR     D       counter_4[2]         5.495        -0.997
shiftClkGeneratorInstance.shiftClk       shiftRegisterClk|clk     SB_DFF       D       shiftClk_RNO         5.495        -0.997
feedBackCounterInstance.counter[0]       shiftRegisterClk|clk     SB_DFFE      E       shiftClk_RNIEF5F     5.650        -0.842
feedBackCounterInstance.counter[1]       shiftRegisterClk|clk     SB_DFFE      E       shiftClk_RNIEF5F     5.650        -0.842
feedBackCounterInstance.counter[2]       shiftRegisterClk|clk     SB_DFFE      E       shiftClk_RNIEF5F     5.650        -0.842
feedBackCounterInstance.counter[3]       shiftRegisterClk|clk     SB_DFFE      E       shiftClk_RNIEF5F     5.650        -0.842
feedBackCounterInstance.counter[0]       shiftRegisterClk|clk     SB_DFFE      D       counter_4[0]         5.495        0.932 
feedBackCounterInstance.counter[1]       shiftRegisterClk|clk     SB_DFFE      D       counter_4[1]         5.495        0.932 
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.650
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.495

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.997

    Number of logic level(s):                2
    Starting point:                          feedBackCounterInstance.counter[1] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[0] / D
    The start point is clocked by            shiftRegisterClk|clk [rising] on pin C
    The end   point is clocked by            shiftRegisterClk|clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
feedBackCounterInstance.counter[1]           SB_DFFE      Q        Out     0.796     0.796       -         
counter[1]                                   Net          -        -       1.599     -           5         
srLatchInstance.local0_i                     SB_LUT4      I2       In      -         2.395       -         
srLatchInstance.local0_i                     SB_LUT4      O        Out     0.558     2.953       -         
local0_i                                     Net          -        -       1.371     -           6         
shiftClkGeneratorInstance.counter_RNO[0]     SB_LUT4      I0       In      -         4.324       -         
shiftClkGeneratorInstance.counter_RNO[0]     SB_LUT4      O        Out     0.661     4.986       -         
counter_4[0]                                 Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[0]         SB_DFFSR     D        In      -         6.492       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.650
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.495

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.997

    Number of logic level(s):                2
    Starting point:                          feedBackCounterInstance.counter[1] / Q
    Ending point:                            shiftClkGeneratorInstance.shiftClk / D
    The start point is clocked by            shiftRegisterClk|clk [rising] on pin C
    The end   point is clocked by            shiftRegisterClk|clk [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
feedBackCounterInstance.counter[1]         SB_DFFE     Q        Out     0.796     0.796       -         
counter[1]                                 Net         -        -       1.599     -           5         
srLatchInstance.local0_i                   SB_LUT4     I2       In      -         2.395       -         
srLatchInstance.local0_i                   SB_LUT4     O        Out     0.558     2.953       -         
local0_i                                   Net         -        -       1.371     -           6         
shiftClkGeneratorInstance.shiftClk_RNO     SB_LUT4     I0       In      -         4.324       -         
shiftClkGeneratorInstance.shiftClk_RNO     SB_LUT4     O        Out     0.661     4.986       -         
shiftClk_RNO                               Net         -        -       1.507     -           1         
shiftClkGeneratorInstance.shiftClk         SB_DFF      D        In      -         6.492       -         
========================================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.650
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.495

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.997

    Number of logic level(s):                2
    Starting point:                          feedBackCounterInstance.counter[1] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[1] / D
    The start point is clocked by            shiftRegisterClk|clk [rising] on pin C
    The end   point is clocked by            shiftRegisterClk|clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
feedBackCounterInstance.counter[1]           SB_DFFE      Q        Out     0.796     0.796       -         
counter[1]                                   Net          -        -       1.599     -           5         
srLatchInstance.local0_i                     SB_LUT4      I2       In      -         2.395       -         
srLatchInstance.local0_i                     SB_LUT4      O        Out     0.558     2.953       -         
local0_i                                     Net          -        -       1.371     -           6         
shiftClkGeneratorInstance.counter_RNO[1]     SB_LUT4      I0       In      -         4.324       -         
shiftClkGeneratorInstance.counter_RNO[1]     SB_LUT4      O        Out     0.661     4.986       -         
counter_4[1]                                 Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[1]         SB_DFFSR     D        In      -         6.492       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.650
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.495

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.997

    Number of logic level(s):                2
    Starting point:                          feedBackCounterInstance.counter[1] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[2] / D
    The start point is clocked by            shiftRegisterClk|clk [rising] on pin C
    The end   point is clocked by            shiftRegisterClk|clk [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
feedBackCounterInstance.counter[1]           SB_DFFE      Q        Out     0.796     0.796       -         
counter[1]                                   Net          -        -       1.599     -           5         
srLatchInstance.local0_i                     SB_LUT4      I2       In      -         2.395       -         
srLatchInstance.local0_i                     SB_LUT4      O        Out     0.558     2.953       -         
local0_i                                     Net          -        -       1.371     -           6         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      I0       In      -         4.324       -         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      O        Out     0.661     4.986       -         
counter_4[2]                                 Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[2]         SB_DFFSR     D        In      -         6.492       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.648 is 2.171(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.650
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.650

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.842

    Number of logic level(s):                2
    Starting point:                          feedBackCounterInstance.counter[1] / Q
    Ending point:                            feedBackCounterInstance.counter[0] / E
    The start point is clocked by            shiftRegisterClk|clk [rising] on pin C
    The end   point is clocked by            shiftRegisterClk|clk [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
feedBackCounterInstance.counter[1]             SB_DFFE     Q        Out     0.796     0.796       -         
counter[1]                                     Net         -        -       1.599     -           5         
srLatchInstance.local0_i                       SB_LUT4     I2       In      -         2.395       -         
srLatchInstance.local0_i                       SB_LUT4     O        Out     0.558     2.953       -         
local0_i                                       Net         -        -       1.371     -           6         
shiftClkGeneratorInstance.shiftClk_RNIEF5F     SB_LUT4     I0       In      -         4.324       -         
shiftClkGeneratorInstance.shiftClk_RNIEF5F     SB_LUT4     O        Out     0.661     4.986       -         
shiftClk_RNIEF5F                               Net         -        -       1.507     -           4         
feedBackCounterInstance.counter[0]             SB_DFFE     E        In      -         6.492       -         
============================================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for shiftRegisterClk 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_DFF          1 use
SB_DFFE         4 uses
SB_DFFSR        3 uses
VCC             3 uses
SB_LUT4         11 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   8 (0%)
Total load per clock:
   shiftRegisterClk|clk: 1

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:27:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin CLOCK_16 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin RESET doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin BUTTON doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin SHIFT_CLK doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: shiftRegisterClk

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\shiftRegisterClk_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\shiftRegisterClk_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	11
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	11/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "srLatchInstance.local0_i_LC_10/in0" to pin "srLatchInstance.local0_i_LC_10/lcout" to break the combinatorial loop
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.8 (sec)

Final Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	8
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	11/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: shiftRegisterClk|clk | Frequency: 221.35 MHz | Target: 176.99 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\shiftRegisterClk_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\shiftRegisterClk_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 11
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\shiftRegisterClk_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\shiftRegisterClk_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 22
used logic cells: 11
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\shiftRegisterClk_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\shiftRegisterClk_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\shiftRegisterClk_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\shiftRegisterClk_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\shiftRegisterClk_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\shiftRegisterClk_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design shiftRegisterClk
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Warning-1035: Removing timing arc from pin "srLatchInstance.local0_i_LC_1_10_1/in0" to pin "srLatchInstance.local0_i_LC_1_10_1/lcout" to break the combinatorial loop
Read device time: 6
I1209: Started routing
I1223: Total Nets : 14 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design shiftRegisterClk
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\shiftRegisterClk_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\shiftRegisterClk_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\shiftRegisterClk_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\shiftRegisterClk_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\shiftRegisterClk_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\shiftRegisterClk_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\shiftRegisterClk_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\shiftRegisterClk_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\shiftRegisterClk_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\shiftRegisterClk_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\shiftRegisterClk_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\shiftRegisterClk_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
Warning-1035: Removing timing arc from pin "srLatchInstance.local0_i_LC_1_10_1/in0" to pin "srLatchInstance.local0_i_LC_1_10_1/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-shiftRegisterClk" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 19:29:05 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module DarkTower
@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v":2:7:2:23|Synthesizing module shiftClkGenerator in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":2:7:2:21|Synthesizing module feedBackCounter in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":2:7:2:13|Synthesizing module srLatch in library work.

@N: CG364 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Synthesizing module DarkTower in library work.

@W: CL156 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":40:9:40:16|*Input shiftClk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: FX105 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\srLatch.v":13:16:13:27|Found combinational loop at qOut

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:29:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:29:05 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:29:05 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level
@N: NF107 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v":2:7:2:15|Selected library: work cell: DarkTower view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 06 19:29:07 2020

###########################################################]
Pre-mapping Report

# Fri Nov 06 19:29:07 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt 
Printing clock  summary report in "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net srLatchInstance.qOut
1) instance qOut (in view: work.srLatch(verilog)), output net qOut (in view: work.srLatch(verilog))
    net        srLatchInstance.qOut
    input  pin srLatchInstance.un1_qNot/I[1]
    instance   srLatchInstance.un1_qNot (cell or)
    output pin srLatchInstance.un1_qNot/OUT
    net        srLatchInstance.un1_qNot
    input  pin srLatchInstance.qNot/I[0]
    instance   srLatchInstance.qNot (cell inv)
    output pin srLatchInstance.qNot/OUT[0]
    net        srLatchInstance.qNot
    input  pin srLatchInstance.un1_qOut/I[1]
    instance   srLatchInstance.un1_qOut (cell or)
    output pin srLatchInstance.un1_qOut/OUT
    net        srLatchInstance.un1_qOut
    input  pin srLatchInstance.qOut/I[0]
    instance   srLatchInstance.qOut (cell inv)
    output pin srLatchInstance.qOut/OUT[0]
    net        srLatchInstance.qOut
End of loops
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist DarkTower

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                  Requested     Requested     Clock        Clock                     Clock
Clock                  Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     371.4 MHz     2.693         inferred     Autoconstr_clkgroup_0     4    
===============================================================================================

@W: MT529 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\shiftclkgenerator.v":12:0:12:5|Found inferred clock DarkTower|CLOCK_16 which controls 4 sequential elements including shiftClkGeneratorInstance.counter[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:29:07 2020

###########################################################]
Map & Optimize Report

# Fri Nov 06 19:29:07 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\srlatch.v":13:16:13:27|Found combinational loop during mapping at net local0
1) instance srLatchInstance.qOut (in view: work.DarkTower(verilog)), output net local0 (in view: work.DarkTower(verilog))
    net        local0
    input  pin srLatchInstance.un1_qNot/I[1]
    instance   srLatchInstance.un1_qNot (cell or)
    output pin srLatchInstance.un1_qNot/OUT
    net        srLatchInstance.N_1
    input  pin srLatchInstance.qNot/I[0]
    instance   srLatchInstance.qNot (cell inv)
    output pin srLatchInstance.qNot/OUT[0]
    net        srLatchInstance.qNot
    input  pin srLatchInstance.un1_qOut/I[1]
    instance   srLatchInstance.un1_qOut (cell or)
    output pin srLatchInstance.un1_qOut/OUT
    net        srLatchInstance.N_2
    input  pin srLatchInstance.qOut/I[0]
    instance   srLatchInstance.qOut (cell inv)
    output pin srLatchInstance.qOut/OUT[0]
    net        local0
End of loops
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance counter[0] (in view: work.feedBackCounter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance counter[1] (in view: work.feedBackCounter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance counter[2] (in view: work.feedBackCounter(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\feedbackcounter.v":14:0:14:5|Removing sequential instance counter[3] (in view: work.feedBackCounter(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   4 /         4



@N: FX1016 :"c:\users\nicky\documents\github\thedarktower\gilead\verilog_files\darktower.v":2:24:2:31|SB_GB_IO inserted on the port CLOCK_16.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================== Non-Gated/Non-Generated Clocks ========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                     
----------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLOCK_16_ibuf_gb_io     SB_GB_IO               4          shiftClkGeneratorInstance.counter[0]
================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\synwork\Gilead_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\Gilead.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock DarkTower|CLOCK_16 with period 4.01ns. Please declare a user-defined clock on object "p:CLOCK_16"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 06 19:29:08 2020
#


Top view:               DarkTower
Requested Frequency:    249.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.708

                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock         Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16     249.3 MHz     211.9 MHz     4.011         4.718         -0.708     inferred     Autoconstr_clkgroup_0
============================================================================================================================





Clock Relationships
*******************

Clocks                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------
Starting            Ending              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------
DarkTower|CLOCK_16  DarkTower|CLOCK_16  |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DarkTower|CLOCK_16
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference              Type         Pin     Net            Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[0]     DarkTower|CLOCK_16     SB_DFF       Q       counter[0]     0.796       -0.708
shiftClkGeneratorInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[1]     0.796       -0.635
shiftClkGeneratorInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     Q       counter[2]     0.796       -0.604
======================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                       Required           
Instance                                 Reference              Type         Pin     Net                Time         Slack 
                                         Clock                                                                             
---------------------------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[1]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[1]     3.856        -0.708
shiftClkGeneratorInstance.counter[2]     DarkTower|CLOCK_16     SB_DFFSR     D       counter_RNO[2]     3.856        -0.708
shiftClkGeneratorInstance.counter[0]     DarkTower|CLOCK_16     SB_DFF       D       counter            3.856        -0.635
shiftClkGeneratorInstance.shiftClk       DarkTower|CLOCK_16     SB_DFFSR     D       counter[2]         3.856        0.492 
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          shiftClkGeneratorInstance.counter[0] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[1] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[0]         SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                   Net          -        -       1.599     -           3         
shiftClkGeneratorInstance.counter_RNO[1]     SB_LUT4      I0       In      -         2.395       -         
shiftClkGeneratorInstance.counter_RNO[1]     SB_LUT4      O        Out     0.661     3.056       -         
counter_RNO[1]                               Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[1]         SB_DFFSR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.708

    Number of logic level(s):                1
    Starting point:                          shiftClkGeneratorInstance.counter[0] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[2] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[0]         SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                   Net          -        -       1.599     -           3         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      I0       In      -         2.395       -         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      O        Out     0.661     3.056       -         
counter_RNO[2]                               Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[2]         SB_DFFSR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          shiftClkGeneratorInstance.counter[1] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[1] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[1]         SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                   Net          -        -       1.599     -           2         
shiftClkGeneratorInstance.counter_RNO[1]     SB_LUT4      I1       In      -         2.395       -         
shiftClkGeneratorInstance.counter_RNO[1]     SB_LUT4      O        Out     0.589     2.984       -         
counter_RNO[1]                               Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[1]         SB_DFFSR     D        In      -         4.491       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          shiftClkGeneratorInstance.counter[1] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[2] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[1]         SB_DFFSR     Q        Out     0.796     0.796       -         
counter[1]                                   Net          -        -       1.599     -           2         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      I1       In      -         2.395       -         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      O        Out     0.589     2.984       -         
counter_RNO[2]                               Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[2]         SB_DFFSR     D        In      -         4.491       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.604

    Number of logic level(s):                1
    Starting point:                          shiftClkGeneratorInstance.counter[2] / Q
    Ending point:                            shiftClkGeneratorInstance.counter[2] / D
    The start point is clocked by            DarkTower|CLOCK_16 [rising] on pin C
    The end   point is clocked by            DarkTower|CLOCK_16 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
shiftClkGeneratorInstance.counter[2]         SB_DFFSR     Q        Out     0.796     0.796       -         
counter[2]                                   Net          -        -       1.599     -           2         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      I2       In      -         2.395       -         
shiftClkGeneratorInstance.counter_RNO[2]     SB_LUT4      O        Out     0.558     2.953       -         
counter_RNO[2]                               Net          -        -       1.507     -           1         
shiftClkGeneratorInstance.counter[2]         SB_DFFSR     D        In      -         4.460       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for DarkTower 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          1 use
SB_DFFSR        3 uses
VCC             1 use
SB_LUT4         4 uses

I/O ports: 4
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   4 (0%)
Total load per clock:
   DarkTower|CLOCK_16: 1

@S |Mapping Summary:
Total  LUTs: 4 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 4 = 4 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 19:29:08 2020

###########################################################]


Synthesis exit by 0.
Current Implementation Gilead_Implmnt its sbt path: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt
Gilead_Implmnt: newer file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf " "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.edf...
Parsing constraint file: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf ...
Warning: pin LED_RED doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_GREEN doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LED_BLUE doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin DATA_OUT doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin LATCH_CLK doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed0 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed1 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed2 doesn't exist in the design netlist.ignoring the set_io command on line 20 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed3 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed4 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed5 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
Warning: pin testLed6 doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf 
parse file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/constraint/DarkTower_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
sdc_reader OK C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/Gilead.scf
Stored edif netlist at C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower...

write Timing Constraint to C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: DarkTower

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --outdir C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower
SDC file             - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	4
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLOCK_16_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLOCK_16_ibuf_gb_io' and SB_GB 'CLOCK_16_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	5
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	5/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of LUTs      	:	5
    Number of DFFs      	:	4
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	5/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	3/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: DarkTower|CLOCK_16 | Frequency: 430.16 MHz | Target: 249.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 5
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc" --dst_sdc_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 65
used logic cells: 5
Translating sdc file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\placer\DarkTower_pl.sdc...
Translated sdc file is C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --outdir "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\netlist\oadb-DarkTower C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc --outdir C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\router --sdf_file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design DarkTower
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 8 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design DarkTower
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v" --vhdl "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd" --lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\packer\DarkTower_pk.sdc" --out-sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.v
Writing C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt/sbt/outputs/simulation_netlist\DarkTower_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc" --sdf-file "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf" --report-file "C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\netlister\DarkTower_sbt.sdc --sdf-file C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\simulation_netlist\DarkTower_sbt.sdf --report-file C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Gilead_Implmnt\sbt\outputs\timer\DarkTower_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLOCK_16_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\netlist\oadb-DarkTower" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Nicky/Documents/GitHub/TheDarkTower/Gilead/Gilead_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 20:39:56 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackFlipFlop.v" (library work)
@E: CG285 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackFlipFlop.v":23:8:23:11|Expecting statement
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackFlipFlop.v":29:0:29:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 20:39:56 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 20:39:56 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Gilead_syn.prj" -log "Gilead_Implmnt/Gilead.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Gilead_Implmnt/Gilead.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4A2JFF6

# Fri Nov 06 20:40:44 2020

#Implementation: Gilead_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\DarkTower.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v" (library work)
@W: CG289 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackCounter.v":20:23:20:27|Specified digits overflow the number's size
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\shiftClkGenerator.v" (library work)
@I::"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackFlipFlop.v" (library work)
@E: CG285 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackFlipFlop.v":23:8:23:11|Expecting statement
@E: CS187 :"C:\Users\Nicky\Documents\GitHub\TheDarkTower\Gilead\Verilog_Files\feedBackFlipFlop.v":29:0:29:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 20:40:44 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 06 20:40:44 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds8:44:30 PM
