// Seed: 1093453971
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output uwire id_2,
    output wand id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri1 id_8,
    output supply0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri0 id_13
);
  wire id_15 = id_12;
  wire id_16;
endmodule
module module_1 #(
    parameter id_5 = 32'd97,
    parameter id_7 = 32'd83
) (
    input supply1 id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    output uwire id_4,
    input wor _id_5,
    output tri1 id_6,
    input supply0 _id_7,
    input supply0 id_8
);
  parameter id_10 = "";
  wire [-1 'b0 *  1  -  id_5 : id_7] id_11;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_6,
      id_2,
      id_2,
      id_4,
      id_4,
      id_6,
      id_2,
      id_8,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  parameter id_12 = id_10;
  logic [1 : -1] id_13;
  ;
  logic id_14;
  ;
endmodule
