;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 5, <160
	SLT 12, @10
	SUB @727, 106
	MOV #250, 0
	SUB @727, 106
	SUB @727, 106
	SUB @727, 106
	SUB #1, <-1
	DJN -1, @-20
	SUB @121, 103
	DJN -2, @-20
	JMP 12, #200
	SLT 121, 10
	MOV -1, <-20
	SUB 12, @-60
	SUB @121, 106
	SUB #42, @280
	SUB @727, 106
	MOV -1, <-20
	SUB @111, <602
	DJN 52, 600
	JMP 11, #-60
	SPL -207, @-120
	ADD 51, @-20
	CMP @-127, 100
	SUB 12, @10
	CMP @-127, 100
	SUB @712, @200
	SUB @712, @200
	SUB 12, @10
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	SUB @111, <602
	SUB 12, @-60
	SPL 7, <-2
	SUB 12, @-60
	SUB #42, @280
	SUB @727, 106
	DJN -7, @-20
	ADD 51, @-20
	CMP -207, <-120
	ADD 137, 9
	SUB @0, @2
	SUB @0, @2
	SLT @13, 0
	MOV -7, <-20
	DJN -1, @-20
