#include "Port.h"

const Port_ConfigType PortConfig = {
    /******************************************** PORT A
     ****************************************/
    /* PIN 0*/
    PORT_A_PIN_0,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 1*/
    PORT_A_PIN_1,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 2 */
    PORT_A_PIN_2,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 3 */
    PORT_A_PIN_3,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 4 */
    PORT_A_PIN_4,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 5 */
    PORT_A_PIN_5,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 6 */
    PORT_A_PIN_6,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 7 */
    PORT_A_PIN_7,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /******************************************** PORT B
     ****************************************/
    /* PIN 0 */
    PORT_B_PIN_0,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 1 */
    PORT_B_PIN_1,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 2 */
    PORT_B_PIN_2,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 3 */
    PORT_B_PIN_3,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 4 */
    PORT_B_PIN_4,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 5 */
    PORT_B_PIN_5,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 6 */
    PORT_B_PIN_6,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 7 */
    PORT_B_PIN_7,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /******************************************** PORT C
     ****************************************/
    /* PIN 0 */
    PORT_C_PIN_0,
    PORT_PIN_IN,
    PORT_PIN_MODE_JTAG,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_ACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_UNCHANGEABLE,
    PORT_PIN_MODE_UNCHANGEABLE,
    /* PIN 1 */
    PORT_C_PIN_1,
    PORT_PIN_IN,
    PORT_PIN_MODE_JTAG,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_ACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_UNCHANGEABLE,
    PORT_PIN_MODE_UNCHANGEABLE,
    /* PIN 2 */
    PORT_C_PIN_2,
    PORT_PIN_IN,
    PORT_PIN_MODE_JTAG,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_ACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_UNCHANGEABLE,
    PORT_PIN_MODE_UNCHANGEABLE,
    /* PIN 3 */
    PORT_C_PIN_3,
    PORT_PIN_OUT,
    PORT_PIN_MODE_JTAG,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_ACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_UNCHANGEABLE,
    PORT_PIN_MODE_UNCHANGEABLE,
    /* PIN 4 */
    PORT_C_PIN_4,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 5 */
    PORT_C_PIN_5,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 6 */
    PORT_C_PIN_6,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 7 */
    PORT_C_PIN_7,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /******************************************** PORT D
     ****************************************/
    /* PIN 0 */
    PORT_D_PIN_0,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 1 */
    PORT_D_PIN_1,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 2 */
    PORT_D_PIN_2,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 3 */
    PORT_D_PIN_3,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 4 */
    PORT_D_PIN_4,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 5 */
    PORT_D_PIN_5,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 6 */
    PORT_D_PIN_6,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 7 */
    PORT_D_PIN_7,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_UNCHANGEABLE,
    PORT_PIN_MODE_UNCHANGEABLE,
    /******************************************** PORT E
     ****************************************/
    /* PIN 0 */
    PORT_E_PIN_0,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 1 */
    PORT_E_PIN_1,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 2 */
    PORT_E_PIN_2,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 3 */
    PORT_E_PIN_3,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 4 */
    PORT_E_PIN_4,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 5 */
    PORT_E_PIN_5,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /******************************************** PORT F
     ****************************************/
    /* PIN 0 */
    PORT_F_PIN_0,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_UNCHANGEABLE,
    PORT_PIN_MODE_UNCHANGEABLE,
    /* PIN 1 */
    PORT_F_PIN_1,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 2 */
    PORT_F_PIN_2,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 3 */
    PORT_F_PIN_3,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
    /* PIN 4 */
    PORT_F_PIN_4,
    PORT_PIN_IN,
    PORT_PIN_MODE_DIO,
    PORT_PIN_LEVEL_LOW,
    PORT_PIN_PAD_DRIVE_2MA,
    PORT_PIN_DRIVE_PUSH_PULL,
    PORT_PIN_INT_PULLUP_INACTIVE,
    PORT_PIN_SLEW_RATE_CTL_DISABLE,
    PORT_PIN_DIR_CHANGEABLE,
    PORT_PIN_MODE_CHANGEABLE,
};
