// Seed: 4116618745
module module_0 #(
    parameter id_1 = 32'd48
) ();
  parameter id_1 = -1;
  wire id_2;
  wire id_3;
  logic id_4 = id_3, id_5;
  wire [1 : 1 'h0] id_6;
  logic id_7;
  assign id_7[id_1] = id_5 ? -1 : -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    output uwire id_4
);
  parameter id_6 = 1;
  assign id_2 = id_0 == -1 ? id_0 : id_0 ? (id_0) : 1;
  genvar id_7;
  assign id_4 = id_0 ? id_6 < id_0 : -1;
  module_0 modCall_1 ();
  assign id_4 = 1 == id_7[""];
endmodule
