--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.019(R)|      SLOW  |   -3.247(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.347(R)|      SLOW  |   -2.054(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.089(R)|      SLOW  |   -2.008(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.623(R)|      SLOW  |         4.463(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        11.190(R)|      SLOW  |         7.062(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.944(R)|      SLOW  |         6.905(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.422(R)|      SLOW  |         6.594(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        10.118(F)|      SLOW  |         6.573(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        10.614(F)|      SLOW  |         6.886(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        10.182(F)|      SLOW  |         6.622(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.600(F)|      SLOW  |         7.542(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.558(F)|      SLOW  |         7.543(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.416(F)|      SLOW  |         7.476(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        12.079(F)|      SLOW  |         7.822(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        12.080(F)|      SLOW  |         7.831(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        10.109(F)|      SLOW  |         6.587(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        12.104(F)|      SLOW  |         7.860(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.459(F)|      SLOW  |         6.802(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        11.917(F)|      SLOW  |         7.708(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        12.807(F)|      SLOW  |         8.193(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.171(F)|      SLOW  |         6.618(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        11.916(F)|      SLOW  |         7.699(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        10.313(F)|      SLOW  |         6.641(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        10.265(F)|      SLOW  |         6.562(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        10.112(F)|      SLOW  |         6.491(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        10.795(F)|      SLOW  |         6.918(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        10.664(F)|      SLOW  |         6.839(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         9.869(F)|      SLOW  |         6.421(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        10.073(F)|      SLOW  |         6.585(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        10.047(F)|      SLOW  |         6.532(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.322(F)|      SLOW  |         8.071(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        11.493(F)|      SLOW  |         7.463(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         8.999(R)|      SLOW  |         5.777(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.540(R)|      SLOW  |         5.516(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        13.573(R)|      SLOW  |         7.973(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        11.710(R)|      SLOW  |         7.218(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        11.702(R)|      SLOW  |         7.218(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        12.169(R)|      SLOW  |         6.078(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        12.471(R)|      SLOW  |         6.011(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        13.827(R)|      SLOW  |         6.641(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        13.909(R)|      SLOW  |         6.600(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        12.499(R)|      SLOW  |         5.813(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        13.997(R)|      SLOW  |         8.403(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        13.942(R)|      SLOW  |         8.495(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        11.722(R)|      SLOW  |         5.427(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        11.174(R)|      SLOW  |         5.386(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        11.256(R)|      SLOW  |         5.506(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |        10.496(R)|      SLOW  |         5.559(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |        10.449(R)|      SLOW  |         5.880(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |        10.020(R)|      SLOW  |         5.880(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |        10.624(R)|      SLOW  |         6.000(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        12.457(R)|      SLOW  |         7.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |        10.772(R)|      SLOW  |         6.170(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |        10.692(R)|      SLOW  |         6.066(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        12.714(R)|      SLOW  |         6.468(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        11.509(R)|      SLOW  |         6.404(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        12.716(R)|      SLOW  |         5.762(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        11.852(R)|      SLOW  |         7.004(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        11.965(R)|      SLOW  |         5.450(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |        10.882(R)|      SLOW  |         5.163(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |        10.541(R)|      SLOW  |         5.097(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        12.453(R)|      SLOW  |         5.171(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        11.963(R)|      SLOW  |         5.337(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        12.453(R)|      SLOW  |         6.368(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        13.165(R)|      SLOW  |         6.616(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        13.166(R)|      SLOW  |         6.529(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.245(R)|      SLOW  |         3.299(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         8.641(R)|      SLOW  |         5.633(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.454(R)|      SLOW  |         4.900(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        13.266(R)|      SLOW  |         8.356(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.404|    3.736|    2.657|    5.378|
GPIFII_PCLK_IN |    0.131|         |         |         |
RESET          |   20.006|   20.006|   20.020|   20.020|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.758|         |         |         |
GPIFII_PCLK_IN |    6.734|         |         |         |
RESET          |   10.571|   10.571|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.946|         |
RESET          |         |         |    2.103|    2.103|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 17:48:25 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



