
Toggle_Switch_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000334  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004c8  080004c8  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004c8  080004c8  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004c8  080004c8  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004c8  080004c8  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004c8  080004c8  000014c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004cc  080004cc  000014cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004d0  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  080004d4  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080004d4  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000008b1  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000219  00000000  00000000  000028e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000078  00000000  00000000  00002b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000051  00000000  00000000  00002b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dae7  00000000  00000000  00002bc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000075d  00000000  00000000  000106b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004f50e  00000000  00000000  00010e0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0006031b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000128  00000000  00000000  00060360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00060488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080004b0 	.word	0x080004b0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	080004b0 	.word	0x080004b0

080001d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	db0b      	blt.n	80001fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	f003 021f 	and.w	r2, r3, #31
 80001ec:	4907      	ldr	r1, [pc, #28]	@ (800020c <__NVIC_EnableIRQ+0x38>)
 80001ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f2:	095b      	lsrs	r3, r3, #5
 80001f4:	2001      	movs	r0, #1
 80001f6:	fa00 f202 	lsl.w	r2, r0, r2
 80001fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001fe:	bf00      	nop
 8000200:	370c      	adds	r7, #12
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	e000e100 	.word	0xe000e100

08000210 <GPIO_Init>:
volatile uint32_t led_period_ms = 1000;

/* ---------------- GPIO ---------------- */

static void GPIO_Init(void)
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
    /* Enable GPIOA clock */
    RCC->AHB1ENR |= (1U << 0);
 8000214:	4b1d      	ldr	r3, [pc, #116]	@ (800028c <GPIO_Init+0x7c>)
 8000216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000218:	4a1c      	ldr	r2, [pc, #112]	@ (800028c <GPIO_Init+0x7c>)
 800021a:	f043 0301 	orr.w	r3, r3, #1
 800021e:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PA5 as output */
    GPIOA->MODER &= ~(3U << (2 * 5));
 8000220:	4b1b      	ldr	r3, [pc, #108]	@ (8000290 <GPIO_Init+0x80>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a1a      	ldr	r2, [pc, #104]	@ (8000290 <GPIO_Init+0x80>)
 8000226:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800022a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U << (2 * 5));
 800022c:	4b18      	ldr	r3, [pc, #96]	@ (8000290 <GPIO_Init+0x80>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a17      	ldr	r2, [pc, #92]	@ (8000290 <GPIO_Init+0x80>)
 8000232:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000236:	6013      	str	r3, [r2, #0]

    /* PA2, PA3 (RX, TX) as alternate function (USART2) */
    GPIOA->MODER &= ~(3U << (2 * 2));
 8000238:	4b15      	ldr	r3, [pc, #84]	@ (8000290 <GPIO_Init+0x80>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a14      	ldr	r2, [pc, #80]	@ (8000290 <GPIO_Init+0x80>)
 800023e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000242:	6013      	str	r3, [r2, #0]
    GPIOA->MODER &= ~(3U << (2 * 3));
 8000244:	4b12      	ldr	r3, [pc, #72]	@ (8000290 <GPIO_Init+0x80>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a11      	ldr	r2, [pc, #68]	@ (8000290 <GPIO_Init+0x80>)
 800024a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800024e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (2U << (2 * 2));
 8000250:	4b0f      	ldr	r3, [pc, #60]	@ (8000290 <GPIO_Init+0x80>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a0e      	ldr	r2, [pc, #56]	@ (8000290 <GPIO_Init+0x80>)
 8000256:	f043 0320 	orr.w	r3, r3, #32
 800025a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (2U << (2 * 3));
 800025c:	4b0c      	ldr	r3, [pc, #48]	@ (8000290 <GPIO_Init+0x80>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	4a0b      	ldr	r2, [pc, #44]	@ (8000290 <GPIO_Init+0x80>)
 8000262:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000266:	6013      	str	r3, [r2, #0]

    /* AF7 for USART2 */
    GPIOA->AFR[0] |= (7U << (4 * 2));
 8000268:	4b09      	ldr	r3, [pc, #36]	@ (8000290 <GPIO_Init+0x80>)
 800026a:	6a1b      	ldr	r3, [r3, #32]
 800026c:	4a08      	ldr	r2, [pc, #32]	@ (8000290 <GPIO_Init+0x80>)
 800026e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000272:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |= (7U << (4 * 3));
 8000274:	4b06      	ldr	r3, [pc, #24]	@ (8000290 <GPIO_Init+0x80>)
 8000276:	6a1b      	ldr	r3, [r3, #32]
 8000278:	4a05      	ldr	r2, [pc, #20]	@ (8000290 <GPIO_Init+0x80>)
 800027a:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 800027e:	6213      	str	r3, [r2, #32]
}
 8000280:	bf00      	nop
 8000282:	46bd      	mov	sp, r7
 8000284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000288:	4770      	bx	lr
 800028a:	bf00      	nop
 800028c:	40023800 	.word	0x40023800
 8000290:	40020000 	.word	0x40020000

08000294 <UART2_Init>:

/* ---------------- UART ---------------- */

static void UART2_Init(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
    /* Enable USART2 clock */
    RCC->APB1ENR |= (1U << 17);
 8000298:	4b0f      	ldr	r3, [pc, #60]	@ (80002d8 <UART2_Init+0x44>)
 800029a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800029c:	4a0e      	ldr	r2, [pc, #56]	@ (80002d8 <UART2_Init+0x44>)
 800029e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002a2:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Baud rate = 115200 at16 MHz */
    USART2->BRR = 16000000 / 115200;
 80002a4:	4b0d      	ldr	r3, [pc, #52]	@ (80002dc <UART2_Init+0x48>)
 80002a6:	228a      	movs	r2, #138	@ 0x8a
 80002a8:	609a      	str	r2, [r3, #8]

    /* Enable RX, RX interrupt, USART */
    USART2->CR1 |= (1U << 2);   // RE
 80002aa:	4b0c      	ldr	r3, [pc, #48]	@ (80002dc <UART2_Init+0x48>)
 80002ac:	68db      	ldr	r3, [r3, #12]
 80002ae:	4a0b      	ldr	r2, [pc, #44]	@ (80002dc <UART2_Init+0x48>)
 80002b0:	f043 0304 	orr.w	r3, r3, #4
 80002b4:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= (1U << 5);   // RXNEIE
 80002b6:	4b09      	ldr	r3, [pc, #36]	@ (80002dc <UART2_Init+0x48>)
 80002b8:	68db      	ldr	r3, [r3, #12]
 80002ba:	4a08      	ldr	r2, [pc, #32]	@ (80002dc <UART2_Init+0x48>)
 80002bc:	f043 0320 	orr.w	r3, r3, #32
 80002c0:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= (1U << 13);  // UE
 80002c2:	4b06      	ldr	r3, [pc, #24]	@ (80002dc <UART2_Init+0x48>)
 80002c4:	68db      	ldr	r3, [r3, #12]
 80002c6:	4a05      	ldr	r2, [pc, #20]	@ (80002dc <UART2_Init+0x48>)
 80002c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002cc:	60d3      	str	r3, [r2, #12]

    NVIC_EnableIRQ(USART2_IRQn);
 80002ce:	2026      	movs	r0, #38	@ 0x26
 80002d0:	f7ff ff80 	bl	80001d4 <__NVIC_EnableIRQ>
}
 80002d4:	bf00      	nop
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	40023800 	.word	0x40023800
 80002dc:	40004400 	.word	0x40004400

080002e0 <TIM2_Init>:

/* ---------------- Timer ---------------- */

static void TIM2_Init(uint32_t period_ms)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	6078      	str	r0, [r7, #4]
    /* Enable TIM2 clock */
    RCC->APB1ENR |= (1U << 0);
 80002e8:	4b19      	ldr	r3, [pc, #100]	@ (8000350 <TIM2_Init+0x70>)
 80002ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002ec:	4a18      	ldr	r2, [pc, #96]	@ (8000350 <TIM2_Init+0x70>)
 80002ee:	f043 0301 	orr.w	r3, r3, #1
 80002f2:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Disable timer */
    TIM2->CR1 = 0;
 80002f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002f8:	2200      	movs	r2, #0
 80002fa:	601a      	str	r2, [r3, #0]

    /* 16 MHz / 16000 = 1 kHz â†’ 1 ms tick */
    TIM2->PSC = 16000 - 1;
 80002fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000300:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000304:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = period_ms - 1;
 8000306:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	3b01      	subs	r3, #1
 800030e:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable update interrupt */
    TIM2->DIER |= (1U << 0);
 8000310:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000314:	68db      	ldr	r3, [r3, #12]
 8000316:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	60d3      	str	r3, [r2, #12]

    /* Clear flag */
    TIM2->SR &= ~(1U << 0);
 8000320:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000324:	691b      	ldr	r3, [r3, #16]
 8000326:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800032a:	f023 0301 	bic.w	r3, r3, #1
 800032e:	6113      	str	r3, [r2, #16]

    NVIC_EnableIRQ(TIM2_IRQn);
 8000330:	201c      	movs	r0, #28
 8000332:	f7ff ff4f 	bl	80001d4 <__NVIC_EnableIRQ>

    /* Enable timer */
    TIM2->CR1 |= (1U << 0);
 8000336:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	6013      	str	r3, [r2, #0]
}
 8000346:	bf00      	nop
 8000348:	3708      	adds	r7, #8
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	40023800 	.word	0x40023800

08000354 <TIM2_IRQHandler>:

/* ---------------- ISRs ---------------- */

void TIM2_IRQHandler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
    if (TIM2->SR & (1U << 0))   // UIF
 8000358:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800035c:	691b      	ldr	r3, [r3, #16]
 800035e:	f003 0301 	and.w	r3, r3, #1
 8000362:	2b00      	cmp	r3, #0
 8000364:	d00d      	beq.n	8000382 <TIM2_IRQHandler+0x2e>
    {
        GPIOA->ODR ^= (1U << 5);  // Toggle LED
 8000366:	4b09      	ldr	r3, [pc, #36]	@ (800038c <TIM2_IRQHandler+0x38>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	4a08      	ldr	r2, [pc, #32]	@ (800038c <TIM2_IRQHandler+0x38>)
 800036c:	f083 0320 	eor.w	r3, r3, #32
 8000370:	6153      	str	r3, [r2, #20]
        TIM2->SR &= ~(1U << 0);   // Clear flag
 8000372:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000376:	691b      	ldr	r3, [r3, #16]
 8000378:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800037c:	f023 0301 	bic.w	r3, r3, #1
 8000380:	6113      	str	r3, [r2, #16]
    }
}
 8000382:	bf00      	nop
 8000384:	46bd      	mov	sp, r7
 8000386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038a:	4770      	bx	lr
 800038c:	40020000 	.word	0x40020000

08000390 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
    if (USART2->SR & (1U << 5)) // RXNE
 8000396:	4b15      	ldr	r3, [pc, #84]	@ (80003ec <USART2_IRQHandler+0x5c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	f003 0320 	and.w	r3, r3, #32
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d01e      	beq.n	80003e0 <USART2_IRQHandler+0x50>
    {
        char cmd = USART2->DR;
 80003a2:	4b12      	ldr	r3, [pc, #72]	@ (80003ec <USART2_IRQHandler+0x5c>)
 80003a4:	685b      	ldr	r3, [r3, #4]
 80003a6:	71fb      	strb	r3, [r7, #7]

        if (cmd == '1')
 80003a8:	79fb      	ldrb	r3, [r7, #7]
 80003aa:	2b31      	cmp	r3, #49	@ 0x31
 80003ac:	d104      	bne.n	80003b8 <USART2_IRQHandler+0x28>
        	led_period_ms = 1000;
 80003ae:	4b10      	ldr	r3, [pc, #64]	@ (80003f0 <USART2_IRQHandler+0x60>)
 80003b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	e00d      	b.n	80003d4 <USART2_IRQHandler+0x44>
        else if (cmd == '2')
 80003b8:	79fb      	ldrb	r3, [r7, #7]
 80003ba:	2b32      	cmp	r3, #50	@ 0x32
 80003bc:	d104      	bne.n	80003c8 <USART2_IRQHandler+0x38>
        	led_period_ms = 500;
 80003be:	4b0c      	ldr	r3, [pc, #48]	@ (80003f0 <USART2_IRQHandler+0x60>)
 80003c0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	e005      	b.n	80003d4 <USART2_IRQHandler+0x44>
        else if (cmd == '3')
 80003c8:	79fb      	ldrb	r3, [r7, #7]
 80003ca:	2b33      	cmp	r3, #51	@ 0x33
 80003cc:	d102      	bne.n	80003d4 <USART2_IRQHandler+0x44>
        	led_period_ms = 200;
 80003ce:	4b08      	ldr	r3, [pc, #32]	@ (80003f0 <USART2_IRQHandler+0x60>)
 80003d0:	22c8      	movs	r2, #200	@ 0xc8
 80003d2:	601a      	str	r2, [r3, #0]

        //Update Timer
        TIM2->ARR = led_period_ms - 1;
 80003d4:	4b06      	ldr	r3, [pc, #24]	@ (80003f0 <USART2_IRQHandler+0x60>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80003dc:	3b01      	subs	r3, #1
 80003de:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }
}
 80003e0:	bf00      	nop
 80003e2:	370c      	adds	r7, #12
 80003e4:	46bd      	mov	sp, r7
 80003e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ea:	4770      	bx	lr
 80003ec:	40004400 	.word	0x40004400
 80003f0:	20000000 	.word	0x20000000

080003f4 <main>:

/* ---------------- Main ---------------- */

int main(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
    GPIO_Init();
 80003f8:	f7ff ff0a 	bl	8000210 <GPIO_Init>
    UART2_Init();
 80003fc:	f7ff ff4a 	bl	8000294 <UART2_Init>
    TIM2_Init(led_period_ms);
 8000400:	4b03      	ldr	r3, [pc, #12]	@ (8000410 <main+0x1c>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4618      	mov	r0, r3
 8000406:	f7ff ff6b 	bl	80002e0 <TIM2_Init>

    while (1)
 800040a:	bf00      	nop
 800040c:	e7fd      	b.n	800040a <main+0x16>
 800040e:	bf00      	nop
 8000410:	20000000 	.word	0x20000000

08000414 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000414:	480d      	ldr	r0, [pc, #52]	@ (800044c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000416:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000418:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800041c:	480c      	ldr	r0, [pc, #48]	@ (8000450 <LoopForever+0x6>)
  ldr r1, =_edata
 800041e:	490d      	ldr	r1, [pc, #52]	@ (8000454 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000420:	4a0d      	ldr	r2, [pc, #52]	@ (8000458 <LoopForever+0xe>)
  movs r3, #0
 8000422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000424:	e002      	b.n	800042c <LoopCopyDataInit>

08000426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800042a:	3304      	adds	r3, #4

0800042c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800042c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800042e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000430:	d3f9      	bcc.n	8000426 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000432:	4a0a      	ldr	r2, [pc, #40]	@ (800045c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000434:	4c0a      	ldr	r4, [pc, #40]	@ (8000460 <LoopForever+0x16>)
  movs r3, #0
 8000436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000438:	e001      	b.n	800043e <LoopFillZerobss>

0800043a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800043a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800043c:	3204      	adds	r2, #4

0800043e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800043e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000440:	d3fb      	bcc.n	800043a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000442:	f000 f811 	bl	8000468 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000446:	f7ff ffd5 	bl	80003f4 <main>

0800044a <LoopForever>:

LoopForever:
  b LoopForever
 800044a:	e7fe      	b.n	800044a <LoopForever>
  ldr   r0, =_estack
 800044c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000450:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000454:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000458:	080004d0 	.word	0x080004d0
  ldr r2, =_sbss
 800045c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000460:	20000020 	.word	0x20000020

08000464 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000464:	e7fe      	b.n	8000464 <ADC_IRQHandler>
	...

08000468 <__libc_init_array>:
 8000468:	b570      	push	{r4, r5, r6, lr}
 800046a:	4d0d      	ldr	r5, [pc, #52]	@ (80004a0 <__libc_init_array+0x38>)
 800046c:	4c0d      	ldr	r4, [pc, #52]	@ (80004a4 <__libc_init_array+0x3c>)
 800046e:	1b64      	subs	r4, r4, r5
 8000470:	10a4      	asrs	r4, r4, #2
 8000472:	2600      	movs	r6, #0
 8000474:	42a6      	cmp	r6, r4
 8000476:	d109      	bne.n	800048c <__libc_init_array+0x24>
 8000478:	4d0b      	ldr	r5, [pc, #44]	@ (80004a8 <__libc_init_array+0x40>)
 800047a:	4c0c      	ldr	r4, [pc, #48]	@ (80004ac <__libc_init_array+0x44>)
 800047c:	f000 f818 	bl	80004b0 <_init>
 8000480:	1b64      	subs	r4, r4, r5
 8000482:	10a4      	asrs	r4, r4, #2
 8000484:	2600      	movs	r6, #0
 8000486:	42a6      	cmp	r6, r4
 8000488:	d105      	bne.n	8000496 <__libc_init_array+0x2e>
 800048a:	bd70      	pop	{r4, r5, r6, pc}
 800048c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000490:	4798      	blx	r3
 8000492:	3601      	adds	r6, #1
 8000494:	e7ee      	b.n	8000474 <__libc_init_array+0xc>
 8000496:	f855 3b04 	ldr.w	r3, [r5], #4
 800049a:	4798      	blx	r3
 800049c:	3601      	adds	r6, #1
 800049e:	e7f2      	b.n	8000486 <__libc_init_array+0x1e>
 80004a0:	080004c8 	.word	0x080004c8
 80004a4:	080004c8 	.word	0x080004c8
 80004a8:	080004c8 	.word	0x080004c8
 80004ac:	080004cc 	.word	0x080004cc

080004b0 <_init>:
 80004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b2:	bf00      	nop
 80004b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004b6:	bc08      	pop	{r3}
 80004b8:	469e      	mov	lr, r3
 80004ba:	4770      	bx	lr

080004bc <_fini>:
 80004bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004be:	bf00      	nop
 80004c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c2:	bc08      	pop	{r3}
 80004c4:	469e      	mov	lr, r3
 80004c6:	4770      	bx	lr
