<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GICR_IPRIORITYR&lt;n></title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_IPRIORITYR&lt;n>, Interrupt Priority Registers, n =
      0 - 7</h1><p>The GICR_IPRIORITYR&lt;n> characteristics are:</p><h2>Purpose</h2><p>Holds the priority of the corresponding interrupt for each SGI and PPI supported by the GIC.</p><h2>Configuration</h2><p></p><p><del>RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.</del></p><p>A copy of these registers is provided for each Redistributor.</p><p>These registers are configured as follows:</p><ul><li>GICR_IPRIORITYR0-GICR_IPRIORITYR3 store the priority of SGIs.
</li><li>GICR_IPRIORITYR4-GICR_IPRIORITYR7 store the priority of PPIs.
</li></ul><h2>Attributes</h2><p>GICR_IPRIORITYR&lt;n> is a 32-bit register.</p><h2>Field descriptions</h2><p>The GICR_IPRIORITYR&lt;n> bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#Priority_offset_3B_31">Priority_offset_3B</a></td><td class="lr" colspan="8"><a href="#Priority_offset_2B_23">Priority_offset_2B</a></td><td class="lr" colspan="8"><a href="#Priority_offset_1B_15">Priority_offset_1B</a></td><td class="lr" colspan="8"><a href="#Priority_offset_0B_7">Priority_offset_0B</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="Priority_offset_3B_31">Priority_offset_3B, bits [31:24]
                  </h4><p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 3. Lower priority values correspond to greater priority of the interrupt.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Priority_offset_2B_23">Priority_offset_2B, bits [23:16]
                  </h4><p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 2. Lower priority values correspond to greater priority of the interrupt.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Priority_offset_1B_15">Priority_offset_1B, bits [15:8]
                  </h4><p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 1. Lower priority values correspond to greater priority of the interrupt.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Priority_offset_0B_7">Priority_offset_0B, bits [7:0]
                  </h4><p>Interrupt priority value from an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> range, at byte offset 0. Lower priority values correspond to greater priority of the interrupt.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"></div><h2>Accessing the GICR_IPRIORITYR&lt;n></h2><p>These registers are used when affinity routing is enabled for the Security state of the interrupt. When affinity routing is not enabled the bits corresponding to the interrupt are RAZ/WI and <a href="ext-gicd_ipriorityrn.html">GICD_IPRIORITYR&lt;n></a> provides equivalent functionality.</p><p>These registers are used for SGIs and PPIs only. Equivalent functionality for SPIs is provided by <a href="ext-gicd_ipriorityrn.html">GICD_IPRIORITYR&lt;n></a>.</p><p>These registers are byte-accessible.</p><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0:</p><ul><li>A field that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.
</li><li>A Non-secure access to a field that corresponds to a Non-secure Group 1 interrupt behaves as described in <span class="xref">Software accesses of interrupt priority</span>.
</li></ul><div class="note"><span class="note-header">Note</span><p>Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.</p></div><h4>GICR_IPRIORITYR&lt;n> can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>SGI_base</td><td><span class="hexnumber">0x0400</span> + 4n</td><td>GICR_IPRIORITYR&lt;n></td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>