###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:25:49 2022
#  Design:            ToVerilog
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postCTS -outDir timingReports_postCTS
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  0.970
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |    0.427 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[0]                                          | BU_5VX1    | 0.000 |   0.500 |    0.427 | 
     | _77_38/FE_PHC364_DataIn_0_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX1    | 0.200 |   0.700 |    0.627 | 
     | _77_38/FE_PHC364_DataIn_0_/Q                       |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | HA_5VX1    | 0.000 |   0.700 |    0.627 | 
     | _77_38/g430/B                                      |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | HA_5VX1    | 0.269 |   0.970 |    0.897 | 
     | _77_38/g430/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | DFRRQ_5VX2 | 0.000 |   0.970 |    0.897 | 
     | 4]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.073 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.073 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.341 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.343 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.497 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.425 |    0.498 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.132 |   0.558 |    0.631 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.000 |   0.558 |    0.631 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.064 |   0.622 |    0.695 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.622 |    0.695 | 
     | 4]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  0.981
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   v   | DataIn[1]                                          |            |       |   0.500 |    0.414 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[1]                                          | BU_5VX2    | 0.001 |   0.501 |    0.414 | 
     | _77_38/FE_PHC365_DataIn_1_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.182 |   0.683 |    0.596 | 
     | _77_38/FE_PHC365_DataIn_1_/Q                       |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.683 |    0.596 | 
     | _77_38/g429/B                                      |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | FA_5VX1    | 0.299 |   0.981 |    0.895 | 
     | _77_38/g429/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | DFRRQ_5VX2 | 0.000 |   0.981 |    0.895 | 
     | 5]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.086 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.086 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.354 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.356 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.510 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.425 |    0.512 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.132 |   0.558 |    0.644 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.000 |   0.558 |    0.644 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.064 |   0.622 |    0.708 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.622 |    0.708 | 
     | 5]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[4]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.898
  Arrival Time                  0.986
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[4]                                          |   v   | DataIn[4]                                          |            |       |   0.500 |    0.412 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[4]                                          | BU_5VX2    | 0.001 |   0.501 |    0.413 | 
     | _77_38/FE_PHC359_DataIn_4_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.186 |   0.686 |    0.599 | 
     | _77_38/FE_PHC359_DataIn_4_/Q                       |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.686 |    0.599 | 
     | _77_38/g426/B                                      |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | FA_5VX1    | 0.299 |   0.986 |    0.898 | 
     | _77_38/g426/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | DFRRQ_5VX1 | 0.000 |   0.986 |    0.898 | 
     | 8]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.088 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.088 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.355 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.357 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.511 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.514 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.647 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.647 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.710 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.711 | 
     | 8]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  0.985
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |    0.409 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[2]                                          | BU_5VX2    | 0.001 |   0.501 |    0.410 | 
     | _77_38/FE_PHC363_DataIn_2_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.186 |   0.686 |    0.595 | 
     | _77_38/FE_PHC363_DataIn_2_/Q                       |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.686 |    0.595 | 
     | _77_38/g428/B                                      |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | FA_5VX1    | 0.299 |   0.985 |    0.895 | 
     | _77_38/g428/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | DFRRQ_5VX2 | 0.000 |   0.985 |    0.895 | 
     | 6]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.091 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.091 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.359 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.360 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.515 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.517 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.651 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.653 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.712 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.001 |   0.623 |    0.714 | 
     | 6]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[15]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[11]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  0.994
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[11]                                         |   v   | DataIn[11]                                         |            |       |   0.500 |    0.403 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[11]                                         | BU_5VX2    | 0.001 |   0.501 |    0.404 | 
     | _77_38/FE_PHC356_DataIn_11_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.187 |   0.688 |    0.592 | 
     | _77_38/FE_PHC356_DataIn_11_/Q                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.688 |    0.592 | 
     | _77_38/g419/B                                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | FA_5VX1    | 0.306 |   0.994 |    0.897 | 
     | _77_38/g419/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | DFRRQ_5VX1 | 0.000 |   0.994 |    0.897 | 
     | 15]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.097 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.097 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.365 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.366 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.520 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.524 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.656 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.656 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.720 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.623 |    0.720 | 
     | 15]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  0.995
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |    0.402 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[3]                                          | BU_5VX2    | 0.001 |   0.501 |    0.402 | 
     | _77_38/FE_PHC362_DataIn_3_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.192 |   0.693 |    0.595 | 
     | _77_38/FE_PHC362_DataIn_3_/Q                       |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.693 |    0.595 | 
     | _77_38/g427/B                                      |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | FA_5VX1    | 0.302 |   0.995 |    0.897 | 
     | _77_38/g427/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | DFRRQ_5VX1 | 0.000 |   0.995 |    0.897 | 
     | 7]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.098 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.098 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.366 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.368 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.522 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.524 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.659 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.660 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.720 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.721 | 
     | 7]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[16]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  1.000
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.396 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.398 | 
     | _77_38/FE_PHC368_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.191 |   0.693 |    0.589 | 
     | _77_38/FE_PHC368_DataIn_12_/Q                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.693 |    0.589 | 
     | _77_38/g418/B                                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | FA_5VX1    | 0.306 |   1.000 |    0.895 | 
     | _77_38/g418/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | DFRRQ_5VX2 | 0.000 |   1.000 |    0.895 | 
     | 16]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.104 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.104 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.372 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.374 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.528 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.531 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.664 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.664 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.727 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.623 |    0.727 | 
     | 16]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.007
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   v   | DataIn[8]                                          |            |       |   0.500 |    0.391 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[8]                                          | BU_5VX2    | 0.001 |   0.501 |    0.391 | 
     | _77_38/FE_PHC358_DataIn_8_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.193 |   0.694 |    0.585 | 
     | _77_38/FE_PHC358_DataIn_8_/Q                       |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.694 |    0.585 | 
     | _77_38/g422/B                                      |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | FA_5VX1    | 0.312 |   1.007 |    0.897 | 
     | _77_38/g422/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | DFRRQ_5VX1 | 0.000 |   1.007 |    0.897 | 
     | 12]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.109 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.109 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.377 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.379 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.533 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.536 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.669 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.669 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.732 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.733 | 
     | 12]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.013
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   v   | DataIn[5]                                          |            |       |   0.500 |    0.384 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[5]                                          | BU_5VX2    | 0.001 |   0.501 |    0.385 | 
     | _77_38/FE_PHC361_DataIn_5_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.201 |   0.702 |    0.586 | 
     | _77_38/FE_PHC361_DataIn_5_/Q                       |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.702 |    0.586 | 
     | _77_38/g425/B                                      |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | FA_5VX1    | 0.311 |   1.013 |    0.897 | 
     | _77_38/g425/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | DFRRQ_5VX1 | 0.000 |   1.013 |    0.897 | 
     | 9]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.116 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.116 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.384 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.385 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.540 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.543 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.675 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.675 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.739 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.739 | 
     | 9]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[7]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.014
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[7]                                          |   v   | DataIn[7]                                          |            |       |   0.500 |    0.383 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[7]                                          | BU_5VX2    | 0.000 |   0.500 |    0.383 | 
     | _77_38/FE_PHC360_DataIn_7_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.191 |   0.691 |    0.574 | 
     | _77_38/FE_PHC360_DataIn_7_/Q                       |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.691 |    0.574 | 
     | _77_38/g423/B                                      |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | FA_5VX1    | 0.322 |   1.014 |    0.897 | 
     | _77_38/g423/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | DFRRQ_5VX1 | 0.000 |   1.014 |    0.897 | 
     | 11]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.117 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.117 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.385 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.387 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.541 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.544 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.677 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.677 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.740 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.741 | 
     | 11]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[14]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.894
  Arrival Time                  1.023
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |       |   0.500 |    0.370 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[10]                                         | BU_5VX2    | 0.002 |   0.501 |    0.372 | 
     | _77_38/FE_PHC357_DataIn_10_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.195 |   0.696 |    0.566 | 
     | _77_38/FE_PHC357_DataIn_10_/Q                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.696 |    0.566 | 
     | _77_38/g420/B                                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | FA_5VX1    | 0.327 |   1.023 |    0.894 | 
     | _77_38/g420/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | DFRRQ_5VX2 | 0.000 |   1.023 |    0.894 | 
     | 14]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.130 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.130 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.398 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.399 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.553 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.003 |   0.427 |    0.556 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.132 |   0.559 |    0.689 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.000 |   0.559 |    0.689 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.064 |   0.623 |    0.752 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.623 |    0.753 | 
     | 14]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.890
  Arrival Time                  1.052
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   v   | DataIn[6]                                          |            |       |   0.500 |    0.339 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[6]                                          | BU_5VX2    | 0.000 |   0.500 |    0.339 | 
     | _77_38/FE_PHC366_DataIn_6_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.188 |   0.689 |    0.528 | 
     | _77_38/FE_PHC366_DataIn_6_/Q                       |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.689 |    0.528 | 
     | _77_38/g424/B                                      |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | FA_5VX1    | 0.363 |   1.052 |    0.890 | 
     | _77_38/g424/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | DFRRQ_5VX2 | 0.000 |   1.052 |    0.890 | 
     | 10]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.161 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.161 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.429 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.431 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.585 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.425 |    0.587 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.132 |   0.558 |    0.719 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.000 |   0.558 |    0.719 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.064 |   0.622 |    0.783 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.000 |   0.622 |    0.783 | 
     | 10]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[19]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.087
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.310 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.312 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.586 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.777 |    0.587 | 
     | _77_38/g415/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | FA_5VX1    | 0.310 |   1.087 |    0.897 | 
     | _77_38/g415/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | DFRRQ_5VX1 | 0.000 |   1.087 |    0.897 | 
     | 19]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.190 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.458 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.460 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.614 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.616 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.751 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.752 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.812 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.622 |    0.812 | 
     | 19]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[17]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.895
  Arrival Time                  1.086
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.308 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.311 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.585 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.001 |   0.777 |    0.585 | 
     | _77_38/g417/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | FA_5VX1    | 0.309 |   1.086 |    0.895 | 
     | _77_38/g417/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | DFRRQ_5VX2 | 0.000 |   1.086 |    0.895 | 
     | 17]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.192 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.192 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.460 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.461 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.615 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.618 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.752 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.753 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.813 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.001 |   0.623 |    0.814 | 
     | 17]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[13]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.891
  Arrival Time                  1.084
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |       |   0.500 |    0.307 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[9]                                          | BU_5VX2    | 0.001 |   0.501 |    0.308 | 
     | _77_38/FE_PHC367_DataIn_9_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.202 |   0.703 |    0.510 | 
     | _77_38/FE_PHC367_DataIn_9_/Q                       |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.703 |    0.510 | 
     | _77_38/g421/B                                      |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | FA_5VX1    | 0.381 |   1.084 |    0.891 | 
     | _77_38/g421/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | DFRRQ_5VX1 | 0.000 |   1.084 |    0.891 | 
     | 13]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.193 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.193 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.460 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.462 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.616 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.618 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.753 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.754 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.814 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.815 | 
     | 13]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[18]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.622
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.896
  Arrival Time                  1.097
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.299 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.301 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.575 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.001 |   0.777 |    0.576 | 
     | _77_38/g416/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | FA_5VX1    | 0.320 |   1.097 |    0.896 | 
     | _77_38/g416/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | DFRRQ_5VX1 | 0.000 |   1.097 |    0.896 | 
     | 18]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.201 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.201 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.469 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.471 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.625 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.627 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.762 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.763 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.823 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.622 |    0.823 | 
     | 18]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[20]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.897
  Arrival Time                  1.158
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.239 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.241 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.274 |   0.777 |    0.515 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | EO3_5VX1   | 0.000 |   0.777 |    0.516 | 
     | _77_38/g414/C                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | EO3_5VX1   | 0.381 |   1.158 |    0.897 | 
     | _77_38/g414/Q                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | DFRRQ_5VX1 | 0.000 |   1.158 |    0.897 | 
     | 20]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.261 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.261 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.529 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.531 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    0.685 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.002 |   0.426 |    0.687 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.135 |   0.560 |    0.822 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.001 |   0.562 |    0.823 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.060 |   0.621 |    0.883 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.623 |    0.884 | 
     | 20]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.619
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.888
  Arrival Time                  1.468
  Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   v   | DataIn[5]                                          |            |       |   0.500 |   -0.081 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[5]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.080 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.077 |   0.578 |   -0.003 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.578 |   -0.003 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.128 |   0.706 |    0.125 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.706 |    0.125 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.160 |   0.865 |    0.285 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.865 |    0.285 | 
     | _40_groupi/g5036/B                                 |       | _40_groupi/n_135                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.114 |   0.979 |    0.399 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.979 |    0.399 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX1  | 0.252 |   1.232 |    0.651 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX8    | 0.000 |   1.232 |    0.651 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   v   | DC_Out[6]                                          | BU_5VX8    | 0.233 |   1.465 |    0.884 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | DC_Out[6]                                          | DFRRQ_5VX1 | 0.003 |   1.468 |    0.888 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.581 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.581 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.848 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.269 |    0.850 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.004 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.007 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.143 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.144 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.055 |   0.618 |    1.199 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.619 |    1.199 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.891
  Arrival Time                  1.566
  Slack Time                    0.675
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |   -0.175 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.175 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.133 |   0.633 |   -0.041 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.633 |   -0.041 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.116 |   0.749 |    0.075 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.749 |    0.075 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.170 |   0.919 |    0.244 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.919 |    0.244 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.088 |   1.007 |    0.332 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0   | 0.000 |   1.007 |    0.332 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0   | 0.283 |   1.291 |    0.616 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6    | 0.000 |   1.291 |    0.616 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   v   | DC_Out[1]                                          | BU_5VX6    | 0.271 |   1.561 |    0.886 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | DC_Out[1]                                          | DFRRQ_5VX1 | 0.005 |   1.566 |    0.891 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.675 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.675 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    0.943 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    0.944 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.099 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.102 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.237 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.238 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    1.297 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    1.298 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.619
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.884
  Arrival Time                  1.647
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |       |   0.500 |   -0.263 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[10]                                         | NA2_5VX1   | 0.002 |   0.502 |   -0.261 | 
     | _40_groupi/FE_RC_1056_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.074 |   0.576 |   -0.187 | 
     | _40_groupi/FE_RC_1056_0/Q                          |       | _40_groupi/FE_RN_724_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.576 |   -0.187 | 
     | _40_groupi/FE_RC_1054_0/B                          |       | _40_groupi/FE_RN_724_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.107 |   0.683 |   -0.080 | 
     | _40_groupi/FE_RC_1054_0/Q                          |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.683 |   -0.080 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.162 |   0.845 |    0.082 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.000 |   0.845 |    0.082 | 
     | _40_groupi/g5109/C                                 |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.090 |   0.935 |    0.172 | 
     | _40_groupi/g5109/Q                                 |       | _40_groupi/n_202                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1   | 0.000 |   0.935 |    0.172 | 
     | _40_groupi/g5108/A                                 |       | _40_groupi/n_202                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1   | 0.281 |   1.216 |    0.453 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6    | 0.000 |   1.216 |    0.453 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   v   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX6    | 0.179 |   1.395 |    0.632 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/A                 |   v   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX1    | 0.001 |   1.396 |    0.633 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/Q                 |   v   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1    | 0.252 |   1.647 |    0.884 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   v   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | DFRRQ_5VX1 | 0.000 |   1.647 |    0.884 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.763 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.763 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.031 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.033 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.187 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.190 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.326 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.327 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.055 |   0.618 |    1.381 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.619 |    1.382 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.881
  Arrival Time                  1.687
  Slack Time                    0.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |   -0.306 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX1  | 0.000 |   0.500 |   -0.305 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.288 |   0.789 |   -0.017 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.789 |   -0.017 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.933 |    0.127 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.933 |    0.127 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.082 |   1.015 |    0.209 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   1.015 |    0.209 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.181 |   1.195 |    0.390 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   1.195 |    0.390 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | NA2_5VX4   | 0.130 |   1.326 |    0.520 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/A                  |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | BU_5VX1    | 0.002 |   1.327 |    0.522 | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/Q                  |   v   | DC_Out[3]                                          | BU_5VX1    | 0.359 |   1.686 |    0.881 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | DC_Out[3]                                          | DFRRQ_5VX1 | 0.000 |   1.687 |    0.881 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.806 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.806 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.074 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.075 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.229 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.232 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.368 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.564 |    1.369 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    1.428 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    1.429 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.873
  Arrival Time                  1.727
  Slack Time                    0.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |   -0.354 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.354 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.157 |   0.658 |   -0.196 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.658 |   -0.196 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.207 |   0.864 |    0.011 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   0.864 |    0.011 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.092 |   0.957 |    0.103 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.957 |    0.103 | 
     | _40_groupi/g5051/A                                 |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.172 |   1.129 |    0.275 | 
     | _40_groupi/g5051/Q                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   1.129 |    0.275 | 
     | _40_groupi/g5025/B                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.196 |   1.325 |    0.471 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   | 0.000 |   1.325 |    0.471 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[0]                                          | EN2_5VX4   | 0.398 |   1.722 |    0.868 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | DC_Out[0]                                          | DFRRQ_5VX1 | 0.004 |   1.727 |    0.873 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.854 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.854 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.122 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.123 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.277 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.281 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.416 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.417 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    1.476 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    1.477 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                             (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.630
+ Hold                          0.041
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.871
  Arrival Time                  1.776
  Slack Time                    0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   ^   | DataIn[9]                                          |            |       |   0.500 |   -0.405 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[9]                                          | NA2_5VX1   | 0.002 |   0.501 |   -0.404 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.100 |   0.601 |   -0.304 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.601 |   -0.304 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.114 |   0.715 |   -0.190 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.715 |   -0.190 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.103 |   0.818 |   -0.087 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.818 |   -0.087 | 
     | _40_groupi/g4985/C                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.114 |   0.932 |    0.026 | 
     | _40_groupi/g4985/Q                                 |       | _40_groupi/n_177                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.932 |    0.026 | 
     | _40_groupi/FE_RC_1112_0/B                          |       | _40_groupi/n_177                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.259 |   1.191 |    0.285 | 
     | _40_groupi/FE_RC_1112_0/Q                          |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8    | 0.000 |   1.191 |    0.285 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_RN_                                  | IN_5VX8    | 0.081 |   1.271 |    0.366 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/A                 |   v   | u_FI_Full1/FE_RN_                                  | BU_5VX1    | 0.000 |   1.272 |    0.367 | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/Q                 |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1    | 0.503 |   1.775 |    0.870 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | FE_OCPN184_DC_Out_11_                              | DFRRQ_5VX1 | 0.001 |   1.776 |    0.871 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.905 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    0.905 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    1.173 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    1.175 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    1.330 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    1.332 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    1.474 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.002 |   0.571 |    1.476 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.058 |   0.629 |    1.534 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.001 |   0.630 |    1.535 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.619
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.878
  Arrival Time                  1.826
  Slack Time                    0.948
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |   -0.448 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[3]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.448 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.124 |   0.625 |   -0.324 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.625 |   -0.324 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.124 |   0.748 |   -0.200 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.748 |   -0.200 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.176 |   0.924 |   -0.024 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.924 |   -0.024 | 
     | _40_groupi/g5032/B                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.139 |   1.063 |    0.115 | 
     | _40_groupi/g5032/Q                                 |       | _40_groupi/n_148                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.063 |    0.115 | 
     | _40_groupi/FE_RC_1123_0/B                          |       | _40_groupi/n_148                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | NA22_5VX2  | 0.246 |   1.309 |    0.361 | 
     | _40_groupi/FE_RC_1123_0/Q                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8    | 0.000 |   1.309 |    0.361 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   v   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX8    | 0.181 |   1.490 |    0.542 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/A                  |   v   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX2    | 0.002 |   1.491 |    0.543 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/Q                  |   v   | DC_Out[4]                                          | BU_5VX2    | 0.334 |   1.825 |    0.877 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | DC_Out[4]                                          | DFRRQ_5VX1 | 0.001 |   1.826 |    0.878 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.948 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.948 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.216 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.218 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.372 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.375 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.511 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.512 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.055 |   0.618 |    1.566 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.619 |    1.567 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.619
+ Hold                          0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.865
  Arrival Time                  1.964
  Slack Time                    1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |   -0.599 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[3]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.598 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.124 |   0.625 |   -0.474 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.625 |   -0.474 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.124 |   0.748 |   -0.351 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.748 |   -0.351 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.176 |   0.924 |   -0.175 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.924 |   -0.175 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.091 |   1.015 |   -0.084 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.015 |   -0.084 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2  | 0.291 |   1.305 |    0.206 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/A         |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1    | 0.001 |   1.306 |    0.207 | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/Q         |   v   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1    | 0.210 |   1.516 |    0.417 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   v   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1    | 0.000 |   1.516 |    0.417 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   v   | DC_Out[5]                                          | BU_5VX1    | 0.448 |   1.964 |    0.865 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | DC_Out[5]                                          | DFRRQ_5VX1 | 0.001 |   1.964 |    0.865 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.099 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.099 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.367 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.368 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.523 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.526 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.661 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.662 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.055 |   0.618 |    1.717 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.619 |    1.718 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.623
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.890
  Arrival Time                  2.002
  Slack Time                    1.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   ^   | DataIn[1]                                          |            |       |   0.500 |   -0.612 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[1]                                          | NA2_5VX1   | 0.001 |   0.500 |   -0.611 | 
     | _40_groupi/FE_RC_1072_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.099 |   0.600 |   -0.512 | 
     | _40_groupi/FE_RC_1072_0/Q                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.600 |   -0.512 | 
     | _40_groupi/FE_RC_1071_0/C                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.178 |   0.777 |   -0.334 | 
     | _40_groupi/FE_RC_1071_0/Q                          |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.777 |   -0.334 | 
     | _40_groupi/FE_RC_409_0/A                           |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.197 |   0.975 |   -0.137 | 
     | _40_groupi/FE_RC_409_0/Q                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.000 |   0.975 |   -0.137 | 
     | _40_groupi/FE_RC_416_0/B                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.078 |   1.053 |   -0.059 | 
     | _40_groupi/FE_RC_416_0/Q                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.053 |   -0.059 | 
     | _40_groupi/FE_RC_410_0/A                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2  | 0.253 |   1.306 |    0.194 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8    | 0.000 |   1.306 |    0.194 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX8    | 0.206 |   1.512 |    0.400 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX1    | 0.003 |   1.515 |    0.403 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/Q                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.221 |   1.736 |    0.624 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.000 |   1.736 |    0.624 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/Q                  |   v   | DC_Out[2]                                          | BU_5VX1    | 0.266 |   2.002 |    0.890 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | DC_Out[2]                                          | DFRRQ_5VX1 | 0.000 |   2.002 |    0.890 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.112 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.112 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.380 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.381 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.535 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.539 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.674 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.675 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.059 |   0.622 |    1.734 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.623 |    1.735 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.628
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.892
  Arrival Time                  2.007
  Slack Time                    1.116
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |       |   0.500 |   -0.616 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   | 0.000 |   0.500 |   -0.615 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.310 |   0.810 |   -0.305 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.810 |   -0.305 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.133 |   0.943 |   -0.173 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.943 |   -0.173 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.164 |   1.107 |   -0.009 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.000 |   1.107 |   -0.009 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.098 |   1.205 |    0.090 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.000 |   1.205 |    0.090 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.123 |   1.329 |    0.213 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX6    | 0.000 |   1.329 |    0.213 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | IN_5VX6    | 0.094 |   1.422 |    0.307 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | BU_5VX3    | 0.000 |   1.423 |    0.307 | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/Q                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX3    | 0.281 |   1.704 |    0.588 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX1    | 0.002 |   1.706 |    0.590 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/Q                  |   v   | DC_Out[8]                                          | BU_5VX1    | 0.301 |   2.007 |    0.892 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   v   | DC_Out[8]                                          | DFRRQ_5VX1 | 0.000 |   2.007 |    0.892 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.116 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.116 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.383 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.385 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    1.540 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    1.542 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5 | BU_5VX16   | 0.142 |   0.569 |    1.685 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5 | IN_5VX8    | 0.003 |   0.572 |    1.688 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9 | IN_5VX8    | 0.055 |   0.627 |    1.743 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   ^   | clk__L4_N9 | DFRRQ_5VX1 | 0.001 |   0.628 |    1.743 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                             (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.630
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.841
  Arrival Time                  1.964
  Slack Time                    1.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |       |   0.500 |   -0.623 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[9]                                          | NA2_5VX1   | 0.002 |   0.501 |   -0.621 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.117 |   0.618 |   -0.504 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.618 |   -0.504 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.099 |   0.717 |   -0.405 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.717 |   -0.405 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.162 |   0.879 |   -0.243 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.879 |   -0.243 | 
     | _40_groupi/g5028/B                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.075 |   0.954 |   -0.169 | 
     | _40_groupi/g5028/Q                                 |       | _40_groupi/n_152                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2   | 0.000 |   0.954 |   -0.169 | 
     | _40_groupi/g5093/B                                 |       | _40_groupi/n_152                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | EN2_5VX2   | 0.187 |   1.141 |    0.018 | 
     | _40_groupi/g5093/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/A                 |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | BU_5VX1    | 0.000 |   1.141 |    0.018 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/Q                 |   v   | DC_Out[10]                                         | BU_5VX1    | 0.822 |   1.964 |    0.841 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   v   | DC_Out[10]                                         | DFRRQ_5VX1 | 0.001 |   1.964 |    0.841 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    1.123 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.000 |   0.000 |    1.123 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.268 |   0.268 |    1.391 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.002 |   0.270 |    1.393 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.155 |   0.425 |    1.548 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.002 |   0.427 |    1.549 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.142 |   0.568 |    1.691 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.002 |   0.571 |    1.694 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.058 |   0.629 |    1.752 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.001 |   0.630 |    1.753 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.619
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.836
  Arrival Time                  2.009
  Slack Time                    1.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |            |       |   0.500 |   -0.673 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.672 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.067 |   0.568 |   -0.605 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.568 |   -0.605 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.127 |   0.695 |   -0.478 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.695 |   -0.478 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.104 |   0.799 |   -0.373 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | BU_5VX2    | 0.000 |   0.799 |   -0.373 | 
     | _40_groupi/FE_OCPC325_n_135/A                      |       | _40_groupi/n_135                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | BU_5VX2    | 0.184 |   0.983 |   -0.189 | 
     | _40_groupi/FE_OCPC325_n_135/Q                      |       | _40_groupi/FE_OCPN325_n_135                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.983 |   -0.189 | 
     | _40_groupi/FE_RC_923_0/A                           |       | _40_groupi/FE_OCPN325_n_135                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.128 |   1.111 |   -0.061 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2   | 0.000 |   1.111 |   -0.061 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2   | 0.227 |   1.338 |    0.166 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX6    | 0.000 |   1.338 |    0.166 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX6    | 0.156 |   1.494 |    0.321 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/A                  |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX1    | 0.000 |   1.494 |    0.321 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/Q                  |   v   | DC_Out[7]                                          | BU_5VX1    | 0.514 |   2.008 |    0.835 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   v   | DC_Out[7]                                          | DFRRQ_5VX4 | 0.001 |   2.009 |    0.836 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.173 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.173 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.441 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.442 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.154 |   0.424 |    1.596 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.427 |    1.599 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.136 |   0.562 |    1.735 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.001 |   0.563 |    1.736 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.055 |   0.618 |    1.791 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   ^   | clk__L4_N1 | DFRRQ_5VX4 | 0.001 |   0.619 |    1.791 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.633
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.875
  Arrival Time                  2.473
  Slack Time                    1.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   ^   | DataIn[8]                                          |            |       |   0.500 |   -1.097 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[8]                                          | CAG_5VX1   | 0.001 |   0.501 |   -1.096 | 
     | _40_groupi/FE_RC_965_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.322 |   0.823 |   -0.775 | 
     | _40_groupi/FE_RC_965_0/CO                          |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.823 |   -0.775 | 
     | _40_groupi/g5059/B                                 |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.967 |   -0.631 | 
     | _40_groupi/g5059/Q                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.000 |   0.967 |   -0.631 | 
     | _40_groupi/g5083/A                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.233 |   1.200 |   -0.398 | 
     | _40_groupi/g5083/Q                                 |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   1.200 |   -0.398 | 
     | _40_groupi/FE_RC_22_0/B                            |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.134 |   1.334 |   -0.263 | 
     | _40_groupi/FE_RC_22_0/Q                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   1.334 |   -0.263 | 
     | _40_groupi/FE_RC_21_0/A                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | NA2_5VX4   | 0.108 |   1.442 |   -0.155 | 
     | _40_groupi/FE_RC_21_0/Q                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.442 |   -0.155 | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.229 |   1.671 |    0.074 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.671 |    0.074 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.274 |   1.945 |    0.348 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.945 |    0.348 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/Q                  |   v   | DC_Out[9]                                          | BU_5VX1    | 0.525 |   2.471 |    0.873 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   v   | DC_Out[9]                                          | DFRRQ_5VX1 | 0.002 |   2.473 |    0.875 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.597 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    1.597 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.268 |   0.268 |    1.865 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.270 |    1.867 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.155 |   0.425 |    2.022 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.002 |   0.427 |    2.024 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5 | BU_5VX16   | 0.142 |   0.569 |    2.167 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5 | IN_5VX8    | 0.003 |   0.572 |    2.169 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8 | IN_5VX8    | 0.061 |   0.633 |    2.230 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   ^   | clk__L4_N8 | DFRRQ_5VX1 | 0.001 |   0.633 |    2.231 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   DC_Out[6] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.446
  Slack Time                    1.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |       |   0.500 |   -1.246 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.245 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.067 |   0.568 |   -1.178 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.568 |   -1.178 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.127 |   0.695 |   -1.051 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.695 |   -1.051 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.104 |   0.799 |   -0.947 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.799 |   -0.947 | 
     | _40_groupi/g5036/B                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.164 |   0.963 |   -0.783 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.963 |   -0.783 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX1 | 0.227 |   1.190 |   -0.556 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   ^   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX8   | 0.000 |   1.190 |   -0.556 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   ^   | DC_Out[6]                                          | BU_5VX8   | 0.252 |   1.442 |   -0.304 | 
     | DC_Out[6]                                          |   ^   | DC_Out[6]                                          | ToVerilog | 0.004 |   1.446 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   DC_Out[1] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.531
  Slack Time                    1.831
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |           |       |   0.500 |   -1.331 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1  | 0.000 |   0.500 |   -1.331 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.133 |   0.633 |   -1.198 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.633 |   -1.198 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.116 |   0.749 |   -1.082 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.000 |   0.749 |   -1.082 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.170 |   0.919 |   -0.912 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.919 |   -0.912 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.088 |   1.007 |   -0.824 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0  | 0.000 |   1.007 |   -0.824 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0  | 0.228 |   1.235 |   -0.596 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6   | 0.000 |   1.235 |   -0.596 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   ^   | DC_Out[1]                                          | BU_5VX6   | 0.289 |   1.524 |   -0.307 | 
     | DC_Out[1]                                          |   ^   | DC_Out[1]                                          | ToVerilog | 0.007 |   1.531 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   DC_Out[0] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.635
  Slack Time                    1.935
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |   -1.435 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -1.435 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.157 |   0.658 |   -1.278 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.658 |   -1.278 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.207 |   0.864 |   -1.071 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   0.864 |   -1.071 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.092 |   0.957 |   -0.979 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.957 |   -0.979 | 
     | _40_groupi/g5051/A                                 |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.172 |   1.129 |   -0.806 | 
     | _40_groupi/g5051/Q                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   1.129 |   -0.806 | 
     | _40_groupi/g5025/B                                 |       | _40_groupi/n_137                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.196 |   1.325 |   -0.611 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   | 0.000 |   1.325 |   -0.611 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DC_Out[0]                                          | EN2_5VX4   | 0.306 |   1.630 |   -0.305 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |       |         |          | 
     | DC_Out[0]                                          |   ^   | DC_Out[0]                                          | ToVerilog  | 0.005 |   1.635 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   DC_Out[3] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[2] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.687
  Slack Time                    1.987
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |           |       |   0.500 |   -1.487 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX1 | 0.000 |   0.500 |   -1.487 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.288 |   0.789 |   -1.198 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.789 |   -1.198 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.144 |   0.933 |   -1.054 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.933 |   -1.054 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.082 |   1.015 |   -0.972 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   1.015 |   -0.972 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.181 |   1.195 |   -0.792 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.000 |   1.195 |   -0.792 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | NA2_5VX4  | 0.130 |   1.326 |   -0.661 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/A                  |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | BU_5VX1   | 0.002 |   1.327 |   -0.660 | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/Q                  |   v   | DC_Out[3]                                          | BU_5VX1   | 0.359 |   1.686 |   -0.301 | 
     | DC_Out[3]                                          |   v   | DC_Out[3]                                          | ToVerilog | 0.001 |   1.687 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   DC_Out[4] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[3] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.821
  Slack Time                    2.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[3]                                          |   ^   | DataIn[3]                                          |           |       |   0.500 |   -1.621 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[3]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.621 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.106 |   0.606 |   -1.515 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.606 |   -1.515 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.137 |   0.744 |   -1.378 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.744 |   -1.378 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.107 |   0.850 |   -1.271 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.850 |   -1.271 | 
     | _40_groupi/g5032/B                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.193 |   1.043 |   -1.078 | 
     | _40_groupi/g5032/Q                                 |       | _40_groupi/n_148                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   1.043 |   -1.078 | 
     | _40_groupi/FE_RC_1123_0/B                          |       | _40_groupi/n_148                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | NA22_5VX2 | 0.227 |   1.270 |   -0.851 | 
     | _40_groupi/FE_RC_1123_0/Q                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8   | 0.000 |   1.270 |   -0.851 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   ^   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX8   | 0.206 |   1.477 |   -0.645 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/A                  |   ^   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX2   | 0.002 |   1.478 |   -0.643 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/Q                  |   ^   | DC_Out[4]                                          | BU_5VX2   | 0.342 |   1.820 |   -0.301 | 
     | DC_Out[4]                                          |   ^   | DC_Out[4]                                          | ToVerilog | 0.001 |   1.821 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   DC_Out[5] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[3] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.889
  Slack Time                    2.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[3]                                          |   ^   | DataIn[3]                                          |           |       |   0.500 |   -1.689 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[3]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.689 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.106 |   0.606 |   -1.583 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.606 |   -1.583 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.137 |   0.744 |   -1.446 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.744 |   -1.446 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.107 |   0.850 |   -1.339 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.850 |   -1.339 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.107 |   0.957 |   -1.232 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.957 |   -1.232 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2 | 0.291 |   1.248 |   -0.941 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/A         |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1   | 0.001 |   1.249 |   -0.940 | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/Q         |   ^   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1   | 0.206 |   1.455 |   -0.734 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   ^   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1   | 0.000 |   1.455 |   -0.734 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   ^   | DC_Out[5]                                          | BU_5VX1   | 0.434 |   1.889 |   -0.300 | 
     | DC_Out[5]                                          |   ^   | DC_Out[5]                                          | ToVerilog | 0.000 |   1.889 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   DC_Out[10] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[9]  (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.925
  Slack Time                    2.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |           |       |   0.500 |   -1.725 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[9]                                          | NA2_5VX1  | 0.002 |   0.502 |   -1.723 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.117 |   0.618 |   -1.607 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.618 |   -1.607 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.099 |   0.717 |   -1.507 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.717 |   -1.507 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.162 |   0.880 |   -1.345 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.880 |   -1.345 | 
     | _40_groupi/g5028/B                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.075 |   0.954 |   -1.271 | 
     | _40_groupi/g5028/Q                                 |       | _40_groupi/n_152                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2  | 0.000 |   0.954 |   -1.271 | 
     | _40_groupi/g5093/B                                 |       | _40_groupi/n_152                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | EN2_5VX2  | 0.185 |   1.139 |   -1.086 | 
     | _40_groupi/g5093/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/A                 |   ^   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | BU_5VX1   | 0.000 |   1.139 |   -1.086 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/Q                 |   ^   | DC_Out[10]                                         | BU_5VX1   | 0.781 |   1.921 |   -0.304 | 
     | DC_Out[10]                                         |   ^   | DC_Out[10]                                         | ToVerilog | 0.004 |   1.925 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   Env_Out[12]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.956
  Slack Time                    2.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.256 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.256 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -1.988 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -1.986 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -1.831 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -1.829 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |   -1.687 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.684 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |   -1.623 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.633 |   -1.623 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.818 |   1.451 |   -0.805 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/C  |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | EO3_5VX1   | 0.003 |   1.454 |   -0.802 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/Q  |   ^   | Env_Out[12]                                        | EO3_5VX1   | 0.502 |   1.956 |   -0.300 | 
     | Env_Out[12]                                        |   ^   | Env_Out[12]                                        | ToVerilog  | 0.000 |   1.956 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   DC_Out[2] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[1] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.002
  Slack Time                    2.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   ^   | DataIn[1]                                          |            |       |   0.500 |   -1.802 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[1]                                          | NA2_5VX1   | 0.001 |   0.500 |   -1.801 | 
     | _40_groupi/FE_RC_1072_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.099 |   0.600 |   -1.702 | 
     | _40_groupi/FE_RC_1072_0/Q                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.600 |   -1.702 | 
     | _40_groupi/FE_RC_1071_0/C                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.178 |   0.778 |   -1.524 | 
     | _40_groupi/FE_RC_1071_0/Q                          |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.778 |   -1.524 | 
     | _40_groupi/FE_RC_409_0/A                           |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.197 |   0.975 |   -1.327 | 
     | _40_groupi/FE_RC_409_0/Q                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.000 |   0.975 |   -1.327 | 
     | _40_groupi/FE_RC_416_0/B                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.078 |   1.053 |   -1.249 | 
     | _40_groupi/FE_RC_416_0/Q                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.053 |   -1.249 | 
     | _40_groupi/FE_RC_410_0/A                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2  | 0.253 |   1.306 |   -0.996 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8    | 0.000 |   1.306 |   -0.996 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX8    | 0.206 |   1.512 |   -0.789 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX1    | 0.003 |   1.515 |   -0.787 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/Q                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.221 |   1.736 |   -0.566 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.000 |   1.736 |   -0.566 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/Q                  |   v   | DC_Out[2]                                          | BU_5VX1    | 0.266 |   2.002 |   -0.300 | 
     | DC_Out[2]                                          |   v   | DC_Out[2]                                          | ToVerilog  | 0.000 |   2.002 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   DC_Out[8] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[6] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.007
  Slack Time                    2.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |       |   0.500 |   -1.807 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   | 0.000 |   0.500 |   -1.807 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.310 |   0.810 |   -1.497 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.810 |   -1.497 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.133 |   0.943 |   -1.364 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.943 |   -1.364 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.164 |   1.107 |   -1.200 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.000 |   1.107 |   -1.200 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.098 |   1.205 |   -1.102 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.000 |   1.205 |   -1.102 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.123 |   1.329 |   -0.979 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX6    | 0.000 |   1.329 |   -0.979 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | IN_5VX6    | 0.094 |   1.422 |   -0.885 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | BU_5VX3    | 0.000 |   1.423 |   -0.884 | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/Q                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX3    | 0.281 |   1.704 |   -0.603 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX1    | 0.002 |   1.706 |   -0.601 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/Q                  |   v   | DC_Out[8]                                          | BU_5VX1    | 0.301 |   2.007 |   -0.300 | 
     | DC_Out[8]                                          |   v   | DC_Out[8]                                          | ToVerilog  | 0.000 |   2.007 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   DC_Out[7] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.009
  Slack Time                    2.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |       |   0.500 |   -1.809 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.809 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.067 |   0.567 |   -1.742 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.567 |   -1.742 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.127 |   0.695 |   -1.615 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.695 |   -1.615 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.104 |   0.799 |   -1.510 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | BU_5VX2   | 0.000 |   0.799 |   -1.510 | 
     | _40_groupi/FE_OCPC325_n_135/A                      |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | BU_5VX2   | 0.184 |   0.983 |   -1.326 | 
     | _40_groupi/FE_OCPC325_n_135/Q                      |       | _40_groupi/FE_OCPN325_n_135                        |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.000 |   0.983 |   -1.326 | 
     | _40_groupi/FE_RC_923_0/A                           |       | _40_groupi/FE_OCPN325_n_135                        |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.128 |   1.111 |   -1.198 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2  | 0.000 |   1.111 |   -1.198 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2  | 0.227 |   1.338 |   -0.971 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX6   | 0.000 |   1.338 |   -0.971 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX6   | 0.156 |   1.494 |   -0.816 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/A                  |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX1   | 0.000 |   1.494 |   -0.816 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/Q                  |   v   | DC_Out[7]                                          | BU_5VX1   | 0.514 |   2.008 |   -0.302 | 
     | DC_Out[7]                                          |   v   | DC_Out[7]                                          | ToVerilog | 0.002 |   2.009 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   Env_Out[9]                                                      (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.021
  Slack Time                    2.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.321 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.321 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.053 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.051 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -1.896 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -1.894 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |   -1.752 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.749 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |   -1.688 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.633 |   -1.688 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.818 |   1.451 |   -0.869 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | IN_5VX1    | 0.003 |   1.454 |   -0.866 | 
     | 06_0/A                                             |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | IN_5VX1    | 0.097 |   1.552 |   -0.769 | 
     | 06_0/Q                                             |       | 1_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  | 0.000 |   1.552 |   -0.769 | 
     | 05_0/A                                             |       | 1_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  | 0.178 |   1.730 |   -0.591 | 
     | 05_0/Q                                             |       | 2_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  | 0.000 |   1.730 |   -0.591 | 
     | 02_0/A                                             |       | 2_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  | 0.119 |   1.849 |   -0.472 | 
     | 02_0/Q                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | NA22_5VX1  | 0.000 |   1.849 |   -0.472 | 
     | 01_0/C                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[9]                                         | NA22_5VX1  | 0.172 |   2.021 |   -0.300 | 
     | 01_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[9]                                         |   ^   | Env_Out[9]                                         | ToVerilog  | 0.000 |   2.021 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   Env_Out[11]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.037
  Slack Time                    2.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.338 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.338 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.070 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.068 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -1.913 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -1.911 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |   -1.768 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.766 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |   -1.705 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.633 |   -1.704 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.818 |   1.451 |   -0.886 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/A |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA2_5VX1   | 0.003 |   1.454 |   -0.883 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2_5VX1   | 0.250 |   1.704 |   -0.634 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/B |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2I1_5VX1 | 0.000 |   1.704 |   -0.634 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/Q |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA2I1_5VX1 | 0.136 |   1.840 |   -0.497 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA22_5VX2  | 0.000 |   1.840 |   -0.497 | 
     | 029_0/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | Env_Out[11]                                        | NA22_5VX2  | 0.197 |   2.037 |   -0.300 | 
     | 029_0/Q                                            |       |                                                    |            |       |         |          | 
     | Env_Out[11]                                        |   v   | Env_Out[11]                                        | ToVerilog  | 0.000 |   2.037 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   Env_Out[10]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.074
  Slack Time                    2.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.374 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.374 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.106 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.104 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -1.949 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -1.947 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |   -1.805 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.802 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |   -1.741 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.633 |   -1.741 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.818 |   1.451 |   -0.923 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/B |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NO2_5VX2   | 0.003 |   1.454 |   -0.920 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NO2_5VX2   | 0.168 |   1.623 |   -0.751 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/A |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NA2I1_5VX1 | 0.000 |   1.623 |   -0.751 | 
     | N                                                  |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | NA2I1_5VX1 | 0.229 |   1.852 |   -0.523 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/A  |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | EN2_5VX0   | 0.000 |   1.852 |   -0.523 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/Q  |   ^   | Env_Out[10]                                        | EN2_5VX0   | 0.222 |   2.074 |   -0.300 | 
     | Env_Out[10]                                        |   ^   | Env_Out[10]                                        | ToVerilog  | 0.000 |   2.074 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   DC_Out[11] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[9]  (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.155
  Slack Time                    2.454
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[9]                                          |   ^   | DataIn[9]                                          |           |       |   0.500 |   -1.955 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[9]                                          | NA2_5VX1  | 0.002 |   0.501 |   -1.953 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.100 |   0.601 |   -1.853 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.601 |   -1.853 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.114 |   0.715 |   -1.740 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.715 |   -1.740 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.103 |   0.818 |   -1.637 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.818 |   -1.637 | 
     | _40_groupi/g4985/C                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.114 |   0.932 |   -1.523 | 
     | _40_groupi/g4985/Q                                 |       | _40_groupi/n_177                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.932 |   -1.523 | 
     | _40_groupi/FE_RC_1112_0/B                          |       | _40_groupi/n_177                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.259 |   1.191 |   -1.264 | 
     | _40_groupi/FE_RC_1112_0/Q                          |       | _40_groupi/n_181                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8   | 0.000 |   1.191 |   -1.264 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_RN_                                  | IN_5VX8   | 0.081 |   1.271 |   -1.183 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/A                 |   v   | u_FI_Full1/FE_RN_                                  | BU_5VX1   | 0.000 |   1.272 |   -1.183 | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/Q                 |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1   | 0.503 |   1.775 |   -0.680 | 
     | FE_OCPC185_DC_Out_11_/A                            |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1   | 0.001 |   1.776 |   -0.679 | 
     | FE_OCPC185_DC_Out_11_/Q                            |   v   | DC_Out[11]                                         | BU_5VX1   | 0.379 |   2.155 |   -0.300 | 
     | DC_Out[11]                                         |   v   | DC_Out[11]                                         | ToVerilog | 0.000 |   2.155 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   DC_Out[12] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[10] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.169
  Slack Time                    2.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |           |       |   0.500 |   -1.969 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[10]                                         | NA2_5VX1  | 0.002 |   0.502 |   -1.967 | 
     | _40_groupi/FE_RC_1056_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.074 |   0.576 |   -1.893 | 
     | _40_groupi/FE_RC_1056_0/Q                          |       | _40_groupi/FE_RN_724_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.576 |   -1.893 | 
     | _40_groupi/FE_RC_1054_0/B                          |       | _40_groupi/FE_RN_724_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.107 |   0.683 |   -1.786 | 
     | _40_groupi/FE_RC_1054_0/Q                          |       | _40_groupi/n_208                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.683 |   -1.786 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.162 |   0.845 |   -1.624 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1 | 0.000 |   0.845 |   -1.624 | 
     | _40_groupi/g5109/C                                 |       | _40_groupi/n_140                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1 | 0.090 |   0.935 |   -1.534 | 
     | _40_groupi/g5109/Q                                 |       | _40_groupi/n_202                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1  | 0.000 |   0.935 |   -1.534 | 
     | _40_groupi/g5108/A                                 |       | _40_groupi/n_202                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1  | 0.219 |   1.154 |   -1.316 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6   | 0.000 |   1.154 |   -1.316 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   ^   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX6   | 0.231 |   1.385 |   -1.085 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/A                 |   ^   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX1   | 0.001 |   1.385 |   -1.084 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/Q                 |   ^   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1   | 0.251 |   1.636 |   -0.833 | 
     | u_FI_Full1/FE_OCPC250_DC_Out_12_/A                 |   ^   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1   | 0.000 |   1.636 |   -0.833 | 
     | u_FI_Full1/FE_OCPC250_DC_Out_12_/Q                 |   ^   | DC_Out[12]                                         | BU_5VX1   | 0.530 |   2.166 |   -0.303 | 
     | DC_Out[12]                                         |   ^   | DC_Out[12]                                         | ToVerilog | 0.003 |   2.169 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   Env_Out[6]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.405
  Slack Time                    2.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.705 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.705 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.437 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.435 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -2.280 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -2.278 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |   -2.136 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -2.133 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |   -2.072 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.633 |   -2.072 | 
     | ut1_reg[8]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.666 |   1.300 |   -1.405 | 
     | ut1_reg[8]/Q                                       |       | ut1[8]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | EO2_5VX1   | 0.000 |   1.300 |   -1.405 | 
     | ul_91_41/g923/B                                    |       | ut1[8]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | EO2_5VX1   | 0.274 |   1.574 |   -1.131 | 
     | ul_91_41/g923/Q                                    |       | ul_91_41/n_24                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.574 |   -1.131 | 
     | ul_91_41/g890/B                                    |       | ul_91_41/n_24                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.350 |   1.924 |   -0.781 | 
     | ul_91_41/g890/S                                    |       | 1_cast_1[24]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.924 |   -0.781 | 
     | 81_0/A                                             |       | 1_cast_1[24]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  | 0.171 |   2.096 |   -0.609 | 
     | 81_0/Q                                             |       | 70_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  | 0.000 |   2.096 |   -0.609 | 
     | 76_0/A                                             |       | 70_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | Env_Out[6]                                         | NA22_5VX1  | 0.309 |   2.405 |   -0.300 | 
     | 76_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[6]                                         |   ^   | Env_Out[6]                                         | ToVerilog  | 0.000 |   2.405 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   Env_Out[7]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.445
  Slack Time                    2.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.745 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.745 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.477 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.475 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -2.320 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -2.318 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |   -2.175 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -2.173 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |   -2.112 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.633 |   -2.111 | 
     | ut1_reg[9]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.592 |   1.225 |   -1.520 | 
     | ut1_reg[9]/Q                                       |       | ut1[9]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | IN_5VX1    | 0.000 |   1.225 |   -1.519 | 
     | ul_91_41/g940/A                                    |       | ut1[9]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | IN_5VX1    | 0.109 |   1.334 |   -1.411 | 
     | ul_91_41/g940/Q                                    |       | ul_91_41/n_4                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   | 0.000 |   1.334 |   -1.411 | 
     | ul_91_41/g932/B                                    |       | ul_91_41/n_4                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   | 0.295 |   1.629 |   -1.115 | 
     | ul_91_41/g932/CO                                   |       | ul_91_41/n_12                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.629 |   -1.115 | 
     | ul_91_41/g889/B                                    |       | ul_91_41/n_12                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.345 |   1.975 |   -0.770 | 
     | ul_91_41/g889/S                                    |       | 1_cast_1[25]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.975 |   -0.770 | 
     | 76_0/A                                             |       | 1_cast_1[25]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX1  | 0.178 |   2.153 |   -0.592 | 
     | 76_0/Q                                             |       | 04_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX1  | 0.000 |   2.153 |   -0.592 | 
     | 71_0/A                                             |       | 04_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[7]                                         | NA22_5VX1  | 0.291 |   2.444 |   -0.300 | 
     | 71_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[7]                                         |   ^   | Env_Out[7]                                         | ToVerilog  | 0.000 |   2.445 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   DC_Out[9] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[8] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.473
  Slack Time                    2.773
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   ^   | DataIn[8]                                          |            |       |   0.500 |   -2.273 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[8]                                          | CAG_5VX1   | 0.001 |   0.501 |   -2.272 | 
     | _40_groupi/FE_RC_965_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.322 |   0.823 |   -1.950 | 
     | _40_groupi/FE_RC_965_0/CO                          |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.823 |   -1.950 | 
     | _40_groupi/g5059/B                                 |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.967 |   -1.806 | 
     | _40_groupi/g5059/Q                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.000 |   0.967 |   -1.806 | 
     | _40_groupi/g5083/A                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.233 |   1.200 |   -1.573 | 
     | _40_groupi/g5083/Q                                 |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   1.200 |   -1.573 | 
     | _40_groupi/FE_RC_22_0/B                            |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.134 |   1.334 |   -1.439 | 
     | _40_groupi/FE_RC_22_0/Q                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   1.334 |   -1.439 | 
     | _40_groupi/FE_RC_21_0/A                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | NA2_5VX4   | 0.108 |   1.442 |   -1.330 | 
     | _40_groupi/FE_RC_21_0/Q                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.442 |   -1.330 | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.229 |   1.671 |   -1.101 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.671 |   -1.101 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.274 |   1.945 |   -0.827 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.945 |   -0.827 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/Q                  |   v   | DC_Out[9]                                          | BU_5VX1    | 0.525 |   2.471 |   -0.302 | 
     | DC_Out[9]                                          |   v   | DC_Out[9]                                          | ToVerilog  | 0.002 |   2.473 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   Env_Out[2]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.504
  Slack Time                    2.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.804 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.804 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.536 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.534 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.155 |   0.425 |   -2.379 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.427 |   -2.377 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.142 |   0.569 |   -2.235 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -2.232 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.633 |   -2.171 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.000 |   0.633 |   -2.171 | 
     | ut1_reg[5]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.612 |   1.245 |   -1.559 | 
     | ut1_reg[5]/Q                                       |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | FA_5VX1    | 0.000 |   1.245 |   -1.559 | 
     | ul_91_41/g902/B                                    |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.437 |   1.682 |   -1.122 | 
     | ul_91_41/g902/CO                                   |       | ul_91_41/n_54                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.682 |   -1.122 | 
     | ul_91_41/g894/B                                    |       | ul_91_41/n_54                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.394 |   2.075 |   -0.729 | 
     | ul_91_41/g894/S                                    |       | 1_cast_1[20]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   2.075 |   -0.729 | 
     | 81_0/A                                             |       | 1_cast_1[20]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX1  | 0.176 |   2.251 |   -0.553 | 
     | 81_0/Q                                             |       | 19_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX2  | 0.000 |   2.251 |   -0.553 | 
     | 75_0/A                                             |       | 19_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | Env_Out[2]                                         | NA22_5VX2  | 0.252 |   2.503 |   -0.301 | 
     | 75_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[2]                                         |   v   | Env_Out[2]                                         | ToVerilog  | 0.001 |   2.504 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 

