Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 16:53:49 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  22          
TIMING-23  Warning           Combinational loop found       9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (18)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (18)
----------------------
 There are 18 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.602        0.000                      0                  515        0.170        0.000                      0                  515        4.500        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.602        0.000                      0                  515        0.170        0.000                      0                  515        4.500        0.000                       0                   241  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 3.103ns (41.682%)  route 4.341ns (58.318%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.212 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.212    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.535 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.535    ro_counter_reg[15]_i_1_n_6
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448    14.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.109    15.137    ro_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 3.095ns (41.619%)  route 4.341ns (58.381%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.212 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.212    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.527    ro_counter_reg[15]_i_1_n_4
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448    14.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.109    15.137    ro_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 3.019ns (41.016%)  route 4.341ns (58.984%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.212 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.212    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.451 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.451    ro_counter_reg[15]_i_1_n_5
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448    14.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[14]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.109    15.137    ro_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.999ns (40.856%)  route 4.341ns (59.144%))
  Logic Levels:           10  (CARRY4=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.212 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.212    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.431 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.431    ro_counter_reg[15]_i_1_n_7
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448    14.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[12]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.109    15.137    ro_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 2.986ns (40.751%)  route 4.341ns (59.249%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.418 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.418    ro_counter_reg[11]_i_1_n_6
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449    14.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[9]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    15.138    ro_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 2.978ns (40.686%)  route 4.341ns (59.314%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.410 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.410    ro_counter_reg[11]_i_1_n_4
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449    14.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[11]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    15.138    ro_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 2.902ns (40.064%)  route 4.341ns (59.936%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.334 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.334    ro_counter_reg[11]_i_1_n_5
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449    14.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[10]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    15.138    ro_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 2.882ns (39.898%)  route 4.341ns (60.102%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.095 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.095    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.314 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.314    ro_counter_reg[11]_i_1_n_7
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449    14.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[8]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y8           FDRE (Setup_fdre_C_D)        0.109    15.138    ro_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.210ns  (logic 2.869ns (39.789%)  route 4.341ns (60.211%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.301 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.301    ro_counter_reg[7]_i_1_n_6
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449    14.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[5]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y7           FDRE (Setup_fdre_C_D)        0.109    15.138    ro_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 2.861ns (39.722%)  route 4.341ns (60.278%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.569     5.090    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.578     6.187    ro6/slice0/EN
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     6.311 r  ro6/slice0/latch_INST_0/O
                         net (fo=2, routed)           0.792     7.102    ro6/slice1/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.150     7.252 f  ro6/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.970     8.223    ro6/slice2/A
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.377     8.600 r  ro6/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.441     9.041    ro_out[6]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.331     9.372 r  selected_ro_out_inferred_i_4/O
                         net (fo=1, routed)           0.619     9.991    selected_ro_out_inferred_i_4_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I4_O)        0.124    10.115 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.581    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.700 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.175    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.978 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.978    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.293 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.293    ro_counter_reg[7]_i_1_n_4
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449    14.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[7]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X8Y7           FDRE (Setup_fdre_C_D)        0.109    15.138    ro_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -12.293    
  -------------------------------------------------------------------
                         slack                                  2.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ro_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.330%)  route 0.117ns (38.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.566     1.449    clk_50MHz_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  ro_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  ro_index_reg[2]/Q
                         net (fo=33, routed)          0.117     1.707    ro_index[2]
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  ro_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    ro_enable[0]_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  ro_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.836     1.963    clk_50MHz_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  ro_enable_reg[0]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.120     1.582    ro_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ro_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.515%)  route 0.136ns (39.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.565     1.448    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ro_counter_reg[11]/Q
                         net (fo=10, routed)          0.136     1.748    ro_counter[11]
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  ro_counts[7][11]_i_1/O
                         net (fo=1, routed)           0.000     1.793    ro_counts[7][11]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  ro_counts_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.835     1.962    clk_50MHz_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  ro_counts_reg[7][11]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.120     1.604    ro_counts_reg[7][11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ro_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[7][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.605%)  route 0.148ns (41.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.565     1.448    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ro_counter_reg[14]/Q
                         net (fo=10, routed)          0.148     1.760    ro_counter[14]
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.805 r  ro_counts[7][14]_i_1/O
                         net (fo=1, routed)           0.000     1.805    ro_counts[7][14]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  ro_counts_reg[7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.835     1.962    clk_50MHz_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  ro_counts_reg[7][14]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.121     1.605    ro_counts_reg[7][14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ro_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.462%)  route 0.175ns (48.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.566     1.449    clk_50MHz_IBUF_BUFG
    SLICE_X11Y4          FDRE                                         r  ro_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ro_index_reg[2]/Q
                         net (fo=33, routed)          0.175     1.766    ro_index[2]
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  ro_enable[6]_i_1/O
                         net (fo=1, routed)           0.000     1.811    ro_enable[6]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.836     1.963    clk_50MHz_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  ro_enable_reg[6]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.121     1.606    ro_enable_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ro_enable_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.566     1.449    clk_50MHz_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  ro_enable_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  ro_enable_reg[8]/Q
                         net (fo=2, routed)           0.114     1.704    ro_enable[8]
    SLICE_X9Y3           LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  ro_enable[8]_i_1/O
                         net (fo=1, routed)           0.000     1.749    ro_enable[8]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  ro_enable_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.836     1.963    clk_50MHz_IBUF_BUFG
    SLICE_X9Y3           FDRE                                         r  ro_enable_reg[8]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y3           FDRE (Hold_fdre_C_D)         0.091     1.540    ro_enable_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ro_counts_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  ro_counts_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ro_counts_reg[7][0]/Q
                         net (fo=5, routed)           0.117     1.734    ro_counts[7][0]
    SLICE_X7Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  ro_counts[7][0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    ro_counts[7][0]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  ro_counts_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.864     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X7Y6           FDRE                                         r  ro_counts_reg[7][0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.091     1.567    ro_counts_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ro_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.993%)  route 0.164ns (44.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.565     1.448    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ro_counter_reg[10]/Q
                         net (fo=10, routed)          0.164     1.776    ro_counter[10]
    SLICE_X10Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  ro_counts[8][10]_i_1/O
                         net (fo=1, routed)           0.000     1.821    ro_counts[8][10]_i_1_n_0
    SLICE_X10Y8          FDRE                                         r  ro_counts_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.835     1.962    clk_50MHz_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  ro_counts_reg[8][10]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.121     1.605    ro_counts_reg[8][10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ro_counts_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.565     1.448    clk_50MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  ro_counts_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ro_counts_reg[8][12]/Q
                         net (fo=3, routed)           0.123     1.712    ro_counts[8][12]
    SLICE_X11Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  ro_counts[8][12]_i_1/O
                         net (fo=1, routed)           0.000     1.757    ro_counts[8][12]_i_1_n_0
    SLICE_X11Y8          FDRE                                         r  ro_counts_reg[8][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.835     1.962    clk_50MHz_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  ro_counts_reg[8][12]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y8          FDRE (Hold_fdre_C_D)         0.092     1.540    ro_counts_reg[8][12]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ro_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.992%)  route 0.118ns (36.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.566     1.449    clk_50MHz_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  ro_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  ro_counter_reg[3]/Q
                         net (fo=10, routed)          0.118     1.731    ro_counter[3]
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  ro_counts[8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    ro_counts[8][3]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  ro_counts_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.836     1.963    clk_50MHz_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  ro_counts_reg[8][3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.092     1.554    ro_counts_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ro_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.377%)  route 0.121ns (36.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.566     1.449    clk_50MHz_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  ro_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  ro_counter_reg[0]/Q
                         net (fo=10, routed)          0.121     1.734    ro_counter[0]
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  ro_counts[8][0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    ro_counts[8][0]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  ro_counts_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.836     1.963    clk_50MHz_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  ro_counts_reg[8][0]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.092     1.554    ro_counts_reg[8][0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   calculated_challenge_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   calculated_challenge_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   calculated_challenge_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y15   calculated_challenge_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y15   calculated_challenge_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   calculated_challenge_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y13    calculation_done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y13    counting_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    response_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   calculated_challenge_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y15   calculated_challenge_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.070ns  (logic 4.507ns (44.756%)  route 5.563ns (55.244%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.849     1.367    display_driver/cnt_dig[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     1.491 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.019     2.510    display_driver/sel0[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.152     2.662 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.695     6.357    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.070 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.070    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 4.534ns (45.594%)  route 5.411ns (54.406%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.036     1.554    display_driver/cnt_dig[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     1.678 f  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.844     2.523    display_driver/sel0[0]
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.154     2.677 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.530     6.207    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738     9.945 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.945    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.853ns  (logic 4.302ns (43.658%)  route 5.551ns (56.342%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.036     1.554    display_driver/cnt_dig[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     1.678 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.844     2.523    display_driver/sel0[0]
    SLICE_X4Y14          LUT5 (Prop_lut5_I1_O)        0.124     2.647 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.671     6.317    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.853 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.853    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.755ns  (logic 4.270ns (43.777%)  route 5.485ns (56.223%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.849     1.367    display_driver/cnt_dig[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     1.491 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.019     2.510    display_driver/sel0[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.124     2.634 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.616     6.251    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.755 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.755    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 4.286ns (43.992%)  route 5.457ns (56.008%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.797     1.315    display_driver/cnt_dig[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     1.439 f  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.040     2.479    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124     2.603 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.620     6.223    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.743 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.743    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 4.533ns (48.034%)  route 4.904ns (51.966%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.797     1.315    display_driver/cnt_dig[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     1.439 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.040     2.479    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.152     2.631 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.068     5.698    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739     9.438 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.438    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.219ns  (logic 4.295ns (46.589%)  route 4.924ns (53.411%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.036     1.554    display_driver/cnt_dig[1]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     1.678 r  display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.846     2.524    display_driver/sel0[0]
    SLICE_X4Y14          LUT5 (Prop_lut5_I1_O)        0.124     2.648 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.042     5.690    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.219 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.219    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.393ns (49.605%)  route 4.463ns (50.395%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.557     1.075    display_driver/cnt_dig[0]
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.148     1.223 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           3.906     5.129    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     8.856 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.856    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 4.373ns (49.486%)  route 4.464ns (50.514%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.545     1.063    display_driver/cnt_dig[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.148     1.211 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           3.918     5.130    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     8.837 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.837    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.141ns (48.252%)  route 4.441ns (51.748%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.557     1.075    display_driver/cnt_dig[0]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.124     1.199 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           3.885     5.083    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.582 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.582    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (52.985%)  route 0.185ns (47.015%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.185     0.349    display_driver/cnt_dig[0]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.394 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    display_driver/plusOp[1]
    SLICE_X2Y15          FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.209ns (39.919%)  route 0.315ns (60.081%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.199     0.363    display_driver/cnt_dig[0]
    SLICE_X2Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.408 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.116     0.524    display_driver/plusOp[0]
    SLICE_X2Y16          FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.496ns (54.385%)  route 1.255ns (45.615%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.179     0.343    display_driver/cnt_dig[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.048     0.391 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           1.076     1.467    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.751 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.751    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.928ns  (logic 1.484ns (50.689%)  route 1.444ns (49.311%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.231     0.395    display_driver/cnt_dig[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.440 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.222     0.662    display_driver/sel0[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.707 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.990     1.698    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.928 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.928    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.553ns (51.290%)  route 1.475ns (48.710%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.231     0.395    display_driver/cnt_dig[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.440 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.222     0.662    display_driver/sel0[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I1_O)        0.045     0.707 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           1.022     1.729    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.029 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.029    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.057ns  (logic 1.409ns (46.096%)  route 1.648ns (53.904%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.175     0.339    display_driver/cnt_dig[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           1.473     1.857    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.057 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.057    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.154ns  (logic 1.477ns (46.833%)  route 1.677ns (53.167%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.187     0.351    display_driver/cnt_dig[1]
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.043     0.394 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           1.489     1.884    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.154 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.154    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.163ns  (logic 1.502ns (47.487%)  route 1.661ns (52.513%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.175     0.339    display_driver/cnt_dig[1]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.048     0.387 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           1.485     1.873    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.163 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.163    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.475ns (45.266%)  route 1.783ns (54.734%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.231     0.395    display_driver/cnt_dig[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.440 f  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.222     0.662    display_driver/sel0[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.707 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.330     2.037    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.258 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.258    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.490ns (45.288%)  route 1.801ns (54.712%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.231     0.395    display_driver/cnt_dig[0]
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.440 r  display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.229     0.669    display_driver/sel0[3]
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.714 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           1.341     2.055    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.291 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.291    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.430ns  (logic 4.507ns (43.209%)  route 5.923ns (56.791%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.637     5.158    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           1.181     6.858    display_driver/COUNT[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.047     8.029    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.152     8.181 r  display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           3.695    11.876    SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.588 r  SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.588    SEGMENTS[6]
    W7                                                                r  SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 4.534ns (44.098%)  route 5.748ns (55.902%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.637     5.158    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           1.181     6.858    display_driver/COUNT[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.036     8.018    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I1_O)        0.154     8.172 r  display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           3.530    11.702    SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    15.440 r  SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.440    SEGMENTS[4]
    U8                                                                r  SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 4.302ns (42.213%)  route 5.889ns (57.787%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.637     5.158    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           1.181     6.858    display_driver/COUNT[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.036     8.018    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.142 r  display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           3.671    11.813    SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.348 r  SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.348    SEGMENTS[3]
    V8                                                                r  SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.127ns  (logic 4.286ns (42.320%)  route 5.842ns (57.680%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.637     5.158    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.676 f  response_reg_reg[5]/Q
                         net (fo=3, routed)           1.181     6.858    display_driver/COUNT[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.982 f  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.040     8.022    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124     8.146 r  display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.620    11.766    SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.286 r  SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.286    SEGMENTS[2]
    U5                                                                r  SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.115ns  (logic 4.270ns (42.217%)  route 5.845ns (57.783%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.637     5.158    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           1.181     6.858    display_driver/COUNT[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.047     8.029    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.616    11.769    SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.274 r  SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.274    SEGMENTS[1]
    V5                                                                r  SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.823ns  (logic 4.533ns (46.152%)  route 5.289ns (53.848%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.637     5.158    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           1.181     6.858    display_driver/COUNT[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.040     8.022    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.152     8.174 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.068    11.242    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    14.981 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.981    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.550ns  (logic 4.295ns (44.976%)  route 5.255ns (55.024%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.637     5.158    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.676 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           1.181     6.858    display_driver/COUNT[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  display_driver/SEGMENTS[6]_INST_0_i_1/O
                         net (fo=7, routed)           1.031     8.013    display_driver/sel0[1]
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.124     8.137 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.042    11.179    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.708 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.708    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculation_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.445ns  (logic 3.977ns (42.110%)  route 5.468ns (57.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.564     5.085    clk_50MHz_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  calculation_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  calculation_done_reg/Q
                         net (fo=53, routed)          5.468    11.009    done_LED_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.531 r  done_LED_OBUF_inst/O
                         net (fo=0)                   0.000    14.531    done_LED
    L1                                                                r  done_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.502ns  (logic 4.048ns (62.253%)  route 2.454ns (37.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.633     5.154    clk_50MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           2.454     8.127    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.656 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.656    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 4.023ns (66.068%)  route 2.066ns (33.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.635     5.156    clk_50MHz_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           2.066     7.740    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.245 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.245    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.374ns (76.487%)  route 0.422ns (23.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.591     1.474    clk_50MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  response_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  response_reg_reg[4]/Q
                         net (fo=3, routed)           0.422     2.060    response_reg[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.270 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.270    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.366ns (75.977%)  route 0.432ns (24.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.591     1.474    clk_50MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  response_reg_reg[2]/Q
                         net (fo=3, routed)           0.432     2.070    response_reg[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.272 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.272    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.366ns (75.737%)  route 0.438ns (24.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.594     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  response_reg_reg[7]/Q
                         net (fo=3, routed)           0.438     2.079    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.281 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.281    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.371ns (75.840%)  route 0.437ns (24.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.594     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  response_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  response_reg_reg[6]/Q
                         net (fo=3, routed)           0.437     2.078    response_reg[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.285 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.285    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.380ns (75.508%)  route 0.447ns (24.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.594     1.477    clk_50MHz_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  response_reg_reg[5]/Q
                         net (fo=3, routed)           0.447     2.089    response_reg[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.304 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.304    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.374ns (74.978%)  route 0.459ns (25.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.591     1.474    clk_50MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  response_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  response_reg_reg[3]/Q
                         net (fo=3, routed)           0.459     2.097    response_reg[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.307 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.307    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.370ns (72.906%)  route 0.509ns (27.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.593     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  response_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  response_reg_reg[0]/Q
                         net (fo=3, routed)           0.509     2.149    response_reg[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.355 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.355    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.395ns (68.000%)  route 0.656ns (32.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.591     1.474    clk_50MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  response_reg_reg[1]/Q
                         net (fo=3, routed)           0.656     2.294    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.525 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.525    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.489ns (55.513%)  route 1.194ns (44.487%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  valid_reg/Q
                         net (fo=8, routed)           0.172     1.785    display_driver/VALID
    SLICE_X4Y14          LUT5 (Prop_lut5_I0_O)        0.049     1.834 r  display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           1.022     2.856    SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.155 r  SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.155    SEGMENTS[0]
    U7                                                                r  SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.416ns (52.442%)  route 1.284ns (47.558%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.589     1.472    clk_50MHz_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  valid_reg/Q
                         net (fo=8, routed)           0.294     1.907    display_driver/VALID
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.952 r  display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.990     2.942    SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.172 r  SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.172    SEGMENTS[5]
    W6                                                                r  SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.446ns  (logic 4.024ns (32.334%)  route 8.421ns (67.666%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.123 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.446 r  ro_counter_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.446    ro_counter_reg[15]_i_1_n_6
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448     4.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[13]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.438ns  (logic 4.016ns (32.290%)  route 8.421ns (67.710%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.123 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.438 r  ro_counter_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.438    ro_counter_reg[15]_i_1_n_4
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448     4.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[15]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.362ns  (logic 3.940ns (31.874%)  route 8.421ns (68.126%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.123 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.362 r  ro_counter_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.362    ro_counter_reg[15]_i_1_n_5
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448     4.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[14]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.342ns  (logic 3.920ns (31.764%)  route 8.421ns (68.236%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.123 r  ro_counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    ro_counter_reg[11]_i_1_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.342 r  ro_counter_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.342    ro_counter_reg[15]_i_1_n_7
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.448     4.789    clk_50MHz_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  ro_counter_reg[12]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.329ns  (logic 3.907ns (31.692%)  route 8.421ns (68.308%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.329 r  ro_counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.329    ro_counter_reg[11]_i_1_n_6
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449     4.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[9]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.321ns  (logic 3.899ns (31.647%)  route 8.421ns (68.353%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.321 r  ro_counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.321    ro_counter_reg[11]_i_1_n_4
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449     4.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[11]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.245ns  (logic 3.823ns (31.223%)  route 8.421ns (68.777%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.245 r  ro_counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.245    ro_counter_reg[11]_i_1_n_5
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449     4.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[10]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.225ns  (logic 3.803ns (31.111%)  route 8.421ns (68.889%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.006 r  ro_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.006    ro_counter_reg[7]_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.225 r  ro_counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.225    ro_counter_reg[11]_i_1_n_7
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449     4.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  ro_counter_reg[8]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.212ns  (logic 3.790ns (31.037%)  route 8.421ns (68.963%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.212 r  ro_counter_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.212    ro_counter_reg[7]_i_1_n_6
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449     4.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[5]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            ro_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.204ns  (logic 3.782ns (30.992%)  route 8.421ns (69.008%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          4.485     5.942    ro5/slice0/SEL0
    SLICE_X8Y4           LUT4 (Prop_lut4_I2_O)        0.124     6.066 r  ro5/slice0/latch_INST_0/O
                         net (fo=2, routed)           1.043     7.108    ro5/slice1/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.152     7.260 f  ro5/slice1/latch_INST_0/O
                         net (fo=2, routed)           0.821     8.081    ro5/slice2/A
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.362     8.443 r  ro5/slice2/latch_INST_0/O
                         net (fo=3, routed)           0.680     9.123    ro_out[5]
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.327     9.450 r  selected_ro_out_inferred_i_5/O
                         net (fo=1, routed)           0.452     9.902    selected_ro_out_inferred_i_5_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  selected_ro_out_inferred_i_1/O
                         net (fo=2, routed)           0.466    10.492    selected_ro_out
    SLICE_X9Y4           LUT4 (Prop_lut4_I0_O)        0.119    10.611 r  ro_counter[3]_i_2/O
                         net (fo=1, routed)           0.475    11.086    ro_counter[3]_i_2_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    11.889 r  ro_counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.889    ro_counter_reg[3]_i_1_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.204 r  ro_counter_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.204    ro_counter_reg[7]_i_1_n_4
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         1.449     4.790    clk_50MHz_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  ro_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            calculated_challenge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.221ns (12.929%)  route 1.488ns (87.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          1.488     1.709    challenge_IBUF[2]
    SLICE_X10Y13         FDRE                                         r  calculated_challenge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.831     1.958    clk_50MHz_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  calculated_challenge_reg[2]/C

Slack:                    inf
  Source:                 challenge[3]
                            (input port)
  Destination:            calculated_challenge_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.237ns (13.433%)  route 1.525ns (86.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  challenge[3] (IN)
                         net (fo=0)                   0.000     0.000    challenge[3]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  challenge_IBUF[3]_inst/O
                         net (fo=11, routed)          1.525     1.762    select[0]
    SLICE_X11Y15         FDRE                                         r  calculated_challenge_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.830     1.957    clk_50MHz_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  calculated_challenge_reg[3]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            calculated_challenge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.223ns (12.483%)  route 1.565ns (87.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  challenge[1] (IN)
                         net (fo=0)                   0.000     0.000    challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  challenge_IBUF[1]_inst/O
                         net (fo=11, routed)          1.565     1.789    challenge_IBUF[1]
    SLICE_X10Y13         FDRE                                         r  calculated_challenge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.831     1.958    clk_50MHz_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  calculated_challenge_reg[1]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            calculated_challenge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.224ns (12.150%)  route 1.621ns (87.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  challenge_IBUF[0]_inst/O
                         net (fo=11, routed)          1.621     1.846    challenge_IBUF[0]
    SLICE_X10Y13         FDRE                                         r  calculated_challenge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.831     1.958    clk_50MHz_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  calculated_challenge_reg[0]/C

Slack:                    inf
  Source:                 challenge[4]
                            (input port)
  Destination:            calculated_challenge_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.232ns (12.527%)  route 1.619ns (87.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  challenge[4] (IN)
                         net (fo=0)                   0.000     0.000    challenge[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  challenge_IBUF[4]_inst/O
                         net (fo=11, routed)          1.619     1.850    select[1]
    SLICE_X11Y15         FDRE                                         r  calculated_challenge_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.830     1.957    clk_50MHz_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  calculated_challenge_reg[4]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.266ns (13.626%)  route 1.686ns (86.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          1.517     1.738    challenge_IBUF[2]
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  std_counter[15]_i_2/O
                         net (fo=47, routed)          0.169     1.952    std_counter[15]_i_2_n_0
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.832     1.959    clk_50MHz_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[4]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.266ns (13.626%)  route 1.686ns (86.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          1.517     1.738    challenge_IBUF[2]
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  std_counter[15]_i_2/O
                         net (fo=47, routed)          0.169     1.952    std_counter[15]_i_2_n_0
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.832     1.959    clk_50MHz_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[5]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.266ns (13.626%)  route 1.686ns (86.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          1.517     1.738    challenge_IBUF[2]
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  std_counter[15]_i_2/O
                         net (fo=47, routed)          0.169     1.952    std_counter[15]_i_2_n_0
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.832     1.959    clk_50MHz_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[6]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.266ns (13.626%)  route 1.686ns (86.374%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          1.517     1.738    challenge_IBUF[2]
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  std_counter[15]_i_2/O
                         net (fo=47, routed)          0.169     1.952    std_counter[15]_i_2_n_0
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.832     1.959    clk_50MHz_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  std_counter_reg[7]/C

Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            std_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.266ns (13.541%)  route 1.698ns (86.459%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=11, routed)          1.517     1.738    challenge_IBUF[2]
    SLICE_X10Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  std_counter[15]_i_2/O
                         net (fo=47, routed)          0.182     1.964    std_counter[15]_i_2_n_0
    SLICE_X11Y14         FDRE                                         r  std_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=240, routed)         0.831     1.958    clk_50MHz_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  std_counter_reg[12]/C





