<stg><name>load_graph_Pipeline_VITIS_LOOP_351_3</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln351_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln351

]]></Node>
<StgValue><ssdm name="sext_ln351_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln351_cast = sext i62 %sext_ln351_read

]]></Node>
<StgValue><ssdm name="sext_ln351_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_36, i32 0, i32 0, void @empty_33, i32 0, i32 100000, void @empty_32, void @empty_31, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i_6 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln351 = icmp_eq  i7 %i_6, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln351"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %add_ln351 = add i7 %i_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln351 = br i1 %icmp_ln351, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:5 %store_ln351 = store i7 %add_ln351, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln351"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %mem_addr = getelementptr i32 %mem, i64 %sext_ln351_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:2 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
.split:0 %i_cast = zext i7 %i_6

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln351 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln351"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:4 %store_ln352 = store i32 %mem_addr_read, i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="store_ln352"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="41" name="sext_ln351" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln351"/></StgValue>
</port>
<port id="42" name="edge_list" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln351_read" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="sext_ln351" to="sext_ln351_read" fromId="41" toId="7">
</dataflow>
<dataflow id="48" from="sext_ln351_read" to="sext_ln351_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="edge_list" to="specmemcore_ln0" fromId="42" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specmemcore_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specmemcore_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specmemcore_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="mem" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="62" from="empty_36" to="specinterface_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="67" from="empty_33" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_63" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="empty_32" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="74" from="empty_31" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="empty_33" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="81" from="empty_33" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="82" from="empty_33" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="i" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="86" from="i" to="i_6" fromId="6" toId="13">
</dataflow>
<dataflow id="87" from="i_6" to="icmp_ln351" fromId="13" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln351" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="i_6" to="add_ln351" fromId="13" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="add_ln351" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="icmp_ln351" to="br_ln351" fromId="14" toId="16">
</dataflow>
<dataflow id="94" from="add_ln351" to="store_ln351" fromId="15" toId="17">
</dataflow>
<dataflow id="95" from="i" to="store_ln351" fromId="6" toId="17">
</dataflow>
<dataflow id="96" from="mem" to="mem_addr" fromId="40" toId="18">
</dataflow>
<dataflow id="97" from="sext_ln351_cast" to="mem_addr" fromId="8" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="98" toId="19">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specpipeline_ln0" fromId="100" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="19">
</dataflow>
<dataflow id="103" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="19">
</dataflow>
<dataflow id="104" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="19">
</dataflow>
<dataflow id="106" from="p_str" to="specpipeline_ln0" fromId="105" toId="19">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="107" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_109" to="empty" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_109" to="empty" fromId="109" toId="20">
</dataflow>
<dataflow id="112" from="StgValue_109" to="empty" fromId="109" toId="20">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_read" fromId="113" toId="21">
</dataflow>
<dataflow id="115" from="mem_addr" to="mem_addr_read" fromId="18" toId="21">
</dataflow>
<dataflow id="116" from="i_6" to="i_cast" fromId="13" toId="22">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopName" to="specloopname_ln351" fromId="117" toId="23">
</dataflow>
<dataflow id="120" from="empty_38" to="specloopname_ln351" fromId="119" toId="23">
</dataflow>
<dataflow id="121" from="edge_list" to="edge_list_addr" fromId="42" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_122" to="edge_list_addr" fromId="122" toId="24">
</dataflow>
<dataflow id="124" from="i_cast" to="edge_list_addr" fromId="22" toId="24">
</dataflow>
<dataflow id="125" from="mem_addr_read" to="store_ln352" fromId="21" toId="25">
</dataflow>
<dataflow id="126" from="edge_list_addr" to="store_ln352" fromId="24" toId="25">
</dataflow>
<dataflow id="127" from="icmp_ln351" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="128" from="icmp_ln351" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
