Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\game_new_june\ipcore_dir\clock_div.vhd" into library work
Parsing entity <clock_div>.
Parsing architecture <xilinx> of entity <clock_div>.
Parsing VHDL file "F:\game_new_june\an_controller.vhd" into library work
Parsing package <an_controller>.
Parsing package body <an_controller>.
Parsing VHDL file "F:\game_new_june\sSegDisplay.vhd" into library work
Parsing entity <sSegDisplay>.
Parsing architecture <Behavioral> of entity <ssegdisplay>.
Parsing VHDL file "F:\game_new_june\screens_package.vhd" into library work
Parsing package <screens_package>.
Parsing package body <screens_package>.
Parsing VHDL file "F:\game_new_june\game_package.vhd" into library work
Parsing package <game_package>.
Parsing package body <game_package>.
Parsing VHDL file "F:\game_new_june\vga_sync.vhd" into library work
Parsing entity <vga_sync>.
Parsing architecture <behaviour1> of entity <vga_sync>.
Parsing VHDL file "F:\game_new_june\sSegDemo.vhd" into library work
Parsing entity <sSegDemo>.
Parsing architecture <Behavioral> of entity <ssegdemo>.
Parsing VHDL file "F:\game_new_june\pix_gen_new.vhd" into library work
Parsing entity <pix_gen_new>.
Parsing architecture <Behavioral> of entity <pix_gen_new>.
Parsing VHDL file "F:\game_new_june\key_test.vhd" into library work
Parsing entity <key_test>.
Parsing architecture <Behavioral> of entity <key_test>.
Parsing VHDL file "F:\game_new_june\top_module.vhd" into library work
Parsing entity <top_module>.
Parsing architecture <Behavioral> of entity <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_module> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock_div> (architecture <xilinx>) from library <work>.

Elaborating entity <vga_sync> (architecture <behaviour1>) from library <work>.
WARNING:HDLCompiler:92 - "F:\game_new_june\vga_sync.vhd" Line 55: vid_on should be on the sensitivity list of the process

Elaborating entity <pix_gen_new> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "F:\game_new_june\pix_gen_new.vhd" Line 106: Assignment to bullet_red ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\game_new_june\pix_gen_new.vhd" Line 107: Assignment to bullet_green ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\game_new_june\pix_gen_new.vhd" Line 108: Assignment to bullet_blue ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 134: livesbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "F:\game_new_june\pix_gen_new.vhd" Line 123: Assignment to check ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 267: livesbuf should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 300: bonus_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 308: en_destroy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 320: video_on should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 321: bonus_on should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 329: en_on should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "F:\game_new_june\pix_gen_new.vhd" Line 330: en should be on the sensitivity list of the process

Elaborating entity <sSegDemo> (architecture <Behavioral>) from library <work>.

Elaborating entity <sSegDisplay> (architecture <Behavioral>) from library <work>.

Elaborating entity <key_test> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "F:\game_new_june\key_test.vhd" Line 63: Assignment to paritybit ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "F:\game_new_june\top_module.vhd".
WARNING:Xst:647 - Input <Up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tw_make> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <pl_x>.
    Found 2-bit register for signal <bulcol>.
    Found 32-bit register for signal <bull_shoot>.
    Found 9-bit register for signal <pl_y>.
    Found 10-bit adder for signal <pl_x[9]_GND_6_o_add_22_OUT> created at line 212.
    Found 9-bit adder for signal <pl_y[8]_GND_6_o_add_26_OUT> created at line 218.
    Found 32-bit adder for signal <bull_shoot[31]_GND_6_o_add_44_OUT> created at line 242.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_14_OUT<8:0>> created at line 200.
    Found 10-bit subtractor for signal <GND_6_o_GND_6_o_sub_37_OUT<9:0>> created at line 228.
    Found 9-bit comparator greater for signal <n0011> created at line 195
    Found 9-bit comparator greater for signal <n0014> created at line 199
    Found 10-bit comparator lessequal for signal <n0020> created at line 207
    Found 10-bit comparator lessequal for signal <n0022> created at line 207
    Found 9-bit comparator greater for signal <n0029> created at line 217
    Found 9-bit comparator greater for signal <n0034> created at line 222
    Found 10-bit comparator lessequal for signal <n0036> created at line 223
    Found 10-bit comparator lessequal for signal <n0039> created at line 223
    Found 10-bit comparator greater for signal <n0043> created at line 227
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <top_module> synthesized.

Synthesizing Unit <clock_div>.
    Related source file is "F:\game_new_june\ipcore_dir\clock_div.vhd".
    Summary:
	no macro.
Unit <clock_div> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "F:\game_new_june\vga_sync.vhd".
    Register <row> equivalent to <vertical> has been removed
    Register <horizontal> equivalent to <column> has been removed
    Found 10-bit register for signal <vertical>.
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <V>.
    Found 1-bit register for signal <vid_on>.
    Found 10-bit register for signal <column>.
    Found 1-bit register for signal <video_on>.
    Found 10-bit adder for signal <horizontal[9]_GND_40_o_add_4_OUT> created at line 75.
    Found 10-bit adder for signal <vertical[9]_GND_40_o_add_6_OUT> created at line 80.
    Found 10-bit comparator greater for signal <horizontal[9]_PWR_10_o_LessThan_4_o> created at line 74
    Found 10-bit comparator greater for signal <vertical[9]_PWR_10_o_LessThan_6_o> created at line 79
    Found 10-bit comparator lessequal for signal <n0010> created at line 87
    Found 10-bit comparator greater for signal <GND_40_o_PWR_10_o_LessThan_12_o> created at line 87
    Found 10-bit comparator lessequal for signal <n0015> created at line 94
    Found 10-bit comparator greater for signal <GND_40_o_GND_40_o_LessThan_14_o> created at line 94
    Found 10-bit comparator greater for signal <GND_40_o_GND_40_o_LessThan_15_o> created at line 100
    Found 10-bit comparator greater for signal <GND_40_o_PWR_10_o_LessThan_16_o> created at line 100
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <pix_gen_new>.
    Related source file is "F:\game_new_june\pix_gen_new.vhd".
WARNING:Xst:647 - Input <_v12<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <bull_check>.
    Found 10-bit register for signal <pl_x>.
    Found 9-bit register for signal <pl_y>.
    Found 32-bit register for signal <prev_value1>.
    Found 2-bit register for signal <pos>.
    Found 32-bit register for signal <prev_value2>.
    Found 2-bit register for signal <color>.
    Found 10-bit register for signal <en_x>.
    Found 9-bit register for signal <en_y>.
    Found 4-bit register for signal <en_red>.
    Found 4-bit register for signal <en_blue>.
    Found 4-bit register for signal <en_green>.
    Found 1-bit register for signal <en_destroy>.
    Found 10-bit register for signal <bonus_x>.
    Found 9-bit register for signal <bonus_y>.
    Found 10-bit register for signal <bonus_cnt>.
    Found 1-bit register for signal <bonus_destroy>.
    Found 4-bit register for signal <dest_cnt>.
    Found 1-bit register for signal <bullet_fired>.
    Found 10-bit register for signal <bullet_x>.
    Found 9-bit register for signal <bullet_y>.
    Found 2-bit register for signal <slow_enemy>.
    Found 1-bit register for signal <shoot>.
    Found 1-bit register for signal <bulletsbuf<7>>.
    Found 1-bit register for signal <bulletsbuf<6>>.
    Found 1-bit register for signal <bulletsbuf<5>>.
    Found 1-bit register for signal <bulletsbuf<4>>.
    Found 1-bit register for signal <bulletsbuf<3>>.
    Found 1-bit register for signal <bulletsbuf<2>>.
    Found 1-bit register for signal <bulletsbuf<1>>.
    Found 1-bit register for signal <bulletsbuf<0>>.
    Found 1-bit register for signal <livesbuf<3>>.
    Found 1-bit register for signal <livesbuf<2>>.
    Found 1-bit register for signal <livesbuf<1>>.
    Found 1-bit register for signal <livesbuf<0>>.
    Found 1-bit register for signal <scoresbuf<6>>.
    Found 1-bit register for signal <scoresbuf<5>>.
    Found 1-bit register for signal <scoresbuf<4>>.
    Found 1-bit register for signal <scoresbuf<3>>.
    Found 1-bit register for signal <scoresbuf<2>>.
    Found 1-bit register for signal <scoresbuf<1>>.
    Found 1-bit register for signal <scoresbuf<0>>.
    Found 33-bit subtractor for signal <n0724> created at line 426.
    Found 33-bit subtractor for signal <n0725> created at line 428.
    Found 33-bit subtractor for signal <n0749> created at line 657.
    Found 32-bit adder for signal <GND_45_o_GND_45_o_add_15_OUT> created at line 163.
    Found 32-bit adder for signal <GND_45_o_GND_45_o_add_19_OUT> created at line 166.
    Found 10-bit adder for signal <bonus_cnt[9]_GND_45_o_add_68_OUT> created at line 191.
    Found 11-bit adder for signal <n0782> created at line 214.
    Found 10-bit adder for signal <n0784> created at line 214.
    Found 8-bit adder for signal <bulletsbuf[7]_GND_45_o_add_93_OUT> created at line 216.
    Found 9-bit adder for signal <en_y[8]_GND_45_o_add_98_OUT> created at line 222.
    Found 2-bit adder for signal <slow_enemy[1]_GND_45_o_add_100_OUT> created at line 226.
    Found 4-bit adder for signal <dest_cnt[3]_GND_45_o_add_102_OUT> created at line 231.
    Found 10-bit adder for signal <n0787> created at line 236.
    Found 11-bit adder for signal <n0789> created at line 236.
    Found 8-bit adder for signal <bulletsbuf[7]_GND_45_o_add_125_OUT> created at line 244.
    Found 7-bit adder for signal <scoresbuf[6]_GND_45_o_add_126_OUT> created at line 245.
    Found 11-bit adder for signal <n0942[10:0]> created at line 294.
    Found 10-bit adder for signal <n0944[9:0]> created at line 294.
    Found 11-bit adder for signal <n0946[10:0]> created at line 300.
    Found 10-bit adder for signal <n0948[9:0]> created at line 300.
    Found 11-bit adder for signal <n0950[10:0]> created at line 308.
    Found 8-bit subtractor for signal <GND_45_o_GND_45_o_sub_79_OUT<7:0>> created at line 202.
    Found 9-bit subtractor for signal <GND_45_o_GND_45_o_sub_84_OUT<8:0>> created at line 209.
    Found 4-bit subtractor for signal <GND_45_o_GND_45_o_sub_104_OUT<3:0>> created at line 232.
    Found 4-bit subtractor for signal <pixel_y[31]_GND_45_o_sub_219_OUT<3:0>> created at line 385.
    Found 8-bit subtractor for signal <pixel_x[31]_GND_45_o_sub_221_OUT<7:0>> created at line 386.
    Found 5-bit subtractor for signal <pixel_y[31]_GND_45_o_sub_396_OUT<4:0>> created at line 656.
    Found 11x32-bit multiplier for signal <n0599> created at line 163.
    Found 11x32-bit multiplier for signal <n0603> created at line 166.
WARNING:Xst:737 - Found 1-bit latch for signal <red<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <red<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <green<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <blue<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pl_player_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bullet_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bonus_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <en_on>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <bull_shoot[31]_bull_check[31]_LessThan_7_o> created at line 127
    Found 32-bit comparator greater for signal <n0009> created at line 147
    Found 4-bit comparator greater for signal <dest_cnt[3]_PWR_15_o_LessThan_14_o> created at line 162
    Found 11-bit comparator greater for signal <GND_45_o_GND_45_o_LessThan_57_o> created at line 175
    Found 8-bit comparator lessequal for signal <n0059> created at line 198
    Found 9-bit comparator greater for signal <bullet_y[8]_GND_45_o_LessThan_83_o> created at line 206
    Found 10-bit comparator lessequal for signal <n0078> created at line 214
    Found 11-bit comparator lessequal for signal <n0081> created at line 214
    Found 9-bit comparator lessequal for signal <n0083> created at line 214
    Found 10-bit comparator lessequal for signal <n0086> created at line 214
    Found 9-bit comparator greater for signal <en_y[8]_PWR_15_o_LessThan_97_o> created at line 221
    Found 10-bit comparator lessequal for signal <n0115> created at line 236
    Found 9-bit comparator lessequal for signal <n0117> created at line 236
    Found 10-bit comparator lessequal for signal <n0119> created at line 236
    Found 11-bit comparator lessequal for signal <n0122> created at line 236
    Found 4-bit comparator lessequal for signal <n0133> created at line 239
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_199_o> created at line 405
    Found 32-bit comparator lessequal for signal <n0239> created at line 384
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_216_o> created at line 384
    Found 32-bit comparator lessequal for signal <n0242> created at line 384
    Found 32-bit comparator greater for signal <GND_45_o_pixel_y[31]_LessThan_218_o> created at line 384
    Found 32-bit comparator lessequal for signal <n0255> created at line 287
    Found 32-bit comparator lessequal for signal <n0257> created at line 287
    Found 32-bit comparator lessequal for signal <n0259> created at line 287
    Found 32-bit comparator lessequal for signal <n0261> created at line 287
    Found 32-bit comparator lessequal for signal <n0266> created at line 294
    Found 32-bit comparator lessequal for signal <n0269> created at line 294
    Found 32-bit comparator lessequal for signal <n0271> created at line 294
    Found 32-bit comparator lessequal for signal <n0274> created at line 294
    Found 32-bit comparator lessequal for signal <n0280> created at line 300
    Found 32-bit comparator lessequal for signal <n0283> created at line 300
    Found 32-bit comparator lessequal for signal <n0285> created at line 300
    Found 32-bit comparator lessequal for signal <n0288> created at line 300
    Found 32-bit comparator lessequal for signal <n0295> created at line 308
    Found 32-bit comparator lessequal for signal <n0298> created at line 308
    Found 32-bit comparator lessequal for signal <n0300> created at line 308
    Found 32-bit comparator greater for signal <GND_45_o_pixel_y[31]_LessThan_256_o> created at line 308
    Found 32-bit comparator greater for signal <pixel_x[31]_GND_45_o_LessThan_289_o> created at line 490
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_291_o> created at line 490
    Found 32-bit comparator greater for signal <pixel_x[31]_GND_45_o_LessThan_294_o> created at line 501
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_296_o> created at line 501
    Found 32-bit comparator greater for signal <pixel_x[31]_GND_45_o_LessThan_299_o> created at line 512
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_301_o> created at line 512
    Found 32-bit comparator greater for signal <pixel_x[31]_GND_45_o_LessThan_304_o> created at line 523
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_306_o> created at line 523
    Found 32-bit comparator greater for signal <pixel_x[31]_GND_45_o_LessThan_309_o> created at line 534
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_311_o> created at line 534
    Found 32-bit comparator greater for signal <pixel_x[31]_GND_45_o_LessThan_314_o> created at line 545
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_316_o> created at line 545
    Found 32-bit comparator greater for signal <pixel_x[31]_GND_45_o_LessThan_319_o> created at line 556
    Found 32-bit comparator greater for signal <GND_45_o_pixel_x[31]_LessThan_321_o> created at line 556
    Found 32-bit comparator lessequal for signal <n0347> created at line 583
    Found 32-bit comparator lessequal for signal <n0354> created at line 583
    Found 32-bit comparator lessequal for signal <n0359> created at line 594
    Found 32-bit comparator lessequal for signal <n0366> created at line 594
    Found 32-bit comparator lessequal for signal <n0374> created at line 605
    Found 32-bit comparator lessequal for signal <n0376> created at line 605
    Found 32-bit comparator greater for signal <GND_45_o_pixel_y[31]_LessThan_405_o> created at line 671
    Found 32-bit comparator lessequal for signal <n0433> created at line 675
    Found 32-bit comparator lessequal for signal <n0435> created at line 675
    Summary:
	inferred   2 Multiplier(s).
	inferred  27 Adder/Subtractor(s).
	inferred 227 D-type flip-flop(s).
	inferred  18 Latch(s).
	inferred  60 Comparator(s).
	inferred 239 Multiplexer(s).
Unit <pix_gen_new> synthesized.

Synthesizing Unit <mod_32s_11s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 11-bit subtractor for signal <b[10]_unary_minus_3_OUT> created at line 0.
    Found 43-bit adder for signal <n2575> created at line 0.
    Found 43-bit adder for signal <GND_125_o_b[10]_add_5_OUT> created at line 0.
    Found 42-bit adder for signal <n2579> created at line 0.
    Found 42-bit adder for signal <GND_125_o_b[10]_add_7_OUT> created at line 0.
    Found 41-bit adder for signal <n2583> created at line 0.
    Found 41-bit adder for signal <GND_125_o_b[10]_add_9_OUT> created at line 0.
    Found 40-bit adder for signal <n2587> created at line 0.
    Found 40-bit adder for signal <GND_125_o_b[10]_add_11_OUT> created at line 0.
    Found 39-bit adder for signal <n2591> created at line 0.
    Found 39-bit adder for signal <GND_125_o_b[10]_add_13_OUT> created at line 0.
    Found 38-bit adder for signal <n2595> created at line 0.
    Found 38-bit adder for signal <GND_125_o_b[10]_add_15_OUT> created at line 0.
    Found 37-bit adder for signal <n2599> created at line 0.
    Found 37-bit adder for signal <GND_125_o_b[10]_add_17_OUT> created at line 0.
    Found 36-bit adder for signal <n2603> created at line 0.
    Found 36-bit adder for signal <GND_125_o_b[10]_add_19_OUT> created at line 0.
    Found 35-bit adder for signal <n2607> created at line 0.
    Found 35-bit adder for signal <GND_125_o_b[10]_add_21_OUT> created at line 0.
    Found 34-bit adder for signal <n2611> created at line 0.
    Found 34-bit adder for signal <GND_125_o_b[10]_add_23_OUT> created at line 0.
    Found 33-bit adder for signal <n2615> created at line 0.
    Found 33-bit adder for signal <GND_125_o_b[10]_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2619> created at line 0.
    Found 32-bit adder for signal <a[31]_b[10]_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2623> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2627> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2631> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2635> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2639> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2643> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2647> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2651> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2655> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2659> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2663> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2667> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2671> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2675> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2679> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2683> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2687> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2691> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2695> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <n2699> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n2703> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_125_o_add_69_OUT> created at line 0.
    Found 11-bit adder for signal <n2707> created at line 0.
    Found 11-bit adder for signal <b[10]_a[31]_add_71_OUT> created at line 0.
    Found 11-bit adder for signal <GND_125_o_a[31]_add_72_OUT[10:0]> created at line 0.
    Found 43-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  71 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1049 Multiplexer(s).
Unit <mod_32s_11s> synthesized.

Synthesizing Unit <mod_32s_3s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 3-bit subtractor for signal <b[2]_unary_minus_3_OUT> created at line 0.
    Found 35-bit adder for signal <n2423> created at line 0.
    Found 35-bit adder for signal <GND_128_o_b[2]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <n2427> created at line 0.
    Found 34-bit adder for signal <GND_128_o_b[2]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <n2431> created at line 0.
    Found 33-bit adder for signal <GND_128_o_b[2]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <n2435> created at line 0.
    Found 32-bit adder for signal <a[31]_b[2]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <n2439> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <n2443> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <n2447> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <n2451> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <n2455> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <n2459> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <n2463> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <n2467> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <n2471> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <n2475> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <n2479> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <n2483> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2487> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <n2491> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <n2495> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <n2499> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <n2503> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <n2507> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <n2511> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <n2515> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <n2519> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <n2523> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <n2527> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <n2531> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <n2535> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <n2539> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n2543> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <n2547> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n2551> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_128_o_add_69_OUT> created at line 0.
    Found 3-bit adder for signal <n2555> created at line 0.
    Found 3-bit adder for signal <b[2]_a[31]_add_71_OUT> created at line 0.
    Found 3-bit adder for signal <GND_128_o_a[31]_add_72_OUT[2:0]> created at line 0.
    Found 35-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  71 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1033 Multiplexer(s).
Unit <mod_32s_3s> synthesized.

Synthesizing Unit <mod_32s_8s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 40-bit adder for signal <GND_130_o_b[7]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <GND_130_o_b[7]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <GND_130_o_b[7]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <GND_130_o_b[7]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <GND_130_o_b[7]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <GND_130_o_b[7]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <GND_130_o_b[7]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <GND_130_o_b[7]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[7]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_130_o_add_69_OUT> created at line 0.
    Found 8-bit adder for signal <b[7]_a[31]_add_71_OUT[7:0]> created at line 0.
    Found 40-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1034 Multiplexer(s).
Unit <mod_32s_8s> synthesized.

Synthesizing Unit <mod_32s_10s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 42-bit adder for signal <GND_132_o_b[9]_add_5_OUT> created at line 0.
    Found 41-bit adder for signal <GND_132_o_b[9]_add_7_OUT> created at line 0.
    Found 40-bit adder for signal <GND_132_o_b[9]_add_9_OUT> created at line 0.
    Found 39-bit adder for signal <GND_132_o_b[9]_add_11_OUT> created at line 0.
    Found 38-bit adder for signal <GND_132_o_b[9]_add_13_OUT> created at line 0.
    Found 37-bit adder for signal <GND_132_o_b[9]_add_15_OUT> created at line 0.
    Found 36-bit adder for signal <GND_132_o_b[9]_add_17_OUT> created at line 0.
    Found 35-bit adder for signal <GND_132_o_b[9]_add_19_OUT> created at line 0.
    Found 34-bit adder for signal <GND_132_o_b[9]_add_21_OUT> created at line 0.
    Found 33-bit adder for signal <GND_132_o_b[9]_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[9]_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_65_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_132_o_add_69_OUT> created at line 0.
    Found 10-bit adder for signal <b[9]_a[31]_add_71_OUT[9:0]> created at line 0.
    Found 42-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1036 Multiplexer(s).
Unit <mod_32s_10s> synthesized.

Synthesizing Unit <sSegDemo>.
    Related source file is "F:\game_new_june\sSegDemo.vhd".
WARNING:Xst:647 - Input <rstn_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_30_OUT<3:0>> created at line 80.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_12_OUT<3:0>> created at line 56.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_15_OUT<3:0>> created at line 60.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_18_OUT<3:0>> created at line 64.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_21_OUT<3:0>> created at line 68.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_24_OUT<3:0>> created at line 72.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_27_OUT<3:0>> created at line 76.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_79_OUT<3:0>> created at line 80.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_61_OUT<3:0>> created at line 56.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_64_OUT<3:0>> created at line 60.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_67_OUT<3:0>> created at line 64.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_70_OUT<3:0>> created at line 68.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_73_OUT<3:0>> created at line 72.
    Found 4-bit subtractor for signal <GND_273_o_GND_273_o_sub_76_OUT<3:0>> created at line 76.
    Found 16x7-bit Read Only RAM for signal <d<6:0>>
    Found 16x7-bit Read Only RAM for signal <d<13:7>>
    Found 16x7-bit Read Only RAM for signal <d<20:14>>
    Found 16x7-bit Read Only RAM for signal <d<34:28>>
    Found 16x7-bit Read Only RAM for signal <d<41:35>>
    Found 16x7-bit Read Only RAM for signal <d<48:42>>
    Found 7-bit comparator lessequal for signal <n0003> created at line 45
    Found 7-bit comparator lessequal for signal <n0005> created at line 45
    Found 7-bit comparator lessequal for signal <n0009> created at line 49
    Found 7-bit comparator lessequal for signal <n0011> created at line 49
    Found 7-bit comparator lessequal for signal <n0015> created at line 53
    Found 7-bit comparator lessequal for signal <n0017> created at line 53
    Found 7-bit comparator lessequal for signal <n0021> created at line 57
    Found 7-bit comparator lessequal for signal <n0023> created at line 57
    Found 7-bit comparator lessequal for signal <n0027> created at line 61
    Found 7-bit comparator lessequal for signal <n0029> created at line 61
    Found 7-bit comparator lessequal for signal <n0033> created at line 65
    Found 7-bit comparator lessequal for signal <n0035> created at line 65
    Found 7-bit comparator lessequal for signal <n0039> created at line 69
    Found 7-bit comparator lessequal for signal <n0041> created at line 69
    Found 7-bit comparator lessequal for signal <n0045> created at line 73
    Found 7-bit comparator lessequal for signal <n0047> created at line 73
    Found 7-bit comparator lessequal for signal <n0051> created at line 77
    Found 7-bit comparator lessequal for signal <n0053> created at line 77
    Found 7-bit comparator lessequal for signal <n0079> created at line 45
    Found 7-bit comparator lessequal for signal <n0081> created at line 45
    Found 7-bit comparator lessequal for signal <n0085> created at line 49
    Found 7-bit comparator lessequal for signal <n0087> created at line 49
    Found 7-bit comparator lessequal for signal <n0091> created at line 53
    Found 7-bit comparator lessequal for signal <n0093> created at line 53
    Found 7-bit comparator lessequal for signal <n0097> created at line 57
    Found 7-bit comparator lessequal for signal <n0099> created at line 57
    Found 7-bit comparator lessequal for signal <n0103> created at line 61
    Found 7-bit comparator lessequal for signal <n0105> created at line 61
    Found 7-bit comparator lessequal for signal <n0109> created at line 65
    Found 7-bit comparator lessequal for signal <n0111> created at line 65
    Found 7-bit comparator lessequal for signal <n0115> created at line 69
    Found 7-bit comparator lessequal for signal <n0117> created at line 69
    Found 7-bit comparator lessequal for signal <n0121> created at line 73
    Found 7-bit comparator lessequal for signal <n0123> created at line 73
    Found 7-bit comparator lessequal for signal <n0127> created at line 77
    Found 7-bit comparator lessequal for signal <n0129> created at line 77
    Summary:
	inferred   6 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred  36 Comparator(s).
	inferred  80 Multiplexer(s).
Unit <sSegDemo> synthesized.

Synthesizing Unit <sSegDisplay>.
    Related source file is "F:\game_new_june\sSegDisplay.vhd".
    Found 20-bit register for signal <cnt>.
    Found 20-bit adder for signal <cnt[19]_GND_274_o_add_2_OUT> created at line 65.
    Found 8x8-bit Read Only RAM for signal <intAn>
    Found 7-bit 8-to-1 multiplexer for signal <hex> created at line 82.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sSegDisplay> synthesized.

Synthesizing Unit <key_test>.
    Related source file is "F:\game_new_june\key_test.vhd".
    Found 4-bit register for signal <counter>.
    Found 8-bit register for signal <key_reg>.
    Found 1-bit register for signal <data_buffer>.
    Found 1-bit register for signal <startbit>.
    Found 1-bit register for signal <stopbit>.
    Found 4-bit adder for signal <counter[3]_GND_275_o_add_8_OUT> created at line 87.
    Found 3-bit subtractor for signal <GND_275_o_GND_275_o_sub_5_OUT<2:0>> created at line 82.
    Found 4-bit comparator greater for signal <GND_275_o_counter[3]_LessThan_3_o> created at line 81
    Found 4-bit comparator greater for signal <counter[3]_PWR_43_o_LessThan_4_o> created at line 81
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <key_test> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x7-bit single-port Read Only RAM                    : 6
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 32x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 474
 10-bit adder                                          : 8
 10-bit addsub                                         : 1
 11-bit adder                                          : 14
 11-bit subtractor                                     : 3
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 6
 3-bit subtractor                                      : 3
 32-bit adder                                          : 303
 32-bit subtractor                                     : 7
 33-bit adder                                          : 12
 33-bit subtractor                                     : 3
 34-bit adder                                          : 12
 35-bit adder                                          : 12
 36-bit adder                                          : 8
 37-bit adder                                          : 8
 38-bit adder                                          : 8
 39-bit adder                                          : 8
 4-bit adder                                           : 2
 4-bit subtractor                                      : 16
 40-bit adder                                          : 8
 41-bit adder                                          : 7
 42-bit adder                                          : 7
 43-bit adder                                          : 6
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 57
 1-bit register                                        : 29
 10-bit register                                       : 8
 2-bit register                                        : 4
 20-bit register                                       : 1
 32-bit register                                       : 4
 4-bit register                                        : 5
 8-bit register                                        : 1
 9-bit register                                        : 5
# Latches                                              : 18
 1-bit latch                                           : 18
# Comparators                                          : 346
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 21
 32-bit comparator lessequal                           : 199
 33-bit comparator lessequal                           : 7
 34-bit comparator lessequal                           : 7
 35-bit comparator lessequal                           : 7
 36-bit comparator lessequal                           : 5
 37-bit comparator lessequal                           : 5
 38-bit comparator lessequal                           : 5
 39-bit comparator lessequal                           : 5
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
 40-bit comparator lessequal                           : 5
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 3
 7-bit comparator lessequal                            : 36
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 6
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 7621
 1-bit 2-to-1 multiplexer                              : 7529
 10-bit 2-to-1 multiplexer                             : 6
 11-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 55
 7-bit 2-to-1 multiplexer                              : 3
 7-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <prev_value1_11> in Unit <GAME> is equivalent to the following 41 FFs/Latches, which will be removed : <prev_value1_12> <prev_value1_13> <prev_value1_14> <prev_value1_15> <prev_value1_16> <prev_value1_17> <prev_value1_18> <prev_value1_19> <prev_value1_20> <prev_value1_21> <prev_value1_22> <prev_value1_23> <prev_value1_24> <prev_value1_25> <prev_value1_26> <prev_value1_27> <prev_value1_28> <prev_value1_29> <prev_value1_30> <prev_value1_31> <prev_value2_11> <prev_value2_12> <prev_value2_13> <prev_value2_14> <prev_value2_15> <prev_value2_16> <prev_value2_17> <prev_value2_18> <prev_value2_19> <prev_value2_20> <prev_value2_21> <prev_value2_22> <prev_value2_23> <prev_value2_24> <prev_value2_25> <prev_value2_26> <prev_value2_27> <prev_value2_28> <prev_value2_29> <prev_value2_30> <prev_value2_31> 
WARNING:Xst:1293 - FF/Latch <prev_value1_11> has a constant value of 0 in block <GAME>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <pix_gen_new>.
The following registers are absorbed into counter <slow_enemy>: 1 register on signal <slow_enemy>.
The following registers are absorbed into counter <bonus_cnt>: 1 register on signal <bonus_cnt>.
The following registers are absorbed into counter <en_y>: 1 register on signal <en_y>.
Unit <pix_gen_new> synthesized (advanced).

Synthesizing (advanced) Unit <sSegDemo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d<20:14>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(h1,"0",h1,h1)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d<48:42>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(h2,"0",h2,h2)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d<13:7>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dec1>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <un1>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d<41:35>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dec2>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_d<34:28>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <un2>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
Unit <sSegDemo> synthesized (advanced).

Synthesizing (advanced) Unit <sSegDisplay>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_intAn> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <intAn>         |          |
    -----------------------------------------------------------------------
Unit <sSegDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <top_module>.
The following registers are absorbed into counter <pl_x>: 1 register on signal <pl_x>.
The following registers are absorbed into counter <bull_shoot>: 1 register on signal <bull_shoot>.
The following registers are absorbed into counter <pl_y>: 1 register on signal <pl_y>.
Unit <top_module> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <column>: 1 register on signal <column>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x7-bit single-port distributed Read Only RAM        : 6
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 2
 32x11-bit multiplier                                  : 2
# Adders/Subtractors                                   : 297
 10-bit adder                                          : 8
 11-bit adder                                          : 8
 11-bit adder carry in                                 : 6
 11-bit subtractor                                     : 3
 3-bit adder                                           : 2
 3-bit adder carry in                                  : 4
 3-bit subtractor                                      : 3
 32-bit adder                                          : 66
 32-bit adder carry in                                 : 160
 32-bit subtractor                                     : 10
 4-bit adder                                           : 2
 4-bit subtractor                                      : 16
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Counters                                             : 8
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
 9-bit updown counter                                  : 1
# Registers                                            : 236
 Flip-Flops                                            : 236
# Comparators                                          : 346
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 10
 11-bit comparator greater                             : 1
 11-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 21
 32-bit comparator lessequal                           : 199
 33-bit comparator lessequal                           : 7
 34-bit comparator lessequal                           : 7
 35-bit comparator lessequal                           : 7
 36-bit comparator lessequal                           : 5
 37-bit comparator lessequal                           : 5
 38-bit comparator lessequal                           : 5
 39-bit comparator lessequal                           : 5
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
 40-bit comparator lessequal                           : 5
 41-bit comparator lessequal                           : 4
 42-bit comparator lessequal                           : 4
 43-bit comparator lessequal                           : 3
 7-bit comparator lessequal                            : 36
 8-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 6
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 7621
 1-bit 2-to-1 multiplexer                              : 7529
 10-bit 2-to-1 multiplexer                             : 6
 11-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 55
 7-bit 2-to-1 multiplexer                              : 3
 7-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 7
 1-bit xor2                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <prev_value2_11> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_12> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_13> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_14> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_15> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_16> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_17> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_18> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_19> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_20> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_21> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_22> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_23> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_24> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_25> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_26> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_27> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_28> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_29> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_30> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value2_31> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_11> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_12> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_13> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_14> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_15> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_16> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_17> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_18> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_19> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_20> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_21> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_22> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_23> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_24> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_25> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_26> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_27> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_28> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_29> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_30> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <prev_value1_31> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <state_1> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <en_x_0> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <en_x_1> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <en_x_9> has a constant value of 0 in block <pix_gen_new>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <red_2> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <red_3> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <green_3> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <red_1> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <red_0> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <green_0> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <green_2> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <green_1> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <blue_1> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <blue_3> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <blue_2> is equivalent to a wire in block <pix_gen_new>.
WARNING:Xst:1294 - Latch <blue_0> is equivalent to a wire in block <pix_gen_new>.
INFO:Xst:2261 - The FF/Latch <en_x_2> in Unit <pix_gen_new> is equivalent to the following FF/Latch, which will be removed : <en_x_7> 
INFO:Xst:2261 - The FF/Latch <en_x_6> in Unit <pix_gen_new> is equivalent to the following FF/Latch, which will be removed : <en_x_8> 
INFO:Xst:2261 - The FF/Latch <en_x_4> in Unit <pix_gen_new> is equivalent to the following FF/Latch, which will be removed : <en_x_5> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    bulletsbuf_7 in unit <pix_gen_new>
    livesbuf_3 in unit <pix_gen_new>
    scoresbuf_6 in unit <pix_gen_new>
    scoresbuf_1 in unit <pix_gen_new>
    scoresbuf_2 in unit <pix_gen_new>
    scoresbuf_0 in unit <pix_gen_new>
    scoresbuf_4 in unit <pix_gen_new>
    scoresbuf_5 in unit <pix_gen_new>
    scoresbuf_3 in unit <pix_gen_new>
    livesbuf_0 in unit <pix_gen_new>
    livesbuf_1 in unit <pix_gen_new>
    bulletsbuf_0 in unit <pix_gen_new>
    livesbuf_2 in unit <pix_gen_new>
    bulletsbuf_2 in unit <pix_gen_new>
    bulletsbuf_3 in unit <pix_gen_new>
    bulletsbuf_1 in unit <pix_gen_new>
    bulletsbuf_5 in unit <pix_gen_new>
    bulletsbuf_6 in unit <pix_gen_new>
    bulletsbuf_4 in unit <pix_gen_new>


Optimizing unit <top_module> ...

Optimizing unit <sSegDemo> ...

Optimizing unit <key_test> ...

Optimizing unit <vga_sync> ...

Optimizing unit <pix_gen_new> ...

Optimizing unit <mod_32s_3s> ...
WARNING:Xst:1293 - FF/Latch <GAME/bull_check_31> has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GAME/en_red_3> in Unit <top_module> is equivalent to the following 3 FFs/Latches, which will be removed : <GAME/en_red_2> <GAME/en_red_1> <GAME/en_red_0> 
INFO:Xst:2261 - The FF/Latch <GAME/en_blue_3> in Unit <top_module> is equivalent to the following 3 FFs/Latches, which will be removed : <GAME/en_blue_2> <GAME/en_blue_1> <GAME/en_blue_0> 
INFO:Xst:2261 - The FF/Latch <GAME/en_green_3> in Unit <top_module> is equivalent to the following 3 FFs/Latches, which will be removed : <GAME/en_green_2> <GAME/en_green_1> <GAME/en_green_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <GAME/livesbuf_3_LDC> in Unit <top_module> is equivalent to the following FF/Latch : <GAME/livesbuf_1_LDC> 
INFO:Xst:2261 - The FF/Latch <GAME/livesbuf_3_LDC> in Unit <top_module> is equivalent to the following FF/Latch, which will be removed : <GAME/livesbuf_1_LDC> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 297
 Flip-Flops                                            : 297

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 15376
#      GND                         : 1
#      INV                         : 158
#      LUT1                        : 124
#      LUT2                        : 303
#      LUT3                        : 1781
#      LUT4                        : 517
#      LUT5                        : 3658
#      LUT6                        : 2341
#      MUXCY                       : 3444
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 3016
# FlipFlops/Latches                : 318
#      FD                          : 42
#      FDC                         : 19
#      FDC_1                       : 1
#      FDCE_1                      : 13
#      FDE                         : 156
#      FDP                         : 17
#      FDR                         : 6
#      FDRE                        : 23
#      FDSE                        : 18
#      FDSE_1                      : 2
#      LD                          : 5
#      LDC                         : 16
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 31
# DSPs                             : 2
#      DSP48E1                     : 2
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             318  out of  126800     0%  
 Number of Slice LUTs:                 8882  out of  63400    14%  
    Number used as Logic:              8882  out of  63400    14%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8960
   Number with an unused Flip Flop:    8642  out of   8960    96%  
   Number with an unused LUT:            78  out of   8960     0%  
   Number of fully used LUT-FF pairs:   240  out of   8960     2%  
   Number of unique control sets:        80

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  37  out of    210    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)         | Load  |
---------------------------------------------------------------------------------+-------------------------------+-------+
ps2clk                                                                           | BUFGP                         | 67    |
CLK/clkout1                                                                      | BUFG                          | 20    |
CLK/clkout0                                                                      | BUFG                          | 24    |
clk_60(clk_604:O)                                                                | BUFG(*)(GAME/en_y_0)          | 188   |
GAME/GND_45_o_shoot_MUX_5757_o(GAME/Mmux_GND_45_o_shoot_MUX_5757_o11:O)          | NONE(*)(GAME/state_0)         | 1     |
GAME/GND_45_o_GND_45_o_AND_1124_o(GAME/GND_45_o_GND_45_o_AND_1124_o1:O)          | NONE(*)(GAME/pl_player_on)    | 4     |
GAME/GND_45_o_bulletsbuf[7]_AND_1131_o(GAME/GND_45_o_bulletsbuf[7]_AND_1131_o1:O)| NONE(*)(GAME/bulletsbuf_7_LDC)| 1     |
GAME/GND_45_o_livesbuf[3]_AND_1147_o(GAME/GND_45_o_livesbuf[3]_AND_1147_o1:O)    | NONE(*)(GAME/livesbuf_3_LDC)  | 1     |
GAME/GND_45_o_scoresbuf[6]_AND_1155_o(GAME/GND_45_o_scoresbuf[6]_AND_1155_o1:O)  | NONE(*)(GAME/scoresbuf_6_LDC) | 1     |
GAME/GND_45_o_scoresbuf[6]_AND_1165_o(GAME/GND_45_o_scoresbuf[6]_AND_1165_o1:O)  | NONE(*)(GAME/scoresbuf_1_LDC) | 1     |
GAME/GND_45_o_scoresbuf[6]_AND_1163_o(GAME/GND_45_o_scoresbuf[6]_AND_1163_o1:O)  | NONE(*)(GAME/scoresbuf_2_LDC) | 1     |
GAME/GND_45_o_scoresbuf[6]_AND_1167_o(GAME/GND_45_o_scoresbuf[6]_AND_1167_o1:O)  | NONE(*)(GAME/scoresbuf_0_LDC) | 1     |
GAME/GND_45_o_scoresbuf[6]_AND_1159_o(GAME/GND_45_o_scoresbuf[6]_AND_1159_o1:O)  | NONE(*)(GAME/scoresbuf_4_LDC) | 1     |
GAME/GND_45_o_scoresbuf[6]_AND_1157_o(GAME/GND_45_o_scoresbuf[6]_AND_1157_o1:O)  | NONE(*)(GAME/scoresbuf_5_LDC) | 1     |
GAME/GND_45_o_scoresbuf[6]_AND_1161_o(GAME/GND_45_o_scoresbuf[6]_AND_1161_o1:O)  | NONE(*)(GAME/scoresbuf_3_LDC) | 1     |
GAME/GND_45_o_bulletsbuf[7]_AND_1145_o(GAME/GND_45_o_bulletsbuf[7]_AND_1145_o1:O)| NONE(*)(GAME/bulletsbuf_0_LDC)| 1     |
GAME/GND_45_o_bulletsbuf[7]_AND_1141_o(GAME/GND_45_o_bulletsbuf[7]_AND_1141_o1:O)| NONE(*)(GAME/bulletsbuf_2_LDC)| 1     |
GAME/GND_45_o_bulletsbuf[7]_AND_1139_o(GAME/GND_45_o_bulletsbuf[7]_AND_1139_o1:O)| NONE(*)(GAME/bulletsbuf_3_LDC)| 1     |
GAME/GND_45_o_bulletsbuf[7]_AND_1143_o(GAME/GND_45_o_bulletsbuf[7]_AND_1143_o1:O)| NONE(*)(GAME/bulletsbuf_1_LDC)| 1     |
GAME/GND_45_o_bulletsbuf[7]_AND_1135_o(GAME/GND_45_o_bulletsbuf[7]_AND_1135_o1:O)| NONE(*)(GAME/bulletsbuf_5_LDC)| 1     |
GAME/GND_45_o_bulletsbuf[7]_AND_1133_o(GAME/GND_45_o_bulletsbuf[7]_AND_1133_o1:O)| NONE(*)(GAME/bulletsbuf_6_LDC)| 1     |
GAME/GND_45_o_bulletsbuf[7]_AND_1137_o(GAME/GND_45_o_bulletsbuf[7]_AND_1137_o1:O)| NONE(*)(GAME/bulletsbuf_4_LDC)| 1     |
---------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 19 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 49.119ns (Maximum Frequency: 20.359MHz)
   Minimum input arrival time before clock: 1.081ns
   Maximum output required time after clock: 8.834ns
   Maximum combinational path delay: 7.901ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ps2clk'
  Clock period: 3.602ns (frequency: 277.649MHz)
  Total number of paths / destination ports: 4808 / 134
-------------------------------------------------------------------------
Delay:               3.602ns (Levels of Logic = 4)
  Source:            KR/key_reg_4 (FF)
  Destination:       bull_shoot_0 (FF)
  Source Clock:      ps2clk falling
  Destination Clock: ps2clk falling

  Data Path: KR/key_reg_4 to bull_shoot_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           8   0.364   0.589  KR/key_reg_4 (KR/key_reg_4)
     LUT4:I0->O           13   0.097   0.567  instruction[7]_GND_6_o_equal_29_o<7>11 (instruction[7]_GND_6_o_equal_29_o<7>1)
     LUT5:I2->O            4   0.097   0.525  instruction[7]_PWR_6_o_equal_17_o<7>1 (instruction[7]_PWR_6_o_equal_17_o)
     LUT4:I1->O            2   0.097   0.688  _n016211 (_n01621)
     LUT5:I0->O           32   0.097   0.386  _n0198_inv1 (_n0198_inv)
     FDE:CE                    0.095          bull_shoot_0
    ----------------------------------------
    Total                      3.602ns (0.847ns logic, 2.755ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK/clkout1'
  Clock period: 1.898ns (frequency: 526.787MHz)
  Total number of paths / destination ports: 210 / 20
-------------------------------------------------------------------------
Delay:               1.898ns (Levels of Logic = 21)
  Source:            LEDMODULE/Disp/cnt_0 (FF)
  Destination:       LEDMODULE/Disp/cnt_19 (FF)
  Source Clock:      CLK/clkout1 rising
  Destination Clock: CLK/clkout1 rising

  Data Path: LEDMODULE/Disp/cnt_0 to LEDMODULE/Disp/cnt_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  LEDMODULE/Disp/cnt_0 (LEDMODULE/Disp/cnt_0)
     INV:I->O              1   0.113   0.000  LEDMODULE/Disp/Mcount_cnt_lut<0>_INV_0 (LEDMODULE/Disp/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.353   0.000  LEDMODULE/Disp/Mcount_cnt_cy<0> (LEDMODULE/Disp/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<1> (LEDMODULE/Disp/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<2> (LEDMODULE/Disp/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<3> (LEDMODULE/Disp/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<4> (LEDMODULE/Disp/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<5> (LEDMODULE/Disp/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<6> (LEDMODULE/Disp/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<7> (LEDMODULE/Disp/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<8> (LEDMODULE/Disp/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<9> (LEDMODULE/Disp/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<10> (LEDMODULE/Disp/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<11> (LEDMODULE/Disp/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<12> (LEDMODULE/Disp/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<13> (LEDMODULE/Disp/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<14> (LEDMODULE/Disp/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<15> (LEDMODULE/Disp/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<16> (LEDMODULE/Disp/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<17> (LEDMODULE/Disp/Mcount_cnt_cy<17>)
     MUXCY:CI->O           0   0.023   0.000  LEDMODULE/Disp/Mcount_cnt_cy<18> (LEDMODULE/Disp/Mcount_cnt_cy<18>)
     XORCY:CI->O           1   0.370   0.000  LEDMODULE/Disp/Mcount_cnt_xor<19> (LEDMODULE/Result<19>)
     FD:D                      0.008          LEDMODULE/Disp/cnt_19
    ----------------------------------------
    Total                      1.898ns (1.619ns logic, 0.279ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK/clkout0'
  Clock period: 4.531ns (frequency: 220.694MHz)
  Total number of paths / destination ports: 1086 / 25
-------------------------------------------------------------------------
Delay:               4.531ns (Levels of Logic = 6)
  Source:            SYNC/column_0 (FF)
  Destination:       SYNC/vid_on (FF)
  Source Clock:      CLK/clkout0 rising
  Destination Clock: CLK/clkout0 rising

  Data Path: SYNC/column_0 to SYNC/vid_on
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              60   0.361   0.794  SYNC/column_0 (SYNC/column_0)
     LUT5:I0->O            2   0.097   0.383  SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv111 (SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv11)
     LUT6:I4->O           25   0.097   0.485  SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv12 (SYNC/horizontal[9]_PWR_10_o_LessThan_4_o_inv_inv)
     LUT3:I1->O            1   0.097   0.683  SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT431 (SYNC/Mmux_GND_40_o_vertical[9]_mux_9_OUT35)
     LUT5:I0->O            6   0.097   0.318  SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv21 (SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2)
     LUT6:I5->O            1   0.097   0.295  SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1 (SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv1)
     LUT6:I5->O            1   0.097   0.279  SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv2 (SYNC/GND_40_o_GND_40_o_LessThan_15_o_inv)
     FDR:R                     0.349          SYNC/vid_on
    ----------------------------------------
    Total                      4.531ns (1.292ns logic, 3.239ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_60'
  Clock period: 49.119ns (frequency: 20.359MHz)
  Total number of paths / destination ports: 1065481128586689200000000000000000000000000 / 385
-------------------------------------------------------------------------
Delay:               49.119ns (Levels of Logic = 164)
  Source:            GAME/Mmult_n0599 (DSP)
  Destination:       GAME/bonus_x_8 (FF)
  Source Clock:      clk_60 rising
  Destination Clock: clk_60 rising

  Data Path: GAME/Mmult_n0599 to GAME/bonus_x_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->P0       1   2.813   0.279  GAME/Mmult_n0599 (GAME/n0599<0>)
     INV:I->O              1   0.113   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_lut<0>_INV_0 (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<0> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<1> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<2> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<3> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<4> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<5> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<6> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<7> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<8> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<9> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<10> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<11> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<12> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<13> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<14> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<15> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<16> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<17> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<18> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<19> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<20> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<21> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<21>)
     MUXCY:CI->O           0   0.023   0.000  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<22> (GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_cy<22>)
     XORCY:CI->O         471   0.370   0.453  GAME/Madd_GND_45_o_GND_45_o_add_15_OUT_xor<23> (GAME/GND_45_o_GND_45_o_add_15_OUT<23>)
     INV:I->O              1   0.113   0.000  GAME/GND_45_o_GND_45_o_mod_59/Msub_a[31]_unary_minus_1_OUT_lut<23>_INV_0 (GAME/GND_45_o_GND_45_o_mod_59/Msub_a[31]_unary_minus_1_OUT_lut<23>)
     MUXCY:S->O            0   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Msub_a[31]_unary_minus_1_OUT_cy<23> (GAME/GND_45_o_GND_45_o_mod_59/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     XORCY:CI->O          61   0.370   0.407  GAME/GND_45_o_GND_45_o_mod_59/Msub_a[31]_unary_minus_1_OUT_xor<24> (GAME/GND_45_o_GND_45_o_mod_59/a[31]_unary_minus_1_OUT<24>)
     LUT2:I1->O           23   0.097   0.377  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_mux_1_OUT251 (GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_11_OUT_Madd_Madd_lut<29>)
     MUXCY:DI->O           1   0.337   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<24> (GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<25> (GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<26> (GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<27> (GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_cy<27>)
     XORCY:CI->O          17   0.370   0.369  GAME/GND_45_o_GND_45_o_mod_59/Madd_GND_125_o_b[10]_add_25_OUT_Madd_Madd_xor<28> (GAME/GND_45_o_GND_45_o_mod_59/GND_125_o_b[10]_add_25_OUT<28>)
     LUT3:I2->O            1   0.097   0.279  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_GND_125_o_MUX_908_o131 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_GND_125_o_MUX_911_o)
     MUXCY:DI->O           1   0.337   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_b[10]_add_27_OUT_Madd_cy<28>)
     XORCY:CI->O          11   0.370   0.341  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_b[10]_add_27_OUT_Madd_xor<29> (GAME/GND_45_o_GND_45_o_mod_59/a[31]_b[10]_add_27_OUT<29>)
     LUT5:I4->O           15   0.097   0.621  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_940_o121 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_29_OUT_Madd_lut<29>)
     LUT6:I2->O           54   0.097   0.405  GAME/GND_45_o_GND_45_o_mod_59/BUS_0013_INV_578_o14 (GAME/GND_45_o_GND_45_o_mod_59/BUS_0013_INV_578_o)
     LUT6:I5->O            3   0.097   0.289  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1000_o1111 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_31_OUT_Madd_lut<24>)
     MUXCY:DI->O           1   0.337   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_31_OUT_Madd_cy<24> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_31_OUT_Madd_cy<24>)
     XORCY:CI->O          13   0.370   0.435  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_31_OUT_Madd_xor<25> (GAME/GND_45_o_GND_45_o_mod_59/a[31]_GND_125_o_add_31_OUT<25>)
     LUT5:I3->O           15   0.097   0.344  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1004_o161 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_MUX_1010_o)
     MUXCY:DI->O           1   0.337   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_33_OUT_Madd_cy<25> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_33_OUT_Madd_cy<25>)
     XORCY:CI->O          11   0.370   0.341  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_33_OUT_Madd_xor<26> (GAME/GND_45_o_GND_45_o_mod_59/a[31]_GND_125_o_add_33_OUT<26>)
     LUT5:I4->O           14   0.097   0.339  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1036_o151 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_35_OUT_Madd_lut<26>)
     MUXCY:DI->O           1   0.337   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_35_OUT_Madd_cy<26> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_35_OUT_Madd_cy<26>)
     XORCY:CI->O           4   0.370   0.309  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_35_OUT_Madd_xor<27> (GAME/GND_45_o_GND_45_o_mod_59/a[31]_GND_125_o_add_35_OUT<27>)
     LUT6:I5->O            3   0.097   0.693  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1068_o141 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_MUX_1072_o)
     LUT6:I1->O           47   0.097   0.404  GAME/GND_45_o_GND_45_o_mod_59/BUS_0017_INV_710_o21 (GAME/GND_45_o_GND_45_o_mod_59/BUS_0017_INV_710_o2)
     LUT6:I5->O            3   0.097   0.693  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1100_o1141 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_39_OUT_Madd_lut<17>)
     LUT6:I1->O           14   0.097   0.355  GAME/GND_45_o_GND_45_o_mod_59/BUS_0018_INV_743_o26_SW0 (N118)
     LUT5:I4->O           21   0.097   0.386  GAME/GND_45_o_GND_45_o_mod_59/BUS_0018_INV_743_o26_SW17 (N3370)
     LUT6:I5->O            5   0.097   0.702  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1132_o161 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_MUX_1138_o)
     LUT6:I1->O           11   0.097   0.341  GAME/GND_45_o_GND_45_o_mod_59/BUS_0019_INV_776_o22 (GAME/GND_45_o_GND_45_o_mod_59/BUS_0019_INV_776_o21)
     LUT6:I5->O           65   0.097   0.407  GAME/GND_45_o_GND_45_o_mod_59/BUS_0019_INV_776_o26 (GAME/GND_45_o_GND_45_o_mod_59/BUS_0019_INV_776_o)
     LUT3:I2->O            4   0.097   0.707  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1164_o161 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_MUX_1170_o)
     LUT6:I0->O           34   0.097   0.618  GAME/GND_45_o_GND_45_o_mod_59/BUS_0020_INV_809_o32 (GAME/GND_45_o_GND_45_o_mod_59/BUS_0020_INV_809_o31)
     LUT6:I3->O           17   0.097   0.354  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1196_o1101 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_lut<21>)
     MUXCY:DI->O           1   0.337   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<21> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<22> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<23> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<24> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<25> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<26> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<27> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<28> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<29> (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_cy<29>)
     XORCY:CI->O           4   0.370   0.309  GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_45_OUT_Madd_xor<30> (GAME/GND_45_o_GND_45_o_mod_59/a[31]_GND_125_o_add_45_OUT<30>)
     LUT6:I5->O            3   0.097   0.693  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1228_o111 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_MUX_1229_o)
     LUT5:I0->O            0   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0022_INV_875_o_lutdi3 (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0022_INV_875_o_lutdi3)
     MUXCY:DI->O           1   0.337   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0022_INV_875_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0022_INV_875_o_cy<3>)
     MUXCY:CI->O          74   0.253   0.409  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0022_INV_875_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0022_INV_875_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1260_o1171 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_49_OUT_Madd_lut<14>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<3>)
     MUXCY:CI->O          84   0.253   0.410  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0023_INV_908_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0023_INV_908_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1292_o1181 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_51_OUT_Madd_lut<13>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<3>)
     MUXCY:CI->O          71   0.253   0.408  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0024_INV_941_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0024_INV_941_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1324_o1191 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_53_OUT_Madd_lut<12>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<3>)
     MUXCY:CI->O          91   0.253   0.411  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0025_INV_974_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0025_INV_974_o)
     LUT3:I2->O            2   0.097   0.688  GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_MUX_1376_o2 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_55_OUT_Madd_lut<11>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<3>)
     MUXCY:CI->O          78   0.253   0.409  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0026_INV_1007_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0026_INV_1007_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1388_o1211 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_57_OUT_Madd_lut<10>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<4>)
     MUXCY:CI->O         100   0.253   0.412  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0027_INV_1040_o_cy<5> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0027_INV_1040_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1420_o1221 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_59_OUT_Madd_lut<9>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<4>)
     MUXCY:CI->O          83   0.253   0.410  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0028_INV_1073_o_cy<5> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0028_INV_1073_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1452_o1231 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_61_OUT_Madd_lut<8>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<4>)
     MUXCY:CI->O         106   0.253   0.413  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0029_INV_1106_o_cy<5> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0029_INV_1106_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1484_o1241 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_63_OUT_Madd_lut<7>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<4>)
     MUXCY:CI->O         110   0.253   0.414  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0030_INV_1139_o_cy<5> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0030_INV_1139_o)
     LUT5:I4->O            6   0.097   0.706  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1516_o1251 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_65_OUT_Madd_lut<6>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<4>)
     MUXCY:CI->O          97   0.253   0.412  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0031_INV_1172_o_cy<5> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0031_INV_1172_o)
     LUT5:I4->O            2   0.097   0.688  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1548_o1261 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_67_OUT_Madd_lut<5>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<5> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<5>)
     MUXCY:CI->O          50   0.253   0.405  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0032_INV_1205_o_cy<6> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0032_INV_1205_o)
     LUT5:I4->O            4   0.097   0.697  GAME/GND_45_o_GND_45_o_mod_59/Mmux_a[31]_a[31]_MUX_1580_o1271 (GAME/GND_45_o_GND_45_o_mod_59/Madd_a[31]_GND_125_o_add_69_OUT_Madd_Madd_lut<4>)
     LUT5:I0->O            1   0.097   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_lut<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<0> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<1> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<2> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<3> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<4> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<5> (GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<5>)
     MUXCY:CI->O          19   0.253   0.379  GAME/GND_45_o_GND_45_o_mod_59/Mcompar_BUS_0033_INV_1238_o_cy<6> (GAME/GND_45_o_GND_45_o_mod_59/BUS_0033_INV_1238_o)
     LUT5:I4->O            3   0.097   0.693  GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_AND_1030_o2 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_AND_1030_o2)
     LUT6:I1->O            8   0.097   0.327  GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_AND_1030_o3 (GAME/GND_45_o_GND_45_o_mod_59/a[31]_a[31]_AND_1030_o)
     LUT6:I5->O            5   0.097   0.702  GAME/GND_45_o_GND_45_o_LessThan_57_o13 (GAME/GND_45_o_GND_45_o_LessThan_57_o12)
     LUT6:I1->O            5   0.097   0.314  GAME/GND_45_o_GND_45_o_LessThan_57_o14 (GAME/GND_45_o_GND_45_o_LessThan_57_o13)
     LUT6:I5->O            1   0.097   0.000  GAME/Mmux_GND_45_o_GND_45_o_mux_63_OUT91 (GAME/GND_45_o_GND_45_o_mux_63_OUT<8>)
     FDRE:D                    0.008          GAME/bonus_x_8
    ----------------------------------------
    Total                     49.119ns (22.275ns logic, 26.844ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_shoot_MUX_5757_o'
  Clock period: 1.362ns (frequency: 734.057MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.362ns (Levels of Logic = 1)
  Source:            GAME/state_0 (LATCH)
  Destination:       GAME/state_0 (LATCH)
  Source Clock:      GAME/GND_45_o_shoot_MUX_5757_o falling
  Destination Clock: GAME/GND_45_o_shoot_MUX_5757_o falling

  Data Path: GAME/state_0 to GAME/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              53   0.472   0.793  GAME/state_0 (GAME/state_0)
     LUT6:I1->O            1   0.097   0.000  GAME/Mmux_state[1]_state[1]_MUX_5760_o11 (GAME/state[1]_state[1]_MUX_5760_o)
     LD:D                     -0.028          GAME/state_0
    ----------------------------------------
    Total                      1.362ns (0.569ns logic, 0.793ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1131_o'
  Clock period: 2.208ns (frequency: 452.899MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.208ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_7_LDC (LATCH)
  Destination:       GAME/bulletsbuf_7_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1131_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1131_o falling

  Data Path: GAME/bulletsbuf_7_LDC to GAME/bulletsbuf_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/bulletsbuf_7_LDC (GAME/bulletsbuf_7_LDC)
     LUT3:I0->O            5   0.097   0.398  GAME/bulletsbuf_71 (GAME/bulletsbuf_7)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1132_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1132_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_7_LDC
    ----------------------------------------
    Total                      2.208ns (1.015ns logic, 1.193ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_livesbuf[3]_AND_1147_o'
  Clock period: 2.649ns (frequency: 377.469MHz)
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.649ns (Levels of Logic = 2)
  Source:            GAME/livesbuf_3_LDC (LATCH)
  Destination:       GAME/livesbuf_3_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_livesbuf[3]_AND_1147_o falling
  Destination Clock: GAME/GND_45_o_livesbuf[3]_AND_1147_o falling

  Data Path: GAME/livesbuf_3_LDC to GAME/livesbuf_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             10   0.472   0.553  GAME/livesbuf_3_LDC (GAME/livesbuf_3_LDC)
     LUT3:I0->O           48   0.097   0.793  GAME/livesbuf_31 (GAME/livesbuf_3)
     LUT5:I0->O            3   0.097   0.289  GAME/GND_45_o_livesbuf[3]_AND_1148_o1 (GAME/GND_45_o_livesbuf[3]_AND_1148_o)
     LDC:CLR                   0.349          GAME/livesbuf_3_LDC
    ----------------------------------------
    Total                      2.649ns (1.015ns logic, 1.634ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1155_o'
  Clock period: 2.203ns (frequency: 453.906MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.203ns (Levels of Logic = 2)
  Source:            GAME/scoresbuf_6_LDC (LATCH)
  Destination:       GAME/scoresbuf_6_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1155_o falling
  Destination Clock: GAME/GND_45_o_scoresbuf[6]_AND_1155_o falling

  Data Path: GAME/scoresbuf_6_LDC to GAME/scoresbuf_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/scoresbuf_6_LDC (GAME/scoresbuf_6_LDC)
     LUT3:I0->O            4   0.097   0.393  GAME/scoresbuf_61 (GAME/scoresbuf_6)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_scoresbuf[6]_AND_1156_o1 (GAME/GND_45_o_scoresbuf[6]_AND_1156_o)
     LDC:CLR                   0.349          GAME/scoresbuf_6_LDC
    ----------------------------------------
    Total                      2.203ns (1.015ns logic, 1.188ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1165_o'
  Clock period: 2.230ns (frequency: 448.350MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.230ns (Levels of Logic = 2)
  Source:            GAME/scoresbuf_1_LDC (LATCH)
  Destination:       GAME/scoresbuf_1_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1165_o falling
  Destination Clock: GAME/GND_45_o_scoresbuf[6]_AND_1165_o falling

  Data Path: GAME/scoresbuf_1_LDC to GAME/scoresbuf_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/scoresbuf_1_LDC (GAME/scoresbuf_1_LDC)
     LUT3:I0->O            9   0.097   0.416  GAME/scoresbuf_11 (GAME/scoresbuf_1)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_scoresbuf[6]_AND_1166_o1 (GAME/GND_45_o_scoresbuf[6]_AND_1166_o)
     LDC:CLR                   0.349          GAME/scoresbuf_1_LDC
    ----------------------------------------
    Total                      2.230ns (1.015ns logic, 1.215ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1163_o'
  Clock period: 2.225ns (frequency: 449.337MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 2)
  Source:            GAME/scoresbuf_2_LDC (LATCH)
  Destination:       GAME/scoresbuf_2_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1163_o falling
  Destination Clock: GAME/GND_45_o_scoresbuf[6]_AND_1163_o falling

  Data Path: GAME/scoresbuf_2_LDC to GAME/scoresbuf_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/scoresbuf_2_LDC (GAME/scoresbuf_2_LDC)
     LUT3:I0->O            8   0.097   0.412  GAME/scoresbuf_21 (GAME/scoresbuf_2)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_scoresbuf[6]_AND_1164_o1 (GAME/GND_45_o_scoresbuf[6]_AND_1164_o)
     LDC:CLR                   0.349          GAME/scoresbuf_2_LDC
    ----------------------------------------
    Total                      2.225ns (1.015ns logic, 1.211ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1167_o'
  Clock period: 2.231ns (frequency: 448.209MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.231ns (Levels of Logic = 2)
  Source:            GAME/scoresbuf_0_LDC (LATCH)
  Destination:       GAME/scoresbuf_0_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1167_o falling
  Destination Clock: GAME/GND_45_o_scoresbuf[6]_AND_1167_o falling

  Data Path: GAME/scoresbuf_0_LDC to GAME/scoresbuf_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  GAME/scoresbuf_0_LDC (GAME/scoresbuf_0_LDC)
     LUT3:I0->O            8   0.097   0.412  GAME/scoresbuf_01 (GAME/scoresbuf_0)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_scoresbuf[6]_AND_1168_o1 (GAME/GND_45_o_scoresbuf[6]_AND_1168_o)
     LDC:CLR                   0.349          GAME/scoresbuf_0_LDC
    ----------------------------------------
    Total                      2.231ns (1.015ns logic, 1.216ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1159_o'
  Clock period: 2.208ns (frequency: 452.899MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.208ns (Levels of Logic = 2)
  Source:            GAME/scoresbuf_4_LDC (LATCH)
  Destination:       GAME/scoresbuf_4_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1159_o falling
  Destination Clock: GAME/GND_45_o_scoresbuf[6]_AND_1159_o falling

  Data Path: GAME/scoresbuf_4_LDC to GAME/scoresbuf_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/scoresbuf_4_LDC (GAME/scoresbuf_4_LDC)
     LUT3:I0->O            5   0.097   0.398  GAME/scoresbuf_41 (GAME/scoresbuf_4)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_scoresbuf[6]_AND_1160_o1 (GAME/GND_45_o_scoresbuf[6]_AND_1160_o)
     LDC:CLR                   0.349          GAME/scoresbuf_4_LDC
    ----------------------------------------
    Total                      2.208ns (1.015ns logic, 1.193ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1157_o'
  Clock period: 2.207ns (frequency: 453.042MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.207ns (Levels of Logic = 2)
  Source:            GAME/scoresbuf_5_LDC (LATCH)
  Destination:       GAME/scoresbuf_5_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1157_o falling
  Destination Clock: GAME/GND_45_o_scoresbuf[6]_AND_1157_o falling

  Data Path: GAME/scoresbuf_5_LDC to GAME/scoresbuf_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/scoresbuf_5_LDC (GAME/scoresbuf_5_LDC)
     LUT3:I0->O            4   0.097   0.393  GAME/scoresbuf_51 (GAME/scoresbuf_5)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_scoresbuf[6]_AND_1158_o1 (GAME/GND_45_o_scoresbuf[6]_AND_1158_o)
     LDC:CLR                   0.349          GAME/scoresbuf_5_LDC
    ----------------------------------------
    Total                      2.207ns (1.015ns logic, 1.192ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1161_o'
  Clock period: 2.217ns (frequency: 451.040MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.217ns (Levels of Logic = 2)
  Source:            GAME/scoresbuf_3_LDC (LATCH)
  Destination:       GAME/scoresbuf_3_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1161_o falling
  Destination Clock: GAME/GND_45_o_scoresbuf[6]_AND_1161_o falling

  Data Path: GAME/scoresbuf_3_LDC to GAME/scoresbuf_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/scoresbuf_3_LDC (GAME/scoresbuf_3_LDC)
     LUT3:I0->O            7   0.097   0.407  GAME/scoresbuf_31 (GAME/scoresbuf_3)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_scoresbuf[6]_AND_1162_o1 (GAME/GND_45_o_scoresbuf[6]_AND_1162_o)
     LDC:CLR                   0.349          GAME/scoresbuf_3_LDC
    ----------------------------------------
    Total                      2.217ns (1.015ns logic, 1.202ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1145_o'
  Clock period: 2.221ns (frequency: 450.187MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_0_LDC (LATCH)
  Destination:       GAME/bulletsbuf_0_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1145_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1145_o falling

  Data Path: GAME/bulletsbuf_0_LDC to GAME/bulletsbuf_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/bulletsbuf_0_LDC (GAME/bulletsbuf_0_LDC)
     LUT3:I0->O            7   0.097   0.407  GAME/bulletsbuf_01 (GAME/bulletsbuf_0)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1146_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1146_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_0_LDC
    ----------------------------------------
    Total                      2.221ns (1.015ns logic, 1.206ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1141_o'
  Clock period: 2.253ns (frequency: 443.754MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.253ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_2_LDC (LATCH)
  Destination:       GAME/bulletsbuf_2_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1141_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1141_o falling

  Data Path: GAME/bulletsbuf_2_LDC to GAME/bulletsbuf_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/bulletsbuf_2_LDC (GAME/bulletsbuf_2_LDC)
     LUT3:I0->O           15   0.097   0.444  GAME/bulletsbuf_21 (GAME/bulletsbuf_2)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1142_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1142_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_2_LDC
    ----------------------------------------
    Total                      2.253ns (1.015ns logic, 1.238ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1139_o'
  Clock period: 2.165ns (frequency: 461.830MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.165ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_3_LDC (LATCH)
  Destination:       GAME/bulletsbuf_3_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1139_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1139_o falling

  Data Path: GAME/bulletsbuf_3_LDC to GAME/bulletsbuf_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  GAME/bulletsbuf_3_LDC (GAME/bulletsbuf_3_LDC)
     LUT3:I0->O           11   0.097   0.341  GAME/bulletsbuf_31 (GAME/bulletsbuf_3)
     LUT6:I5->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1140_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1140_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_3_LDC
    ----------------------------------------
    Total                      2.165ns (1.015ns logic, 1.150ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1143_o'
  Clock period: 2.253ns (frequency: 443.892MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.253ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_1_LDC (LATCH)
  Destination:       GAME/bulletsbuf_1_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1143_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1143_o falling

  Data Path: GAME/bulletsbuf_1_LDC to GAME/bulletsbuf_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/bulletsbuf_1_LDC (GAME/bulletsbuf_1_LDC)
     LUT3:I0->O           14   0.097   0.439  GAME/bulletsbuf_11 (GAME/bulletsbuf_1)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1144_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1144_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_1_LDC
    ----------------------------------------
    Total                      2.253ns (1.015ns logic, 1.238ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1135_o'
  Clock period: 2.137ns (frequency: 467.880MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.137ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_5_LDC (LATCH)
  Destination:       GAME/bulletsbuf_5_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1135_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1135_o falling

  Data Path: GAME/bulletsbuf_5_LDC to GAME/bulletsbuf_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/bulletsbuf_5_LDC (GAME/bulletsbuf_5_LDC)
     LUT3:I0->O            7   0.097   0.323  GAME/bulletsbuf_51 (GAME/bulletsbuf_5)
     LUT6:I5->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1136_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1136_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_5_LDC
    ----------------------------------------
    Total                      2.137ns (1.015ns logic, 1.122ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1133_o'
  Clock period: 2.216ns (frequency: 451.182MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_6_LDC (LATCH)
  Destination:       GAME/bulletsbuf_6_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1133_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1133_o falling

  Data Path: GAME/bulletsbuf_6_LDC to GAME/bulletsbuf_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/bulletsbuf_6_LDC (GAME/bulletsbuf_6_LDC)
     LUT3:I0->O            6   0.097   0.402  GAME/bulletsbuf_61 (GAME/bulletsbuf_6)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1134_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1134_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_6_LDC
    ----------------------------------------
    Total                      2.216ns (1.015ns logic, 1.201ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1137_o'
  Clock period: 2.235ns (frequency: 447.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.235ns (Levels of Logic = 2)
  Source:            GAME/bulletsbuf_4_LDC (LATCH)
  Destination:       GAME/bulletsbuf_4_LDC (LATCH)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1137_o falling
  Destination Clock: GAME/GND_45_o_bulletsbuf[7]_AND_1137_o falling

  Data Path: GAME/bulletsbuf_4_LDC to GAME/bulletsbuf_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/bulletsbuf_4_LDC (GAME/bulletsbuf_4_LDC)
     LUT3:I0->O           10   0.097   0.421  GAME/bulletsbuf_41 (GAME/bulletsbuf_4)
     LUT6:I4->O            2   0.097   0.283  GAME/GND_45_o_bulletsbuf[7]_AND_1138_o1 (GAME/GND_45_o_bulletsbuf[7]_AND_1138_o)
     LDC:CLR                   0.349          GAME/bulletsbuf_4_LDC
    ----------------------------------------
    Total                      2.235ns (1.015ns logic, 1.220ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ps2clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.081ns (Levels of Logic = 2)
  Source:            reset_key (PAD)
  Destination:       KR/counter_3 (FF)
  Destination Clock: ps2clk falling

  Data Path: reset_key to KR/counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  reset_key_IBUF (reset_key_IBUF)
     INV:I->O             14   0.113   0.339  KR/reset_inv1_INV_0 (KR/reset_inv)
     FDC_1:CLR                 0.349          KR/data_buffer
    ----------------------------------------
    Total                      1.081ns (0.463ns logic, 0.618ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK/clkout0'
  Total number of paths / destination ports: 49655 / 14
-------------------------------------------------------------------------
Offset:              8.695ns (Levels of Logic = 13)
  Source:            SYNC/column_4 (FF)
  Destination:       Bout<3> (PAD)
  Source Clock:      CLK/clkout0 rising

  Data Path: SYNC/column_4 to Bout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              51   0.361   0.793  SYNC/column_4 (SYNC/column_4)
     LUT5:I0->O           23   0.097   0.791  GAME/Msub_pixel_x[31]_GND_45_o_sub_221_OUT<7:0>_xor<5>11 (GAME/pixel_x[31]_GND_45_o_sub_221_OUT<5>)
     LUT6:I0->O            3   0.097   0.566  GAME/pixel_x[31]_GND_45_o_AND_1061_o211 (GAME/pixel_x[31]_GND_45_o_AND_1061_o21)
     LUT6:I2->O            1   0.097   0.693  GAME/_n2384<7>1 (GAME/_n2384)
     LUT6:I0->O            1   0.097   0.379  GAME/pixel_x[31]_GND_45_o_AND_1061_o8338 (GAME/pixel_x[31]_GND_45_o_AND_1061_o8341)
     LUT5:I3->O            1   0.097   0.683  GAME/pixel_x[31]_GND_45_o_AND_1061_o8339 (GAME/pixel_x[31]_GND_45_o_AND_1061_o8342)
     LUT5:I0->O            1   0.097   0.379  GAME/pixel_x[31]_GND_45_o_AND_1061_o8340 (GAME/pixel_x[31]_GND_45_o_AND_1061_o8343)
     LUT6:I4->O            1   0.097   0.511  GAME/pixel_x[31]_GND_45_o_AND_1061_o8341 (GAME/pixel_x[31]_GND_45_o_AND_1061_o8344)
     LUT6:I3->O            1   0.097   0.511  GAME/pixel_x[31]_GND_45_o_AND_1061_o8342 (GAME/pixel_x[31]_GND_45_o_AND_1061_o8345)
     LUT6:I3->O            1   0.097   0.683  GAME/pixel_x[31]_GND_45_o_AND_1061_o8343 (GAME/pixel_x[31]_GND_45_o_AND_1061_o8346)
     LUT6:I1->O            2   0.097   0.515  GAME/pixel_x[31]_GND_45_o_AND_1061_o8345 (GAME/pixel_x[31]_GND_45_o_AND_1061_o83)
     LUT6:I3->O            2   0.097   0.383  GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o224 (GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o224)
     LUT3:I1->O            1   0.097   0.279  SYNC/Mmux_Bout44 (Bout_3_OBUF)
     OBUF:I->O                 0.000          Bout_3_OBUF (Bout<3>)
    ----------------------------------------
    Total                      8.695ns (1.525ns logic, 7.170ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_shoot_MUX_5757_o'
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Offset:              2.838ns (Levels of Logic = 4)
  Source:            GAME/state_0 (LATCH)
  Destination:       Bout<3> (PAD)
  Source Clock:      GAME/GND_45_o_shoot_MUX_5757_o falling

  Data Path: GAME/state_0 to Bout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              53   0.472   0.803  GAME/state_0 (GAME/state_0)
     LUT6:I0->O            4   0.097   0.697  GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o21031 (GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o2103)
     LUT5:I0->O            1   0.097   0.295  SYNC/Mmux_Bout43 (SYNC/Mmux_Bout42)
     LUT3:I2->O            1   0.097   0.279  SYNC/Mmux_Bout44 (Bout_3_OBUF)
     OBUF:I->O                 0.000          Bout_3_OBUF (Bout<3>)
    ----------------------------------------
    Total                      2.838ns (0.763ns logic, 2.075ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_livesbuf[3]_AND_1147_o'
  Total number of paths / destination ports: 96 / 19
-------------------------------------------------------------------------
Offset:              4.379ns (Levels of Logic = 7)
  Source:            GAME/livesbuf_3_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_livesbuf[3]_AND_1147_o falling

  Data Path: GAME/livesbuf_3_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             10   0.472   0.553  GAME/livesbuf_3_LDC (GAME/livesbuf_3_LDC)
     LUT3:I0->O           52   0.097   0.803  GAME/livesbuf_11 (GAME/livesbuf_1)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Disp/Mmux_hex421 (LEDMODULE/Disp/Mmux_hex421)
     LUT6:I5->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      4.379ns (1.236ns logic, 3.143ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_60'
  Total number of paths / destination ports: 34249 / 19
-------------------------------------------------------------------------
Offset:              8.591ns (Levels of Logic = 14)
  Source:            GAME/bulletsbuf_5_C_5 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      clk_60 rising

  Data Path: GAME/bulletsbuf_5_C_5 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.383  GAME/bulletsbuf_5_C_5 (GAME/bulletsbuf_5_C_5)
     LUT3:I1->O            7   0.097   0.407  GAME/bulletsbuf_51 (GAME/bulletsbuf_5)
     LUT3:I1->O           11   0.097   0.740  Mmux_n008351 (n0083<4>)
     LUT6:I0->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.591ns (1.804ns logic, 6.787ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_GND_45_o_AND_1124_o'
  Total number of paths / destination ports: 103 / 12
-------------------------------------------------------------------------
Offset:              3.032ns (Levels of Logic = 4)
  Source:            GAME/bullet_on (LATCH)
  Destination:       Gout<3> (PAD)
  Source Clock:      GAME/GND_45_o_GND_45_o_AND_1124_o falling

  Data Path: GAME/bullet_on to Gout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               6   0.472   0.716  GAME/bullet_on (GAME/bullet_on)
     LUT6:I0->O            3   0.097   0.703  GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o21511 (GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o2151)
     LUT6:I0->O            1   0.097   0.556  GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o211111 (GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o21111)
     LUT6:I2->O            4   0.097   0.293  SYNC/Mmux_Gout11 (Gout_0_OBUF)
     OBUF:I->O                 0.000          Gout_0_OBUF (Gout<0>)
    ----------------------------------------
    Total                      3.032ns (0.763ns logic, 2.269ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ps2clk'
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Offset:              1.978ns (Levels of Logic = 3)
  Source:            bulcol_0 (FF)
  Destination:       Rout<3> (PAD)
  Source Clock:      ps2clk falling

  Data Path: bulcol_0 to Rout<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE_1:C->Q           4   0.364   0.570  bulcol_0 (bulcol_0)
     LUT6:I2->O            1   0.097   0.556  GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o215224 (GAME/Mmux_blue[3]_GND_45_o_MUX_5743_o2152)
     LUT6:I2->O            4   0.097   0.293  SYNC/Mmux_Rout11 (Rout_0_OBUF)
     OBUF:I->O                 0.000          Rout_0_OBUF (Rout<0>)
    ----------------------------------------
    Total                      1.978ns (0.558ns logic, 1.420ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK/clkout1'
  Total number of paths / destination ports: 61 / 15
-------------------------------------------------------------------------
Offset:              3.222ns (Levels of Logic = 5)
  Source:            LEDMODULE/Disp/cnt_19 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      CLK/clkout1 rising

  Data Path: LEDMODULE/Disp/cnt_19 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.361   0.799  LEDMODULE/Disp/cnt_19 (LEDMODULE/Disp/cnt_19)
     LUT6:I0->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      3.222ns (0.931ns logic, 2.291ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1135_o'
  Total number of paths / destination ports: 911 / 7
-------------------------------------------------------------------------
Offset:              8.834ns (Levels of Logic = 14)
  Source:            GAME/bulletsbuf_5_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1135_o falling

  Data Path: GAME/bulletsbuf_5_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/bulletsbuf_5_LDC (GAME/bulletsbuf_5_LDC)
     LUT3:I0->O            7   0.097   0.407  GAME/bulletsbuf_51 (GAME/bulletsbuf_5)
     LUT3:I1->O           11   0.097   0.740  Mmux_n008351 (n0083<4>)
     LUT6:I0->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.834ns (1.915ns logic, 6.919ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1159_o'
  Total number of paths / destination ports: 911 / 7
-------------------------------------------------------------------------
Offset:              8.737ns (Levels of Logic = 14)
  Source:            GAME/scoresbuf_4_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1159_o falling

  Data Path: GAME/scoresbuf_4_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/scoresbuf_4_LDC (GAME/scoresbuf_4_LDC)
     LUT3:I0->O            5   0.097   0.314  GAME/scoresbuf_41 (GAME/scoresbuf_4)
     LUT3:I2->O           11   0.097   0.740  Mmux_n008351 (n0083<4>)
     LUT6:I0->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.737ns (1.915ns logic, 6.821ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1133_o'
  Total number of paths / destination ports: 911 / 7
-------------------------------------------------------------------------
Offset:              8.819ns (Levels of Logic = 14)
  Source:            GAME/bulletsbuf_6_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1133_o falling

  Data Path: GAME/bulletsbuf_6_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  GAME/bulletsbuf_6_LDC (GAME/bulletsbuf_6_LDC)
     LUT3:I0->O            6   0.097   0.402  GAME/bulletsbuf_61 (GAME/bulletsbuf_6)
     LUT3:I1->O           11   0.097   0.730  Mmux_n008361 (n0083<5>)
     LUT6:I1->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.819ns (1.915ns logic, 6.904ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1157_o'
  Total number of paths / destination ports: 911 / 7
-------------------------------------------------------------------------
Offset:              8.726ns (Levels of Logic = 14)
  Source:            GAME/scoresbuf_5_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1157_o falling

  Data Path: GAME/scoresbuf_5_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/scoresbuf_5_LDC (GAME/scoresbuf_5_LDC)
     LUT3:I0->O            4   0.097   0.309  GAME/scoresbuf_51 (GAME/scoresbuf_5)
     LUT3:I2->O           11   0.097   0.730  Mmux_n008361 (n0083<5>)
     LUT6:I1->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.726ns (1.915ns logic, 6.811ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1131_o'
  Total number of paths / destination ports: 911 / 7
-------------------------------------------------------------------------
Offset:              8.684ns (Levels of Logic = 14)
  Source:            GAME/bulletsbuf_7_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1131_o falling

  Data Path: GAME/bulletsbuf_7_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/bulletsbuf_7_LDC (GAME/bulletsbuf_7_LDC)
     LUT3:I0->O            5   0.097   0.398  GAME/bulletsbuf_71 (GAME/bulletsbuf_7)
     LUT3:I1->O           11   0.097   0.602  Mmux_n008371 (n0083<6>)
     LUT6:I2->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.684ns (1.915ns logic, 6.768ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1155_o'
  Total number of paths / destination ports: 911 / 7
-------------------------------------------------------------------------
Offset:              8.595ns (Levels of Logic = 14)
  Source:            GAME/scoresbuf_6_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1155_o falling

  Data Path: GAME/scoresbuf_6_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/scoresbuf_6_LDC (GAME/scoresbuf_6_LDC)
     LUT3:I0->O            4   0.097   0.309  GAME/scoresbuf_61 (GAME/scoresbuf_6)
     LUT3:I2->O           11   0.097   0.602  Mmux_n008371 (n0083<6>)
     LUT6:I2->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.595ns (1.915ns logic, 6.680ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1139_o'
  Total number of paths / destination ports: 968 / 7
-------------------------------------------------------------------------
Offset:              8.558ns (Levels of Logic = 14)
  Source:            GAME/bulletsbuf_3_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1139_o falling

  Data Path: GAME/bulletsbuf_3_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.472   0.525  GAME/bulletsbuf_3_LDC (GAME/bulletsbuf_3_LDC)
     LUT3:I0->O           11   0.097   0.425  GAME/bulletsbuf_31 (GAME/bulletsbuf_3)
     LUT3:I1->O           13   0.097   0.435  Mmux_n008331 (n0083<2>)
     LUT6:I4->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.558ns (1.915ns logic, 6.643ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1163_o'
  Total number of paths / destination ports: 968 / 7
-------------------------------------------------------------------------
Offset:              8.450ns (Levels of Logic = 14)
  Source:            GAME/scoresbuf_2_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1163_o falling

  Data Path: GAME/scoresbuf_2_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  GAME/scoresbuf_2_LDC (GAME/scoresbuf_2_LDC)
     LUT3:I0->O            8   0.097   0.327  GAME/scoresbuf_21 (GAME/scoresbuf_2)
     LUT3:I2->O           13   0.097   0.435  Mmux_n008331 (n0083<2>)
     LUT6:I4->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.450ns (1.915ns logic, 6.535ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1141_o'
  Total number of paths / destination ports: 1014 / 7
-------------------------------------------------------------------------
Offset:              8.716ns (Levels of Logic = 14)
  Source:            GAME/bulletsbuf_2_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1141_o falling

  Data Path: GAME/bulletsbuf_2_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/bulletsbuf_2_LDC (GAME/bulletsbuf_2_LDC)
     LUT3:I0->O           15   0.097   0.444  GAME/bulletsbuf_21 (GAME/bulletsbuf_2)
     LUT3:I1->O           18   0.097   0.590  Mmux_n008321 (n0083<1>)
     LUT6:I3->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.716ns (1.915ns logic, 6.801ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1165_o'
  Total number of paths / destination ports: 1014 / 7
-------------------------------------------------------------------------
Offset:              8.609ns (Levels of Logic = 14)
  Source:            GAME/scoresbuf_1_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1165_o falling

  Data Path: GAME/scoresbuf_1_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/scoresbuf_1_LDC (GAME/scoresbuf_1_LDC)
     LUT3:I0->O            9   0.097   0.332  GAME/scoresbuf_11 (GAME/scoresbuf_1)
     LUT3:I2->O           18   0.097   0.590  Mmux_n008321 (n0083<1>)
     LUT6:I3->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.609ns (1.915ns logic, 6.694ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1137_o'
  Total number of paths / destination ports: 975 / 7
-------------------------------------------------------------------------
Offset:              8.477ns (Levels of Logic = 14)
  Source:            GAME/bulletsbuf_4_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1137_o falling

  Data Path: GAME/bulletsbuf_4_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.515  GAME/bulletsbuf_4_LDC (GAME/bulletsbuf_4_LDC)
     LUT3:I0->O           10   0.097   0.421  GAME/bulletsbuf_41 (GAME/bulletsbuf_4)
     LUT3:I1->O           17   0.097   0.370  Mmux_n008341 (n0083<3>)
     LUT6:I5->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.477ns (1.915ns logic, 6.562ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1161_o'
  Total number of paths / destination ports: 975 / 7
-------------------------------------------------------------------------
Offset:              8.376ns (Levels of Logic = 14)
  Source:            GAME/scoresbuf_3_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1161_o falling

  Data Path: GAME/scoresbuf_3_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  GAME/scoresbuf_3_LDC (GAME/scoresbuf_3_LDC)
     LUT3:I0->O            7   0.097   0.323  GAME/scoresbuf_31 (GAME/scoresbuf_3)
     LUT3:I2->O           17   0.097   0.370  Mmux_n008341 (n0083<3>)
     LUT6:I5->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      8.376ns (1.915ns logic, 6.461ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_scoresbuf[6]_AND_1167_o'
  Total number of paths / destination ports: 68 / 7
-------------------------------------------------------------------------
Offset:              5.754ns (Levels of Logic = 9)
  Source:            GAME/scoresbuf_0_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_scoresbuf[6]_AND_1167_o falling

  Data Path: GAME/scoresbuf_0_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              3   0.472   0.521  GAME/scoresbuf_0_LDC (GAME/scoresbuf_0_LDC)
     LUT3:I0->O            8   0.097   0.589  GAME/scoresbuf_01 (GAME/scoresbuf_0)
     LUT5:I1->O            1   0.097   0.295  LEDMODULE/h2<0><6>_SW0 (N11)
     LUT6:I5->O            8   0.097   0.716  LEDMODULE/h2<0><6> (LEDMODULE/h2<0>)
     LUT5:I0->O            7   0.097   0.711  LEDMODULE/Mmux_un2<0>131 (LEDMODULE/un2<1>)
     LUT6:I1->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      5.754ns (1.430ns logic, 4.324ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GAME/GND_45_o_bulletsbuf[7]_AND_1143_o'
  Total number of paths / destination ports: 68 / 7
-------------------------------------------------------------------------
Offset:              5.515ns (Levels of Logic = 9)
  Source:            GAME/bulletsbuf_1_LDC (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      GAME/GND_45_o_bulletsbuf[7]_AND_1143_o falling

  Data Path: GAME/bulletsbuf_1_LDC to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.472   0.516  GAME/bulletsbuf_1_LDC (GAME/bulletsbuf_1_LDC)
     LUT3:I0->O           14   0.097   0.355  GAME/bulletsbuf_11 (GAME/bulletsbuf_1)
     LUT5:I4->O            1   0.097   0.295  LEDMODULE/h2<0><6>_SW0 (N11)
     LUT6:I5->O            8   0.097   0.716  LEDMODULE/h2<0><6> (LEDMODULE/h2<0>)
     LUT5:I0->O            7   0.097   0.711  LEDMODULE/Mmux_un2<0>131 (LEDMODULE/un2<1>)
     LUT6:I1->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      5.515ns (1.430ns logic, 4.085ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5677 / 9
-------------------------------------------------------------------------
Delay:               7.901ns (Levels of Logic = 14)
  Source:            sw (PAD)
  Destination:       seg<3> (PAD)

  Data Path: sw to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.001   0.557  sw_IBUF (sw_IBUF)
     LUT3:I0->O           11   0.097   0.740  Mmux_n008351 (n0083<4>)
     LUT6:I0->O           13   0.097   0.567  LEDMODULE/number2[6]_PWR_40_o_AND_1180_o1 (LEDMODULE/number2[6]_PWR_40_o_AND_1180_o)
     LUT3:I0->O            1   0.097   0.556  LEDMODULE/Mmux_un2<0>11111 (LEDMODULE/Mmux_un2<0>11111)
     LUT6:I2->O            1   0.097   0.379  LEDMODULE/Mmux_un2<0>11112 (LEDMODULE/Mmux_un2<0>11112)
     LUT5:I3->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>11114 (LEDMODULE/Mmux_un2<0>1111)
     LUT6:I0->O            1   0.097   0.693  LEDMODULE/Mmux_un2<0>1113 (LEDMODULE/Mmux_un2<0>1113)
     LUT6:I0->O            1   0.097   0.295  LEDMODULE/Mmux_un2<0>1114 (LEDMODULE/Mmux_un2<0>1114)
     LUT6:I5->O            6   0.097   0.579  LEDMODULE/Mmux_un2<0>1115 (LEDMODULE/un2<3>)
     LUT6:I2->O            2   0.097   0.515  LEDMODULE/Disp/Mmux_hex422 (LEDMODULE/Disp/Mmux_hex422)
     LUT3:I0->O            2   0.097   0.697  LEDMODULE/Disp/Mmux_hex423 (LEDMODULE/Disp/Mmux_hex42)
     LUT6:I0->O            1   0.097   0.000  LEDMODULE/Disp/Mmux_hex43_G (N4841)
     MUXF7:I1->O           1   0.279   0.279  LEDMODULE/Disp/Mmux_hex43 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      7.901ns (1.347ns logic, 6.554ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK/clkout0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK/clkout0    |    4.531|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK/clkout1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK/clkout1    |    1.898|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_GND_45_o_AND_1124_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK/clkout0    |         |         |    3.834|         |
clk_60         |         |         |    4.488|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1131_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1131_o|         |         |    2.208|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1133_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1133_o|         |         |    2.216|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1135_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1135_o|         |         |    2.137|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1137_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1137_o|         |         |    2.235|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1139_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1139_o|         |         |    2.165|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1141_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1141_o|         |         |    2.253|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1143_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1143_o|         |         |    2.253|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_bulletsbuf[7]_AND_1145_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1145_o|         |         |    2.221|         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |         |    2.654|         |
clk_60                                |         |         |    2.392|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_livesbuf[3]_AND_1147_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o|         |         |    2.649|         |
clk_60                              |         |         |    2.388|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_scoresbuf[6]_AND_1155_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o |         |         |    2.654|         |
GAME/GND_45_o_scoresbuf[6]_AND_1155_o|         |         |    2.203|         |
clk_60                               |         |         |    2.392|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_scoresbuf[6]_AND_1157_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o |         |         |    2.654|         |
GAME/GND_45_o_scoresbuf[6]_AND_1157_o|         |         |    2.207|         |
clk_60                               |         |         |    2.392|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_scoresbuf[6]_AND_1159_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o |         |         |    2.654|         |
GAME/GND_45_o_scoresbuf[6]_AND_1159_o|         |         |    2.208|         |
clk_60                               |         |         |    2.392|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_scoresbuf[6]_AND_1161_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o |         |         |    2.654|         |
GAME/GND_45_o_scoresbuf[6]_AND_1161_o|         |         |    2.217|         |
clk_60                               |         |         |    2.392|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_scoresbuf[6]_AND_1163_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o |         |         |    2.654|         |
GAME/GND_45_o_scoresbuf[6]_AND_1163_o|         |         |    2.225|         |
clk_60                               |         |         |    2.392|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_scoresbuf[6]_AND_1165_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o |         |         |    2.654|         |
GAME/GND_45_o_scoresbuf[6]_AND_1165_o|         |         |    2.230|         |
clk_60                               |         |         |    2.392|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_scoresbuf[6]_AND_1167_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o |         |         |    2.654|         |
GAME/GND_45_o_scoresbuf[6]_AND_1167_o|         |         |    2.231|         |
clk_60                               |         |         |    2.392|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GAME/GND_45_o_shoot_MUX_5757_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_livesbuf[3]_AND_1147_o|         |         |    1.884|         |
GAME/GND_45_o_shoot_MUX_5757_o      |         |         |    1.362|         |
clk_60                              |         |         |    1.623|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_60
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
GAME/GND_45_o_bulletsbuf[7]_AND_1131_o|         |    3.649|         |         |
GAME/GND_45_o_bulletsbuf[7]_AND_1133_o|         |    3.612|         |         |
GAME/GND_45_o_bulletsbuf[7]_AND_1135_o|         |    3.485|         |         |
GAME/GND_45_o_bulletsbuf[7]_AND_1137_o|         |    3.820|         |         |
GAME/GND_45_o_bulletsbuf[7]_AND_1139_o|         |    3.919|         |         |
GAME/GND_45_o_bulletsbuf[7]_AND_1141_o|         |    4.055|         |         |
GAME/GND_45_o_bulletsbuf[7]_AND_1143_o|         |    4.227|         |         |
GAME/GND_45_o_bulletsbuf[7]_AND_1145_o|         |    4.068|         |         |
GAME/GND_45_o_livesbuf[3]_AND_1147_o  |         |    3.995|         |         |
GAME/GND_45_o_scoresbuf[6]_AND_1155_o |         |    2.517|         |         |
GAME/GND_45_o_scoresbuf[6]_AND_1157_o |         |    2.521|         |         |
GAME/GND_45_o_scoresbuf[6]_AND_1159_o |         |    2.522|         |         |
GAME/GND_45_o_scoresbuf[6]_AND_1161_o |         |    2.531|         |         |
GAME/GND_45_o_scoresbuf[6]_AND_1163_o |         |    2.539|         |         |
GAME/GND_45_o_scoresbuf[6]_AND_1165_o |         |    2.544|         |         |
GAME/GND_45_o_scoresbuf[6]_AND_1167_o |         |    2.545|         |         |
GAME/GND_45_o_shoot_MUX_5757_o        |         |    2.844|         |         |
clk_60                                |   49.119|         |         |         |
ps2clk                                |         |    4.510|         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ps2clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ps2clk         |         |         |    3.602|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 215.00 secs
Total CPU time to Xst completion: 215.05 secs
 
--> 

Total memory usage is 537928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  100 (   0 filtered)
Number of infos    :   17 (   0 filtered)

