#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f951a734550 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7f951a40edd0_0 .var "Clk", 0 0;
v0x7f951a40ee60_0 .var "Reset", 0 0;
v0x7f951a40eff0_0 .var "Start", 0 0;
v0x7f951a40f080_0 .var "address", 26 0;
v0x7f951a40f110_0 .var/i "counter", 31 0;
v0x7f951a40f1a0_0 .net "cpu_mem_addr", 31 0, L_0x7f951a410bc0;  1 drivers
v0x7f951a40f230_0 .net "cpu_mem_data", 255 0, L_0x7f951a410d40;  1 drivers
v0x7f951a40f2c0_0 .net "cpu_mem_enable", 0 0, L_0x7f951a410840;  1 drivers
v0x7f951a40f350_0 .net "cpu_mem_write", 0 0, L_0x7f951a410e30;  1 drivers
v0x7f951a40f460_0 .var "flag", 0 0;
v0x7f951a40f4f0_0 .var/i "i", 31 0;
v0x7f951a40f590_0 .var "index", 4 0;
v0x7f951a40f640_0 .net "mem_cpu_ack", 0 0, L_0x7f951a418840;  1 drivers
v0x7f951a40f6d0_0 .net "mem_cpu_data", 255 0, v0x7f951a40e680_0;  1 drivers
v0x7f951a40f770_0 .var/i "outfile", 31 0;
v0x7f951a40f820_0 .var/i "outfile2", 31 0;
v0x7f951a40f8d0_0 .var "tag", 23 0;
S_0x7f951a745b60 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0x7f951a734550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
v0x7f951a5756e0_0 .net "Branch", 0 0, v0x7f951a51ee90_0;  1 drivers
v0x7f951a575780_0 .net "Jump", 0 0, v0x7f951a51eff0_0;  1 drivers
v0x7f951a575820_0 .net "MUXforward2_data", 31 0, v0x7f951a5718d0_0;  1 drivers
v0x7f951a5758b0_0 .net "Zero", 0 0, L_0x7f951a414720;  1 drivers
v0x7f951a575940_0 .net *"_s22", 0 0, L_0x7f951a414640;  1 drivers
L_0x1035bb518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f951a575a10_0 .net/2u *"_s24", 0 0, L_0x1035bb518;  1 drivers
L_0x1035bb560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f951a40cfb0_0 .net/2u *"_s26", 0 0, L_0x1035bb560;  1 drivers
v0x7f951a40d060_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  1 drivers
v0x7f951a40d0f0_0 .net "inst", 31 0, v0x7f951a56c7f0_0;  1 drivers
v0x7f951a40d1d0_0 .net "inst_addr", 31 0, v0x7f951a40acc0_0;  1 drivers
v0x7f951a40d270_0 .net "mem_ack_i", 0 0, L_0x7f951a418840;  alias, 1 drivers
v0x7f951a40d320_0 .net "mem_addr_o", 31 0, L_0x7f951a410bc0;  alias, 1 drivers
v0x7f951a40d3e0_0 .net "mem_data_i", 255 0, v0x7f951a40e680_0;  alias, 1 drivers
v0x7f951a40d4a0_0 .net "mem_data_o", 255 0, L_0x7f951a410d40;  alias, 1 drivers
v0x7f951a40d560_0 .net "mem_enable_o", 0 0, L_0x7f951a410840;  alias, 1 drivers
v0x7f951a40d610_0 .net "mem_write_o", 0 0, L_0x7f951a410e30;  alias, 1 drivers
v0x7f951a40d6c0_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  1 drivers
v0x7f951a40d850_0 .net "start_i", 0 0, v0x7f951a40eff0_0;  1 drivers
L_0x7f951a411f80 .part v0x7f951a56c7f0_0, 21, 5;
L_0x7f951a412020 .part v0x7f951a56c7f0_0, 16, 5;
L_0x7f951a412140 .part v0x7f951a56c7f0_0, 11, 5;
L_0x7f951a413260 .part v0x7f951a56c7f0_0, 0, 26;
L_0x7f951a4143b0 .part v0x7f951a56c7f0_0, 21, 5;
L_0x7f951a4144c0 .part v0x7f951a56c7f0_0, 16, 5;
L_0x7f951a414640 .cmp/eq 32, L_0x7f951a414050, L_0x7f951a4142c0;
L_0x7f951a414720 .functor MUXZ 1, L_0x1035bb560, L_0x1035bb518, L_0x7f951a414640, C4<>;
L_0x7f951a414880 .part v0x7f951a56c7f0_0, 26, 6;
L_0x7f951a4151c0 .part v0x7f951a56c7f0_0, 0, 16;
S_0x7f951a7289c0 .scope module, "ALU" "ALU" 3 279, 4 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7f951a4156c0 .functor AND 32, v0x7f951a571220_0, L_0x7f951a4152e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f951a4158b0 .functor OR 32, v0x7f951a571220_0, L_0x7f951a4152e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f951a76c7d0_0 .net "ALUCtrl_i", 2 0, L_0x7f951a418570;  1 drivers
o0x103589038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f951a4096d0_0 .net "Zero_o", 0 0, o0x103589038;  0 drivers
L_0x1035bb5f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f951a409780_0 .net/2u *"_s0", 2 0, L_0x1035bb5f0;  1 drivers
v0x7f951a409840_0 .net *"_s10", 31 0, L_0x7f951a4158b0;  1 drivers
L_0x1035bb680 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f951a4098f0_0 .net/2u *"_s12", 2 0, L_0x1035bb680;  1 drivers
v0x7f951a4099e0_0 .net *"_s14", 0 0, L_0x7f951a4159e0;  1 drivers
v0x7f951a409a80_0 .net *"_s16", 31 0, L_0x7f951a415b00;  1 drivers
L_0x1035bb6c8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f951a409b30_0 .net/2u *"_s18", 2 0, L_0x1035bb6c8;  1 drivers
v0x7f951a409be0_0 .net *"_s2", 0 0, L_0x7f951a4155e0;  1 drivers
v0x7f951a409cf0_0 .net *"_s20", 0 0, L_0x7f951a415c80;  1 drivers
v0x7f951a409d80_0 .net *"_s22", 31 0, L_0x7f951a415d50;  1 drivers
L_0x1035bb710 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f951a409e30_0 .net/2u *"_s24", 2 0, L_0x1035bb710;  1 drivers
v0x7f951a409ee0_0 .net *"_s26", 0 0, L_0x7f951a415e50;  1 drivers
v0x7f951a542110_0 .net *"_s29", 31 0, L_0x7f951a415f30;  1 drivers
L_0x1035bb758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f951a5421c0_0 .net/2u *"_s30", 31 0, L_0x1035bb758;  1 drivers
v0x7f951a558020_0 .net *"_s32", 31 0, L_0x7f951a415fd0;  1 drivers
v0x7f951a5580b0_0 .net *"_s34", 31 0, L_0x7f951a416140;  1 drivers
v0x7f951a5413f0_0 .net *"_s36", 31 0, L_0x7f951a4162a0;  1 drivers
v0x7f951a541480_0 .net *"_s38", 31 0, L_0x7f951a4163e0;  1 drivers
v0x7f951a541510_0 .net *"_s4", 31 0, L_0x7f951a4156c0;  1 drivers
L_0x1035bb638 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f951a5415a0_0 .net/2u *"_s6", 2 0, L_0x1035bb638;  1 drivers
v0x7f951a540630_0 .net *"_s8", 0 0, L_0x7f951a4157b0;  1 drivers
v0x7f951a5406c0_0 .net "data1_i", 31 0, v0x7f951a571220_0;  1 drivers
v0x7f951a540750_0 .net "data2_i", 31 0, L_0x7f951a4152e0;  1 drivers
v0x7f951a5407e0_0 .net "data_o", 31 0, L_0x7f951a416540;  1 drivers
L_0x7f951a4155e0 .cmp/eq 3, L_0x7f951a418570, L_0x1035bb5f0;
L_0x7f951a4157b0 .cmp/eq 3, L_0x7f951a418570, L_0x1035bb638;
L_0x7f951a4159e0 .cmp/eq 3, L_0x7f951a418570, L_0x1035bb680;
L_0x7f951a415b00 .arith/sum 32, v0x7f951a571220_0, L_0x7f951a4152e0;
L_0x7f951a415c80 .cmp/eq 3, L_0x7f951a418570, L_0x1035bb6c8;
L_0x7f951a415d50 .arith/sub 32, v0x7f951a571220_0, L_0x7f951a4152e0;
L_0x7f951a415e50 .cmp/eq 3, L_0x7f951a418570, L_0x1035bb710;
L_0x7f951a415f30 .arith/mult 32, v0x7f951a571220_0, L_0x7f951a4152e0;
L_0x7f951a415fd0 .functor MUXZ 32, L_0x1035bb758, L_0x7f951a415f30, L_0x7f951a415e50, C4<>;
L_0x7f951a416140 .functor MUXZ 32, L_0x7f951a415fd0, L_0x7f951a415d50, L_0x7f951a415c80, C4<>;
L_0x7f951a4162a0 .functor MUXZ 32, L_0x7f951a416140, L_0x7f951a415b00, L_0x7f951a4159e0, C4<>;
L_0x7f951a4163e0 .functor MUXZ 32, L_0x7f951a4162a0, L_0x7f951a4158b0, L_0x7f951a4157b0, C4<>;
L_0x7f951a416540 .functor MUXZ 32, L_0x7f951a4163e0, L_0x7f951a4156c0, L_0x7f951a4155e0, C4<>;
S_0x7f951a53fbd0 .scope module, "ALU_Control" "ALU_Control" 3 286, 5 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7f951a416890 .functor AND 1, L_0x7f951a416710, L_0x7f951a4167b0, C4<1>, C4<1>;
L_0x7f951a416bc0 .functor AND 1, L_0x7f951a416980, L_0x7f951a416aa0, C4<1>, C4<1>;
L_0x7f951a416f90 .functor AND 1, L_0x7f951a413f50, L_0x7f951a416eb0, C4<1>, C4<1>;
L_0x7f951a417360 .functor AND 1, L_0x7f951a4170a0, L_0x7f951a417220, C4<1>, C4<1>;
L_0x7f951a417660 .functor AND 1, L_0x7f951a417450, L_0x7f951a4175a0, C4<1>, C4<1>;
v0x7f951a53d7c0_0 .net "ALUCtrl_o", 2 0, L_0x7f951a418570;  alias, 1 drivers
v0x7f951a53d870_0 .net "ALUOp_i", 1 0, L_0x7f951a4187a0;  1 drivers
L_0x1035bb7a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f951a53d900_0 .net/2u *"_s0", 1 0, L_0x1035bb7a0;  1 drivers
L_0x1035bb830 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f951a53d990_0 .net/2u *"_s10", 2 0, L_0x1035bb830;  1 drivers
L_0x1035bb878 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f951a53b5d0_0 .net/2u *"_s12", 1 0, L_0x1035bb878;  1 drivers
v0x7f951a53b6a0_0 .net *"_s14", 0 0, L_0x7f951a416980;  1 drivers
L_0x1035bb8c0 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f951a53b730_0 .net/2u *"_s16", 5 0, L_0x1035bb8c0;  1 drivers
v0x7f951a53b7d0_0 .net *"_s18", 0 0, L_0x7f951a416aa0;  1 drivers
v0x7f951a53a720_0 .net *"_s2", 0 0, L_0x7f951a416710;  1 drivers
v0x7f951a53a830_0 .net *"_s20", 0 0, L_0x7f951a416bc0;  1 drivers
L_0x1035bb908 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f951a53a8c0_0 .net/2u *"_s22", 2 0, L_0x1035bb908;  1 drivers
L_0x1035bb950 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f951a538a60_0 .net/2u *"_s24", 1 0, L_0x1035bb950;  1 drivers
v0x7f951a538af0_0 .net *"_s26", 0 0, L_0x7f951a413f50;  1 drivers
L_0x1035bb998 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f951a538b80_0 .net/2u *"_s28", 5 0, L_0x1035bb998;  1 drivers
v0x7f951a538c30_0 .net *"_s30", 0 0, L_0x7f951a416eb0;  1 drivers
v0x7f951a535150_0 .net *"_s32", 0 0, L_0x7f951a416f90;  1 drivers
L_0x1035bb9e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f951a5351e0_0 .net/2u *"_s34", 2 0, L_0x1035bb9e0;  1 drivers
L_0x1035bba28 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f951a533440_0 .net/2u *"_s36", 1 0, L_0x1035bba28;  1 drivers
v0x7f951a5334d0_0 .net *"_s38", 0 0, L_0x7f951a4170a0;  1 drivers
L_0x1035bb7e8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7f951a533560_0 .net/2u *"_s4", 5 0, L_0x1035bb7e8;  1 drivers
L_0x1035bba70 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f951a5335f0_0 .net/2u *"_s40", 5 0, L_0x1035bba70;  1 drivers
v0x7f951a531a00_0 .net *"_s42", 0 0, L_0x7f951a417220;  1 drivers
v0x7f951a531a90_0 .net *"_s44", 0 0, L_0x7f951a417360;  1 drivers
L_0x1035bbab8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f951a531b20_0 .net/2u *"_s46", 2 0, L_0x1035bbab8;  1 drivers
L_0x1035bbb00 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f951a531bb0_0 .net/2u *"_s48", 1 0, L_0x1035bbb00;  1 drivers
v0x7f951a530b70_0 .net *"_s50", 0 0, L_0x7f951a417450;  1 drivers
L_0x1035bbb48 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7f951a530c00_0 .net/2u *"_s52", 5 0, L_0x1035bbb48;  1 drivers
v0x7f951a530c90_0 .net *"_s54", 0 0, L_0x7f951a4175a0;  1 drivers
v0x7f951a530d20_0 .net *"_s56", 0 0, L_0x7f951a417660;  1 drivers
L_0x1035bbb90 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f951a52fc90_0 .net/2u *"_s58", 2 0, L_0x1035bbb90;  1 drivers
v0x7f951a52fd20_0 .net *"_s6", 0 0, L_0x7f951a4167b0;  1 drivers
L_0x1035bbbd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f951a52fdb0_0 .net/2u *"_s60", 1 0, L_0x1035bbbd8;  1 drivers
v0x7f951a52fe40_0 .net *"_s62", 0 0, L_0x7f951a4177a0;  1 drivers
L_0x1035bbc20 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f951a52cf20_0 .net/2u *"_s64", 2 0, L_0x1035bbc20;  1 drivers
L_0x1035bbc68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f951a535270_0 .net/2u *"_s66", 1 0, L_0x1035bbc68;  1 drivers
v0x7f951a52bef0_0 .net *"_s68", 0 0, L_0x7f951a417900;  1 drivers
L_0x1035bbcb0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f951a52bf80_0 .net/2u *"_s70", 2 0, L_0x1035bbcb0;  1 drivers
L_0x1035bbcf8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7f951a52c010_0 .net/2u *"_s72", 1 0, L_0x1035bbcf8;  1 drivers
v0x7f951a52c0a0_0 .net *"_s74", 0 0, L_0x7f951a417a00;  1 drivers
L_0x1035bbd40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f951a529450_0 .net/2u *"_s76", 2 0, L_0x1035bbd40;  1 drivers
L_0x1035bbd88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f951a5294e0_0 .net/2u *"_s78", 2 0, L_0x1035bbd88;  1 drivers
v0x7f951a529570_0 .net *"_s8", 0 0, L_0x7f951a416890;  1 drivers
v0x7f951a529600_0 .net *"_s80", 2 0, L_0x7f951a417c00;  1 drivers
v0x7f951a5242d0_0 .net *"_s82", 2 0, L_0x7f951a417d40;  1 drivers
v0x7f951a524360_0 .net *"_s84", 2 0, L_0x7f951a417ea0;  1 drivers
v0x7f951a5243f0_0 .net *"_s86", 2 0, L_0x7f951a418000;  1 drivers
v0x7f951a524480_0 .net *"_s88", 2 0, L_0x7f951a418170;  1 drivers
v0x7f951a522a00_0 .net *"_s90", 2 0, L_0x7f951a418290;  1 drivers
v0x7f951a522a90_0 .net *"_s92", 2 0, L_0x7f951a418410;  1 drivers
v0x7f951a409f70_0 .net "funct_i", 5 0, L_0x7f951a418700;  1 drivers
L_0x7f951a416710 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bb7a0;
L_0x7f951a4167b0 .cmp/eq 6, L_0x7f951a418700, L_0x1035bb7e8;
L_0x7f951a416980 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bb878;
L_0x7f951a416aa0 .cmp/eq 6, L_0x7f951a418700, L_0x1035bb8c0;
L_0x7f951a413f50 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bb950;
L_0x7f951a416eb0 .cmp/eq 6, L_0x7f951a418700, L_0x1035bb998;
L_0x7f951a4170a0 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bba28;
L_0x7f951a417220 .cmp/eq 6, L_0x7f951a418700, L_0x1035bba70;
L_0x7f951a417450 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bbb00;
L_0x7f951a4175a0 .cmp/eq 6, L_0x7f951a418700, L_0x1035bbb48;
L_0x7f951a4177a0 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bbbd8;
L_0x7f951a417900 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bbc68;
L_0x7f951a417a00 .cmp/eq 2, L_0x7f951a4187a0, L_0x1035bbcf8;
L_0x7f951a417c00 .functor MUXZ 3, L_0x1035bbd88, L_0x1035bbd40, L_0x7f951a417a00, C4<>;
L_0x7f951a417d40 .functor MUXZ 3, L_0x7f951a417c00, L_0x1035bbcb0, L_0x7f951a417900, C4<>;
L_0x7f951a417ea0 .functor MUXZ 3, L_0x7f951a417d40, L_0x1035bbc20, L_0x7f951a4177a0, C4<>;
L_0x7f951a418000 .functor MUXZ 3, L_0x7f951a417ea0, L_0x1035bbb90, L_0x7f951a417660, C4<>;
L_0x7f951a418170 .functor MUXZ 3, L_0x7f951a418000, L_0x1035bbab8, L_0x7f951a417360, C4<>;
L_0x7f951a418290 .functor MUXZ 3, L_0x7f951a418170, L_0x1035bb9e0, L_0x7f951a416f90, C4<>;
L_0x7f951a418410 .functor MUXZ 3, L_0x7f951a418290, L_0x1035bb908, L_0x7f951a416bc0, C4<>;
L_0x7f951a418570 .functor MUXZ 3, L_0x7f951a418410, L_0x1035bb830, L_0x7f951a416890, C4<>;
S_0x7f951a40a000 .scope module, "Add_PC" "Adder" 3 204, 6 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f951a40a200_0 .net "data1_in", 31 0, v0x7f951a40acc0_0;  alias, 1 drivers
L_0x1035bb3b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f951a40a2c0_0 .net "data2_in", 31 0, L_0x1035bb3b0;  1 drivers
v0x7f951a40a370_0 .net "data_o", 31 0, L_0x7f951a413580;  1 drivers
L_0x7f951a413580 .arith/sum 32, v0x7f951a40acc0_0, L_0x1035bb3b0;
S_0x7f951a40a480 .scope module, "Add_address" "Adder" 3 198, 6 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f951a40a680_0 .net "data1_in", 31 0, v0x7f951a56c930_0;  1 drivers
v0x7f951a522b20_0 .net "data2_in", 31 0, v0x7f951a40c630_0;  1 drivers
v0x7f951a522bb0_0 .net "data_o", 31 0, L_0x7f951a413440;  1 drivers
L_0x7f951a413440 .arith/sum 32, v0x7f951a56c930_0, v0x7f951a40c630_0;
S_0x7f951a51fa90 .scope module, "Control" "Control" 3 253, 7 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 10 "ctrl_signal_o"
    .port_info 2 /OUTPUT 1 "branch_o"
    .port_info 3 /OUTPUT 1 "jump_o"
v0x7f951a51edf0_0 .net "Op_i", 5 0, L_0x7f951a414880;  1 drivers
v0x7f951a51ee90_0 .var "branch_o", 0 0;
v0x7f951a51ef30_0 .var "ctrl_signal_o", 9 0;
v0x7f951a51eff0_0 .var "jump_o", 0 0;
E_0x7f951a51fcb0 .event edge, v0x7f951a51edf0_0;
S_0x7f951a51b7d0 .scope module, "EXMEM" "EXMEM" 3 99, 8 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 2 "M_i"
    .port_info 4 /INPUT 32 "addr_i"
    .port_info 5 /INPUT 32 "data_i"
    .port_info 6 /INPUT 5 "rd_i"
    .port_info 7 /INPUT 1 "halt_i"
    .port_info 8 /OUTPUT 2 "WB_o"
    .port_info 9 /OUTPUT 2 "M_o"
    .port_info 10 /OUTPUT 32 "addr_o"
    .port_info 11 /OUTPUT 32 "data_o"
    .port_info 12 /OUTPUT 5 "rd_o"
v0x7f951a513970_0 .net "M_i", 1 0, v0x7f951a56b2d0_0;  1 drivers
v0x7f951a50fe30_0 .var "M_o", 1 0;
v0x7f951a50fec0_0 .net "WB_i", 1 0, v0x7f951a56b470_0;  1 drivers
v0x7f951a50ff50_0 .var "WB_o", 1 0;
v0x7f951a50fff0_0 .net "addr_i", 31 0, L_0x7f951a416540;  alias, 1 drivers
v0x7f951a5047e0_0 .var "addr_o", 31 0;
v0x7f951a504880_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a504920_0 .net "data_i", 31 0, v0x7f951a5718d0_0;  alias, 1 drivers
v0x7f951a5049d0_0 .var "data_o", 31 0;
v0x7f951a503c90_0 .net "halt_i", 0 0, L_0x7f951a40fdf0;  1 drivers
v0x7f951a503d30_0 .net "rd_i", 4 0, L_0x7f951a413ae0;  1 drivers
v0x7f951a503de0_0 .var "rd_o", 4 0;
v0x7f951a501c70_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  alias, 1 drivers
E_0x7f951a513920/0 .event negedge, v0x7f951a501c70_0;
E_0x7f951a513920/1 .event posedge, v0x7f951a504880_0;
E_0x7f951a513920 .event/or E_0x7f951a513920/0, E_0x7f951a513920/1;
L_0x7f951a411dc0 .part v0x7f951a50fe30_0, 1, 1;
L_0x7f951a411ea0 .part v0x7f951a50fe30_0, 0, 1;
L_0x7f951a412220 .part v0x7f951a50ff50_0, 1, 1;
S_0x7f951a500040 .scope module, "Flush" "Flush" 3 260, 9 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Jump_i"
    .port_info 1 /INPUT 1 "Branch_i"
    .port_info 2 /INPUT 1 "Zero_i"
    .port_info 3 /OUTPUT 1 "flush_o"
L_0x7f951a414970 .functor AND 1, L_0x7f951a414720, v0x7f951a51ee90_0, C4<1>, C4<1>;
L_0x7f951a414ae0 .functor OR 1, L_0x7f951a414970, v0x7f951a51eff0_0, C4<0>, C4<0>;
v0x7f951a500200_0 .net "Branch_i", 0 0, v0x7f951a51ee90_0;  alias, 1 drivers
v0x7f951a569590_0 .net "Jump_i", 0 0, v0x7f951a51eff0_0;  alias, 1 drivers
v0x7f951a569620_0 .net "Zero_i", 0 0, L_0x7f951a414720;  alias, 1 drivers
v0x7f951a5696b0_0 .net *"_s0", 0 0, L_0x7f951a414970;  1 drivers
v0x7f951a569740_0 .net "flush_o", 0 0, L_0x7f951a414ae0;  1 drivers
S_0x7f951a569850 .scope module, "ForwardUnit" "ForwardUnit" 3 129, 10 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS_i"
    .port_info 1 /INPUT 5 "IDEX_RT_i"
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i"
    .port_info 3 /INPUT 5 "EXMEM_RD_i"
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i"
    .port_info 5 /INPUT 5 "MEMWB_RD_i"
    .port_info 6 /OUTPUT 2 "Forward1_o"
    .port_info 7 /OUTPUT 2 "Forward2_o"
v0x7f951a569ae0_0 .net "EXMEM_RD_i", 4 0, v0x7f951a503de0_0;  1 drivers
v0x7f951a569b80_0 .net "EXMEM_RegWrite_i", 0 0, L_0x7f951a412220;  1 drivers
v0x7f951a569c10_0 .var "Forward1_o", 1 0;
v0x7f951a569cd0_0 .var "Forward2_o", 1 0;
v0x7f951a569d80_0 .net "IDEX_RS_i", 4 0, v0x7f951a56bb50_0;  1 drivers
v0x7f951a569e70_0 .net "IDEX_RT_i", 4 0, v0x7f951a56be50_0;  1 drivers
v0x7f951a569f20_0 .net "MEMWB_RD_i", 4 0, v0x7f951a56dc90_0;  1 drivers
v0x7f951a569fd0_0 .net "MEMWB_RegWrite_i", 0 0, L_0x7f951a412300;  1 drivers
E_0x7f951a569820/0 .event edge, v0x7f951a569f20_0, v0x7f951a503de0_0, v0x7f951a569e70_0, v0x7f951a569d80_0;
E_0x7f951a569820/1 .event edge, v0x7f951a569fd0_0, v0x7f951a569b80_0;
E_0x7f951a569820 .event/or E_0x7f951a569820/0, E_0x7f951a569820/1;
S_0x7f951a56a130 .scope module, "HazardDetection" "HazardDetection" 3 156, 11 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /INPUT 5 "rt_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /OUTPUT 1 "hazard_o"
    .port_info 4 /OUTPUT 1 "IFIDhazard_o"
    .port_info 5 /OUTPUT 1 "MUX_Control_hazard_o"
L_0x7f951a4127e0 .functor OR 1, L_0x7f951a4124a0, L_0x7f951a4126e0, C4<0>, C4<0>;
L_0x7f951a412a80 .functor BUFZ 1, L_0x7f951a4128f0, C4<0>, C4<0>, C4<0>;
L_0x7f951a412b30 .functor BUFZ 1, L_0x7f951a4128f0, C4<0>, C4<0>, C4<0>;
v0x7f951a56a3f0_0 .net "IFIDhazard_o", 0 0, L_0x7f951a412a80;  1 drivers
v0x7f951a56a480_0 .net "MUX_Control_hazard_o", 0 0, L_0x7f951a412b30;  1 drivers
v0x7f951a56a510_0 .net "MemRead_i", 0 0, L_0x7f951a412c60;  1 drivers
v0x7f951a56a5a0_0 .net *"_s1", 4 0, L_0x7f951a4123e0;  1 drivers
L_0x1035bb2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f951a56a630_0 .net/2u *"_s10", 0 0, L_0x1035bb2d8;  1 drivers
v0x7f951a56a720_0 .net *"_s2", 0 0, L_0x7f951a4124a0;  1 drivers
v0x7f951a56a7c0_0 .net *"_s5", 4 0, L_0x7f951a412620;  1 drivers
v0x7f951a56a870_0 .net *"_s6", 0 0, L_0x7f951a4126e0;  1 drivers
v0x7f951a56a910_0 .net *"_s8", 0 0, L_0x7f951a4127e0;  1 drivers
v0x7f951a56aa20_0 .net "hazard_o", 0 0, L_0x7f951a4128f0;  1 drivers
v0x7f951a56aac0_0 .net "inst_i", 31 0, v0x7f951a56c7f0_0;  alias, 1 drivers
v0x7f951a56ab70_0 .net "rt_i", 4 0, v0x7f951a56be50_0;  alias, 1 drivers
L_0x7f951a4123e0 .part v0x7f951a56c7f0_0, 21, 5;
L_0x7f951a4124a0 .cmp/eq 5, L_0x7f951a4123e0, v0x7f951a56be50_0;
L_0x7f951a412620 .part v0x7f951a56c7f0_0, 16, 5;
L_0x7f951a4126e0 .cmp/eq 5, L_0x7f951a412620, v0x7f951a56be50_0;
L_0x7f951a4128f0 .functor MUXZ 1, L_0x1035bb2d8, L_0x7f951a412c60, L_0x7f951a4127e0, C4<>;
S_0x7f951a56ac70 .scope module, "IDEX" "IDEX" 3 75, 12 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 2 "M_i"
    .port_info 4 /INPUT 4 "EX_i"
    .port_info 5 /INPUT 32 "data1_i"
    .port_info 6 /INPUT 32 "data2_i"
    .port_info 7 /INPUT 32 "signextend_i"
    .port_info 8 /INPUT 5 "rs_i"
    .port_info 9 /INPUT 5 "rt_i"
    .port_info 10 /INPUT 5 "rd_i"
    .port_info 11 /INPUT 1 "halt_i"
    .port_info 12 /OUTPUT 2 "WB_o"
    .port_info 13 /OUTPUT 2 "M_o"
    .port_info 14 /OUTPUT 4 "EX_o"
    .port_info 15 /OUTPUT 32 "data1_o"
    .port_info 16 /OUTPUT 32 "data2_o"
    .port_info 17 /OUTPUT 32 "signextend_o"
    .port_info 18 /OUTPUT 5 "rs_o"
    .port_info 19 /OUTPUT 5 "rt_o"
    .port_info 20 /OUTPUT 5 "rd_o"
v0x7f951a56b0d0_0 .net "EX_i", 3 0, v0x7f951a56f790_0;  1 drivers
v0x7f951a56b190_0 .var "EX_o", 3 0;
v0x7f951a56b230_0 .net "M_i", 1 0, v0x7f951a56f860_0;  1 drivers
v0x7f951a56b2d0_0 .var "M_o", 1 0;
v0x7f951a56b390_0 .net "WB_i", 1 0, v0x7f951a56fcd0_0;  1 drivers
v0x7f951a56b470_0 .var "WB_o", 1 0;
v0x7f951a56b510_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a56b5c0_0 .net "data1_i", 31 0, L_0x7f951a414050;  1 drivers
v0x7f951a56b650_0 .var "data1_o", 31 0;
v0x7f951a56b780_0 .net "data2_i", 31 0, L_0x7f951a4142c0;  1 drivers
v0x7f951a56b830_0 .var "data2_o", 31 0;
v0x7f951a56b8e0_0 .net "halt_i", 0 0, L_0x7f951a40fdf0;  alias, 1 drivers
v0x7f951a56b990_0 .net "rd_i", 4 0, L_0x7f951a412140;  1 drivers
v0x7f951a56ba20_0 .var "rd_o", 4 0;
v0x7f951a56bab0_0 .net "rs_i", 4 0, L_0x7f951a411f80;  1 drivers
v0x7f951a56bb50_0 .var "rs_o", 4 0;
v0x7f951a56bc10_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  alias, 1 drivers
v0x7f951a56bdc0_0 .net "rt_i", 4 0, L_0x7f951a412020;  1 drivers
v0x7f951a56be50_0 .var "rt_o", 4 0;
v0x7f951a56bee0_0 .net "signextend_i", 31 0, L_0x7f951a414ec0;  1 drivers
v0x7f951a56bf70_0 .var "signextend_o", 31 0;
L_0x7f951a412c60 .part v0x7f951a56b2d0_0, 1, 1;
L_0x7f951a413c50 .part v0x7f951a56b190_0, 0, 1;
L_0x7f951a4154c0 .part v0x7f951a56b190_0, 3, 1;
L_0x7f951a418700 .part v0x7f951a56bf70_0, 0, 6;
L_0x7f951a4187a0 .part v0x7f951a56b190_0, 1, 2;
S_0x7f951a56c210 .scope module, "IFID" "IFID" 3 63, 13 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "hazard_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /INPUT 32 "inst_i"
    .port_info 6 /INPUT 1 "halt_i"
    .port_info 7 /OUTPUT 32 "inst_o"
    .port_info 8 /OUTPUT 32 "pc_o"
v0x7f951a56c4f0_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a56ae20_0 .net "flush_i", 0 0, L_0x7f951a414ae0;  alias, 1 drivers
v0x7f951a56c5c0_0 .net "halt_i", 0 0, L_0x7f951a40fdf0;  alias, 1 drivers
v0x7f951a56c690_0 .net "hazard_i", 0 0, L_0x7f951a412a80;  alias, 1 drivers
v0x7f951a56c720_0 .net "inst_i", 31 0, L_0x7f951a413900;  1 drivers
v0x7f951a56c7f0_0 .var "inst_o", 31 0;
v0x7f951a56c880_0 .net "pc_i", 31 0, L_0x7f951a413580;  alias, 1 drivers
v0x7f951a56c930_0 .var "pc_o", 31 0;
v0x7f951a56c9e0_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  alias, 1 drivers
S_0x7f951a56cbc0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 220, 14 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7f951a413900 .functor BUFZ 32, L_0x7f951a4136a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f951a56cd50_0 .net *"_s0", 31 0, L_0x7f951a4136a0;  1 drivers
v0x7f951a56ce00_0 .net *"_s2", 31 0, L_0x7f951a4137e0;  1 drivers
v0x7f951a56ceb0_0 .net *"_s4", 29 0, L_0x7f951a413740;  1 drivers
L_0x1035bb3f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f951a56cf70_0 .net *"_s6", 1 0, L_0x1035bb3f8;  1 drivers
v0x7f951a56d020_0 .net "addr_i", 31 0, v0x7f951a40acc0_0;  alias, 1 drivers
v0x7f951a56d100_0 .net "instr_o", 31 0, L_0x7f951a413900;  alias, 1 drivers
v0x7f951a56d1c0 .array "memory", 511 0, 31 0;
L_0x7f951a4136a0 .array/port v0x7f951a56d1c0, L_0x7f951a4137e0;
L_0x7f951a413740 .part v0x7f951a40acc0_0, 2, 30;
L_0x7f951a4137e0 .concat [ 30 2 0 0], L_0x7f951a413740, L_0x1035bb3f8;
S_0x7f951a56d280 .scope module, "MEMWB" "MEMWB" 3 115, 15 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 32 "addr_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /INPUT 5 "rd_i"
    .port_info 6 /INPUT 1 "halt_i"
    .port_info 7 /OUTPUT 2 "WB_o"
    .port_info 8 /OUTPUT 32 "addr_o"
    .port_info 9 /OUTPUT 32 "data_o"
    .port_info 10 /OUTPUT 5 "rd_o"
v0x7f951a56d5e0_0 .net "WB_i", 1 0, v0x7f951a50ff50_0;  1 drivers
v0x7f951a56d6b0_0 .var "WB_o", 1 0;
v0x7f951a56d750_0 .net "addr_i", 31 0, v0x7f951a5047e0_0;  1 drivers
v0x7f951a56d820_0 .var "addr_o", 31 0;
v0x7f951a56d8c0_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a56d990_0 .net "data_i", 31 0, L_0x7f951a40ff00;  1 drivers
v0x7f951a56da40_0 .var "data_o", 31 0;
v0x7f951a56daf0_0 .net "halt_i", 0 0, L_0x7f951a40fdf0;  alias, 1 drivers
v0x7f951a56db80_0 .net "rd_i", 4 0, v0x7f951a503de0_0;  alias, 1 drivers
v0x7f951a56dc90_0 .var "rd_o", 4 0;
v0x7f951a56dd20_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  alias, 1 drivers
E_0x7f951a56d5a0 .event posedge, v0x7f951a504880_0;
L_0x7f951a412300 .part v0x7f951a56d6b0_0, 1, 1;
L_0x7f951a413020 .part v0x7f951a56d6b0_0, 0, 1;
L_0x7f951a4145a0 .part v0x7f951a56d6b0_0, 1, 1;
S_0x7f951a56deb0 .scope module, "MUX32" "MUX32" 3 272, 16 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x1035bb5a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f951a414e40 .functor XNOR 1, L_0x7f951a4154c0, L_0x1035bb5a8, C4<0>, C4<0>;
v0x7f951a56e080_0 .net/2u *"_s0", 0 0, L_0x1035bb5a8;  1 drivers
v0x7f951a56e140_0 .net *"_s2", 0 0, L_0x7f951a414e40;  1 drivers
v0x7f951a56e1e0_0 .net "data1_i", 31 0, v0x7f951a5718d0_0;  alias, 1 drivers
v0x7f951a56e2b0_0 .net "data2_i", 31 0, v0x7f951a56bf70_0;  1 drivers
v0x7f951a56e360_0 .net "data_o", 31 0, L_0x7f951a4152e0;  alias, 1 drivers
v0x7f951a56e430_0 .net "select_i", 0 0, L_0x7f951a4154c0;  1 drivers
L_0x7f951a4152e0 .functor MUXZ 32, v0x7f951a56bf70_0, v0x7f951a5718d0_0, L_0x7f951a414e40, C4<>;
S_0x7f951a56e520 .scope module, "MUX5" "MUX5" 3 225, 17 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x1035bb440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f951a4139f0 .functor XNOR 1, L_0x7f951a413c50, L_0x1035bb440, C4<0>, C4<0>;
v0x7f951a56e730_0 .net/2u *"_s0", 0 0, L_0x1035bb440;  1 drivers
v0x7f951a56e7f0_0 .net *"_s2", 0 0, L_0x7f951a4139f0;  1 drivers
v0x7f951a56e890_0 .net "data1_i", 4 0, v0x7f951a56be50_0;  alias, 1 drivers
v0x7f951a56e940_0 .net "data2_i", 4 0, v0x7f951a56ba20_0;  1 drivers
v0x7f951a56ea00_0 .net "data_o", 4 0, L_0x7f951a413ae0;  alias, 1 drivers
v0x7f951a56ead0_0 .net "select_i", 0 0, L_0x7f951a413c50;  1 drivers
L_0x7f951a413ae0 .functor MUXZ 5, v0x7f951a56ba20_0, v0x7f951a56be50_0, L_0x7f951a4139f0, C4<>;
S_0x7f951a56ebc0 .scope module, "MUX_Add" "MUX_Add" 3 165, 18 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /INPUT 1 "Zero_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f951a56ee60_0 .net "Zero_i", 0 0, L_0x7f951a414720;  alias, 1 drivers
v0x7f951a56ef20_0 .net "data1_i", 31 0, L_0x7f951a413580;  alias, 1 drivers
v0x7f951a56eff0_0 .net "data2_i", 31 0, L_0x7f951a413440;  alias, 1 drivers
v0x7f951a56f0a0_0 .var "data_o", 31 0;
v0x7f951a56f140_0 .var "select", 0 0;
v0x7f951a56f220_0 .net "select_i", 0 0, v0x7f951a51ee90_0;  alias, 1 drivers
E_0x7f951a56ee20 .event edge, v0x7f951a569620_0, v0x7f951a51ee90_0, v0x7f951a522bb0_0, v0x7f951a40a370_0;
S_0x7f951a56f350 .scope module, "MUX_Control" "MUX_Control" 3 245, 19 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hazard_i"
    .port_info 1 /INPUT 10 "ctrl_sig_i"
    .port_info 2 /OUTPUT 2 "WB_o"
    .port_info 3 /OUTPUT 2 "M_o"
    .port_info 4 /OUTPUT 4 "EX_o"
v0x7f951a56f630_0 .var "ALUOp", 1 0;
v0x7f951a56f6f0_0 .var "ALUSrc", 0 0;
v0x7f951a56f790_0 .var "EX_o", 3 0;
v0x7f951a56f860_0 .var "M_o", 1 0;
v0x7f951a56f910_0 .var "MemRead", 0 0;
v0x7f951a56f9e0_0 .var "MemWrite", 0 0;
v0x7f951a56fa80_0 .var "MemtoReg", 0 0;
v0x7f951a56fb20_0 .var "RegDst", 0 0;
v0x7f951a56fbc0_0 .var "RegWrite", 0 0;
v0x7f951a56fcd0_0 .var "WB_o", 1 0;
v0x7f951a56fd80_0 .net "ctrl_sig_i", 9 0, v0x7f951a51ef30_0;  1 drivers
v0x7f951a56fe10_0 .net "hazard_i", 0 0, L_0x7f951a412b30;  alias, 1 drivers
E_0x7f951a56f600 .event edge, v0x7f951a51ef30_0, v0x7f951a56a480_0;
S_0x7f951a56ff00 .scope module, "MUX_Jump" "MUX_Jump" 3 173, 20 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "data1_28_i"
    .port_info 1 /INPUT 32 "data1_32_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f951a570190_0 .var "data1", 31 0;
v0x7f951a570250_0 .net "data1_28_i", 27 0, L_0x7f951a413140;  1 drivers
v0x7f951a570300_0 .net "data1_32_i", 31 0, v0x7f951a56f0a0_0;  1 drivers
v0x7f951a5703d0_0 .net "data2_i", 31 0, v0x7f951a56f0a0_0;  alias, 1 drivers
v0x7f951a5704a0_0 .var "data_o", 31 0;
v0x7f951a570570_0 .net "select_i", 0 0, v0x7f951a51eff0_0;  alias, 1 drivers
E_0x7f951a570130 .event edge, v0x7f951a51eff0_0, v0x7f951a56f0a0_0, v0x7f951a570250_0;
S_0x7f951a5706a0 .scope module, "MUX_Write" "MUX_Write" 3 181, 21 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x1035bb320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f951a412d40 .functor XNOR 1, L_0x7f951a413020, L_0x1035bb320, C4<0>, C4<0>;
v0x7f951a5708b0_0 .net/2u *"_s0", 0 0, L_0x1035bb320;  1 drivers
v0x7f951a570970_0 .net *"_s2", 0 0, L_0x7f951a412d40;  1 drivers
v0x7f951a570a10_0 .net "data1_i", 31 0, v0x7f951a56da40_0;  1 drivers
v0x7f951a570ac0_0 .net "data2_i", 31 0, v0x7f951a56d820_0;  1 drivers
v0x7f951a570b70_0 .net "data_o", 31 0, L_0x7f951a412e30;  1 drivers
v0x7f951a570c40_0 .net "select_i", 0 0, L_0x7f951a413020;  1 drivers
L_0x7f951a412e30 .functor MUXZ 32, v0x7f951a56d820_0, v0x7f951a56da40_0, L_0x7f951a412d40, C4<>;
S_0x7f951a570d20 .scope module, "MUXforward_1" "MUXForward" 3 140, 22 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f951a570fc0_0 .net "EXMEM_addr_i", 31 0, v0x7f951a5047e0_0;  alias, 1 drivers
v0x7f951a5710b0_0 .net "MEMWB_data_i", 31 0, L_0x7f951a412e30;  alias, 1 drivers
v0x7f951a571150_0 .net "data_i", 31 0, v0x7f951a56b650_0;  1 drivers
v0x7f951a571220_0 .var "data_o", 31 0;
v0x7f951a5712d0_0 .net "select_i", 1 0, v0x7f951a569c10_0;  1 drivers
E_0x7f951a570f80 .event edge, v0x7f951a570b70_0, v0x7f951a5047e0_0, v0x7f951a56b650_0, v0x7f951a569c10_0;
S_0x7f951a571400 .scope module, "MUXforward_2" "MUXForward" 3 148, 22 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f951a571690_0 .net "EXMEM_addr_i", 31 0, v0x7f951a5047e0_0;  alias, 1 drivers
v0x7f951a571740_0 .net "MEMWB_data_i", 31 0, L_0x7f951a412e30;  alias, 1 drivers
v0x7f951a571820_0 .net "data_i", 31 0, v0x7f951a56b830_0;  1 drivers
v0x7f951a5718d0_0 .var "data_o", 31 0;
v0x7f951a5719a0_0 .net "select_i", 1 0, v0x7f951a569cd0_0;  1 drivers
E_0x7f951a571630 .event edge, v0x7f951a570b70_0, v0x7f951a5047e0_0, v0x7f951a56b830_0, v0x7f951a569cd0_0;
S_0x7f951a40a730 .scope module, "PC" "PC" 3 210, 23 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "halt_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x7f951a40a9d0_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a40aae0_0 .net "halt_i", 0 0, L_0x7f951a40fdf0;  alias, 1 drivers
v0x7f951a40abf0_0 .net "pc_i", 31 0, v0x7f951a5704a0_0;  1 drivers
v0x7f951a40acc0_0 .var "pc_o", 31 0;
v0x7f951a40ad90_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  alias, 1 drivers
v0x7f951a40aee0_0 .net "stall_i", 0 0, L_0x7f951a4128f0;  alias, 1 drivers
v0x7f951a40af70_0 .net "start_i", 0 0, v0x7f951a40eff0_0;  alias, 1 drivers
S_0x7f951a40b0c0 .scope module, "Registers" "Registers" 3 232, 24 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7f951a414050 .functor BUFZ 32, L_0x7f951a413d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f951a4142c0 .functor BUFZ 32, L_0x7f951a414100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f951a40b380_0 .net "RDaddr_i", 4 0, v0x7f951a56dc90_0;  alias, 1 drivers
v0x7f951a40b470_0 .net "RDdata_i", 31 0, L_0x7f951a412e30;  alias, 1 drivers
v0x7f951a40b510_0 .net "RSaddr_i", 4 0, L_0x7f951a4143b0;  1 drivers
v0x7f951a40b5d0_0 .net "RSdata_o", 31 0, L_0x7f951a414050;  alias, 1 drivers
v0x7f951a40b690_0 .net "RTaddr_i", 4 0, L_0x7f951a4144c0;  1 drivers
v0x7f951a40b780_0 .net "RTdata_o", 31 0, L_0x7f951a4142c0;  alias, 1 drivers
v0x7f951a40b820_0 .net "RegWrite_i", 0 0, L_0x7f951a4145a0;  1 drivers
v0x7f951a40b8c0_0 .net *"_s0", 31 0, L_0x7f951a413d30;  1 drivers
v0x7f951a40b970_0 .net *"_s10", 6 0, L_0x7f951a4141a0;  1 drivers
L_0x1035bb4d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f951a40baa0_0 .net *"_s13", 1 0, L_0x1035bb4d0;  1 drivers
v0x7f951a40bb50_0 .net *"_s2", 6 0, L_0x7f951a413df0;  1 drivers
L_0x1035bb488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f951a40bc00_0 .net *"_s5", 1 0, L_0x1035bb488;  1 drivers
v0x7f951a40bcb0_0 .net *"_s8", 31 0, L_0x7f951a414100;  1 drivers
v0x7f951a40bd60_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a40bdf0 .array "register", 31 0, 31 0;
E_0x7f951a40b330 .event negedge, v0x7f951a504880_0;
L_0x7f951a413d30 .array/port v0x7f951a40bdf0, L_0x7f951a413df0;
L_0x7f951a413df0 .concat [ 5 2 0 0], L_0x7f951a4143b0, L_0x1035bb488;
L_0x7f951a414100 .array/port v0x7f951a40bdf0, L_0x7f951a4141a0;
L_0x7f951a4141a0 .concat [ 5 2 0 0], L_0x7f951a4144c0, L_0x1035bb4d0;
S_0x7f951a40bf10 .scope module, "ShiftLeft26" "ShiftLeft26" 3 188, 25 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
L_0x1035bb368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f951a40c100_0 .net/2u *"_s0", 1 0, L_0x1035bb368;  1 drivers
v0x7f951a40c1c0_0 .net "data_i", 25 0, L_0x7f951a413260;  1 drivers
v0x7f951a40c260_0 .net "data_o", 27 0, L_0x7f951a413140;  alias, 1 drivers
L_0x7f951a413140 .concat [ 2 26 0 0], L_0x1035bb368, L_0x7f951a413260;
S_0x7f951a40c330 .scope module, "ShiftLeft32" "ShiftLeft32" 3 193, 26 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f951a40c560_0 .net "data_i", 31 0, L_0x7f951a414ec0;  alias, 1 drivers
v0x7f951a40c630_0 .var "data_o", 31 0;
E_0x7f951a40c510 .event edge, v0x7f951a56bee0_0;
S_0x7f951a40c720 .scope module, "Sign_Extend" "Sign_Extend" 3 267, 27 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f951a40c900_0 .net *"_s1", 0 0, L_0x7f951a414c10;  1 drivers
v0x7f951a40c9c0_0 .net *"_s2", 15 0, L_0x7f951a414cb0;  1 drivers
v0x7f951a40ca70_0 .net "data_i", 15 0, L_0x7f951a4151c0;  1 drivers
v0x7f951a40cb30_0 .net "data_o", 31 0, L_0x7f951a414ec0;  alias, 1 drivers
L_0x7f951a414c10 .part L_0x7f951a4151c0, 15, 1;
LS_0x7f951a414cb0_0_0 .concat [ 1 1 1 1], L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10;
LS_0x7f951a414cb0_0_4 .concat [ 1 1 1 1], L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10;
LS_0x7f951a414cb0_0_8 .concat [ 1 1 1 1], L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10;
LS_0x7f951a414cb0_0_12 .concat [ 1 1 1 1], L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10, L_0x7f951a414c10;
L_0x7f951a414cb0 .concat [ 4 4 4 4], LS_0x7f951a414cb0_0_0, LS_0x7f951a414cb0_0_4, LS_0x7f951a414cb0_0_8, LS_0x7f951a414cb0_0_12;
L_0x7f951a414ec0 .concat [ 16 16 0 0], L_0x7f951a4151c0, L_0x7f951a414cb0;
S_0x7f951a40cc40 .scope module, "dcache" "dcache_top" 3 32, 28 1 0, S_0x7f951a745b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0x7f951a40cdf0 .param/l "STATE_IDLE" 0 28 67, C4<000>;
P_0x7f951a40ce30 .param/l "STATE_MISS" 0 28 71, C4<100>;
P_0x7f951a40ce70 .param/l "STATE_READMISS" 0 28 68, C4<001>;
P_0x7f951a40ceb0 .param/l "STATE_READMISSOK" 0 28 69, C4<010>;
P_0x7f951a40cef0 .param/l "STATE_WRITEBACK" 0 28 70, C4<011>;
L_0x7f951a40fa60 .functor OR 1, L_0x7f951a411dc0, L_0x7f951a411ea0, C4<0>, C4<0>;
L_0x7f951a40f3e0 .functor NOT 1, L_0x7f951a411320, C4<0>, C4<0>, C4<0>;
L_0x7f951a40fdf0 .functor AND 1, L_0x7f951a40f3e0, L_0x7f951a40fa60, C4<1>, C4<1>;
L_0x7f951a40ff00 .functor BUFZ 32, v0x7f951a574870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f951a4102c0 .functor BUFZ 5, L_0x7f951a40fc10, C4<00000>, C4<00000>, C4<00000>;
L_0x7f951a410360 .functor BUFZ 1, L_0x7f951a40fa60, C4<0>, C4<0>, C4<0>;
L_0x7f951a4103d0 .functor OR 1, v0x7f951a573eb0_0, L_0x7f951a410f20, C4<0>, C4<0>;
L_0x7f951a410840 .functor BUFZ 1, v0x7f951a5743a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f951a410d40 .functor BUFZ 256, L_0x7f951a411cd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f951a410e30 .functor BUFZ 1, v0x7f951a5744d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f951a410f20 .functor AND 1, L_0x7f951a411320, L_0x7f951a411ea0, C4<1>, C4<1>;
L_0x7f951a410ff0 .functor BUFZ 1, L_0x7f951a410f20, C4<0>, C4<0>, C4<0>;
L_0x7f951a4111c0 .functor AND 1, L_0x7f951a4110a0, L_0x7f951a40ffb0, C4<1>, C4<1>;
L_0x1035bb008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f951a573190_0 .net/2u *"_s26", 0 0, L_0x1035bb008;  1 drivers
L_0x1035bb050 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f951a573250_0 .net/2u *"_s34", 4 0, L_0x1035bb050;  1 drivers
v0x7f951a5732f0_0 .net *"_s36", 31 0, L_0x7f951a410930;  1 drivers
L_0x1035bb098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f951a573390_0 .net/2u *"_s38", 4 0, L_0x1035bb098;  1 drivers
v0x7f951a573440_0 .net *"_s40", 31 0, L_0x7f951a410a60;  1 drivers
v0x7f951a573530_0 .net *"_s52", 0 0, L_0x7f951a4110a0;  1 drivers
v0x7f951a5735d0_0 .net *"_s54", 0 0, L_0x7f951a4111c0;  1 drivers
L_0x1035bb0e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f951a573670_0 .net/2u *"_s56", 0 0, L_0x1035bb0e0;  1 drivers
L_0x1035bb128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f951a573720_0 .net/2u *"_s58", 0 0, L_0x1035bb128;  1 drivers
L_0x1035bb170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f951a573830_0 .net/2u *"_s62", 255 0, L_0x1035bb170;  1 drivers
v0x7f951a5738e0_0 .net *"_s8", 0 0, L_0x7f951a40f3e0;  1 drivers
v0x7f951a573990_0 .net "cache_dirty", 0 0, L_0x7f951a410ff0;  1 drivers
v0x7f951a573a30_0 .net "cache_sram_data", 255 0, L_0x7f951a4106a0;  1 drivers
v0x7f951a573af0_0 .net "cache_sram_enable", 0 0, L_0x7f951a410360;  1 drivers
v0x7f951a573b80_0 .net "cache_sram_index", 4 0, L_0x7f951a4102c0;  1 drivers
v0x7f951a573c50_0 .net "cache_sram_tag", 23 0, L_0x7f951a4104e0;  1 drivers
v0x7f951a573ce0_0 .net "cache_sram_write", 0 0, L_0x7f951a4103d0;  1 drivers
v0x7f951a573eb0_0 .var "cache_we", 0 0;
v0x7f951a573f40_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a5740d0_0 .net "hit", 0 0, L_0x7f951a411320;  1 drivers
v0x7f951a574160_0 .net "mem_ack_i", 0 0, L_0x7f951a418840;  alias, 1 drivers
v0x7f951a5741f0_0 .net "mem_addr_o", 31 0, L_0x7f951a410bc0;  alias, 1 drivers
v0x7f951a574280_0 .net "mem_data_i", 255 0, v0x7f951a40e680_0;  alias, 1 drivers
v0x7f951a574310_0 .net "mem_data_o", 255 0, L_0x7f951a410d40;  alias, 1 drivers
v0x7f951a5743a0_0 .var "mem_enable", 0 0;
v0x7f951a574430_0 .net "mem_enable_o", 0 0, L_0x7f951a410840;  alias, 1 drivers
v0x7f951a5744d0_0 .var "mem_write", 0 0;
v0x7f951a574570_0 .net "mem_write_o", 0 0, L_0x7f951a410e30;  alias, 1 drivers
v0x7f951a574610_0 .net "p1_MemRead_i", 0 0, L_0x7f951a411dc0;  1 drivers
v0x7f951a5746b0_0 .net "p1_MemWrite_i", 0 0, L_0x7f951a411ea0;  1 drivers
v0x7f951a574750_0 .net "p1_addr_i", 31 0, v0x7f951a5047e0_0;  alias, 1 drivers
v0x7f951a574870_0 .var "p1_data", 31 0;
v0x7f951a574900_0 .net "p1_data_i", 31 0, v0x7f951a5049d0_0;  1 drivers
v0x7f951a573da0_0 .net "p1_data_o", 31 0, L_0x7f951a40ff00;  alias, 1 drivers
v0x7f951a574b90_0 .net "p1_index", 4 0, L_0x7f951a40fc10;  1 drivers
v0x7f951a574c20_0 .net "p1_offset", 4 0, L_0x7f951a40fb40;  1 drivers
v0x7f951a574cb0_0 .net "p1_req", 0 0, L_0x7f951a40fa60;  1 drivers
v0x7f951a574d40_0 .net "p1_stall_o", 0 0, L_0x7f951a40fdf0;  alias, 1 drivers
v0x7f951a574dd0_0 .net "p1_tag", 21 0, L_0x7f951a40fcd0;  1 drivers
v0x7f951a574e60_0 .net "r_hit_data", 255 0, L_0x7f951a4115c0;  1 drivers
v0x7f951a574f10_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  alias, 1 drivers
v0x7f951a574fa0_0 .net "sram_cache_data", 255 0, L_0x7f951a411cd0;  1 drivers
v0x7f951a575060_0 .net "sram_cache_tag", 23 0, L_0x7f951a4118a0;  1 drivers
v0x7f951a575110_0 .net "sram_dirty", 0 0, L_0x7f951a4100b0;  1 drivers
v0x7f951a5751a0_0 .net "sram_tag", 21 0, L_0x7f951a4101a0;  1 drivers
v0x7f951a575250_0 .net "sram_valid", 0 0, L_0x7f951a40ffb0;  1 drivers
v0x7f951a5752f0_0 .var "state", 2 0;
v0x7f951a5753a0_0 .var "w_hit_data", 255 0;
v0x7f951a575450_0 .var "write_back", 0 0;
v0x7f951a5754f0_0 .net "write_hit", 0 0, L_0x7f951a410f20;  1 drivers
E_0x7f951a570ed0 .event edge, v0x7f951a5049d0_0, v0x7f951a574e60_0, v0x7f951a574c20_0;
E_0x7f951a571c60 .event edge, v0x7f951a574e60_0, v0x7f951a574c20_0;
L_0x7f951a40fb40 .part v0x7f951a5047e0_0, 0, 5;
L_0x7f951a40fc10 .part v0x7f951a5047e0_0, 5, 5;
L_0x7f951a40fcd0 .part v0x7f951a5047e0_0, 10, 22;
L_0x7f951a40ffb0 .part L_0x7f951a4118a0, 23, 1;
L_0x7f951a4100b0 .part L_0x7f951a4118a0, 22, 1;
L_0x7f951a4101a0 .part L_0x7f951a4118a0, 0, 22;
L_0x7f951a4104e0 .concat [ 22 1 1 0], L_0x7f951a40fcd0, L_0x7f951a410ff0, L_0x1035bb008;
L_0x7f951a4106a0 .functor MUXZ 256, v0x7f951a40e680_0, v0x7f951a5753a0_0, L_0x7f951a411320, C4<>;
L_0x7f951a410930 .concat [ 5 5 22 0], L_0x1035bb050, L_0x7f951a40fc10, L_0x7f951a4101a0;
L_0x7f951a410a60 .concat [ 5 5 22 0], L_0x1035bb098, L_0x7f951a40fc10, L_0x7f951a40fcd0;
L_0x7f951a410bc0 .functor MUXZ 32, L_0x7f951a410a60, L_0x7f951a410930, v0x7f951a575450_0, C4<>;
L_0x7f951a4110a0 .cmp/eq 22, L_0x7f951a40fcd0, L_0x7f951a4101a0;
L_0x7f951a411320 .functor MUXZ 1, L_0x1035bb128, L_0x1035bb0e0, L_0x7f951a4111c0, C4<>;
L_0x7f951a4115c0 .functor MUXZ 256, L_0x1035bb170, L_0x7f951a4106a0, L_0x7f951a411320, C4<>;
S_0x7f951a571c90 .scope module, "dcache_data_sram" "dcache_data_sram" 28 256, 29 1 0, S_0x7f951a40cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0x7f951a571f00_0 .net *"_s0", 255 0, L_0x7f951a411a50;  1 drivers
v0x7f951a571f90_0 .net *"_s2", 6 0, L_0x7f951a411b10;  1 drivers
L_0x1035bb248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f951a572020_0 .net *"_s5", 1 0, L_0x1035bb248;  1 drivers
L_0x1035bb290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f951a5720e0_0 .net/2u *"_s6", 255 0, L_0x1035bb290;  1 drivers
v0x7f951a572190_0 .net "addr_i", 4 0, L_0x7f951a4102c0;  alias, 1 drivers
v0x7f951a572280_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a572310_0 .net "data_i", 255 0, L_0x7f951a4106a0;  alias, 1 drivers
v0x7f951a5723c0_0 .net "data_o", 255 0, L_0x7f951a411cd0;  alias, 1 drivers
v0x7f951a572470_0 .net "enable_i", 0 0, L_0x7f951a410360;  alias, 1 drivers
v0x7f951a572580 .array "memory", 31 0, 255 0;
v0x7f951a572610_0 .net "write_i", 0 0, L_0x7f951a4103d0;  alias, 1 drivers
L_0x7f951a411a50 .array/port v0x7f951a572580, L_0x7f951a411b10;
L_0x7f951a411b10 .concat [ 5 2 0 0], L_0x7f951a4102c0, L_0x1035bb248;
L_0x7f951a411cd0 .functor MUXZ 256, L_0x1035bb290, L_0x7f951a411a50, L_0x7f951a410360, C4<>;
S_0x7f951a572740 .scope module, "dcache_tag_sram" "dcache_tag_sram" 28 244, 30 1 0, S_0x7f951a40cc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0x7f951a572980_0 .net *"_s0", 23 0, L_0x7f951a411660;  1 drivers
v0x7f951a572a10_0 .net *"_s2", 6 0, L_0x7f951a411700;  1 drivers
L_0x1035bb1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f951a572ab0_0 .net *"_s5", 1 0, L_0x1035bb1b8;  1 drivers
L_0x1035bb200 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f951a572b70_0 .net/2u *"_s6", 23 0, L_0x1035bb200;  1 drivers
v0x7f951a572c20_0 .net "addr_i", 4 0, L_0x7f951a4102c0;  alias, 1 drivers
v0x7f951a572d00_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a572d90_0 .net "data_i", 23 0, L_0x7f951a4104e0;  alias, 1 drivers
v0x7f951a572e30_0 .net "data_o", 23 0, L_0x7f951a4118a0;  alias, 1 drivers
v0x7f951a572ee0_0 .net "enable_i", 0 0, L_0x7f951a410360;  alias, 1 drivers
v0x7f951a573010 .array "memory", 31 0, 23 0;
v0x7f951a5730a0_0 .net "write_i", 0 0, L_0x7f951a4103d0;  alias, 1 drivers
L_0x7f951a411660 .array/port v0x7f951a573010, L_0x7f951a411700;
L_0x7f951a411700 .concat [ 5 2 0 0], L_0x7f951a4102c0, L_0x1035bb1b8;
L_0x7f951a4118a0 .functor MUXZ 24, L_0x1035bb200, L_0x7f951a411660, L_0x7f951a410360, C4<>;
S_0x7f951a40d950 .scope module, "Data_Memory" "Data_Memory" 2 36, 31 1 0, S_0x7f951a734550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x7f951a40db10 .param/l "STATE_IDLE" 0 31 31, C4<0>;
P_0x7f951a40db50 .param/l "STATE_WAIT" 0 31 32, C4<1>;
L_0x7f951a418840 .functor BUFZ 1, L_0x7f951a418df0, C4<0>, C4<0>, C4<0>;
L_0x7f951a418df0 .functor AND 1, L_0x7f951a418c00, L_0x7f951a418ce0, C4<1>, C4<1>;
L_0x1035bbe18 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f951a40dd40_0 .net/2u *"_s12", 1 0, L_0x1035bbe18;  1 drivers
v0x7f951a40ddf0_0 .net *"_s14", 0 0, L_0x7f951a418c00;  1 drivers
L_0x1035bbe60 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7f951a40de90_0 .net/2u *"_s16", 3 0, L_0x1035bbe60;  1 drivers
v0x7f951a40df50_0 .net *"_s18", 0 0, L_0x7f951a418ce0;  1 drivers
v0x7f951a40dff0_0 .net *"_s2", 31 0, L_0x7f951a4189d0;  1 drivers
v0x7f951a40e0e0_0 .net *"_s4", 26 0, L_0x7f951a418930;  1 drivers
L_0x1035bbdd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f951a40e190_0 .net *"_s6", 4 0, L_0x1035bbdd0;  1 drivers
v0x7f951a40e240_0 .net "ack", 0 0, L_0x7f951a418df0;  1 drivers
v0x7f951a40e2e0_0 .net "ack_o", 0 0, L_0x7f951a418840;  alias, 1 drivers
v0x7f951a40e3f0_0 .net "addr", 26 0, L_0x7f951a418ab0;  1 drivers
v0x7f951a40e480_0 .net "addr_i", 31 0, L_0x7f951a410bc0;  alias, 1 drivers
v0x7f951a40e560_0 .net "clk_i", 0 0, v0x7f951a40edd0_0;  alias, 1 drivers
v0x7f951a40e5f0_0 .var "count", 3 0;
v0x7f951a40e680_0 .var "data", 255 0;
v0x7f951a40e730_0 .net "data_i", 255 0, L_0x7f951a410d40;  alias, 1 drivers
v0x7f951a40e810_0 .net "data_o", 255 0, v0x7f951a40e680_0;  alias, 1 drivers
v0x7f951a40e8e0_0 .net "enable_i", 0 0, L_0x7f951a410840;  alias, 1 drivers
v0x7f951a40eab0 .array "memory", 511 0, 255 0;
v0x7f951a40eb40_0 .net "rst_i", 0 0, v0x7f951a40ee60_0;  alias, 1 drivers
v0x7f951a40ebd0_0 .var "state", 1 0;
v0x7f951a40ec60_0 .net "write_i", 0 0, L_0x7f951a410e30;  alias, 1 drivers
v0x7f951a40ecf0_0 .var "write_reg", 0 0;
L_0x7f951a418930 .part L_0x7f951a410bc0, 5, 27;
L_0x7f951a4189d0 .concat [ 27 5 0 0], L_0x7f951a418930, L_0x1035bbdd0;
L_0x7f951a418ab0 .part L_0x7f951a4189d0, 0, 27;
L_0x7f951a418c00 .cmp/eq 2, v0x7f951a40ebd0_0, L_0x1035bbe18;
L_0x7f951a418ce0 .cmp/eq 4, v0x7f951a40e5f0_0, L_0x1035bbe60;
    .scope S_0x7f951a572740;
T_0 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a572ee0_0;
    %load/vec4 v0x7f951a5730a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f951a572d90_0;
    %load/vec4 v0x7f951a572c20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f951a573010, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f951a571c90;
T_1 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a572470_0;
    %load/vec4 v0x7f951a572610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f951a572310_0;
    %load/vec4 v0x7f951a572190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f951a572580, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f951a40cc40;
T_2 ;
    %wait E_0x7f951a571c60;
    %load/vec4 v0x7f951a574c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 128, 9;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 160, 9;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 192, 9;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v0x7f951a574870_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f951a40cc40;
T_3 ;
    %wait E_0x7f951a570ed0;
    %load/vec4 v0x7f951a574c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 224, 32, 7;
    %load/vec4 v0x7f951a574900_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 192, 64, 8;
    %load/vec4 v0x7f951a574900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 160, 96, 8;
    %load/vec4 v0x7f951a574900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 64, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 128, 128, 9;
    %load/vec4 v0x7f951a574900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 96, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 96, 160, 9;
    %load/vec4 v0x7f951a574900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 128, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 64, 192, 9;
    %load/vec4 v0x7f951a574900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 160, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 32, 224, 9;
    %load/vec4 v0x7f951a574900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 192, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x7f951a574900_0;
    %load/vec4 v0x7f951a574e60_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a5753a0_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f951a40cc40;
T_4 ;
    %wait E_0x7f951a513920;
    %load/vec4 v0x7f951a574f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a5743a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a5744d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a573eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a575450_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f951a5752f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7f951a574cb0_0;
    %load/vec4 v0x7f951a5740d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7f951a575110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f951a5743a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f951a5744d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f951a575450_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f951a5743a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a5744d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
T_4.11 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7f951a574160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a5743a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f951a573eb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
T_4.13 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a573eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x7f951a574160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a5744d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a575450_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f951a5752f0_0, 0;
T_4.15 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f951a56c210;
T_5 ;
    %wait E_0x7f951a513920;
    %load/vec4 v0x7f951a56c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7f951a56c9e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f951a56c930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f951a56c7f0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f951a56ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a56c930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a56c7f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f951a56c690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7f951a56c880_0;
    %assign/vec4 v0x7f951a56c930_0, 0;
    %load/vec4 v0x7f951a56c720_0;
    %assign/vec4 v0x7f951a56c7f0_0, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f951a56ac70;
T_6 ;
    %wait E_0x7f951a513920;
    %load/vec4 v0x7f951a56bc10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a56b470_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a56b2d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f951a56b190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a56b650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a56b830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a56bf70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f951a56bb50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f951a56be50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f951a56ba20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f951a56b8e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7f951a56b390_0;
    %assign/vec4 v0x7f951a56b470_0, 0;
    %load/vec4 v0x7f951a56b230_0;
    %assign/vec4 v0x7f951a56b2d0_0, 0;
    %load/vec4 v0x7f951a56b0d0_0;
    %assign/vec4 v0x7f951a56b190_0, 0;
    %load/vec4 v0x7f951a56b5c0_0;
    %assign/vec4 v0x7f951a56b650_0, 0;
    %load/vec4 v0x7f951a56b780_0;
    %assign/vec4 v0x7f951a56b830_0, 0;
    %load/vec4 v0x7f951a56bee0_0;
    %assign/vec4 v0x7f951a56bf70_0, 0;
    %load/vec4 v0x7f951a56bab0_0;
    %assign/vec4 v0x7f951a56bb50_0, 0;
    %load/vec4 v0x7f951a56bdc0_0;
    %assign/vec4 v0x7f951a56be50_0, 0;
    %load/vec4 v0x7f951a56b990_0;
    %assign/vec4 v0x7f951a56ba20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f951a51b7d0;
T_7 ;
    %wait E_0x7f951a513920;
    %load/vec4 v0x7f951a501c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a50ff50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a50fe30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a5047e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a5049d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f951a503de0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f951a503c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x7f951a50fec0_0;
    %assign/vec4 v0x7f951a50ff50_0, 0;
    %load/vec4 v0x7f951a513970_0;
    %assign/vec4 v0x7f951a50fe30_0, 0;
    %load/vec4 v0x7f951a50fff0_0;
    %assign/vec4 v0x7f951a5047e0_0, 0;
    %load/vec4 v0x7f951a504920_0;
    %assign/vec4 v0x7f951a5049d0_0, 0;
    %load/vec4 v0x7f951a503d30_0;
    %assign/vec4 v0x7f951a503de0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f951a56d280;
T_8 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a56dd20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a56d6b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a56d820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a56da40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f951a56dc90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f951a56daf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7f951a56d5e0_0;
    %assign/vec4 v0x7f951a56d6b0_0, 0;
    %load/vec4 v0x7f951a56d750_0;
    %assign/vec4 v0x7f951a56d820_0, 0;
    %load/vec4 v0x7f951a56d990_0;
    %assign/vec4 v0x7f951a56da40_0, 0;
    %load/vec4 v0x7f951a56db80_0;
    %assign/vec4 v0x7f951a56dc90_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f951a569850;
T_9 ;
    %wait E_0x7f951a569820;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f951a569c10_0, 0, 2;
    %load/vec4 v0x7f951a569b80_0;
    %load/vec4 v0x7f951a569ae0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f951a569ae0_0;
    %load/vec4 v0x7f951a569d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f951a569c10_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f951a569fd0_0;
    %load/vec4 v0x7f951a569f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f951a569f20_0;
    %load/vec4 v0x7f951a569d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f951a569c10_0, 0, 2;
T_9.2 ;
T_9.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f951a569cd0_0, 0, 2;
    %load/vec4 v0x7f951a569b80_0;
    %load/vec4 v0x7f951a569ae0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f951a569ae0_0;
    %load/vec4 v0x7f951a569e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f951a569cd0_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7f951a569fd0_0;
    %load/vec4 v0x7f951a569f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f951a569f20_0;
    %load/vec4 v0x7f951a569e70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f951a569cd0_0, 0, 2;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f951a570d20;
T_10 ;
    %wait E_0x7f951a570f80;
    %load/vec4 v0x7f951a5712d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x7f951a570fc0_0;
    %cassign/vec4 v0x7f951a571220_0;
    %cassign/link v0x7f951a571220_0, v0x7f951a570fc0_0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x7f951a5710b0_0;
    %cassign/vec4 v0x7f951a571220_0;
    %cassign/link v0x7f951a571220_0, v0x7f951a5710b0_0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f951a571150_0;
    %cassign/vec4 v0x7f951a571220_0;
    %cassign/link v0x7f951a571220_0, v0x7f951a571150_0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f951a571400;
T_11 ;
    %wait E_0x7f951a571630;
    %load/vec4 v0x7f951a5719a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7f951a571690_0;
    %cassign/vec4 v0x7f951a5718d0_0;
    %cassign/link v0x7f951a5718d0_0, v0x7f951a571690_0;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7f951a571740_0;
    %cassign/vec4 v0x7f951a5718d0_0;
    %cassign/link v0x7f951a5718d0_0, v0x7f951a571740_0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f951a571820_0;
    %cassign/vec4 v0x7f951a5718d0_0;
    %cassign/link v0x7f951a5718d0_0, v0x7f951a571820_0;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f951a56ebc0;
T_12 ;
    %wait E_0x7f951a56ee20;
    %load/vec4 v0x7f951a56f220_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f951a56ee60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %pad/s 1;
    %store/vec4 v0x7f951a56f140_0, 0, 1;
    %load/vec4 v0x7f951a56f140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7f951a56eff0_0;
    %store/vec4 v0x7f951a56f0a0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7f951a56ef20_0;
    %store/vec4 v0x7f951a56f0a0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f951a56ff00;
T_13 ;
    %wait E_0x7f951a570130;
    %load/vec4 v0x7f951a570300_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %load/vec4 v0x7f951a570250_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x7f951a570190_0, 0, 32;
    %load/vec4 v0x7f951a570570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x7f951a570190_0;
    %store/vec4 v0x7f951a5704a0_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x7f951a5703d0_0;
    %store/vec4 v0x7f951a5704a0_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f951a40c330;
T_14 ;
    %wait E_0x7f951a40c510;
    %load/vec4 v0x7f951a40c560_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f951a40c630_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f951a40a730;
T_15 ;
    %wait E_0x7f951a513920;
    %load/vec4 v0x7f951a40ad90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a40acc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f951a40aee0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7f951a40aae0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.2, 9;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7f951a40af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x7f951a40abf0_0;
    %assign/vec4 v0x7f951a40acc0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f951a40acc0_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f951a40b0c0;
T_16 ;
    %wait E_0x7f951a40b330;
    %load/vec4 v0x7f951a40b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x7f951a40b470_0;
    %load/vec4 v0x7f951a40b380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f951a40bdf0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f951a56f350;
T_17 ;
    %wait E_0x7f951a56f600;
    %load/vec4 v0x7f951a56fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a56fcd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a56f860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f951a56f790_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f951a56fd80_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7f951a56f630_0, 0, 2;
    %load/vec4 v0x7f951a56fd80_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x7f951a56fb20_0, 0, 1;
    %load/vec4 v0x7f951a56fd80_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x7f951a56f6f0_0, 0, 1;
    %load/vec4 v0x7f951a56fd80_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7f951a56fa80_0, 0, 1;
    %load/vec4 v0x7f951a56fd80_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7f951a56fbc0_0, 0, 1;
    %load/vec4 v0x7f951a56fd80_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7f951a56f9e0_0, 0, 1;
    %load/vec4 v0x7f951a56fd80_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7f951a56f910_0, 0, 1;
    %load/vec4 v0x7f951a56fbc0_0;
    %load/vec4 v0x7f951a56fa80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a56fcd0_0, 0;
    %load/vec4 v0x7f951a56f910_0;
    %load/vec4 v0x7f951a56f9e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a56f860_0, 0;
    %load/vec4 v0x7f951a56f6f0_0;
    %load/vec4 v0x7f951a56f630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f951a56fb20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f951a56f790_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f951a51fa90;
T_18 ;
    %wait E_0x7f951a51fcb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f951a51ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f951a51eff0_0, 0, 1;
    %load/vec4 v0x7f951a51edf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %jmp T_18.8;
T_18.0 ;
    %pushi/vec4 912, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %jmp T_18.8;
T_18.1 ;
    %pushi/vec4 80, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 116, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 72, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %jmp T_18.8;
T_18.4 ;
    %pushi/vec4 258, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f951a51ee90_0, 0, 1;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 592, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7f951a51ef30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f951a51eff0_0, 0, 1;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f951a40d950;
T_19 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a40eb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a40ebd0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f951a40ebd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %load/vec4 v0x7f951a40ebd0_0;
    %assign/vec4 v0x7f951a40ebd0_0, 0;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v0x7f951a40e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f951a40ebd0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x7f951a40ebd0_0;
    %assign/vec4 v0x7f951a40ebd0_0, 0;
T_19.7 ;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x7f951a40e5f0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f951a40ebd0_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x7f951a40ebd0_0;
    %assign/vec4 v0x7f951a40ebd0_0, 0;
T_19.9 ;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f951a40d950;
T_20 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a40eb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f951a40e5f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f951a40ebd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f951a40e5f0_0, 0;
    %jmp T_20.5;
T_20.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f951a40e5f0_0, 0;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0x7f951a40e5f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f951a40e5f0_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f951a40d950;
T_21 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a40eb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a40ecf0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f951a40ebd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f951a40ecf0_0, 0;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0x7f951a40ec60_0;
    %assign/vec4 v0x7f951a40ecf0_0, 0;
    %jmp T_21.5;
T_21.3 ;
    %load/vec4 v0x7f951a40ecf0_0;
    %assign/vec4 v0x7f951a40ecf0_0, 0;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f951a40d950;
T_22 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a40e240_0;
    %load/vec4 v0x7f951a40ecf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %ix/getv 4, v0x7f951a40e3f0_0;
    %load/vec4a v0x7f951a40eab0, 4;
    %store/vec4 v0x7f951a40e680_0, 0, 256;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f951a40d950;
T_23 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a40e240_0;
    %load/vec4 v0x7f951a40ecf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7f951a40e730_0;
    %ix/getv 3, v0x7f951a40e3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f951a40eab0, 0, 4;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f951a734550;
T_24 ;
    %delay 25, 0;
    %load/vec4 v0x7f951a40edd0_0;
    %inv;
    %store/vec4 v0x7f951a40edd0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f951a734550;
T_25 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f951a40f110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x7f951a40f4f0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f951a40f4f0_0;
    %store/vec4a v0x7f951a56d1c0, 4, 0;
    %load/vec4 v0x7f951a40f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x7f951a40f4f0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7f951a40f4f0_0;
    %store/vec4a v0x7f951a40eab0, 4, 0;
    %load/vec4 v0x7f951a40f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x7f951a40f4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x7f951a40f4f0_0;
    %store/vec4a v0x7f951a573010, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7f951a40f4f0_0;
    %store/vec4a v0x7f951a572580, 4, 0;
    %load/vec4 v0x7f951a40f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
    %jmp T_25.4;
T_25.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x7f951a40f4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_25.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f951a40f4f0_0;
    %store/vec4a v0x7f951a40bdf0, 4, 0;
    %load/vec4 v0x7f951a40f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %vpi_call 2 72 "$readmemb", "instruction.txt", v0x7f951a56d1c0 {0 0 0};
    %vpi_func 2 75 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f951a40f770_0, 0, 32;
    %vpi_func 2 76 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f951a40f820_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f951a40eab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f951a40edd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f951a40ee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f951a40eff0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f951a40ee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f951a40eff0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x7f951a734550;
T_26 ;
    %wait E_0x7f951a56d5a0;
    %load/vec4 v0x7f951a40f110_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %vpi_call 2 95 "$fdisplay", v0x7f951a40f770_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x7f951a40f4f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_26.3, 5;
    %ix/getv/s 4, v0x7f951a40f4f0_0;
    %load/vec4a v0x7f951a573010, 4;
    %store/vec4 v0x7f951a40f8d0_0, 0, 24;
    %load/vec4 v0x7f951a40f4f0_0;
    %pad/s 5;
    %store/vec4 v0x7f951a40f590_0, 0, 5;
    %load/vec4 v0x7f951a40f8d0_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x7f951a40f590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f951a40f080_0, 0, 27;
    %ix/getv/s 4, v0x7f951a40f4f0_0;
    %load/vec4a v0x7f951a572580, 4;
    %ix/getv 4, v0x7f951a40f080_0;
    %store/vec4a v0x7f951a40eab0, 4, 0;
    %load/vec4 v0x7f951a40f4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f951a40f4f0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
T_26.0 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0x7f951a40f110_0;
    %cmp/s;
    %jmp/0xz  T_26.4, 5;
    %vpi_call 2 104 "$stop" {0 0 0};
T_26.4 ;
    %vpi_call 2 107 "$fdisplay", v0x7f951a40f770_0, "cycle = %d, Start = %b", v0x7f951a40f110_0, v0x7f951a40eff0_0 {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7f951a40f770_0, "PC = %d", v0x7f951a40acc0_0 {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7f951a40f770_0, "Registers" {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7f951a40f770_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x7f951a40bdf0, 0>, &A<v0x7f951a40bdf0, 8>, &A<v0x7f951a40bdf0, 16>, &A<v0x7f951a40bdf0, 24> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7f951a40f770_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x7f951a40bdf0, 1>, &A<v0x7f951a40bdf0, 9>, &A<v0x7f951a40bdf0, 17>, &A<v0x7f951a40bdf0, 25> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7f951a40f770_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x7f951a40bdf0, 2>, &A<v0x7f951a40bdf0, 10>, &A<v0x7f951a40bdf0, 18>, &A<v0x7f951a40bdf0, 26> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7f951a40f770_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x7f951a40bdf0, 3>, &A<v0x7f951a40bdf0, 11>, &A<v0x7f951a40bdf0, 19>, &A<v0x7f951a40bdf0, 27> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7f951a40f770_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x7f951a40bdf0, 4>, &A<v0x7f951a40bdf0, 12>, &A<v0x7f951a40bdf0, 20>, &A<v0x7f951a40bdf0, 28> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7f951a40f770_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x7f951a40bdf0, 5>, &A<v0x7f951a40bdf0, 13>, &A<v0x7f951a40bdf0, 21>, &A<v0x7f951a40bdf0, 29> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7f951a40f770_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x7f951a40bdf0, 6>, &A<v0x7f951a40bdf0, 14>, &A<v0x7f951a40bdf0, 22>, &A<v0x7f951a40bdf0, 30> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x7f951a40f770_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x7f951a40bdf0, 7>, &A<v0x7f951a40bdf0, 15>, &A<v0x7f951a40bdf0, 23>, &A<v0x7f951a40bdf0, 31> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x0000 = %h", &A<v0x7f951a40eab0, 0> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x0020 = %h", &A<v0x7f951a40eab0, 1> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x0040 = %h", &A<v0x7f951a40eab0, 2> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x0060 = %h", &A<v0x7f951a40eab0, 3> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x0080 = %h", &A<v0x7f951a40eab0, 4> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x00A0 = %h", &A<v0x7f951a40eab0, 5> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x00C0 = %h", &A<v0x7f951a40eab0, 6> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x00E0 = %h", &A<v0x7f951a40eab0, 7> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7f951a40f770_0, "Data Memory: 0x0400 = %h", &A<v0x7f951a40eab0, 32> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x7f951a40f770_0, "\012" {0 0 0};
    %load/vec4 v0x7f951a574d40_0;
    %load/vec4 v0x7f951a5752f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x7f951a575110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x7f951a5746b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %vpi_call 2 139 "$fdisplay", v0x7f951a40f820_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7f951a40f110_0, v0x7f951a574750_0, v0x7f951a574900_0 {0 0 0};
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v0x7f951a574610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %vpi_call 2 141 "$fdisplay", v0x7f951a40f820_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7f951a40f110_0, v0x7f951a574750_0, v0x7f951a573da0_0 {0 0 0};
T_26.12 ;
T_26.11 ;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x7f951a5746b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.14, 8;
    %vpi_call 2 145 "$fdisplay", v0x7f951a40f820_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7f951a40f110_0, v0x7f951a574750_0, v0x7f951a574900_0 {0 0 0};
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v0x7f951a574610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %vpi_call 2 147 "$fdisplay", v0x7f951a40f820_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7f951a40f110_0, v0x7f951a574750_0, v0x7f951a573da0_0 {0 0 0};
T_26.16 ;
T_26.15 ;
T_26.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f951a40f460_0, 0, 1;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x7f951a574d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %load/vec4 v0x7f951a40f460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.20, 8;
    %load/vec4 v0x7f951a5746b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.22, 8;
    %vpi_call 2 154 "$fdisplay", v0x7f951a40f820_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7f951a40f110_0, v0x7f951a574750_0, v0x7f951a574900_0 {0 0 0};
    %jmp T_26.23;
T_26.22 ;
    %load/vec4 v0x7f951a574610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.24, 8;
    %vpi_call 2 156 "$fdisplay", v0x7f951a40f820_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7f951a40f110_0, v0x7f951a574750_0, v0x7f951a573da0_0 {0 0 0};
T_26.24 ;
T_26.23 ;
T_26.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f951a40f460_0, 0, 1;
T_26.18 ;
T_26.7 ;
    %load/vec4 v0x7f951a40f110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f951a40f110_0, 0, 32;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 32;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EXMEM.v";
    "Flush.v";
    "ForwardUnit.v";
    "HazardDetection.v";
    "IDEX.v";
    "IFID.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX_Add.v";
    "MUX_Control.v";
    "MUX_Jump.v";
    "MUX_Write.v";
    "MUXForward.v";
    "PC.v";
    "Registers.v";
    "ShiftLeft26.v";
    "ShiftLeft32.v";
    "Sign_Extend.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "Data_Memory.v";
