Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 31 15:02:32 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eje2_timing_summary_routed.rpt -pb eje2_timing_summary_routed.pb -rpx eje2_timing_summary_routed.rpx -warn_on_violation
| Design       : eje2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.534ns  (logic 5.216ns (45.225%)  route 6.318ns (54.775%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           3.619     5.082    B_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.206 f  display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.676     5.882    display_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.006 r  display_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           2.023     8.029    display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.534 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.534    display[1]
    V5                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.450ns  (logic 5.477ns (47.838%)  route 5.972ns (52.162%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  B_IBUF[2]_inst/O
                         net (fo=2, routed)           3.619     5.082    B_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.206 r  display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.676     5.882    display_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     6.034 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.678     7.712    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.450 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.450    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.440ns  (logic 5.477ns (47.875%)  route 5.963ns (52.125%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           3.619     5.082    B_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.206 f  display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.678     5.884    display_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I2_O)        0.152     6.036 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.703    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    11.440 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.440    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.409ns  (logic 5.232ns (45.855%)  route 6.178ns (54.145%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           3.619     5.082    B_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.206 f  display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.676     5.882    display_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.006 r  display_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.883     7.889    display_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.409 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.409    display[2]
    U5                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.222ns  (logic 5.247ns (46.755%)  route 5.975ns (53.245%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           3.619     5.082    B_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.206 f  display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.676     5.882    display_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.006 r  display_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           1.681     7.687    display_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.222 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.222    display[4]
    U8                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.187ns  (logic 5.222ns (46.684%)  route 5.964ns (53.316%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           3.619     5.082    B_IBUF[2]
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.124     5.206 f  display_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           0.678     5.884    display_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.008 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.676    display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.187 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.187    display[6]
    W7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.481ns (56.071%)  route 1.160ns (43.929%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.820     1.044    A_IBUF[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.089 r  display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.341     1.430    display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.641 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.641    display[6]
    W7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.505ns (56.321%)  route 1.167ns (43.679%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.820     1.044    A_IBUF[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.089 r  display_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.348     1.437    display_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.673 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.673    display[4]
    U8                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.569ns (57.756%)  route 1.147ns (42.244%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.820     1.044    A_IBUF[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.046     1.090 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.418    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     2.716 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.716    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.720ns  (logic 1.566ns (57.577%)  route 1.154ns (42.423%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.820     1.044    A_IBUF[3]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.089 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.423    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.297     2.720 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.720    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.490ns (54.273%)  route 1.256ns (45.727%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.820     1.044    A_IBUF[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.089 r  display_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.436     1.525    display_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.746 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.746    display[2]
    U5                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.475ns (52.986%)  route 1.309ns (47.014%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  A_IBUF[3]_inst/O
                         net (fo=4, routed)           0.820     1.044    A_IBUF[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.089 r  display_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.489     1.578    display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.783 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.783    display[1]
    V5                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------





