this is a work to design pipelined cpu with risc-v.
Using verilog.

