
betafpv_micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000658c  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001288  08006754  08006754  00007754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079dc  080079dc  0000914c  2**0
                  CONTENTS
  4 .ARM          00000008  080079dc  080079dc  000089dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079e4  080079e4  0000914c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079e4  080079e4  000089e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079e8  080079e8  000089e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080079ec  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000000c  080079f8  0000900c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200000ac  08007a98  000090ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000ae0  20000150  08007b38  00009150  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  20000c30  08007b38  00009c30  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000914c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001674c  00000000  00000000  0000917c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002a23  00000000  00000000  0001f8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001128  00000000  00000000  000222f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000d7e  00000000  00000000  00023418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002fa32  00000000  00000000  00024196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c80c  00000000  00000000  00053bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0016f2ca  00000000  00000000  000703d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001df69e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00004924  00000000  00000000  001df6e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000052  00000000  00000000  001e4008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000150 	.word	0x20000150
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800673c 	.word	0x0800673c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000154 	.word	0x20000154
 8000204:	0800673c 	.word	0x0800673c

08000208 <__aeabi_uldivmod>:
 8000208:	b953      	cbnz	r3, 8000220 <__aeabi_uldivmod+0x18>
 800020a:	b94a      	cbnz	r2, 8000220 <__aeabi_uldivmod+0x18>
 800020c:	2900      	cmp	r1, #0
 800020e:	bf08      	it	eq
 8000210:	2800      	cmpeq	r0, #0
 8000212:	bf1c      	itt	ne
 8000214:	f04f 31ff 	movne.w	r1, #4294967295
 8000218:	f04f 30ff 	movne.w	r0, #4294967295
 800021c:	f000 b96a 	b.w	80004f4 <__aeabi_idiv0>
 8000220:	f1ad 0c08 	sub.w	ip, sp, #8
 8000224:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000228:	f000 f806 	bl	8000238 <__udivmoddi4>
 800022c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000234:	b004      	add	sp, #16
 8000236:	4770      	bx	lr

08000238 <__udivmoddi4>:
 8000238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800023c:	9d08      	ldr	r5, [sp, #32]
 800023e:	460c      	mov	r4, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14e      	bne.n	80002e2 <__udivmoddi4+0xaa>
 8000244:	4694      	mov	ip, r2
 8000246:	458c      	cmp	ip, r1
 8000248:	4686      	mov	lr, r0
 800024a:	fab2 f282 	clz	r2, r2
 800024e:	d962      	bls.n	8000316 <__udivmoddi4+0xde>
 8000250:	b14a      	cbz	r2, 8000266 <__udivmoddi4+0x2e>
 8000252:	f1c2 0320 	rsb	r3, r2, #32
 8000256:	4091      	lsls	r1, r2
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000260:	4319      	orrs	r1, r3
 8000262:	fa00 fe02 	lsl.w	lr, r0, r2
 8000266:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800026a:	fa1f f68c 	uxth.w	r6, ip
 800026e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000272:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000276:	fb07 1114 	mls	r1, r7, r4, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb04 f106 	mul.w	r1, r4, r6
 8000282:	4299      	cmp	r1, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x64>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f104 30ff 	add.w	r0, r4, #4294967295
 800028e:	f080 8112 	bcs.w	80004b6 <__udivmoddi4+0x27e>
 8000292:	4299      	cmp	r1, r3
 8000294:	f240 810f 	bls.w	80004b6 <__udivmoddi4+0x27e>
 8000298:	3c02      	subs	r4, #2
 800029a:	4463      	add	r3, ip
 800029c:	1a59      	subs	r1, r3, r1
 800029e:	fa1f f38e 	uxth.w	r3, lr
 80002a2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002a6:	fb07 1110 	mls	r1, r7, r0, r1
 80002aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ae:	fb00 f606 	mul.w	r6, r0, r6
 80002b2:	429e      	cmp	r6, r3
 80002b4:	d90a      	bls.n	80002cc <__udivmoddi4+0x94>
 80002b6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ba:	f100 31ff 	add.w	r1, r0, #4294967295
 80002be:	f080 80fc 	bcs.w	80004ba <__udivmoddi4+0x282>
 80002c2:	429e      	cmp	r6, r3
 80002c4:	f240 80f9 	bls.w	80004ba <__udivmoddi4+0x282>
 80002c8:	4463      	add	r3, ip
 80002ca:	3802      	subs	r0, #2
 80002cc:	1b9b      	subs	r3, r3, r6
 80002ce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002d2:	2100      	movs	r1, #0
 80002d4:	b11d      	cbz	r5, 80002de <__udivmoddi4+0xa6>
 80002d6:	40d3      	lsrs	r3, r2
 80002d8:	2200      	movs	r2, #0
 80002da:	e9c5 3200 	strd	r3, r2, [r5]
 80002de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d905      	bls.n	80002f2 <__udivmoddi4+0xba>
 80002e6:	b10d      	cbz	r5, 80002ec <__udivmoddi4+0xb4>
 80002e8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ec:	2100      	movs	r1, #0
 80002ee:	4608      	mov	r0, r1
 80002f0:	e7f5      	b.n	80002de <__udivmoddi4+0xa6>
 80002f2:	fab3 f183 	clz	r1, r3
 80002f6:	2900      	cmp	r1, #0
 80002f8:	d146      	bne.n	8000388 <__udivmoddi4+0x150>
 80002fa:	42a3      	cmp	r3, r4
 80002fc:	d302      	bcc.n	8000304 <__udivmoddi4+0xcc>
 80002fe:	4290      	cmp	r0, r2
 8000300:	f0c0 80f0 	bcc.w	80004e4 <__udivmoddi4+0x2ac>
 8000304:	1a86      	subs	r6, r0, r2
 8000306:	eb64 0303 	sbc.w	r3, r4, r3
 800030a:	2001      	movs	r0, #1
 800030c:	2d00      	cmp	r5, #0
 800030e:	d0e6      	beq.n	80002de <__udivmoddi4+0xa6>
 8000310:	e9c5 6300 	strd	r6, r3, [r5]
 8000314:	e7e3      	b.n	80002de <__udivmoddi4+0xa6>
 8000316:	2a00      	cmp	r2, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x204>
 800031c:	eba1 040c 	sub.w	r4, r1, ip
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	fa1f f78c 	uxth.w	r7, ip
 8000328:	2101      	movs	r1, #1
 800032a:	fbb4 f6f8 	udiv	r6, r4, r8
 800032e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000332:	fb08 4416 	mls	r4, r8, r6, r4
 8000336:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033a:	fb07 f006 	mul.w	r0, r7, r6
 800033e:	4298      	cmp	r0, r3
 8000340:	d908      	bls.n	8000354 <__udivmoddi4+0x11c>
 8000342:	eb1c 0303 	adds.w	r3, ip, r3
 8000346:	f106 34ff 	add.w	r4, r6, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x11a>
 800034c:	4298      	cmp	r0, r3
 800034e:	f200 80cd 	bhi.w	80004ec <__udivmoddi4+0x2b4>
 8000352:	4626      	mov	r6, r4
 8000354:	1a1c      	subs	r4, r3, r0
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb4 f0f8 	udiv	r0, r4, r8
 800035e:	fb08 4410 	mls	r4, r8, r0, r4
 8000362:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000366:	fb00 f707 	mul.w	r7, r0, r7
 800036a:	429f      	cmp	r7, r3
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x148>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 34ff 	add.w	r4, r0, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x146>
 8000378:	429f      	cmp	r7, r3
 800037a:	f200 80b0 	bhi.w	80004de <__udivmoddi4+0x2a6>
 800037e:	4620      	mov	r0, r4
 8000380:	1bdb      	subs	r3, r3, r7
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	e7a5      	b.n	80002d4 <__udivmoddi4+0x9c>
 8000388:	f1c1 0620 	rsb	r6, r1, #32
 800038c:	408b      	lsls	r3, r1
 800038e:	fa22 f706 	lsr.w	r7, r2, r6
 8000392:	431f      	orrs	r7, r3
 8000394:	fa20 fc06 	lsr.w	ip, r0, r6
 8000398:	fa04 f301 	lsl.w	r3, r4, r1
 800039c:	ea43 030c 	orr.w	r3, r3, ip
 80003a0:	40f4      	lsrs	r4, r6
 80003a2:	fa00 f801 	lsl.w	r8, r0, r1
 80003a6:	0c38      	lsrs	r0, r7, #16
 80003a8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003ac:	fbb4 fef0 	udiv	lr, r4, r0
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	fb00 441e 	mls	r4, r0, lr, r4
 80003b8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003bc:	fb0e f90c 	mul.w	r9, lr, ip
 80003c0:	45a1      	cmp	r9, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	d90a      	bls.n	80003de <__udivmoddi4+0x1a6>
 80003c8:	193c      	adds	r4, r7, r4
 80003ca:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003ce:	f080 8084 	bcs.w	80004da <__udivmoddi4+0x2a2>
 80003d2:	45a1      	cmp	r9, r4
 80003d4:	f240 8081 	bls.w	80004da <__udivmoddi4+0x2a2>
 80003d8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003dc:	443c      	add	r4, r7
 80003de:	eba4 0409 	sub.w	r4, r4, r9
 80003e2:	fa1f f983 	uxth.w	r9, r3
 80003e6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ea:	fb00 4413 	mls	r4, r0, r3, r4
 80003ee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d907      	bls.n	800040a <__udivmoddi4+0x1d2>
 80003fa:	193c      	adds	r4, r7, r4
 80003fc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000400:	d267      	bcs.n	80004d2 <__udivmoddi4+0x29a>
 8000402:	45a4      	cmp	ip, r4
 8000404:	d965      	bls.n	80004d2 <__udivmoddi4+0x29a>
 8000406:	3b02      	subs	r3, #2
 8000408:	443c      	add	r4, r7
 800040a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800040e:	fba0 9302 	umull	r9, r3, r0, r2
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	429c      	cmp	r4, r3
 8000418:	46ce      	mov	lr, r9
 800041a:	469c      	mov	ip, r3
 800041c:	d351      	bcc.n	80004c2 <__udivmoddi4+0x28a>
 800041e:	d04e      	beq.n	80004be <__udivmoddi4+0x286>
 8000420:	b155      	cbz	r5, 8000438 <__udivmoddi4+0x200>
 8000422:	ebb8 030e 	subs.w	r3, r8, lr
 8000426:	eb64 040c 	sbc.w	r4, r4, ip
 800042a:	fa04 f606 	lsl.w	r6, r4, r6
 800042e:	40cb      	lsrs	r3, r1
 8000430:	431e      	orrs	r6, r3
 8000432:	40cc      	lsrs	r4, r1
 8000434:	e9c5 6400 	strd	r6, r4, [r5]
 8000438:	2100      	movs	r1, #0
 800043a:	e750      	b.n	80002de <__udivmoddi4+0xa6>
 800043c:	f1c2 0320 	rsb	r3, r2, #32
 8000440:	fa20 f103 	lsr.w	r1, r0, r3
 8000444:	fa0c fc02 	lsl.w	ip, ip, r2
 8000448:	fa24 f303 	lsr.w	r3, r4, r3
 800044c:	4094      	lsls	r4, r2
 800044e:	430c      	orrs	r4, r1
 8000450:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000454:	fa00 fe02 	lsl.w	lr, r0, r2
 8000458:	fa1f f78c 	uxth.w	r7, ip
 800045c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000460:	fb08 3110 	mls	r1, r8, r0, r3
 8000464:	0c23      	lsrs	r3, r4, #16
 8000466:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046a:	fb00 f107 	mul.w	r1, r0, r7
 800046e:	4299      	cmp	r1, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x24c>
 8000472:	eb1c 0303 	adds.w	r3, ip, r3
 8000476:	f100 36ff 	add.w	r6, r0, #4294967295
 800047a:	d22c      	bcs.n	80004d6 <__udivmoddi4+0x29e>
 800047c:	4299      	cmp	r1, r3
 800047e:	d92a      	bls.n	80004d6 <__udivmoddi4+0x29e>
 8000480:	3802      	subs	r0, #2
 8000482:	4463      	add	r3, ip
 8000484:	1a5b      	subs	r3, r3, r1
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb3 f1f8 	udiv	r1, r3, r8
 800048c:	fb08 3311 	mls	r3, r8, r1, r3
 8000490:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000494:	fb01 f307 	mul.w	r3, r1, r7
 8000498:	42a3      	cmp	r3, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x276>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a4:	d213      	bcs.n	80004ce <__udivmoddi4+0x296>
 80004a6:	42a3      	cmp	r3, r4
 80004a8:	d911      	bls.n	80004ce <__udivmoddi4+0x296>
 80004aa:	3902      	subs	r1, #2
 80004ac:	4464      	add	r4, ip
 80004ae:	1ae4      	subs	r4, r4, r3
 80004b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b4:	e739      	b.n	800032a <__udivmoddi4+0xf2>
 80004b6:	4604      	mov	r4, r0
 80004b8:	e6f0      	b.n	800029c <__udivmoddi4+0x64>
 80004ba:	4608      	mov	r0, r1
 80004bc:	e706      	b.n	80002cc <__udivmoddi4+0x94>
 80004be:	45c8      	cmp	r8, r9
 80004c0:	d2ae      	bcs.n	8000420 <__udivmoddi4+0x1e8>
 80004c2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004c6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ca:	3801      	subs	r0, #1
 80004cc:	e7a8      	b.n	8000420 <__udivmoddi4+0x1e8>
 80004ce:	4631      	mov	r1, r6
 80004d0:	e7ed      	b.n	80004ae <__udivmoddi4+0x276>
 80004d2:	4603      	mov	r3, r0
 80004d4:	e799      	b.n	800040a <__udivmoddi4+0x1d2>
 80004d6:	4630      	mov	r0, r6
 80004d8:	e7d4      	b.n	8000484 <__udivmoddi4+0x24c>
 80004da:	46d6      	mov	lr, sl
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1a6>
 80004de:	4463      	add	r3, ip
 80004e0:	3802      	subs	r0, #2
 80004e2:	e74d      	b.n	8000380 <__udivmoddi4+0x148>
 80004e4:	4606      	mov	r6, r0
 80004e6:	4623      	mov	r3, r4
 80004e8:	4608      	mov	r0, r1
 80004ea:	e70f      	b.n	800030c <__udivmoddi4+0xd4>
 80004ec:	3e02      	subs	r6, #2
 80004ee:	4463      	add	r3, ip
 80004f0:	e730      	b.n	8000354 <__udivmoddi4+0x11c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <HAL_UARTEx_RxEventCallback>:



#if MODE==2	//Read from UART live and send to terminal
	void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
	{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	460b      	mov	r3, r1
 8000502:	807b      	strh	r3, [r7, #2]
		//RECEIVE AND PRINT TO TERMINAL
		if(huart==&huart2)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a08      	ldr	r2, [pc, #32]	@ (8000528 <HAL_UARTEx_RxEventCallback+0x30>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d108      	bne.n	800051e <HAL_UARTEx_RxEventCallback+0x26>
		{
			decode_mavlink_mssg(&rx_byte, &rx_mssg);
 800050c:	4907      	ldr	r1, [pc, #28]	@ (800052c <HAL_UARTEx_RxEventCallback+0x34>)
 800050e:	4808      	ldr	r0, [pc, #32]	@ (8000530 <HAL_UARTEx_RxEventCallback+0x38>)
 8000510:	f001 fcac 	bl	8001e6c <decode_mavlink_mssg>
			HAL_UART_Transmit_IT(&huart3, &rx_byte, 1);
 8000514:	2201      	movs	r2, #1
 8000516:	4906      	ldr	r1, [pc, #24]	@ (8000530 <HAL_UARTEx_RxEventCallback+0x38>)
 8000518:	4806      	ldr	r0, [pc, #24]	@ (8000534 <HAL_UARTEx_RxEventCallback+0x3c>)
 800051a:	f004 fd47 	bl	8004fac <HAL_UART_Transmit_IT>
		}

	}
 800051e:	bf00      	nop
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}
 8000526:	bf00      	nop
 8000528:	20000328 	.word	0x20000328
 800052c:	200004c0 	.word	0x200004c0
 8000530:	200005e3 	.word	0x200005e3
 8000534:	200003b0 	.word	0x200003b0

08000538 <HAL_UART_TxCpltCallback>:

	void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
	{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]

		if(huart==&huart3)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4a08      	ldr	r2, [pc, #32]	@ (8000564 <HAL_UART_TxCpltCallback+0x2c>)
 8000544:	4293      	cmp	r3, r2
 8000546:	d108      	bne.n	800055a <HAL_UART_TxCpltCallback+0x22>
		{
			HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);				//DEBUG LIGHT
 8000548:	2101      	movs	r1, #1
 800054a:	4807      	ldr	r0, [pc, #28]	@ (8000568 <HAL_UART_TxCpltCallback+0x30>)
 800054c:	f002 ff59 	bl	8003402 <HAL_GPIO_TogglePin>
			HAL_UARTEx_ReceiveToIdle_IT(&huart2, &rx_byte, 1);		//KEEP READING
 8000550:	2201      	movs	r2, #1
 8000552:	4906      	ldr	r1, [pc, #24]	@ (800056c <HAL_UART_TxCpltCallback+0x34>)
 8000554:	4806      	ldr	r0, [pc, #24]	@ (8000570 <HAL_UART_TxCpltCallback+0x38>)
 8000556:	f006 f856 	bl	8006606 <HAL_UARTEx_ReceiveToIdle_IT>

		}
	}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	200003b0 	.word	0x200003b0
 8000568:	40020400 	.word	0x40020400
 800056c:	200005e3 	.word	0x200005e3
 8000570:	20000328 	.word	0x20000328

08000574 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000578:	f002 f80b 	bl	8002592 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057c:	f000 f82c 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000580:	f000 f9f0 	bl	8000964 <MX_GPIO_Init>
  MX_ETH_Init();
 8000584:	f000 f890 	bl	80006a8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000588:	f000 f98c 	bl	80008a4 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800058c:	f000 f92a 	bl	80007e4 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8000590:	f000 f8d8 	bl	8000744 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000594:	f000 f956 	bl	8000844 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000598:	f000 f9b4 	bl	8000904 <MX_USART6_UART_Init>


#if MODE==2
  //HAL_UART_Receive_IT(&huart2, &rx_byte, 1);			//For normal mode

  HAL_HalfDuplex_Init(&huart2);
 800059c:	480c      	ldr	r0, [pc, #48]	@ (80005d0 <main+0x5c>)
 800059e:	f004 fcaf 	bl	8004f00 <HAL_HalfDuplex_Init>
  HAL_HalfDuplex_EnableReceiver(&huart2);
 80005a2:	480b      	ldr	r0, [pc, #44]	@ (80005d0 <main+0x5c>)
 80005a4:	f005 f846 	bl	8005634 <HAL_HalfDuplex_EnableReceiver>
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, &rx_byte, 1);  	//for half-duplex mode
 80005a8:	2201      	movs	r2, #1
 80005aa:	490a      	ldr	r1, [pc, #40]	@ (80005d4 <main+0x60>)
 80005ac:	4808      	ldr	r0, [pc, #32]	@ (80005d0 <main+0x5c>)
 80005ae:	f006 f82a 	bl	8006606 <HAL_UARTEx_ReceiveToIdle_IT>

  //uint8_t x=0;
  //encode_mavlink_cmd(&x);

#if MODE==2
  HAL_HalfDuplex_Init(&huart2);
 80005b2:	4807      	ldr	r0, [pc, #28]	@ (80005d0 <main+0x5c>)
 80005b4:	f004 fca4 	bl	8004f00 <HAL_HalfDuplex_Init>
  HAL_HalfDuplex_EnableReceiver(&huart2);
 80005b8:	4805      	ldr	r0, [pc, #20]	@ (80005d0 <main+0x5c>)
 80005ba:	f005 f83b 	bl	8005634 <HAL_HalfDuplex_EnableReceiver>
  HAL_UARTEx_ReceiveToIdle_IT(&huart2, &rx_byte, 1);
 80005be:	2201      	movs	r2, #1
 80005c0:	4904      	ldr	r1, [pc, #16]	@ (80005d4 <main+0x60>)
 80005c2:	4803      	ldr	r0, [pc, #12]	@ (80005d0 <main+0x5c>)
 80005c4:	f006 f81f 	bl	8006606 <HAL_UARTEx_ReceiveToIdle_IT>
//		decode_mavlink_mssg(&bt, &mav_rx_msg);




		HAL_Delay(10);
 80005c8:	200a      	movs	r0, #10
 80005ca:	f002 f83f 	bl	800264c <HAL_Delay>
 80005ce:	e7fb      	b.n	80005c8 <main+0x54>
 80005d0:	20000328 	.word	0x20000328
 80005d4:	200005e3 	.word	0x200005e3

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b094      	sub	sp, #80	@ 0x50
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 0320 	add.w	r3, r7, #32
 80005e2:	2230      	movs	r2, #48	@ 0x30
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f006 f86d 	bl	80066c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80005fc:	f002 ff1c 	bl	8003438 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000600:	4b27      	ldr	r3, [pc, #156]	@ (80006a0 <SystemClock_Config+0xc8>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000604:	4a26      	ldr	r2, [pc, #152]	@ (80006a0 <SystemClock_Config+0xc8>)
 8000606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060a:	6413      	str	r3, [r2, #64]	@ 0x40
 800060c:	4b24      	ldr	r3, [pc, #144]	@ (80006a0 <SystemClock_Config+0xc8>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000618:	4b22      	ldr	r3, [pc, #136]	@ (80006a4 <SystemClock_Config+0xcc>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000620:	4a20      	ldr	r2, [pc, #128]	@ (80006a4 <SystemClock_Config+0xcc>)
 8000622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4b1e      	ldr	r3, [pc, #120]	@ (80006a4 <SystemClock_Config+0xcc>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000634:	2301      	movs	r3, #1
 8000636:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000638:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800063c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063e:	2302      	movs	r3, #2
 8000640:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000642:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000646:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000648:	2304      	movs	r3, #4
 800064a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800064c:	2348      	movs	r3, #72	@ 0x48
 800064e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000650:	2302      	movs	r3, #2
 8000652:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000654:	2303      	movs	r3, #3
 8000656:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000658:	f107 0320 	add.w	r3, r7, #32
 800065c:	4618      	mov	r0, r3
 800065e:	f002 fefb 	bl	8003458 <HAL_RCC_OscConfig>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000668:	f000 fa4e 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066c:	230f      	movs	r3, #15
 800066e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000670:	2302      	movs	r3, #2
 8000672:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000674:	2300      	movs	r3, #0
 8000676:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000678:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800067c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	2102      	movs	r1, #2
 8000688:	4618      	mov	r0, r3
 800068a:	f003 f989 	bl	80039a0 <HAL_RCC_ClockConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000694:	f000 fa38 	bl	8000b08 <Error_Handler>
  }
}
 8000698:	bf00      	nop
 800069a:	3750      	adds	r7, #80	@ 0x50
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40007000 	.word	0x40007000

080006a8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80006ac:	4b1f      	ldr	r3, [pc, #124]	@ (800072c <MX_ETH_Init+0x84>)
 80006ae:	4a20      	ldr	r2, [pc, #128]	@ (8000730 <MX_ETH_Init+0x88>)
 80006b0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80006b2:	4b20      	ldr	r3, [pc, #128]	@ (8000734 <MX_ETH_Init+0x8c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80006b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000734 <MX_ETH_Init+0x8c>)
 80006ba:	2280      	movs	r2, #128	@ 0x80
 80006bc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80006be:	4b1d      	ldr	r3, [pc, #116]	@ (8000734 <MX_ETH_Init+0x8c>)
 80006c0:	22e1      	movs	r2, #225	@ 0xe1
 80006c2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80006c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <MX_ETH_Init+0x8c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80006ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000734 <MX_ETH_Init+0x8c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80006d0:	4b18      	ldr	r3, [pc, #96]	@ (8000734 <MX_ETH_Init+0x8c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80006d6:	4b15      	ldr	r3, [pc, #84]	@ (800072c <MX_ETH_Init+0x84>)
 80006d8:	4a16      	ldr	r2, [pc, #88]	@ (8000734 <MX_ETH_Init+0x8c>)
 80006da:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80006dc:	4b13      	ldr	r3, [pc, #76]	@ (800072c <MX_ETH_Init+0x84>)
 80006de:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80006e2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80006e4:	4b11      	ldr	r3, [pc, #68]	@ (800072c <MX_ETH_Init+0x84>)
 80006e6:	4a14      	ldr	r2, [pc, #80]	@ (8000738 <MX_ETH_Init+0x90>)
 80006e8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80006ea:	4b10      	ldr	r3, [pc, #64]	@ (800072c <MX_ETH_Init+0x84>)
 80006ec:	4a13      	ldr	r2, [pc, #76]	@ (800073c <MX_ETH_Init+0x94>)
 80006ee:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80006f0:	4b0e      	ldr	r3, [pc, #56]	@ (800072c <MX_ETH_Init+0x84>)
 80006f2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80006f6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80006f8:	480c      	ldr	r0, [pc, #48]	@ (800072c <MX_ETH_Init+0x84>)
 80006fa:	f002 f96f 	bl	80029dc <HAL_ETH_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000704:	f000 fa00 	bl	8000b08 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000708:	2238      	movs	r2, #56	@ 0x38
 800070a:	2100      	movs	r1, #0
 800070c:	480c      	ldr	r0, [pc, #48]	@ (8000740 <MX_ETH_Init+0x98>)
 800070e:	f005 ffda 	bl	80066c6 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000712:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <MX_ETH_Init+0x98>)
 8000714:	2221      	movs	r2, #33	@ 0x21
 8000716:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000718:	4b09      	ldr	r3, [pc, #36]	@ (8000740 <MX_ETH_Init+0x98>)
 800071a:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800071e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000720:	4b07      	ldr	r3, [pc, #28]	@ (8000740 <MX_ETH_Init+0x98>)
 8000722:	2200      	movs	r2, #0
 8000724:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000726:	bf00      	nop
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	200001a4 	.word	0x200001a4
 8000730:	40028000 	.word	0x40028000
 8000734:	200005e4 	.word	0x200005e4
 8000738:	200000ac 	.word	0x200000ac
 800073c:	2000000c 	.word	0x2000000c
 8000740:	2000016c 	.word	0x2000016c

08000744 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b088      	sub	sp, #32
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800074a:	f107 0310 	add.w	r3, r7, #16
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
 8000756:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	605a      	str	r2, [r3, #4]
 8000760:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000762:	4b1e      	ldr	r3, [pc, #120]	@ (80007dc <MX_TIM4_Init+0x98>)
 8000764:	4a1e      	ldr	r2, [pc, #120]	@ (80007e0 <MX_TIM4_Init+0x9c>)
 8000766:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36000-1;
 8000768:	4b1c      	ldr	r3, [pc, #112]	@ (80007dc <MX_TIM4_Init+0x98>)
 800076a:	f648 429f 	movw	r2, #35999	@ 0x8c9f
 800076e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000770:	4b1a      	ldr	r3, [pc, #104]	@ (80007dc <MX_TIM4_Init+0x98>)
 8000772:	2200      	movs	r2, #0
 8000774:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 8000776:	4b19      	ldr	r3, [pc, #100]	@ (80007dc <MX_TIM4_Init+0x98>)
 8000778:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800077c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800077e:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <MX_TIM4_Init+0x98>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000784:	4b15      	ldr	r3, [pc, #84]	@ (80007dc <MX_TIM4_Init+0x98>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800078a:	4814      	ldr	r0, [pc, #80]	@ (80007dc <MX_TIM4_Init+0x98>)
 800078c:	f003 ff1e 	bl	80045cc <HAL_TIM_Base_Init>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8000796:	f000 f9b7 	bl	8000b08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800079a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800079e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80007a0:	f107 0310 	add.w	r3, r7, #16
 80007a4:	4619      	mov	r1, r3
 80007a6:	480d      	ldr	r0, [pc, #52]	@ (80007dc <MX_TIM4_Init+0x98>)
 80007a8:	f004 f86e 	bl	8004888 <HAL_TIM_ConfigClockSource>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80007b2:	f000 f9a9 	bl	8000b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	4619      	mov	r1, r3
 80007c2:	4806      	ldr	r0, [pc, #24]	@ (80007dc <MX_TIM4_Init+0x98>)
 80007c4:	f004 faa2 	bl	8004d0c <HAL_TIMEx_MasterConfigSynchronization>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80007ce:	f000 f99b 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	3720      	adds	r7, #32
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000254 	.word	0x20000254
 80007e0:	40000800 	.word	0x40000800

080007e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007e8:	4b14      	ldr	r3, [pc, #80]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007ea:	4a15      	ldr	r2, [pc, #84]	@ (8000840 <MX_USART1_UART_Init+0x5c>)
 80007ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 460800;
 80007ee:	4b13      	ldr	r3, [pc, #76]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007f0:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80007f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007f6:	4b11      	ldr	r3, [pc, #68]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007fc:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_USART1_UART_Init+0x58>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000802:	4b0e      	ldr	r3, [pc, #56]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8000808:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_USART1_UART_Init+0x58>)
 800080a:	2208      	movs	r2, #8
 800080c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080e:	4b0b      	ldr	r3, [pc, #44]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000814:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800081a:	4b08      	ldr	r3, [pc, #32]	@ (800083c <MX_USART1_UART_Init+0x58>)
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000820:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000822:	2200      	movs	r2, #0
 8000824:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000826:	4805      	ldr	r0, [pc, #20]	@ (800083c <MX_USART1_UART_Init+0x58>)
 8000828:	f004 fb6a 	bl	8004f00 <HAL_HalfDuplex_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000832:	f000 f969 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	200002a0 	.word	0x200002a0
 8000840:	40011000 	.word	0x40011000

08000844 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000848:	4b14      	ldr	r3, [pc, #80]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800084a:	4a15      	ldr	r2, [pc, #84]	@ (80008a0 <MX_USART2_UART_Init+0x5c>)
 800084c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800084e:	4b13      	ldr	r3, [pc, #76]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000850:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000854:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800085c:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000868:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800086a:	220c      	movs	r2, #12
 800086c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086e:	4b0b      	ldr	r3, [pc, #44]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000874:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800087a:	4b08      	ldr	r3, [pc, #32]	@ (800089c <MX_USART2_UART_Init+0x58>)
 800087c:	2200      	movs	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000880:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000882:	2200      	movs	r2, #0
 8000884:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8000886:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_USART2_UART_Init+0x58>)
 8000888:	f004 fb3a 	bl	8004f00 <HAL_HalfDuplex_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000892:	f000 f939 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	20000328 	.word	0x20000328
 80008a0:	40004400 	.word	0x40004400

080008a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008a8:	4b14      	ldr	r3, [pc, #80]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008aa:	4a15      	ldr	r2, [pc, #84]	@ (8000900 <MX_USART3_UART_Init+0x5c>)
 80008ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80008ae:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008b0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80008b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008b6:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008bc:	4b0f      	ldr	r3, [pc, #60]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008ca:	220c      	movs	r2, #12
 80008cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d4:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008da:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008dc:	2200      	movs	r2, #0
 80008de:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e0:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008e6:	4805      	ldr	r0, [pc, #20]	@ (80008fc <MX_USART3_UART_Init+0x58>)
 80008e8:	f004 fabc 	bl	8004e64 <HAL_UART_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80008f2:	f000 f909 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200003b0 	.word	0x200003b0
 8000900:	40004800 	.word	0x40004800

08000904 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000908:	4b14      	ldr	r3, [pc, #80]	@ (800095c <MX_USART6_UART_Init+0x58>)
 800090a:	4a15      	ldr	r2, [pc, #84]	@ (8000960 <MX_USART6_UART_Init+0x5c>)
 800090c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800090e:	4b13      	ldr	r3, [pc, #76]	@ (800095c <MX_USART6_UART_Init+0x58>)
 8000910:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000914:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b11      	ldr	r3, [pc, #68]	@ (800095c <MX_USART6_UART_Init+0x58>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <MX_USART6_UART_Init+0x58>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0e      	ldr	r3, [pc, #56]	@ (800095c <MX_USART6_UART_Init+0x58>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <MX_USART6_UART_Init+0x58>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b0b      	ldr	r3, [pc, #44]	@ (800095c <MX_USART6_UART_Init+0x58>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b09      	ldr	r3, [pc, #36]	@ (800095c <MX_USART6_UART_Init+0x58>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800093a:	4b08      	ldr	r3, [pc, #32]	@ (800095c <MX_USART6_UART_Init+0x58>)
 800093c:	2200      	movs	r2, #0
 800093e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000940:	4b06      	ldr	r3, [pc, #24]	@ (800095c <MX_USART6_UART_Init+0x58>)
 8000942:	2200      	movs	r2, #0
 8000944:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000946:	4805      	ldr	r0, [pc, #20]	@ (800095c <MX_USART6_UART_Init+0x58>)
 8000948:	f004 fa8c 	bl	8004e64 <HAL_UART_Init>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8000952:	f000 f8d9 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	20000438 	.word	0x20000438
 8000960:	40011400 	.word	0x40011400

08000964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	@ 0x30
 8000968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	4b5e      	ldr	r3, [pc, #376]	@ (8000af4 <MX_GPIO_Init+0x190>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	4a5d      	ldr	r2, [pc, #372]	@ (8000af4 <MX_GPIO_Init+0x190>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	6313      	str	r3, [r2, #48]	@ 0x30
 8000986:	4b5b      	ldr	r3, [pc, #364]	@ (8000af4 <MX_GPIO_Init+0x190>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	61bb      	str	r3, [r7, #24]
 8000990:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000992:	4b58      	ldr	r3, [pc, #352]	@ (8000af4 <MX_GPIO_Init+0x190>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	4a57      	ldr	r2, [pc, #348]	@ (8000af4 <MX_GPIO_Init+0x190>)
 8000998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800099c:	6313      	str	r3, [r2, #48]	@ 0x30
 800099e:	4b55      	ldr	r3, [pc, #340]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009aa:	4b52      	ldr	r3, [pc, #328]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a51      	ldr	r2, [pc, #324]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b6:	4b4f      	ldr	r3, [pc, #316]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c2:	4b4c      	ldr	r3, [pc, #304]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	4a4b      	ldr	r2, [pc, #300]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009c8:	f043 0302 	orr.w	r3, r3, #2
 80009cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ce:	4b49      	ldr	r3, [pc, #292]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d2:	f003 0302 	and.w	r3, r3, #2
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009da:	4b46      	ldr	r3, [pc, #280]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a45      	ldr	r2, [pc, #276]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009e0:	f043 0308 	orr.w	r3, r3, #8
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b43      	ldr	r3, [pc, #268]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0308 	and.w	r3, r3, #8
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009f2:	4b40      	ldr	r3, [pc, #256]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f6:	4a3f      	ldr	r2, [pc, #252]	@ (8000af4 <MX_GPIO_Init+0x190>)
 80009f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80009fe:	4b3d      	ldr	r3, [pc, #244]	@ (8000af4 <MX_GPIO_Init+0x190>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000a10:	4839      	ldr	r0, [pc, #228]	@ (8000af8 <MX_GPIO_Init+0x194>)
 8000a12:	f002 fcdd 	bl	80033d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	2140      	movs	r1, #64	@ 0x40
 8000a1a:	4838      	ldr	r0, [pc, #224]	@ (8000afc <MX_GPIO_Init+0x198>)
 8000a1c:	f002 fcd8 	bl	80033d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a26:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a30:	f107 031c 	add.w	r3, r7, #28
 8000a34:	4619      	mov	r1, r3
 8000a36:	4832      	ldr	r0, [pc, #200]	@ (8000b00 <MX_GPIO_Init+0x19c>)
 8000a38:	f002 fb1e 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a3c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a42:	2301      	movs	r3, #1
 8000a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	2300      	movs	r3, #0
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	4619      	mov	r1, r3
 8000a54:	4828      	ldr	r0, [pc, #160]	@ (8000af8 <MX_GPIO_Init+0x194>)
 8000a56:	f002 fb0f 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a5a:	2340      	movs	r3, #64	@ 0x40
 8000a5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a66:	2300      	movs	r3, #0
 8000a68:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a6a:	f107 031c 	add.w	r3, r7, #28
 8000a6e:	4619      	mov	r1, r3
 8000a70:	4822      	ldr	r0, [pc, #136]	@ (8000afc <MX_GPIO_Init+0x198>)
 8000a72:	f002 fb01 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a76:	2380      	movs	r3, #128	@ 0x80
 8000a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	481c      	ldr	r0, [pc, #112]	@ (8000afc <MX_GPIO_Init+0x198>)
 8000a8a:	f002 faf5 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000a8e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000aa0:	230a      	movs	r3, #10
 8000aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa4:	f107 031c 	add.w	r3, r7, #28
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4816      	ldr	r0, [pc, #88]	@ (8000b04 <MX_GPIO_Init+0x1a0>)
 8000aac:	f002 fae4 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ab0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ab4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	480c      	ldr	r0, [pc, #48]	@ (8000af8 <MX_GPIO_Init+0x194>)
 8000ac6:	f002 fad7 	bl	8003078 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000aca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad0:	2312      	movs	r3, #18
 8000ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad8:	2303      	movs	r3, #3
 8000ada:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000adc:	2304      	movs	r3, #4
 8000ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae0:	f107 031c 	add.w	r3, r7, #28
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4804      	ldr	r0, [pc, #16]	@ (8000af8 <MX_GPIO_Init+0x194>)
 8000ae8:	f002 fac6 	bl	8003078 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000aec:	bf00      	nop
 8000aee:	3730      	adds	r7, #48	@ 0x30
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40020400 	.word	0x40020400
 8000afc:	40021800 	.word	0x40021800
 8000b00:	40020800 	.word	0x40020800
 8000b04:	40020000 	.word	0x40020000

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <Error_Handler+0x8>

08000b14 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b085      	sub	sp, #20
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	6039      	str	r1, [r7, #0]
 8000b1e:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	881b      	ldrh	r3, [r3, #0]
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4053      	eors	r3, r2
 8000b2a:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8000b2c:	7bfb      	ldrb	r3, [r7, #15]
 8000b2e:	011b      	lsls	r3, r3, #4
 8000b30:	b25a      	sxtb	r2, r3
 8000b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b36:	4053      	eors	r3, r2
 8000b38:	b25b      	sxtb	r3, r3
 8000b3a:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	881b      	ldrh	r3, [r3, #0]
 8000b40:	0a1b      	lsrs	r3, r3, #8
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	b21a      	sxth	r2, r3
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	021b      	lsls	r3, r3, #8
 8000b4a:	b21b      	sxth	r3, r3
 8000b4c:	4053      	eors	r3, r2
 8000b4e:	b21a      	sxth	r2, r3
 8000b50:	7bfb      	ldrb	r3, [r7, #15]
 8000b52:	00db      	lsls	r3, r3, #3
 8000b54:	b21b      	sxth	r3, r3
 8000b56:	4053      	eors	r3, r2
 8000b58:	b21a      	sxth	r2, r3
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	091b      	lsrs	r3, r3, #4
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	b21b      	sxth	r3, r3
 8000b62:	4053      	eors	r3, r2
 8000b64:	b21b      	sxth	r3, r3
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	801a      	strh	r2, [r3, #0]
}
 8000b6c:	bf00      	nop
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <crc_init>:
 * @brief Initialize the buffer for the MCRF4XX CRC16
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b86:	801a      	strh	r2, [r3, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	370c      	adds	r7, #12
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	4a0e      	ldr	r2, [pc, #56]	@ (8000be4 <mavlink_sha256_init+0x50>)
 8000bac:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000be8 <mavlink_sha256_init+0x54>)
 8000bb2:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a0d      	ldr	r2, [pc, #52]	@ (8000bec <mavlink_sha256_init+0x58>)
 8000bb8:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a0c      	ldr	r2, [pc, #48]	@ (8000bf0 <mavlink_sha256_init+0x5c>)
 8000bbe:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a0c      	ldr	r2, [pc, #48]	@ (8000bf4 <mavlink_sha256_init+0x60>)
 8000bc4:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	4a0b      	ldr	r2, [pc, #44]	@ (8000bf8 <mavlink_sha256_init+0x64>)
 8000bca:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4a0b      	ldr	r2, [pc, #44]	@ (8000bfc <mavlink_sha256_init+0x68>)
 8000bd0:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8000c00 <mavlink_sha256_init+0x6c>)
 8000bd6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	6a09e667 	.word	0x6a09e667
 8000be8:	bb67ae85 	.word	0xbb67ae85
 8000bec:	3c6ef372 	.word	0x3c6ef372
 8000bf0:	a54ff53a 	.word	0xa54ff53a
 8000bf4:	510e527f 	.word	0x510e527f
 8000bf8:	9b05688c 	.word	0x9b05688c
 8000bfc:	1f83d9ab 	.word	0x1f83d9ab
 8000c00:	5be0cd19 	.word	0x5be0cd19

08000c04 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b0cf      	sub	sp, #316	@ 0x13c
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c0e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c12:	6018      	str	r0, [r3, #0]
 8000c14:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c18:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8000c1c:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = m->counter[0];
 8000c1e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c22:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    BB = m->counter[1];
 8000c2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    CC = m->counter[2];
 8000c3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c42:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	691b      	ldr	r3, [r3, #16]
 8000c4a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    DD = m->counter[3];
 8000c4e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c52:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    EE = m->counter[4];
 8000c5e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c62:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	699b      	ldr	r3, [r3, #24]
 8000c6a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    FF = m->counter[5];
 8000c6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c72:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	69db      	ldr	r3, [r3, #28]
 8000c7a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GG = m->counter[6];
 8000c7e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c82:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	6a1b      	ldr	r3, [r3, #32]
 8000c8a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HH = m->counter[7];
 8000c8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c92:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c9a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

    for (i = 0; i < 16; ++i)
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000ca4:	e016      	b.n	8000cd4 <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 8000ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8000cb0:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8000cb4:	6812      	ldr	r2, [r2, #0]
 8000cb6:	4413      	add	r3, r2
 8000cb8:	6819      	ldr	r1, [r3, #0]
 8000cba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cbe:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000cc2:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000cc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 8000cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000cce:	3301      	adds	r3, #1
 8000cd0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000cd8:	2b0f      	cmp	r3, #15
 8000cda:	dde4      	ble.n	8000ca6 <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 8000cdc:	2310      	movs	r3, #16
 8000cde:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000ce2:	e069      	b.n	8000db8 <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ce8:	1e9a      	subs	r2, r3, #2
 8000cea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cee:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cf6:	ea4f 4273 	mov.w	r2, r3, ror #17
 8000cfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000cfe:	1e99      	subs	r1, r3, #2
 8000d00:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d04:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000d0c:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8000d10:	405a      	eors	r2, r3
 8000d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d16:	1e99      	subs	r1, r3, #2
 8000d18:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d1c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d20:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000d24:	0a9b      	lsrs	r3, r3, #10
 8000d26:	405a      	eors	r2, r3
 8000d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d2c:	1fd9      	subs	r1, r3, #7
 8000d2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d32:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d36:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000d3a:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d40:	f1a3 010f 	sub.w	r1, r3, #15
 8000d44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d48:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000d50:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8000d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d58:	f1a3 000f 	sub.w	r0, r3, #15
 8000d5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d60:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d64:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000d68:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8000d6c:	4059      	eors	r1, r3
 8000d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d72:	f1a3 000f 	sub.w	r0, r3, #15
 8000d76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d7e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000d82:	08db      	lsrs	r3, r3, #3
 8000d84:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000d86:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8000d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000d8c:	f1a3 0110 	sub.w	r1, r3, #16
 8000d90:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d94:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d98:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000d9c:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8000d9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000da2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000da6:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8000daa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8000dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000db2:	3301      	adds	r3, #1
 8000db4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000dbc:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dbe:	dd91      	ble.n	8000ce4 <mavlink_sha256_calc+0xe0>

    for (i = 0; i < 64; i++) {
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000dc6:	e078      	b.n	8000eba <mavlink_sha256_calc+0x2b6>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8000dc8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000dcc:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8000dd0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000dd4:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8000dd8:	405a      	eors	r2, r3
 8000dda:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000dde:	ea4f 6373 	mov.w	r3, r3, ror #25
 8000de2:	405a      	eors	r2, r3
 8000de4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000de8:	441a      	add	r2, r3
 8000dea:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 8000dee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000df2:	4019      	ands	r1, r3
 8000df4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000df8:	43d8      	mvns	r0, r3
 8000dfa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000dfe:	4003      	ands	r3, r0
 8000e00:	404b      	eors	r3, r1
 8000e02:	441a      	add	r2, r3
 8000e04:	496e      	ldr	r1, [pc, #440]	@ (8000fc0 <mavlink_sha256_calc+0x3bc>)
 8000e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000e0a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e0e:	441a      	add	r2, r3
 8000e10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e18:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8000e1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000e20:	4413      	add	r3, r2
 8000e22:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8000e26:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e2a:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8000e2e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e32:	ea4f 3373 	mov.w	r3, r3, ror #13
 8000e36:	405a      	eors	r2, r3
 8000e38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e3c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8000e40:	405a      	eors	r2, r3
 8000e42:	f8d7 1130 	ldr.w	r1, [r7, #304]	@ 0x130
 8000e46:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000e4a:	4059      	eors	r1, r3
 8000e4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e50:	4019      	ands	r1, r3
 8000e52:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8000e56:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000e5a:	4003      	ands	r3, r0
 8000e5c:	404b      	eors	r3, r1
 8000e5e:	4413      	add	r3, r2
 8000e60:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
			     
	HH = GG;
 8000e64:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000e68:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	GG = FF;
 8000e6c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000e70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	FF = EE;
 8000e74:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000e78:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	EE = DD + T1;
 8000e7c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000e80:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000e84:	4413      	add	r3, r2
 8000e86:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	DD = CC;
 8000e8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000e8e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
	CC = BB;
 8000e92:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000e96:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	BB = AA;
 8000e9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000e9e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
	AA = T1 + T2;
 8000ea2:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000ea6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000eaa:	4413      	add	r3, r2
 8000eac:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (i = 0; i < 64; i++) {
 8000eb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8000eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000ebe:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ec0:	dd82      	ble.n	8000dc8 <mavlink_sha256_calc+0x1c4>
    }

    m->counter[0] += AA;
 8000ec2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ec6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	689a      	ldr	r2, [r3, #8]
 8000ece:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000ed2:	441a      	add	r2, r3
 8000ed4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ed8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 8000ee0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ee4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68da      	ldr	r2, [r3, #12]
 8000eec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000ef0:	441a      	add	r2, r3
 8000ef2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ef6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 8000efe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f02:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	691a      	ldr	r2, [r3, #16]
 8000f0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000f0e:	441a      	add	r2, r3
 8000f10:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f14:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 8000f1c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f20:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	695a      	ldr	r2, [r3, #20]
 8000f28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000f2c:	441a      	add	r2, r3
 8000f2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f32:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 8000f3a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f3e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	699a      	ldr	r2, [r3, #24]
 8000f46:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000f4a:	441a      	add	r2, r3
 8000f4c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f50:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 8000f58:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f5c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	69da      	ldr	r2, [r3, #28]
 8000f64:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f68:	441a      	add	r2, r3
 8000f6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f6e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 8000f76:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f7a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	6a1a      	ldr	r2, [r3, #32]
 8000f82:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000f86:	441a      	add	r2, r3
 8000f88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f8c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 8000f94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000f98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fa0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000fa4:	441a      	add	r2, r3
 8000fa6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000faa:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000fb2:	bf00      	nop
 8000fb4:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	08006754 	.word	0x08006754

08000fc4 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b09c      	sub	sp, #112	@ 0x70
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    uint32_t old_sz = m->sz[0];
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	441a      	add	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d904      	bls.n	8000ffc <mavlink_sha256_update+0x38>
	++m->sz[1];
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	1c5a      	adds	r2, r3, #1
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 8000ffc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ffe:	08db      	lsrs	r3, r3, #3
 8001000:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001004:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 8001006:	e057      	b.n	80010b8 <mavlink_sha256_update+0xf4>
	uint32_t l = 64 - offset;
 8001008:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800100a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800100e:	667b      	str	r3, [r7, #100]	@ 0x64
        if (len < l) {
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001014:	429a      	cmp	r2, r3
 8001016:	d201      	bcs.n	800101c <mavlink_sha256_update+0x58>
            l = len;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	667b      	str	r3, [r7, #100]	@ 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 8001022:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001024:	4413      	add	r3, r2
 8001026:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001028:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800102a:	4618      	mov	r0, r3
 800102c:	f005 fb78 	bl	8006720 <memcpy>
	offset += l;
 8001030:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001032:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001034:	4413      	add	r3, r2
 8001036:	66bb      	str	r3, [r7, #104]	@ 0x68
	p += l;
 8001038:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800103a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800103c:	4413      	add	r3, r2
 800103e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	len -= l;
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8001048:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800104a:	2b40      	cmp	r3, #64	@ 0x40
 800104c:	d134      	bne.n	80010b8 <mavlink_sha256_update+0xf4>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	3328      	adds	r3, #40	@ 0x28
 8001052:	65bb      	str	r3, [r7, #88]	@ 0x58
	    for (i = 0; i < 16; i++){
 8001054:	2300      	movs	r3, #0
 8001056:	663b      	str	r3, [r7, #96]	@ 0x60
 8001058:	e023      	b.n	80010a2 <mavlink_sha256_update+0xde>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 800105a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001060:	4413      	add	r3, r2
 8001062:	657b      	str	r3, [r7, #84]	@ 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 8001064:	f107 0210 	add.w	r2, r7, #16
 8001068:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	653b      	str	r3, [r7, #80]	@ 0x50
                p2[0] = p1[3];
 8001070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001072:	3303      	adds	r3, #3
 8001074:	781a      	ldrb	r2, [r3, #0]
 8001076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001078:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 800107a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800107c:	1c9a      	adds	r2, r3, #2
 800107e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001080:	3301      	adds	r3, #1
 8001082:	7812      	ldrb	r2, [r2, #0]
 8001084:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 8001086:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001088:	1c5a      	adds	r2, r3, #1
 800108a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800108c:	3302      	adds	r3, #2
 800108e:	7812      	ldrb	r2, [r2, #0]
 8001090:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 8001092:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001094:	3303      	adds	r3, #3
 8001096:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001098:	7812      	ldrb	r2, [r2, #0]
 800109a:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 800109c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800109e:	3301      	adds	r3, #1
 80010a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80010a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010a4:	2b0f      	cmp	r3, #15
 80010a6:	ddd8      	ble.n	800105a <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4619      	mov	r1, r3
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f7ff fda8 	bl	8000c04 <mavlink_sha256_calc>
	    offset = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	66bb      	str	r3, [r7, #104]	@ 0x68
    while(len > 0){
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1a4      	bne.n	8001008 <mavlink_sha256_update+0x44>
	}
    }
}
 80010be:	bf00      	nop
 80010c0:	bf00      	nop
 80010c2:	3770      	adds	r7, #112	@ 0x70
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b098      	sub	sp, #96	@ 0x60
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
 80010d0:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	08db      	lsrs	r3, r3, #3
 80010d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 80010de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010e0:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 80010e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80010e8:	3301      	adds	r3, #1
 80010ea:	65bb      	str	r3, [r7, #88]	@ 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3308      	adds	r3, #8
 80010f0:	657b      	str	r3, [r7, #84]	@ 0x54
    
    *zeros = 0x80;
 80010f2:	2380      	movs	r3, #128	@ 0x80
 80010f4:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 80010f6:	f107 030c 	add.w	r3, r7, #12
 80010fa:	3301      	adds	r3, #1
 80010fc:	2247      	movs	r2, #71	@ 0x47
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f005 fae0 	bl	80066c6 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800110c:	3307      	adds	r3, #7
 800110e:	b2d2      	uxtb	r2, r2
 8001110:	3360      	adds	r3, #96	@ 0x60
 8001112:	443b      	add	r3, r7
 8001114:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	0a1a      	lsrs	r2, r3, #8
 800111e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001120:	3306      	adds	r3, #6
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	3360      	adds	r3, #96	@ 0x60
 8001126:	443b      	add	r3, r7
 8001128:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	0c1a      	lsrs	r2, r3, #16
 8001132:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001134:	3305      	adds	r3, #5
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	3360      	adds	r3, #96	@ 0x60
 800113a:	443b      	add	r3, r7
 800113c:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	0e1a      	lsrs	r2, r3, #24
 8001146:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001148:	3304      	adds	r3, #4
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	3360      	adds	r3, #96	@ 0x60
 800114e:	443b      	add	r3, r7
 8001150:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	685a      	ldr	r2, [r3, #4]
 8001158:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800115a:	3303      	adds	r3, #3
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	3360      	adds	r3, #96	@ 0x60
 8001160:	443b      	add	r3, r7
 8001162:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	0a1a      	lsrs	r2, r3, #8
 800116c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800116e:	3302      	adds	r3, #2
 8001170:	b2d2      	uxtb	r2, r2
 8001172:	3360      	adds	r3, #96	@ 0x60
 8001174:	443b      	add	r3, r7
 8001176:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	0c1a      	lsrs	r2, r3, #16
 8001180:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001182:	3301      	adds	r3, #1
 8001184:	b2d2      	uxtb	r2, r2
 8001186:	3360      	adds	r3, #96	@ 0x60
 8001188:	443b      	add	r3, r7
 800118a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	0e1b      	lsrs	r3, r3, #24
 8001194:	b2d9      	uxtb	r1, r3
 8001196:	f107 020c 	add.w	r2, r7, #12
 800119a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800119c:	4413      	add	r3, r2
 800119e:	460a      	mov	r2, r1
 80011a0:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 80011a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011a4:	f103 0208 	add.w	r2, r3, #8
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	4619      	mov	r1, r3
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f7ff ff08 	bl	8000fc4 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 80011b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011b6:	78da      	ldrb	r2, [r3, #3]
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	3301      	adds	r3, #1
 80011c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80011c2:	7892      	ldrb	r2, [r2, #2]
 80011c4:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	3302      	adds	r3, #2
 80011ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80011cc:	7852      	ldrb	r2, [r2, #1]
 80011ce:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	3303      	adds	r3, #3
 80011d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80011d6:	7812      	ldrb	r2, [r2, #0]
 80011d8:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	3304      	adds	r3, #4
 80011de:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80011e0:	79d2      	ldrb	r2, [r2, #7]
 80011e2:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	3305      	adds	r3, #5
 80011e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80011ea:	7992      	ldrb	r2, [r2, #6]
 80011ec:	701a      	strb	r2, [r3, #0]
}
 80011ee:	bf00      	nop
 80011f0:	3760      	adds	r7, #96	@ 0x60
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 8001202:	79fa      	ldrb	r2, [r7, #7]
 8001204:	4613      	mov	r3, r2
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	4413      	add	r3, r2
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	4a03      	ldr	r2, [pc, #12]	@ (800121c <mavlink_get_channel_status+0x24>)
 800120e:	4413      	add	r3, r2
}
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	20000bcc 	.word	0x20000bcc

08001220 <mavlink_get_channel_buffer>:
/*
 * Internal function to give access to the channel buffer for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_BUFFER
MAVLINK_HELPER mavlink_message_t* mavlink_get_channel_buffer(uint8_t chan)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_buffer array defined in function,
	// has to be defined externally
#else
	static mavlink_message_t m_mavlink_buffer[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_buffer[chan];
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	f240 1223 	movw	r2, #291	@ 0x123
 8001230:	fb02 f303 	mul.w	r3, r2, r3
 8001234:	4a03      	ldr	r2, [pc, #12]	@ (8001244 <mavlink_get_channel_buffer+0x24>)
 8001236:	4413      	add	r3, r2
}
 8001238:	4618      	mov	r0, r3
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr
 8001244:	20000740 	.word	0x20000740

08001248 <mavlink_signature_check>:
 * @brief check a signature block for a packet
 */
MAVLINK_HELPER bool mavlink_signature_check(mavlink_signing_t *signing,
					    mavlink_signing_streams_t *signing_streams,
					    const mavlink_message_t *msg)
{
 8001248:	b5b0      	push	{r4, r5, r7, lr}
 800124a:	b0aa      	sub	sp, #168	@ 0xa8
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
	if (signing == NULL) {
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <mavlink_signature_check+0x16>
		return true;
 800125a:	2301      	movs	r3, #1
 800125c:	e13e      	b.n	80014dc <mavlink_signature_check+0x294>
	}
        const uint8_t *p = (const uint8_t *)&msg->magic;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	3302      	adds	r3, #2
 8001262:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	const uint8_t *psig = msg->signature;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800126c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        const uint8_t *incoming_signature = psig+7;
 8001270:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001274:	3307      	adds	r3, #7
 8001276:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
	mavlink_sha256_ctx ctx;
	uint8_t signature[6];
	uint16_t i;
        
	mavlink_sha256_init(&ctx);
 800127a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fc88 	bl	8000b94 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f103 0110 	add.w	r1, r3, #16
 800128a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800128e:	2220      	movs	r2, #32
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff fe97 	bl	8000fc4 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, p, MAVLINK_NUM_HEADER_BYTES);
 8001296:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800129a:	220a      	movs	r2, #10
 800129c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fe8f 	bl	8000fc4 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, _MAV_PAYLOAD(msg), msg->len);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f103 010c 	add.w	r1, r3, #12
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	78db      	ldrb	r3, [r3, #3]
 80012b0:	461a      	mov	r2, r3
 80012b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fe84 	bl	8000fc4 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, msg->ck, 2);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f503 718a 	add.w	r1, r3, #276	@ 0x114
 80012c2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012c6:	2202      	movs	r2, #2
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fe7b 	bl	8000fc4 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, psig, 1+6);
 80012ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012d2:	2207      	movs	r2, #7
 80012d4:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fe73 	bl	8000fc4 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, signature);
 80012de:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80012e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff feed 	bl	80010c8 <mavlink_sha256_final_48>
        if (memcmp(signature, incoming_signature, 6) != 0) {
 80012ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f2:	2206      	movs	r2, #6
 80012f4:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 80012f8:	4618      	mov	r0, r3
 80012fa:	f005 f9d4 	bl	80066a6 <memcmp>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <mavlink_signature_check+0xc8>
                signing->last_status = MAVLINK_SIGNING_STATUS_BAD_SIGNATURE;
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	2202      	movs	r2, #2
 8001308:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		return false;
 800130c:	2300      	movs	r3, #0
 800130e:	e0e5      	b.n	80014dc <mavlink_signature_check+0x294>
	// now check timestamp
	union tstamp {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	uint8_t link_id = psig[0];
 8001310:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
	tstamp.t64 = 0;
 800131a:	f04f 0200 	mov.w	r2, #0
 800131e:	f04f 0300 	mov.w	r3, #0
 8001322:	e9c7 2306 	strd	r2, r3, [r7, #24]
	memcpy(tstamp.t8, psig+1, 6);
 8001326:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800132a:	1c59      	adds	r1, r3, #1
 800132c:	f107 0318 	add.w	r3, r7, #24
 8001330:	2206      	movs	r2, #6
 8001332:	4618      	mov	r0, r3
 8001334:	f005 f9f4 	bl	8006720 <memcpy>

	if (signing_streams == NULL) {
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d105      	bne.n	800134a <mavlink_signature_check+0x102>
                signing->last_status = MAVLINK_SIGNING_STATUS_NO_STREAMS;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	2203      	movs	r2, #3
 8001342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                return false;
 8001346:	2300      	movs	r3, #0
 8001348:	e0c8      	b.n	80014dc <mavlink_signature_check+0x294>
	}
	
	// find stream
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 800134a:	2300      	movs	r3, #0
 800134c:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 8001350:	e02b      	b.n	80013aa <mavlink_signature_check+0x162>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	79d9      	ldrb	r1, [r3, #7]
 8001356:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 800135a:	68b8      	ldr	r0, [r7, #8]
 800135c:	4613      	mov	r3, r2
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	4413      	add	r3, r2
 8001362:	4403      	add	r3, r0
 8001364:	3303      	adds	r3, #3
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	4299      	cmp	r1, r3
 800136a:	d119      	bne.n	80013a0 <mavlink_signature_check+0x158>
		    msg->compid == signing_streams->stream[i].compid &&
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	7a19      	ldrb	r1, [r3, #8]
 8001370:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8001374:	68b8      	ldr	r0, [r7, #8]
 8001376:	4613      	mov	r3, r2
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	4413      	add	r3, r2
 800137c:	4403      	add	r3, r0
 800137e:	3304      	adds	r3, #4
 8001380:	781b      	ldrb	r3, [r3, #0]
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8001382:	4299      	cmp	r1, r3
 8001384:	d10c      	bne.n	80013a0 <mavlink_signature_check+0x158>
		    link_id == signing_streams->stream[i].link_id) {
 8001386:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 800138a:	68b9      	ldr	r1, [r7, #8]
 800138c:	4613      	mov	r3, r2
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	4413      	add	r3, r2
 8001392:	440b      	add	r3, r1
 8001394:	3302      	adds	r3, #2
 8001396:	781b      	ldrb	r3, [r3, #0]
		    msg->compid == signing_streams->stream[i].compid &&
 8001398:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 800139c:	429a      	cmp	r2, r3
 800139e:	d00b      	beq.n	80013b8 <mavlink_signature_check+0x170>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 80013a0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80013a4:	3301      	adds	r3, #1
 80013a6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d3cd      	bcc.n	8001352 <mavlink_signature_check+0x10a>
 80013b6:	e000      	b.n	80013ba <mavlink_signature_check+0x172>
			break;
 80013b8:	bf00      	nop
		}
	}
	if (i == signing_streams->num_signing_streams) {
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d146      	bne.n	8001454 <mavlink_signature_check+0x20c>
		if (signing_streams->num_signing_streams >= MAVLINK_MAX_SIGNING_STREAMS) {
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	881b      	ldrh	r3, [r3, #0]
 80013ca:	2b0f      	cmp	r3, #15
 80013cc:	d905      	bls.n	80013da <mavlink_signature_check+0x192>
			// over max number of streams
                        signing->last_status = MAVLINK_SIGNING_STATUS_TOO_MANY_STREAMS;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2204      	movs	r2, #4
 80013d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        return false;
 80013d6:	2300      	movs	r3, #0
 80013d8:	e080      	b.n	80014dc <mavlink_signature_check+0x294>
		}
		// new stream. Only accept if timestamp is not more than 1 minute old
		if (tstamp.t64 + 6000*1000UL < signing->timestamp) {
 80013da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013de:	4941      	ldr	r1, [pc, #260]	@ (80014e4 <mavlink_signature_check+0x29c>)
 80013e0:	1854      	adds	r4, r2, r1
 80013e2:	f143 0500 	adc.w	r5, r3, #0
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80013ec:	4294      	cmp	r4, r2
 80013ee:	eb75 0303 	sbcs.w	r3, r5, r3
 80013f2:	d205      	bcs.n	8001400 <mavlink_signature_check+0x1b8>
                        signing->last_status = MAVLINK_SIGNING_STATUS_OLD_TIMESTAMP;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2205      	movs	r2, #5
 80013f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        return false;
 80013fc:	2300      	movs	r3, #0
 80013fe:	e06d      	b.n	80014dc <mavlink_signature_check+0x294>
		}
		// add new stream
		signing_streams->stream[i].sysid = msg->sysid;
 8001400:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	79d8      	ldrb	r0, [r3, #7]
 8001408:	68b9      	ldr	r1, [r7, #8]
 800140a:	4613      	mov	r3, r2
 800140c:	00db      	lsls	r3, r3, #3
 800140e:	4413      	add	r3, r2
 8001410:	440b      	add	r3, r1
 8001412:	3303      	adds	r3, #3
 8001414:	4602      	mov	r2, r0
 8001416:	701a      	strb	r2, [r3, #0]
		signing_streams->stream[i].compid = msg->compid;
 8001418:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	7a18      	ldrb	r0, [r3, #8]
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	4613      	mov	r3, r2
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	4413      	add	r3, r2
 8001428:	440b      	add	r3, r1
 800142a:	3304      	adds	r3, #4
 800142c:	4602      	mov	r2, r0
 800142e:	701a      	strb	r2, [r3, #0]
		signing_streams->stream[i].link_id = link_id;
 8001430:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8001434:	68b9      	ldr	r1, [r7, #8]
 8001436:	4613      	mov	r3, r2
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	4413      	add	r3, r2
 800143c:	440b      	add	r3, r1
 800143e:	3302      	adds	r3, #2
 8001440:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8001444:	701a      	strb	r2, [r3, #0]
		signing_streams->num_signing_streams++;
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	3301      	adds	r3, #1
 800144c:	b29a      	uxth	r2, r3
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	801a      	strh	r2, [r3, #0]
 8001452:	e021      	b.n	8001498 <mavlink_signature_check+0x250>
	} else {
		union tstamp last_tstamp;
		last_tstamp.t64 = 0;
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	f04f 0300 	mov.w	r3, #0
 800145c:	e9c7 2304 	strd	r2, r3, [r7, #16]
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 8001460:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 8001464:	4613      	mov	r3, r2
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	4413      	add	r3, r2
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	4413      	add	r3, r2
 800146e:	1d59      	adds	r1, r3, #5
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	2206      	movs	r2, #6
 8001476:	4618      	mov	r0, r3
 8001478:	f005 f952 	bl	8006720 <memcpy>
		if (tstamp.t64 <= last_tstamp.t64) {
 800147c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001480:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001484:	4290      	cmp	r0, r2
 8001486:	eb71 0303 	sbcs.w	r3, r1, r3
 800148a:	d305      	bcc.n	8001498 <mavlink_signature_check+0x250>
			// repeating old timestamp
                        signing->last_status = MAVLINK_SIGNING_STATUS_REPLAY;
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	2206      	movs	r2, #6
 8001490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                        return false;
 8001494:	2300      	movs	r3, #0
 8001496:	e021      	b.n	80014dc <mavlink_signature_check+0x294>
		}
	}

	// remember last timestamp
	memcpy(signing_streams->stream[i].timestamp_bytes, psig+1, 6);
 8001498:	f8b7 20a6 	ldrh.w	r2, [r7, #166]	@ 0xa6
 800149c:	4613      	mov	r3, r2
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	4413      	add	r3, r2
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	4413      	add	r3, r2
 80014a6:	1d58      	adds	r0, r3, #5
 80014a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80014ac:	3301      	adds	r3, #1
 80014ae:	2206      	movs	r2, #6
 80014b0:	4619      	mov	r1, r3
 80014b2:	f005 f935 	bl	8006720 <memcpy>

	// our next timestamp must be at least this timestamp
	if (tstamp.t64 > signing->timestamp) {
 80014b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014ba:	68f9      	ldr	r1, [r7, #12]
 80014bc:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 80014c0:	4290      	cmp	r0, r2
 80014c2:	eb71 0303 	sbcs.w	r3, r1, r3
 80014c6:	d204      	bcs.n	80014d2 <mavlink_signature_check+0x28a>
		signing->timestamp = tstamp.t64;
 80014c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014cc:	68f9      	ldr	r1, [r7, #12]
 80014ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
	}
        signing->last_status = MAVLINK_SIGNING_STATUS_OK;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2201      	movs	r2, #1
 80014d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        return true;
 80014da:	2301      	movs	r3, #1
}
 80014dc:	4618      	mov	r0, r3
 80014de:	37a8      	adds	r7, #168	@ 0xa8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bdb0      	pop	{r4, r5, r7, pc}
 80014e4:	005b8d80 	.word	0x005b8d80

080014e8 <_mav_parse_error>:
{
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
}

static inline void _mav_parse_error(mavlink_status_t *status)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
    status->parse_error++;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	789b      	ldrb	r3, [r3, #2]
 80014f4:	3301      	adds	r3, #1
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	709a      	strb	r2, [r3, #2]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <mavlink_start_checksum>:
	int32_t int32;
};


MAVLINK_HELPER void mavlink_start_checksum(mavlink_message_t* msg)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	uint16_t crcTmp = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	81fb      	strh	r3, [r7, #14]
	crc_init(&crcTmp);
 8001514:	f107 030e 	add.w	r3, r7, #14
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fb2d 	bl	8000b78 <crc_init>
	msg->checksum = crcTmp;
 800151e:	89fa      	ldrh	r2, [r7, #14]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	801a      	strh	r2, [r3, #0]
}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <mavlink_update_checksum>:

MAVLINK_HELPER void mavlink_update_checksum(mavlink_message_t* msg, uint8_t c)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	70fb      	strb	r3, [r7, #3]
	uint16_t checksum = msg->checksum;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	b29b      	uxth	r3, r3
 800153e:	81fb      	strh	r3, [r7, #14]
	crc_accumulate(c, &checksum);
 8001540:	f107 020e 	add.w	r2, r7, #14
 8001544:	78fb      	ldrb	r3, [r7, #3]
 8001546:	4611      	mov	r1, r2
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff fae3 	bl	8000b14 <crc_accumulate>
	msg->checksum = checksum;
 800154e:	89fa      	ldrh	r2, [r7, #14]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	801a      	strh	r2, [r3, #0]
}
 8001554:	bf00      	nop
 8001556:	3710      	adds	r7, #16
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}

0800155c <mavlink_get_msg_entry>:
/*
  return the crc_entry value for a msgid
*/
#ifndef MAVLINK_GET_MSG_ENTRY
MAVLINK_HELPER const mavlink_msg_entry_t *mavlink_get_msg_entry(uint32_t msgid)
{
 800155c:	b480      	push	{r7}
 800155e:	b087      	sub	sp, #28
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	static const mavlink_msg_entry_t mavlink_message_crcs[] = MAVLINK_MESSAGE_CRCS;
        /*
	  use a bisection search to find the right entry. A perfect hash may be better
	  Note that this assumes the table is sorted by msgid
	*/
        uint32_t low=0, high=sizeof(mavlink_message_crcs)/sizeof(mavlink_message_crcs[0]) - 1;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	f240 1373 	movw	r3, #371	@ 0x173
 800156c:	613b      	str	r3, [r7, #16]
        while (low < high) {
 800156e:	e025      	b.n	80015bc <mavlink_get_msg_entry+0x60>
            uint32_t mid = (low+1+high)/2;
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	4413      	add	r3, r2
 8001576:	3301      	adds	r3, #1
 8001578:	085b      	lsrs	r3, r3, #1
 800157a:	60fb      	str	r3, [r7, #12]
            if (msgid < mavlink_message_crcs[mid].msgid) {
 800157c:	491e      	ldr	r1, [pc, #120]	@ (80015f8 <mavlink_get_msg_entry+0x9c>)
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	4613      	mov	r3, r2
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	4413      	add	r3, r2
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	440b      	add	r3, r1
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	429a      	cmp	r2, r3
 8001590:	d203      	bcs.n	800159a <mavlink_get_msg_entry+0x3e>
                high = mid-1;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	3b01      	subs	r3, #1
 8001596:	613b      	str	r3, [r7, #16]
                continue;
 8001598:	e010      	b.n	80015bc <mavlink_get_msg_entry+0x60>
            }
            if (msgid > mavlink_message_crcs[mid].msgid) {
 800159a:	4917      	ldr	r1, [pc, #92]	@ (80015f8 <mavlink_get_msg_entry+0x9c>)
 800159c:	68fa      	ldr	r2, [r7, #12]
 800159e:	4613      	mov	r3, r2
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	4413      	add	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	440b      	add	r3, r1
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d902      	bls.n	80015b6 <mavlink_get_msg_entry+0x5a>
                low = mid;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	617b      	str	r3, [r7, #20]
                continue;
 80015b4:	e002      	b.n	80015bc <mavlink_get_msg_entry+0x60>
            }
            low = mid;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	617b      	str	r3, [r7, #20]
            break;
 80015ba:	e003      	b.n	80015c4 <mavlink_get_msg_entry+0x68>
        while (low < high) {
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d3d5      	bcc.n	8001570 <mavlink_get_msg_entry+0x14>
        }
        if (mavlink_message_crcs[low].msgid != msgid) {
 80015c4:	490c      	ldr	r1, [pc, #48]	@ (80015f8 <mavlink_get_msg_entry+0x9c>)
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	4613      	mov	r3, r2
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	4413      	add	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	440b      	add	r3, r1
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	429a      	cmp	r2, r3
 80015d8:	d001      	beq.n	80015de <mavlink_get_msg_entry+0x82>
            // msgid is not in the table
            return NULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	e006      	b.n	80015ec <mavlink_get_msg_entry+0x90>
        }
        return &mavlink_message_crcs[low];
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	4613      	mov	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4413      	add	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4a03      	ldr	r2, [pc, #12]	@ (80015f8 <mavlink_get_msg_entry+0x9c>)
 80015ea:	4413      	add	r3, r2
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	371c      	adds	r7, #28
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	08006854 	.word	0x08006854

080015fc <mavlink_frame_char_buffer>:
MAVLINK_HELPER uint8_t mavlink_frame_char_buffer(mavlink_message_t* rxmsg, 
                                                 mavlink_status_t* status,
                                                 uint8_t c, 
                                                 mavlink_message_t* r_message, 
                                                 mavlink_status_t* r_mavlink_status)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	603b      	str	r3, [r7, #0]
 8001608:	4613      	mov	r3, r2
 800160a:	71fb      	strb	r3, [r7, #7]

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]

	switch (status->parse_state)
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	78db      	ldrb	r3, [r3, #3]
 8001616:	2b0f      	cmp	r3, #15
 8001618:	f200 8272 	bhi.w	8001b00 <mavlink_frame_char_buffer+0x504>
 800161c:	a201      	add	r2, pc, #4	@ (adr r2, 8001624 <mavlink_frame_char_buffer+0x28>)
 800161e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001622:	bf00      	nop
 8001624:	08001665 	.word	0x08001665
 8001628:	08001665 	.word	0x08001665
 800162c:	080016c3 	.word	0x080016c3
 8001630:	08001729 	.word	0x08001729
 8001634:	0800175d 	.word	0x0800175d
 8001638:	08001775 	.word	0x08001775
 800163c:	0800178d 	.word	0x0800178d
 8001640:	080017a5 	.word	0x080017a5
 8001644:	080017bd 	.word	0x080017bd
 8001648:	08001817 	.word	0x08001817
 800164c:	08001863 	.word	0x08001863
 8001650:	080018bf 	.word	0x080018bf
 8001654:	080018f7 	.word	0x080018f7
 8001658:	0800198f 	.word	0x0800198f
 800165c:	0800198f 	.word	0x0800198f
 8001660:	08001a4b 	.word	0x08001a4b
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	2bfd      	cmp	r3, #253	@ 0xfd
 8001668:	d113      	bne.n	8001692 <mavlink_frame_char_buffer+0x96>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	2202      	movs	r2, #2
 800166e:	70da      	strb	r2, [r3, #3]
			rxmsg->len = 0;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2200      	movs	r2, #0
 8001674:	70da      	strb	r2, [r3, #3]
			rxmsg->magic = c;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	79fa      	ldrb	r2, [r7, #7]
 800167a:	709a      	strb	r2, [r3, #2]
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	7b1b      	ldrb	r3, [r3, #12]
 8001680:	f023 0301 	bic.w	r3, r3, #1
 8001684:	b2da      	uxtb	r2, r3
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	731a      	strb	r2, [r3, #12]
			mavlink_start_checksum(rxmsg);
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff ff3c 	bl	8001508 <mavlink_start_checksum>
			rxmsg->len = 0;
			rxmsg->magic = c;
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
			mavlink_start_checksum(rxmsg);
		}
		break;
 8001690:	e22d      	b.n	8001aee <mavlink_frame_char_buffer+0x4f2>
		} else if (c == MAVLINK_STX_MAVLINK1)
 8001692:	79fb      	ldrb	r3, [r7, #7]
 8001694:	2bfe      	cmp	r3, #254	@ 0xfe
 8001696:	f040 822a 	bne.w	8001aee <mavlink_frame_char_buffer+0x4f2>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	2202      	movs	r2, #2
 800169e:	70da      	strb	r2, [r3, #3]
			rxmsg->len = 0;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2200      	movs	r2, #0
 80016a4:	70da      	strb	r2, [r3, #3]
			rxmsg->magic = c;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	79fa      	ldrb	r2, [r7, #7]
 80016aa:	709a      	strb	r2, [r3, #2]
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	7b1b      	ldrb	r3, [r3, #12]
 80016b0:	f043 0301 	orr.w	r3, r3, #1
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	731a      	strb	r2, [r3, #12]
			mavlink_start_checksum(rxmsg);
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff ff24 	bl	8001508 <mavlink_start_checksum>
		break;
 80016c0:	e215      	b.n	8001aee <mavlink_frame_char_buffer+0x4f2>

	case MAVLINK_PARSE_STATE_GOT_STX:
			if (status->msg_received 
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d00f      	beq.n	80016ea <mavlink_frame_char_buffer+0xee>
#if (MAVLINK_MAX_PAYLOAD_LEN < 255)
				|| c > MAVLINK_MAX_PAYLOAD_LEN
#endif
				)
		{
			status->buffer_overrun++;
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	785b      	ldrb	r3, [r3, #1]
 80016ce:	3301      	adds	r3, #1
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	705a      	strb	r2, [r3, #1]
			_mav_parse_error(status);
 80016d6:	68b8      	ldr	r0, [r7, #8]
 80016d8:	f7ff ff06 	bl	80014e8 <_mav_parse_error>
			status->msg_received = 0;
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	2201      	movs	r2, #1
 80016e6:	70da      	strb	r2, [r3, #3]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
                        } else {
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
                        }
		}
		break;
 80016e8:	e20a      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
			rxmsg->len = c;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	79fa      	ldrb	r2, [r7, #7]
 80016ee:	70da      	strb	r2, [r3, #3]
			status->packet_idx = 0;
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2200      	movs	r2, #0
 80016f4:	711a      	strb	r2, [r3, #4]
			mavlink_update_checksum(rxmsg, c);
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	4619      	mov	r1, r3
 80016fa:	68f8      	ldr	r0, [r7, #12]
 80016fc:	f7ff ff16 	bl	800152c <mavlink_update_checksum>
                        if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	7b1b      	ldrb	r3, [r3, #12]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	2b00      	cmp	r3, #0
 800170a:	d009      	beq.n	8001720 <mavlink_frame_char_buffer+0x124>
                            rxmsg->incompat_flags = 0;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	711a      	strb	r2, [r3, #4]
                            rxmsg->compat_flags = 0;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2200      	movs	r2, #0
 8001716:	715a      	strb	r2, [r3, #5]
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	2205      	movs	r2, #5
 800171c:	70da      	strb	r2, [r3, #3]
		break;
 800171e:	e1ef      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	2203      	movs	r2, #3
 8001724:	70da      	strb	r2, [r3, #3]
		break;
 8001726:	e1eb      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>

	case MAVLINK_PARSE_STATE_GOT_LENGTH:
		rxmsg->incompat_flags = c;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	79fa      	ldrb	r2, [r7, #7]
 800172c:	711a      	strb	r2, [r3, #4]
		if ((rxmsg->incompat_flags & ~MAVLINK_IFLAG_MASK) != 0) {
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	791b      	ldrb	r3, [r3, #4]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d909      	bls.n	800174a <mavlink_frame_char_buffer+0x14e>
			// message includes an incompatible feature flag
			_mav_parse_error(status);
 8001736:	68b8      	ldr	r0, [r7, #8]
 8001738:	f7ff fed6 	bl	80014e8 <_mav_parse_error>
			status->msg_received = 0;
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	2200      	movs	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	2201      	movs	r2, #1
 8001746:	70da      	strb	r2, [r3, #3]
			break;
 8001748:	e1da      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
		}
		mavlink_update_checksum(rxmsg, c);
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	4619      	mov	r1, r3
 800174e:	68f8      	ldr	r0, [r7, #12]
 8001750:	f7ff feec 	bl	800152c <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS;
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2204      	movs	r2, #4
 8001758:	70da      	strb	r2, [r3, #3]
		break;
 800175a:	e1d1      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>

	case MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS:
		rxmsg->compat_flags = c;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	79fa      	ldrb	r2, [r7, #7]
 8001760:	715a      	strb	r2, [r3, #5]
		mavlink_update_checksum(rxmsg, c);
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	4619      	mov	r1, r3
 8001766:	68f8      	ldr	r0, [r7, #12]
 8001768:	f7ff fee0 	bl	800152c <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	2205      	movs	r2, #5
 8001770:	70da      	strb	r2, [r3, #3]
		break;
 8001772:	e1c5      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>

	case MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS:
		rxmsg->seq = c;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	79fa      	ldrb	r2, [r7, #7]
 8001778:	719a      	strb	r2, [r3, #6]
		mavlink_update_checksum(rxmsg, c);
 800177a:	79fb      	ldrb	r3, [r7, #7]
 800177c:	4619      	mov	r1, r3
 800177e:	68f8      	ldr	r0, [r7, #12]
 8001780:	f7ff fed4 	bl	800152c <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	2206      	movs	r2, #6
 8001788:	70da      	strb	r2, [r3, #3]
		break;
 800178a:	e1b9      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
                
	case MAVLINK_PARSE_STATE_GOT_SEQ:
		rxmsg->sysid = c;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	79fa      	ldrb	r2, [r7, #7]
 8001790:	71da      	strb	r2, [r3, #7]
		mavlink_update_checksum(rxmsg, c);
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	4619      	mov	r1, r3
 8001796:	68f8      	ldr	r0, [r7, #12]
 8001798:	f7ff fec8 	bl	800152c <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	2207      	movs	r2, #7
 80017a0:	70da      	strb	r2, [r3, #3]
		break;
 80017a2:	e1ad      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>

	case MAVLINK_PARSE_STATE_GOT_SYSID:
		rxmsg->compid = c;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	79fa      	ldrb	r2, [r7, #7]
 80017a8:	721a      	strb	r2, [r3, #8]
		mavlink_update_checksum(rxmsg, c);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	4619      	mov	r1, r3
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f7ff febc 	bl	800152c <mavlink_update_checksum>
                status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	2208      	movs	r2, #8
 80017b8:	70da      	strb	r2, [r3, #3]
		break;
 80017ba:	e1a1      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>

	case MAVLINK_PARSE_STATE_GOT_COMPID:
		rxmsg->msgid = c;
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	b2d9      	uxtb	r1, r3
 80017c6:	2000      	movs	r0, #0
 80017c8:	4301      	orrs	r1, r0
 80017ca:	7251      	strb	r1, [r2, #9]
 80017cc:	0a19      	lsrs	r1, r3, #8
 80017ce:	b2c9      	uxtb	r1, r1
 80017d0:	2000      	movs	r0, #0
 80017d2:	4301      	orrs	r1, r0
 80017d4:	7291      	strb	r1, [r2, #10]
 80017d6:	0c1b      	lsrs	r3, r3, #16
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2100      	movs	r1, #0
 80017dc:	430b      	orrs	r3, r1
 80017de:	72d3      	strb	r3, [r2, #11]
		mavlink_update_checksum(rxmsg, c);
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	4619      	mov	r1, r3
 80017e4:	68f8      	ldr	r0, [r7, #12]
 80017e6:	f7ff fea1 	bl	800152c <mavlink_update_checksum>
		if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	7b1b      	ldrb	r3, [r3, #12]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d00b      	beq.n	800180e <mavlink_frame_char_buffer+0x212>
			if(rxmsg->len > 0) {
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	78db      	ldrb	r3, [r3, #3]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d003      	beq.n	8001806 <mavlink_frame_char_buffer+0x20a>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	220b      	movs	r2, #11
 8001802:	70da      	strb	r2, [r3, #3]
			}
#endif
		} else {
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
		}
		break;
 8001804:	e17c      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	220c      	movs	r2, #12
 800180a:	70da      	strb	r2, [r3, #3]
		break;
 800180c:	e178      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	2209      	movs	r2, #9
 8001812:	70da      	strb	r2, [r3, #3]
		break;
 8001814:	e174      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>

	case MAVLINK_PARSE_STATE_GOT_MSGID1:
		rxmsg->msgid |= ((uint32_t)c)<<8;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	7a5a      	ldrb	r2, [r3, #9]
 800181a:	7a99      	ldrb	r1, [r3, #10]
 800181c:	0209      	lsls	r1, r1, #8
 800181e:	430a      	orrs	r2, r1
 8001820:	7adb      	ldrb	r3, [r3, #11]
 8001822:	041b      	lsls	r3, r3, #16
 8001824:	4313      	orrs	r3, r2
 8001826:	461a      	mov	r2, r3
 8001828:	79fb      	ldrb	r3, [r7, #7]
 800182a:	021b      	lsls	r3, r3, #8
 800182c:	4313      	orrs	r3, r2
 800182e:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	b2d1      	uxtb	r1, r2
 8001836:	2000      	movs	r0, #0
 8001838:	4301      	orrs	r1, r0
 800183a:	7259      	strb	r1, [r3, #9]
 800183c:	0a11      	lsrs	r1, r2, #8
 800183e:	b2c9      	uxtb	r1, r1
 8001840:	2000      	movs	r0, #0
 8001842:	4301      	orrs	r1, r0
 8001844:	7299      	strb	r1, [r3, #10]
 8001846:	0c12      	lsrs	r2, r2, #16
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	2100      	movs	r1, #0
 800184c:	430a      	orrs	r2, r1
 800184e:	72da      	strb	r2, [r3, #11]
		mavlink_update_checksum(rxmsg, c);
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4619      	mov	r1, r3
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f7ff fe69 	bl	800152c <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID2;
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	220a      	movs	r2, #10
 800185e:	70da      	strb	r2, [r3, #3]
		break;
 8001860:	e14e      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>

	case MAVLINK_PARSE_STATE_GOT_MSGID2:
		rxmsg->msgid |= ((uint32_t)c)<<16;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	7a5a      	ldrb	r2, [r3, #9]
 8001866:	7a99      	ldrb	r1, [r3, #10]
 8001868:	0209      	lsls	r1, r1, #8
 800186a:	430a      	orrs	r2, r1
 800186c:	7adb      	ldrb	r3, [r3, #11]
 800186e:	041b      	lsls	r3, r3, #16
 8001870:	4313      	orrs	r3, r2
 8001872:	461a      	mov	r2, r3
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	041b      	lsls	r3, r3, #16
 8001878:	4313      	orrs	r3, r2
 800187a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	b2d1      	uxtb	r1, r2
 8001882:	2000      	movs	r0, #0
 8001884:	4301      	orrs	r1, r0
 8001886:	7259      	strb	r1, [r3, #9]
 8001888:	0a11      	lsrs	r1, r2, #8
 800188a:	b2c9      	uxtb	r1, r1
 800188c:	2000      	movs	r0, #0
 800188e:	4301      	orrs	r1, r0
 8001890:	7299      	strb	r1, [r3, #10]
 8001892:	0c12      	lsrs	r2, r2, #16
 8001894:	b2d2      	uxtb	r2, r2
 8001896:	2100      	movs	r1, #0
 8001898:	430a      	orrs	r2, r1
 800189a:	72da      	strb	r2, [r3, #11]
		mavlink_update_checksum(rxmsg, c);
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	4619      	mov	r1, r3
 80018a0:	68f8      	ldr	r0, [r7, #12]
 80018a2:	f7ff fe43 	bl	800152c <mavlink_update_checksum>
		if(rxmsg->len > 0){
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	78db      	ldrb	r3, [r3, #3]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <mavlink_frame_char_buffer+0x2ba>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	220b      	movs	r2, #11
 80018b2:	70da      	strb	r2, [r3, #3]
			_mav_parse_error(status);
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			break;
        }
#endif
		break;
 80018b4:	e124      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	220c      	movs	r2, #12
 80018ba:	70da      	strb	r2, [r3, #3]
		break;
 80018bc:	e120      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
                
	case MAVLINK_PARSE_STATE_GOT_MSGID3:
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f103 020c 	add.w	r2, r3, #12
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	791b      	ldrb	r3, [r3, #4]
 80018c8:	1c59      	adds	r1, r3, #1
 80018ca:	b2c8      	uxtb	r0, r1
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	7108      	strb	r0, [r1, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	79fa      	ldrb	r2, [r7, #7]
 80018d4:	701a      	strb	r2, [r3, #0]
		mavlink_update_checksum(rxmsg, c);
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	4619      	mov	r1, r3
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f7ff fe26 	bl	800152c <mavlink_update_checksum>
		if (status->packet_idx == rxmsg->len)
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	791a      	ldrb	r2, [r3, #4]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	78db      	ldrb	r3, [r3, #3]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	f040 8102 	bne.w	8001af2 <mavlink_frame_char_buffer+0x4f6>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	220c      	movs	r2, #12
 80018f2:	70da      	strb	r2, [r3, #3]
		}
		break;
 80018f4:	e0fd      	b.n	8001af2 <mavlink_frame_char_buffer+0x4f6>

	case MAVLINK_PARSE_STATE_GOT_PAYLOAD: {
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	7a5a      	ldrb	r2, [r3, #9]
 80018fa:	7a99      	ldrb	r1, [r3, #10]
 80018fc:	0209      	lsls	r1, r1, #8
 80018fe:	430a      	orrs	r2, r1
 8001900:	7adb      	ldrb	r3, [r3, #11]
 8001902:	041b      	lsls	r3, r3, #16
 8001904:	4313      	orrs	r3, r2
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff fe28 	bl	800155c <mavlink_get_msg_entry>
 800190c:	61b8      	str	r0, [r7, #24]
		if (e == NULL) {
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d107      	bne.n	8001924 <mavlink_frame_char_buffer+0x328>
			// Message not found in CRC_EXTRA table.
			status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	220e      	movs	r2, #14
 8001918:	70da      	strb	r2, [r3, #3]
			rxmsg->ck[0] = c;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	79fa      	ldrb	r2, [r7, #7]
 800191e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			// zero-fill the packet to cope with short incoming packets
				if (e && status->packet_idx < e->max_msg_len) {
					memset(&_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx], 0, e->max_msg_len - status->packet_idx);
			}
		}
		break;
 8001922:	e0e8      	b.n	8001af6 <mavlink_frame_char_buffer+0x4fa>
			uint8_t crc_extra = e->crc_extra;
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	791b      	ldrb	r3, [r3, #4]
 8001928:	75fb      	strb	r3, [r7, #23]
			mavlink_update_checksum(rxmsg, crc_extra);
 800192a:	7dfb      	ldrb	r3, [r7, #23]
 800192c:	4619      	mov	r1, r3
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f7ff fdfc 	bl	800152c <mavlink_update_checksum>
			if (c != (rxmsg->checksum & 0xFF)) {
 8001934:	79fa      	ldrb	r2, [r7, #7]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	881b      	ldrh	r3, [r3, #0]
 800193a:	b29b      	uxth	r3, r3
 800193c:	b2db      	uxtb	r3, r3
 800193e:	429a      	cmp	r2, r3
 8001940:	d003      	beq.n	800194a <mavlink_frame_char_buffer+0x34e>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	220e      	movs	r2, #14
 8001946:	70da      	strb	r2, [r3, #3]
 8001948:	e002      	b.n	8001950 <mavlink_frame_char_buffer+0x354>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	220d      	movs	r2, #13
 800194e:	70da      	strb	r2, [r3, #3]
			rxmsg->ck[0] = c;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	79fa      	ldrb	r2, [r7, #7]
 8001954:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				if (e && status->packet_idx < e->max_msg_len) {
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 80cb 	beq.w	8001af6 <mavlink_frame_char_buffer+0x4fa>
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	791a      	ldrb	r2, [r3, #4]
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	799b      	ldrb	r3, [r3, #6]
 8001968:	429a      	cmp	r2, r3
 800196a:	f080 80c4 	bcs.w	8001af6 <mavlink_frame_char_buffer+0x4fa>
					memset(&_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx], 0, e->max_msg_len - status->packet_idx);
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	330c      	adds	r3, #12
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	7912      	ldrb	r2, [r2, #4]
 8001976:	1898      	adds	r0, r3, r2
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	799b      	ldrb	r3, [r3, #6]
 800197c:	461a      	mov	r2, r3
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	791b      	ldrb	r3, [r3, #4]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	461a      	mov	r2, r3
 8001986:	2100      	movs	r1, #0
 8001988:	f004 fe9d 	bl	80066c6 <memset>
		break;
 800198c:	e0b3      	b.n	8001af6 <mavlink_frame_char_buffer+0x4fa>
        }

	case MAVLINK_PARSE_STATE_GOT_CRC1:
	case MAVLINK_PARSE_STATE_GOT_BAD_CRC1:
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	78db      	ldrb	r3, [r3, #3]
 8001992:	2b0e      	cmp	r3, #14
 8001994:	d008      	beq.n	80019a8 <mavlink_frame_char_buffer+0x3ac>
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	b29a      	uxth	r2, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	0a1b      	lsrs	r3, r3, #8
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d003      	beq.n	80019b0 <mavlink_frame_char_buffer+0x3b4>
			// got a bad CRC message
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	2202      	movs	r2, #2
 80019ac:	701a      	strb	r2, [r3, #0]
 80019ae:	e002      	b.n	80019b6 <mavlink_frame_char_buffer+0x3ba>
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	2201      	movs	r2, #1
 80019b4:	701a      	strb	r2, [r3, #0]
		}
		rxmsg->ck[1] = c;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	79fa      	ldrb	r2, [r7, #7]
 80019ba:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115

		if (rxmsg->incompat_flags & MAVLINK_IFLAG_SIGNED) {
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	791b      	ldrb	r3, [r3, #4]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00e      	beq.n	80019e8 <mavlink_frame_char_buffer+0x3ec>
			status->parse_state = MAVLINK_PARSE_STATE_SIGNATURE_WAIT;
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	220f      	movs	r2, #15
 80019ce:	70da      	strb	r2, [r3, #3]
			status->signature_wait = MAVLINK_SIGNATURE_BLOCK_LEN;
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	220d      	movs	r2, #13
 80019d4:	735a      	strb	r2, [r3, #13]

			// If the CRC is already wrong, don't overwrite msg_received,
			// otherwise we can end up with garbage flagged as valid.
			if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	2b02      	cmp	r3, #2
 80019dc:	f000 808d 	beq.w	8001afa <mavlink_frame_char_buffer+0x4fe>
				status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			if (r_message != NULL) {
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
			}
		}
		break;
 80019e6:	e088      	b.n	8001afa <mavlink_frame_char_buffer+0x4fe>
			if (status->signing &&
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	691b      	ldr	r3, [r3, #16]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d01f      	beq.n	8001a30 <mavlink_frame_char_buffer+0x434>
			   	(status->signing->accept_unsigned_callback == NULL ||
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	691b      	ldr	r3, [r3, #16]
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			if (status->signing &&
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d013      	beq.n	8001a22 <mavlink_frame_char_buffer+0x426>
			   	 !status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	7a59      	ldrb	r1, [r3, #9]
 8001a04:	7a98      	ldrb	r0, [r3, #10]
 8001a06:	0200      	lsls	r0, r0, #8
 8001a08:	4301      	orrs	r1, r0
 8001a0a:	7adb      	ldrb	r3, [r3, #11]
 8001a0c:	041b      	lsls	r3, r3, #16
 8001a0e:	430b      	orrs	r3, r1
 8001a10:	4619      	mov	r1, r3
 8001a12:	68b8      	ldr	r0, [r7, #8]
 8001a14:	4790      	blx	r2
 8001a16:	4603      	mov	r3, r0
 8001a18:	f083 0301 	eor.w	r3, r3, #1
 8001a1c:	b2db      	uxtb	r3, r3
			   	(status->signing->accept_unsigned_callback == NULL ||
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d006      	beq.n	8001a30 <mavlink_frame_char_buffer+0x434>
				if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d002      	beq.n	8001a30 <mavlink_frame_char_buffer+0x434>
					status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	701a      	strb	r2, [r3, #0]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	2201      	movs	r2, #1
 8001a34:	70da      	strb	r2, [r3, #3]
			if (r_message != NULL) {
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d05e      	beq.n	8001afa <mavlink_frame_char_buffer+0x4fe>
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8001a3c:	f240 1223 	movw	r2, #291	@ 0x123
 8001a40:	68f9      	ldr	r1, [r7, #12]
 8001a42:	6838      	ldr	r0, [r7, #0]
 8001a44:	f004 fe6c 	bl	8006720 <memcpy>
		break;
 8001a48:	e057      	b.n	8001afa <mavlink_frame_char_buffer+0x4fe>
	case MAVLINK_PARSE_STATE_SIGNATURE_WAIT:
		rxmsg->signature[MAVLINK_SIGNATURE_BLOCK_LEN-status->signature_wait] = c;
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	7b5b      	ldrb	r3, [r3, #13]
 8001a4e:	f1c3 030d 	rsb	r3, r3, #13
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	4413      	add	r3, r2
 8001a56:	79fa      	ldrb	r2, [r7, #7]
 8001a58:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
		status->signature_wait--;
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	7b5b      	ldrb	r3, [r3, #13]
 8001a60:	3b01      	subs	r3, #1
 8001a62:	b2da      	uxtb	r2, r3
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	735a      	strb	r2, [r3, #13]
		if (status->signature_wait == 0) {
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	7b5b      	ldrb	r3, [r3, #13]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d146      	bne.n	8001afe <mavlink_frame_char_buffer+0x502>
			// we have the whole signature, check it is OK
#ifndef MAVLINK_NO_SIGNATURE_CHECK
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	6918      	ldr	r0, [r3, #16]
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	695b      	ldr	r3, [r3, #20]
 8001a78:	68fa      	ldr	r2, [r7, #12]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f7ff fbe4 	bl	8001248 <mavlink_signature_check>
 8001a80:	4603      	mov	r3, r0
 8001a82:	77fb      	strb	r3, [r7, #31]
#else
			bool sig_ok = true;
#endif
			if (!sig_ok &&
 8001a84:	7ffb      	ldrb	r3, [r7, #31]
 8001a86:	f083 0301 	eor.w	r3, r3, #1
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d017      	beq.n	8001ac0 <mavlink_frame_char_buffer+0x4c4>
			   	(status->signing->accept_unsigned_callback &&
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			if (!sig_ok &&
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d012      	beq.n	8001ac0 <mavlink_frame_char_buffer+0x4c4>
			   	 status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	7a59      	ldrb	r1, [r3, #9]
 8001aa4:	7a98      	ldrb	r0, [r3, #10]
 8001aa6:	0200      	lsls	r0, r0, #8
 8001aa8:	4301      	orrs	r1, r0
 8001aaa:	7adb      	ldrb	r3, [r3, #11]
 8001aac:	041b      	lsls	r3, r3, #16
 8001aae:	430b      	orrs	r3, r1
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	68b8      	ldr	r0, [r7, #8]
 8001ab4:	4790      	blx	r2
 8001ab6:	4603      	mov	r3, r0
			   	(status->signing->accept_unsigned_callback &&
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <mavlink_frame_char_buffer+0x4c4>
				// accepted via application level override
				sig_ok = true;
 8001abc:	2301      	movs	r3, #1
 8001abe:	77fb      	strb	r3, [r7, #31]
			}
			if (sig_ok) {
 8001ac0:	7ffb      	ldrb	r3, [r7, #31]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <mavlink_frame_char_buffer+0x4d2>
				status->msg_received = MAVLINK_FRAMING_OK;
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
 8001acc:	e002      	b.n	8001ad4 <mavlink_frame_char_buffer+0x4d8>
			} else {
				status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	701a      	strb	r2, [r3, #0]
			}
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	70da      	strb	r2, [r3, #3]
			if (r_message !=NULL) {
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d00e      	beq.n	8001afe <mavlink_frame_char_buffer+0x502>
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8001ae0:	f240 1223 	movw	r2, #291	@ 0x123
 8001ae4:	68f9      	ldr	r1, [r7, #12]
 8001ae6:	6838      	ldr	r0, [r7, #0]
 8001ae8:	f004 fe1a 	bl	8006720 <memcpy>
			}
		}
		break;
 8001aec:	e007      	b.n	8001afe <mavlink_frame_char_buffer+0x502>
		break;
 8001aee:	bf00      	nop
 8001af0:	e006      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
		break;
 8001af2:	bf00      	nop
 8001af4:	e004      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
		break;
 8001af6:	bf00      	nop
 8001af8:	e002      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
		break;
 8001afa:	bf00      	nop
 8001afc:	e000      	b.n	8001b00 <mavlink_frame_char_buffer+0x504>
		break;
 8001afe:	bf00      	nop
	}

	// If a message has been successfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d110      	bne.n	8001b2a <mavlink_frame_char_buffer+0x52e>
		//while(status->current_seq != rxmsg->seq)
		//{
		//	status->packet_rx_drop_count++;
		//               status->current_seq++;
		//}
		status->current_rx_seq = rxmsg->seq;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	799a      	ldrb	r2, [r3, #6]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	715a      	strb	r2, [r3, #5]
		// Initial condition: If no packet has been received so far, drop count is undefined
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	891b      	ldrh	r3, [r3, #8]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d102      	bne.n	8001b1e <mavlink_frame_char_buffer+0x522>
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	815a      	strh	r2, [r3, #10]
		// Count this packet as received
		status->packet_rx_success_count++;
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	891b      	ldrh	r3, [r3, #8]
 8001b22:	3301      	adds	r3, #1
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	811a      	strh	r2, [r3, #8]
	}

       if (r_message != NULL) {
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <mavlink_frame_char_buffer+0x53c>
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	78da      	ldrb	r2, [r3, #3]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	70da      	strb	r2, [r3, #3]
       }
       if (r_mavlink_status != NULL) {	
 8001b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d01a      	beq.n	8001b74 <mavlink_frame_char_buffer+0x578>
           r_mavlink_status->parse_state = status->parse_state;
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	78da      	ldrb	r2, [r3, #3]
 8001b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b44:	70da      	strb	r2, [r3, #3]
           r_mavlink_status->packet_idx = status->packet_idx;
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	791a      	ldrb	r2, [r3, #4]
 8001b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b4c:	711a      	strb	r2, [r3, #4]
           r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	795b      	ldrb	r3, [r3, #5]
 8001b52:	3301      	adds	r3, #1
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b58:	715a      	strb	r2, [r3, #5]
           r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	891a      	ldrh	r2, [r3, #8]
 8001b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b60:	811a      	strh	r2, [r3, #8]
           r_mavlink_status->packet_rx_drop_count = status->parse_error;
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	789b      	ldrb	r3, [r3, #2]
 8001b66:	461a      	mov	r2, r3
 8001b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b6a:	815a      	strh	r2, [r3, #10]
           r_mavlink_status->flags = status->flags;
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	7b1a      	ldrb	r2, [r3, #12]
 8001b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b72:	731a      	strb	r2, [r3, #12]
       }
       status->parse_error = 0;
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	2200      	movs	r2, #0
 8001b78:	709a      	strb	r2, [r3, #2]

	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d110      	bne.n	8001ba4 <mavlink_frame_char_buffer+0x5a8>
		  msg CRC with the one on the wire so that if the
		  caller decides to forward the message anyway that
		  mavlink_msg_to_send_buffer() won't overwrite the
		  checksum
		 */
            if (r_message != NULL) {
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d00d      	beq.n	8001ba4 <mavlink_frame_char_buffer+0x5a8>
                r_message->checksum = rxmsg->ck[0] | (rxmsg->ck[1]<<8);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8001b8e:	b21a      	sxth	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8001b96:	021b      	lsls	r3, r3, #8
 8001b98:	b21b      	sxth	r3, r3
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	b21b      	sxth	r3, r3
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	801a      	strh	r2, [r3, #0]
            }
	}

	return status->msg_received;
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3720      	adds	r7, #32
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <mavlink_frame_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_frame_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 8001bb0:	b590      	push	{r4, r7, lr}
 8001bb2:	b087      	sub	sp, #28
 8001bb4:	af02      	add	r7, sp, #8
 8001bb6:	60ba      	str	r2, [r7, #8]
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	4603      	mov	r3, r0
 8001bbc:	73fb      	strb	r3, [r7, #15]
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	73bb      	strb	r3, [r7, #14]
	return mavlink_frame_char_buffer(mavlink_get_channel_buffer(chan),
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff fb2b 	bl	8001220 <mavlink_get_channel_buffer>
 8001bca:	4604      	mov	r4, r0
 8001bcc:	7bfb      	ldrb	r3, [r7, #15]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fb12 	bl	80011f8 <mavlink_get_channel_status>
 8001bd4:	4601      	mov	r1, r0
 8001bd6:	7bba      	ldrb	r2, [r7, #14]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	9300      	str	r3, [sp, #0]
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	4620      	mov	r0, r4
 8001be0:	f7ff fd0c 	bl	80015fc <mavlink_frame_char_buffer>
 8001be4:	4603      	mov	r3, r0
					 mavlink_get_channel_status(chan),
					 c,
					 r_message,
					 r_mavlink_status);
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3714      	adds	r7, #20
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd90      	pop	{r4, r7, pc}

08001bee <mavlink_parse_char>:
 *
 *
 * @endcode
 */
MAVLINK_HELPER uint8_t mavlink_parse_char(uint8_t chan, uint8_t c, mavlink_message_t* r_message, mavlink_status_t* r_mavlink_status)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b088      	sub	sp, #32
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	60ba      	str	r2, [r7, #8]
 8001bf6:	607b      	str	r3, [r7, #4]
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	73fb      	strb	r3, [r7, #15]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	73bb      	strb	r3, [r7, #14]
    uint8_t msg_received = mavlink_frame_char(chan, c, r_message, r_mavlink_status);
 8001c00:	7bb9      	ldrb	r1, [r7, #14]
 8001c02:	7bf8      	ldrb	r0, [r7, #15]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	f7ff ffd2 	bl	8001bb0 <mavlink_frame_char>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	77fb      	strb	r3, [r7, #31]
    if (msg_received == MAVLINK_FRAMING_BAD_CRC ||
 8001c10:	7ffb      	ldrb	r3, [r7, #31]
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d002      	beq.n	8001c1c <mavlink_parse_char+0x2e>
 8001c16:	7ffb      	ldrb	r3, [r7, #31]
 8001c18:	2b03      	cmp	r3, #3
 8001c1a:	d120      	bne.n	8001c5e <mavlink_parse_char+0x70>
	msg_received == MAVLINK_FRAMING_BAD_SIGNATURE) {
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
 8001c1c:	7bfb      	ldrb	r3, [r7, #15]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fafe 	bl	8001220 <mavlink_get_channel_buffer>
 8001c24:	61b8      	str	r0, [r7, #24]
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff fae5 	bl	80011f8 <mavlink_get_channel_status>
 8001c2e:	6178      	str	r0, [r7, #20]
	    _mav_parse_error(status);
 8001c30:	6978      	ldr	r0, [r7, #20]
 8001c32:	f7ff fc59 	bl	80014e8 <_mav_parse_error>
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8001c36:	697b      	ldr	r3, [r7, #20]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	701a      	strb	r2, [r3, #0]
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	70da      	strb	r2, [r3, #3]
	    if (c == MAVLINK_STX)
 8001c42:	7bbb      	ldrb	r3, [r7, #14]
 8001c44:	2bfd      	cmp	r3, #253	@ 0xfd
 8001c46:	d108      	bne.n	8001c5a <mavlink_parse_char+0x6c>
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	2202      	movs	r2, #2
 8001c4c:	70da      	strb	r2, [r3, #3]
		    rxmsg->len = 0;
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	2200      	movs	r2, #0
 8001c52:	70da      	strb	r2, [r3, #3]
		    mavlink_start_checksum(rxmsg);
 8001c54:	69b8      	ldr	r0, [r7, #24]
 8001c56:	f7ff fc57 	bl	8001508 <mavlink_start_checksum>
	    }
	    return 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	e000      	b.n	8001c60 <mavlink_parse_char+0x72>
    }
    return msg_received;
 8001c5e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3720      	adds	r7, #32
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <mavlink_msg_sys_status_decode>:
 *
 * @param msg The message to decode
 * @param sys_status C-struct to decode the message contents into
 */
static inline void mavlink_msg_sys_status_decode(const mavlink_message_t* msg, mavlink_sys_status_t* sys_status)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
    sys_status->battery_remaining = mavlink_msg_sys_status_get_battery_remaining(msg);
    sys_status->onboard_control_sensors_present_extended = mavlink_msg_sys_status_get_onboard_control_sensors_present_extended(msg);
    sys_status->onboard_control_sensors_enabled_extended = mavlink_msg_sys_status_get_onboard_control_sensors_enabled_extended(msg);
    sys_status->onboard_control_sensors_health_extended = mavlink_msg_sys_status_get_onboard_control_sensors_health_extended(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_SYS_STATUS_LEN? msg->len : MAVLINK_MSG_ID_SYS_STATUS_LEN;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	78db      	ldrb	r3, [r3, #3]
 8001c76:	2b2b      	cmp	r3, #43	@ 0x2b
 8001c78:	bf28      	it	cs
 8001c7a:	232b      	movcs	r3, #43	@ 0x2b
 8001c7c:	73fb      	strb	r3, [r7, #15]
        memset(sys_status, 0, MAVLINK_MSG_ID_SYS_STATUS_LEN);
 8001c7e:	222b      	movs	r2, #43	@ 0x2b
 8001c80:	2100      	movs	r1, #0
 8001c82:	6838      	ldr	r0, [r7, #0]
 8001c84:	f004 fd1f 	bl	80066c6 <memset>
    memcpy(sys_status, _MAV_PAYLOAD(msg), len);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	330c      	adds	r3, #12
 8001c8c:	7bfa      	ldrb	r2, [r7, #15]
 8001c8e:	4619      	mov	r1, r3
 8001c90:	6838      	ldr	r0, [r7, #0]
 8001c92:	f004 fd45 	bl	8006720 <memcpy>
#endif
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <mavlink_msg_attitude_decode>:
 *
 * @param msg The message to decode
 * @param attitude C-struct to decode the message contents into
 */
static inline void mavlink_msg_attitude_decode(const mavlink_message_t* msg, mavlink_attitude_t* attitude)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b084      	sub	sp, #16
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
 8001ca6:	6039      	str	r1, [r7, #0]
    attitude->yaw = mavlink_msg_attitude_get_yaw(msg);
    attitude->rollspeed = mavlink_msg_attitude_get_rollspeed(msg);
    attitude->pitchspeed = mavlink_msg_attitude_get_pitchspeed(msg);
    attitude->yawspeed = mavlink_msg_attitude_get_yawspeed(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_ATTITUDE_LEN? msg->len : MAVLINK_MSG_ID_ATTITUDE_LEN;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	78db      	ldrb	r3, [r3, #3]
 8001cac:	2b1c      	cmp	r3, #28
 8001cae:	bf28      	it	cs
 8001cb0:	231c      	movcs	r3, #28
 8001cb2:	73fb      	strb	r3, [r7, #15]
        memset(attitude, 0, MAVLINK_MSG_ID_ATTITUDE_LEN);
 8001cb4:	221c      	movs	r2, #28
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	6838      	ldr	r0, [r7, #0]
 8001cba:	f004 fd04 	bl	80066c6 <memset>
    memcpy(attitude, _MAV_PAYLOAD(msg), len);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	330c      	adds	r3, #12
 8001cc2:	7bfa      	ldrb	r2, [r7, #15]
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	6838      	ldr	r0, [r7, #0]
 8001cc8:	f004 fd2a 	bl	8006720 <memcpy>
#endif
}
 8001ccc:	bf00      	nop
 8001cce:	3710      	adds	r7, #16
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <mavlink_msg_global_position_int_decode>:
 *
 * @param msg The message to decode
 * @param global_position_int C-struct to decode the message contents into
 */
static inline void mavlink_msg_global_position_int_decode(const mavlink_message_t* msg, mavlink_global_position_int_t* global_position_int)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]
    global_position_int->vx = mavlink_msg_global_position_int_get_vx(msg);
    global_position_int->vy = mavlink_msg_global_position_int_get_vy(msg);
    global_position_int->vz = mavlink_msg_global_position_int_get_vz(msg);
    global_position_int->hdg = mavlink_msg_global_position_int_get_hdg(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN? msg->len : MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	78db      	ldrb	r3, [r3, #3]
 8001ce2:	2b1c      	cmp	r3, #28
 8001ce4:	bf28      	it	cs
 8001ce6:	231c      	movcs	r3, #28
 8001ce8:	73fb      	strb	r3, [r7, #15]
        memset(global_position_int, 0, MAVLINK_MSG_ID_GLOBAL_POSITION_INT_LEN);
 8001cea:	221c      	movs	r2, #28
 8001cec:	2100      	movs	r1, #0
 8001cee:	6838      	ldr	r0, [r7, #0]
 8001cf0:	f004 fce9 	bl	80066c6 <memset>
    memcpy(global_position_int, _MAV_PAYLOAD(msg), len);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	330c      	adds	r3, #12
 8001cf8:	7bfa      	ldrb	r2, [r7, #15]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	6838      	ldr	r0, [r7, #0]
 8001cfe:	f004 fd0f 	bl	8006720 <memcpy>
#endif
}
 8001d02:	bf00      	nop
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <mavlink_msg_command_ack_decode>:
 *
 * @param msg The message to decode
 * @param command_ack C-struct to decode the message contents into
 */
static inline void mavlink_msg_command_ack_decode(const mavlink_message_t* msg, mavlink_command_ack_t* command_ack)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	b084      	sub	sp, #16
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	6039      	str	r1, [r7, #0]
    command_ack->progress = mavlink_msg_command_ack_get_progress(msg);
    command_ack->result_param2 = mavlink_msg_command_ack_get_result_param2(msg);
    command_ack->target_system = mavlink_msg_command_ack_get_target_system(msg);
    command_ack->target_component = mavlink_msg_command_ack_get_target_component(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_COMMAND_ACK_LEN? msg->len : MAVLINK_MSG_ID_COMMAND_ACK_LEN;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	78db      	ldrb	r3, [r3, #3]
 8001d18:	2b0a      	cmp	r3, #10
 8001d1a:	bf28      	it	cs
 8001d1c:	230a      	movcs	r3, #10
 8001d1e:	73fb      	strb	r3, [r7, #15]
        memset(command_ack, 0, MAVLINK_MSG_ID_COMMAND_ACK_LEN);
 8001d20:	220a      	movs	r2, #10
 8001d22:	2100      	movs	r1, #0
 8001d24:	6838      	ldr	r0, [r7, #0]
 8001d26:	f004 fcce 	bl	80066c6 <memset>
    memcpy(command_ack, _MAV_PAYLOAD(msg), len);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	330c      	adds	r3, #12
 8001d2e:	7bfa      	ldrb	r2, [r7, #15]
 8001d30:	4619      	mov	r1, r3
 8001d32:	6838      	ldr	r0, [r7, #0]
 8001d34:	f004 fcf4 	bl	8006720 <memcpy>
#endif
}
 8001d38:	bf00      	nop
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <mavlink_msg_power_status_decode>:
 *
 * @param msg The message to decode
 * @param power_status C-struct to decode the message contents into
 */
static inline void mavlink_msg_power_status_decode(const mavlink_message_t* msg, mavlink_power_status_t* power_status)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
#if MAVLINK_NEED_BYTE_SWAP || !MAVLINK_ALIGNED_FIELDS
    power_status->Vcc = mavlink_msg_power_status_get_Vcc(msg);
    power_status->Vservo = mavlink_msg_power_status_get_Vservo(msg);
    power_status->flags = mavlink_msg_power_status_get_flags(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_POWER_STATUS_LEN? msg->len : MAVLINK_MSG_ID_POWER_STATUS_LEN;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	78db      	ldrb	r3, [r3, #3]
 8001d4e:	2b06      	cmp	r3, #6
 8001d50:	bf28      	it	cs
 8001d52:	2306      	movcs	r3, #6
 8001d54:	73fb      	strb	r3, [r7, #15]
        memset(power_status, 0, MAVLINK_MSG_ID_POWER_STATUS_LEN);
 8001d56:	2206      	movs	r2, #6
 8001d58:	2100      	movs	r1, #0
 8001d5a:	6838      	ldr	r0, [r7, #0]
 8001d5c:	f004 fcb3 	bl	80066c6 <memset>
    memcpy(power_status, _MAV_PAYLOAD(msg), len);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	330c      	adds	r3, #12
 8001d64:	7bfa      	ldrb	r2, [r7, #15]
 8001d66:	4619      	mov	r1, r3
 8001d68:	6838      	ldr	r0, [r7, #0]
 8001d6a:	f004 fcd9 	bl	8006720 <memcpy>
#endif
}
 8001d6e:	bf00      	nop
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <mavlink_msg_battery_status_decode>:
 *
 * @param msg The message to decode
 * @param battery_status C-struct to decode the message contents into
 */
static inline void mavlink_msg_battery_status_decode(const mavlink_message_t* msg, mavlink_battery_status_t* battery_status)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b084      	sub	sp, #16
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
 8001d7e:	6039      	str	r1, [r7, #0]
    battery_status->charge_state = mavlink_msg_battery_status_get_charge_state(msg);
    mavlink_msg_battery_status_get_voltages_ext(msg, battery_status->voltages_ext);
    battery_status->mode = mavlink_msg_battery_status_get_mode(msg);
    battery_status->fault_bitmask = mavlink_msg_battery_status_get_fault_bitmask(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_BATTERY_STATUS_LEN? msg->len : MAVLINK_MSG_ID_BATTERY_STATUS_LEN;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	78db      	ldrb	r3, [r3, #3]
 8001d84:	2b36      	cmp	r3, #54	@ 0x36
 8001d86:	bf28      	it	cs
 8001d88:	2336      	movcs	r3, #54	@ 0x36
 8001d8a:	73fb      	strb	r3, [r7, #15]
        memset(battery_status, 0, MAVLINK_MSG_ID_BATTERY_STATUS_LEN);
 8001d8c:	2236      	movs	r2, #54	@ 0x36
 8001d8e:	2100      	movs	r1, #0
 8001d90:	6838      	ldr	r0, [r7, #0]
 8001d92:	f004 fc98 	bl	80066c6 <memset>
    memcpy(battery_status, _MAV_PAYLOAD(msg), len);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	330c      	adds	r3, #12
 8001d9a:	7bfa      	ldrb	r2, [r7, #15]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	6838      	ldr	r0, [r7, #0]
 8001da0:	f004 fcbe 	bl	8006720 <memcpy>
#endif
}
 8001da4:	bf00      	nop
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <mavlink_msg_autopilot_version_decode>:
 *
 * @param msg The message to decode
 * @param autopilot_version C-struct to decode the message contents into
 */
static inline void mavlink_msg_autopilot_version_decode(const mavlink_message_t* msg, mavlink_autopilot_version_t* autopilot_version)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
    mavlink_msg_autopilot_version_get_flight_custom_version(msg, autopilot_version->flight_custom_version);
    mavlink_msg_autopilot_version_get_middleware_custom_version(msg, autopilot_version->middleware_custom_version);
    mavlink_msg_autopilot_version_get_os_custom_version(msg, autopilot_version->os_custom_version);
    mavlink_msg_autopilot_version_get_uid2(msg, autopilot_version->uid2);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_AUTOPILOT_VERSION_LEN? msg->len : MAVLINK_MSG_ID_AUTOPILOT_VERSION_LEN;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	78db      	ldrb	r3, [r3, #3]
 8001dba:	2b4e      	cmp	r3, #78	@ 0x4e
 8001dbc:	bf28      	it	cs
 8001dbe:	234e      	movcs	r3, #78	@ 0x4e
 8001dc0:	73fb      	strb	r3, [r7, #15]
        memset(autopilot_version, 0, MAVLINK_MSG_ID_AUTOPILOT_VERSION_LEN);
 8001dc2:	224e      	movs	r2, #78	@ 0x4e
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	6838      	ldr	r0, [r7, #0]
 8001dc8:	f004 fc7d 	bl	80066c6 <memset>
    memcpy(autopilot_version, _MAV_PAYLOAD(msg), len);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	330c      	adds	r3, #12
 8001dd0:	7bfa      	ldrb	r2, [r7, #15]
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	6838      	ldr	r0, [r7, #0]
 8001dd6:	f004 fca3 	bl	8006720 <memcpy>
#endif
}
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <mavlink_msg_collision_decode>:
 *
 * @param msg The message to decode
 * @param collision C-struct to decode the message contents into
 */
static inline void mavlink_msg_collision_decode(const mavlink_message_t* msg, mavlink_collision_t* collision)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b084      	sub	sp, #16
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	6039      	str	r1, [r7, #0]
    collision->horizontal_minimum_delta = mavlink_msg_collision_get_horizontal_minimum_delta(msg);
    collision->src = mavlink_msg_collision_get_src(msg);
    collision->action = mavlink_msg_collision_get_action(msg);
    collision->threat_level = mavlink_msg_collision_get_threat_level(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_COLLISION_LEN? msg->len : MAVLINK_MSG_ID_COLLISION_LEN;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	78db      	ldrb	r3, [r3, #3]
 8001df0:	2b13      	cmp	r3, #19
 8001df2:	bf28      	it	cs
 8001df4:	2313      	movcs	r3, #19
 8001df6:	73fb      	strb	r3, [r7, #15]
        memset(collision, 0, MAVLINK_MSG_ID_COLLISION_LEN);
 8001df8:	2213      	movs	r2, #19
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	6838      	ldr	r0, [r7, #0]
 8001dfe:	f004 fc62 	bl	80066c6 <memset>
    memcpy(collision, _MAV_PAYLOAD(msg), len);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	330c      	adds	r3, #12
 8001e06:	7bfa      	ldrb	r2, [r7, #15]
 8001e08:	4619      	mov	r1, r3
 8001e0a:	6838      	ldr	r0, [r7, #0]
 8001e0c:	f004 fc88 	bl	8006720 <memcpy>
#endif
}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <mavlink_msg_heartbeat_get_type>:
 * @brief Get field type from heartbeat message
 *
 * @return  Vehicle or component type. For a flight controller component the vehicle type (quadrotor, helicopter, etc.). For other components the component type (e.g. camera, gimbal, etc.). This should be used in preference to component id for identifying the component type.
 */
static inline uint8_t mavlink_msg_heartbeat_get_type(const mavlink_message_t* msg)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    return _MAV_RETURN_uint8_t(msg,  4);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	330c      	adds	r3, #12
 8001e24:	3304      	adds	r3, #4
 8001e26:	781b      	ldrb	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <mavlink_msg_heartbeat_decode>:
 *
 * @param msg The message to decode
 * @param heartbeat C-struct to decode the message contents into
 */
static inline void mavlink_msg_heartbeat_decode(const mavlink_message_t* msg, mavlink_heartbeat_t* heartbeat)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
    heartbeat->autopilot = mavlink_msg_heartbeat_get_autopilot(msg);
    heartbeat->base_mode = mavlink_msg_heartbeat_get_base_mode(msg);
    heartbeat->system_status = mavlink_msg_heartbeat_get_system_status(msg);
    heartbeat->mavlink_version = mavlink_msg_heartbeat_get_mavlink_version(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_HEARTBEAT_LEN? msg->len : MAVLINK_MSG_ID_HEARTBEAT_LEN;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	78db      	ldrb	r3, [r3, #3]
 8001e42:	2b09      	cmp	r3, #9
 8001e44:	bf28      	it	cs
 8001e46:	2309      	movcs	r3, #9
 8001e48:	73fb      	strb	r3, [r7, #15]
        memset(heartbeat, 0, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001e4a:	2209      	movs	r2, #9
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	6838      	ldr	r0, [r7, #0]
 8001e50:	f004 fc39 	bl	80066c6 <memset>
    memcpy(heartbeat, _MAV_PAYLOAD(msg), len);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	330c      	adds	r3, #12
 8001e58:	7bfa      	ldrb	r2, [r7, #15]
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	6838      	ldr	r0, [r7, #0]
 8001e5e:	f004 fc5f 	bl	8006720 <memcpy>
#endif
}
 8001e62:	bf00      	nop
 8001e64:	3710      	adds	r7, #16
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
	...

08001e6c <decode_mavlink_mssg>:
 *
 * @param byte:		Current byte of the message to decode
 *	@return :		1 if success, 0 if message was not found
 **/
uint8_t decode_mavlink_mssg(const unsigned char* byte, mavlink_message_t* msg)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
	if (mavlink_parse_char(chan, *byte, msg, &status))
 8001e76:	4b40      	ldr	r3, [pc, #256]	@ (8001f78 <decode_mavlink_mssg+0x10c>)
 8001e78:	7818      	ldrb	r0, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	7819      	ldrb	r1, [r3, #0]
 8001e7e:	4b3f      	ldr	r3, [pc, #252]	@ (8001f7c <decode_mavlink_mssg+0x110>)
 8001e80:	683a      	ldr	r2, [r7, #0]
 8001e82:	f7ff feb4 	bl	8001bee <mavlink_parse_char>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d070      	beq.n	8001f6e <decode_mavlink_mssg+0x102>
	{
		// ... DECODE THE MESSAGE PAYLOAD HERE ...
		 switch(msg->msgid)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	7a5a      	ldrb	r2, [r3, #9]
 8001e90:	7a99      	ldrb	r1, [r3, #10]
 8001e92:	0209      	lsls	r1, r1, #8
 8001e94:	430a      	orrs	r2, r1
 8001e96:	7adb      	ldrb	r3, [r3, #11]
 8001e98:	041b      	lsls	r3, r3, #16
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	2bf7      	cmp	r3, #247	@ 0xf7
 8001e9e:	d05a      	beq.n	8001f56 <decode_mavlink_mssg+0xea>
 8001ea0:	2bf7      	cmp	r3, #247	@ 0xf7
 8001ea2:	dc62      	bgt.n	8001f6a <decode_mavlink_mssg+0xfe>
 8001ea4:	2b94      	cmp	r3, #148	@ 0x94
 8001ea6:	d05b      	beq.n	8001f60 <decode_mavlink_mssg+0xf4>
 8001ea8:	2b94      	cmp	r3, #148	@ 0x94
 8001eaa:	dc5e      	bgt.n	8001f6a <decode_mavlink_mssg+0xfe>
 8001eac:	2b93      	cmp	r3, #147	@ 0x93
 8001eae:	d04d      	beq.n	8001f4c <decode_mavlink_mssg+0xe0>
 8001eb0:	2b93      	cmp	r3, #147	@ 0x93
 8001eb2:	dc5a      	bgt.n	8001f6a <decode_mavlink_mssg+0xfe>
 8001eb4:	2b7d      	cmp	r3, #125	@ 0x7d
 8001eb6:	d029      	beq.n	8001f0c <decode_mavlink_mssg+0xa0>
 8001eb8:	2b7d      	cmp	r3, #125	@ 0x7d
 8001eba:	dc56      	bgt.n	8001f6a <decode_mavlink_mssg+0xfe>
 8001ebc:	2b4d      	cmp	r3, #77	@ 0x4d
 8001ebe:	d040      	beq.n	8001f42 <decode_mavlink_mssg+0xd6>
 8001ec0:	2b4d      	cmp	r3, #77	@ 0x4d
 8001ec2:	dc52      	bgt.n	8001f6a <decode_mavlink_mssg+0xfe>
 8001ec4:	2b21      	cmp	r3, #33	@ 0x21
 8001ec6:	d00a      	beq.n	8001ede <decode_mavlink_mssg+0x72>
 8001ec8:	2b21      	cmp	r3, #33	@ 0x21
 8001eca:	dc4e      	bgt.n	8001f6a <decode_mavlink_mssg+0xfe>
 8001ecc:	2b1e      	cmp	r3, #30
 8001ece:	d033      	beq.n	8001f38 <decode_mavlink_mssg+0xcc>
 8001ed0:	2b1e      	cmp	r3, #30
 8001ed2:	dc4a      	bgt.n	8001f6a <decode_mavlink_mssg+0xfe>
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d023      	beq.n	8001f20 <decode_mavlink_mssg+0xb4>
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d00d      	beq.n	8001ef8 <decode_mavlink_mssg+0x8c>
 8001edc:	e045      	b.n	8001f6a <decode_mavlink_mssg+0xfe>
		 {
			case MAVLINK_MSG_ID_GLOBAL_POSITION_INT:
				mavlink_msg_global_position_int_decode(msg, &global_position);
 8001ede:	4928      	ldr	r1, [pc, #160]	@ (8001f80 <decode_mavlink_mssg+0x114>)
 8001ee0:	6838      	ldr	r0, [r7, #0]
 8001ee2:	f7ff fef7 	bl	8001cd4 <mavlink_msg_global_position_int_decode>
				mav_alt=global_position.alt;
 8001ee6:	4b26      	ldr	r3, [pc, #152]	@ (8001f80 <decode_mavlink_mssg+0x114>)
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	4a26      	ldr	r2, [pc, #152]	@ (8001f84 <decode_mavlink_mssg+0x118>)
 8001eec:	6013      	str	r3, [r2, #0]
				mav_lat=global_position.lat;
 8001eee:	4b24      	ldr	r3, [pc, #144]	@ (8001f80 <decode_mavlink_mssg+0x114>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	4a25      	ldr	r2, [pc, #148]	@ (8001f88 <decode_mavlink_mssg+0x11c>)
 8001ef4:	6013      	str	r3, [r2, #0]
				break;
 8001ef6:	e03a      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_SYS_STATUS:
				mavlink_msg_sys_status_decode(msg, &sys_status);
 8001ef8:	4924      	ldr	r1, [pc, #144]	@ (8001f8c <decode_mavlink_mssg+0x120>)
 8001efa:	6838      	ldr	r0, [r7, #0]
 8001efc:	f7ff feb4 	bl	8001c68 <mavlink_msg_sys_status_decode>
				health = sys_status.onboard_control_sensors_health;
 8001f00:	4b22      	ldr	r3, [pc, #136]	@ (8001f8c <decode_mavlink_mssg+0x120>)
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b22      	ldr	r3, [pc, #136]	@ (8001f90 <decode_mavlink_mssg+0x124>)
 8001f08:	601a      	str	r2, [r3, #0]
				break;
 8001f0a:	e030      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_POWER_STATUS:
				mavlink_msg_power_status_decode(msg, &pwr_status);
 8001f0c:	4921      	ldr	r1, [pc, #132]	@ (8001f94 <decode_mavlink_mssg+0x128>)
 8001f0e:	6838      	ldr	r0, [r7, #0]
 8001f10:	f7ff ff16 	bl	8001d40 <mavlink_msg_power_status_decode>
				power = pwr_status.Vcc;
 8001f14:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <decode_mavlink_mssg+0x128>)
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	461a      	mov	r2, r3
 8001f1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f98 <decode_mavlink_mssg+0x12c>)
 8001f1c:	601a      	str	r2, [r3, #0]
				break;
 8001f1e:	e026      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_HEARTBEAT:
				mavlink_msg_heartbeat_decode(msg, &hb);
 8001f20:	491e      	ldr	r1, [pc, #120]	@ (8001f9c <decode_mavlink_mssg+0x130>)
 8001f22:	6838      	ldr	r0, [r7, #0]
 8001f24:	f7ff ff86 	bl	8001e34 <mavlink_msg_heartbeat_decode>
			 	device_type=mavlink_msg_heartbeat_get_type(msg);
 8001f28:	6838      	ldr	r0, [r7, #0]
 8001f2a:	f7ff ff75 	bl	8001e18 <mavlink_msg_heartbeat_get_type>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	461a      	mov	r2, r3
 8001f32:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa0 <decode_mavlink_mssg+0x134>)
 8001f34:	601a      	str	r2, [r3, #0]
			 	break;
 8001f36:	e01a      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_ATTITUDE:
				mavlink_msg_attitude_decode(msg, &att);
 8001f38:	491a      	ldr	r1, [pc, #104]	@ (8001fa4 <decode_mavlink_mssg+0x138>)
 8001f3a:	6838      	ldr	r0, [r7, #0]
 8001f3c:	f7ff feaf 	bl	8001c9e <mavlink_msg_attitude_decode>
				break;
 8001f40:	e015      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_COMMAND_ACK:
				mavlink_msg_command_ack_decode(msg, &cmd_ack);
 8001f42:	4919      	ldr	r1, [pc, #100]	@ (8001fa8 <decode_mavlink_mssg+0x13c>)
 8001f44:	6838      	ldr	r0, [r7, #0]
 8001f46:	f7ff fee0 	bl	8001d0a <mavlink_msg_command_ack_decode>
				break;
 8001f4a:	e010      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_BATTERY_STATUS:
				mavlink_msg_battery_status_decode(msg, &bat_stat);
 8001f4c:	4917      	ldr	r1, [pc, #92]	@ (8001fac <decode_mavlink_mssg+0x140>)
 8001f4e:	6838      	ldr	r0, [r7, #0]
 8001f50:	f7ff ff11 	bl	8001d76 <mavlink_msg_battery_status_decode>
				break;
 8001f54:	e00b      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_COLLISION:
				mavlink_msg_collision_decode(msg, &col);
 8001f56:	4916      	ldr	r1, [pc, #88]	@ (8001fb0 <decode_mavlink_mssg+0x144>)
 8001f58:	6838      	ldr	r0, [r7, #0]
 8001f5a:	f7ff ff42 	bl	8001de2 <mavlink_msg_collision_decode>
				break;
 8001f5e:	e006      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			case MAVLINK_MSG_ID_AUTOPILOT_VERSION:
				mavlink_msg_autopilot_version_decode(msg, &autopilot_v);
 8001f60:	4914      	ldr	r1, [pc, #80]	@ (8001fb4 <decode_mavlink_mssg+0x148>)
 8001f62:	6838      	ldr	r0, [r7, #0]
 8001f64:	f7ff ff22 	bl	8001dac <mavlink_msg_autopilot_version_decode>
				break;
 8001f68:	e001      	b.n	8001f6e <decode_mavlink_mssg+0x102>

			default:return 0;break;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	e000      	b.n	8001f70 <decode_mavlink_mssg+0x104>

			}
	}
	return 1;
 8001f6e:	2301      	movs	r3, #1

}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000600 	.word	0x20000600
 8001f7c:	20000604 	.word	0x20000604
 8001f80:	2000061c 	.word	0x2000061c
 8001f84:	200005f0 	.word	0x200005f0
 8001f88:	200005f4 	.word	0x200005f4
 8001f8c:	20000638 	.word	0x20000638
 8001f90:	200005ec 	.word	0x200005ec
 8001f94:	20000664 	.word	0x20000664
 8001f98:	200005f8 	.word	0x200005f8
 8001f9c:	2000066c 	.word	0x2000066c
 8001fa0:	200005fc 	.word	0x200005fc
 8001fa4:	20000678 	.word	0x20000678
 8001fa8:	20000694 	.word	0x20000694
 8001fac:	200006a0 	.word	0x200006a0
 8001fb0:	200006d8 	.word	0x200006d8
 8001fb4:	200006f0 	.word	0x200006f0

08001fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b083      	sub	sp, #12
 8001fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001ffc <HAL_MspInit+0x44>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001ffc <HAL_MspInit+0x44>)
 8001fc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fca:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <HAL_MspInit+0x44>)
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd2:	607b      	str	r3, [r7, #4]
 8001fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fd6:	4b09      	ldr	r3, [pc, #36]	@ (8001ffc <HAL_MspInit+0x44>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	4a08      	ldr	r2, [pc, #32]	@ (8001ffc <HAL_MspInit+0x44>)
 8001fdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fe0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fe2:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_MspInit+0x44>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fea:	603b      	str	r3, [r7, #0]
 8001fec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	40023800 	.word	0x40023800

08002000 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08e      	sub	sp, #56	@ 0x38
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
 8002016:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a4e      	ldr	r2, [pc, #312]	@ (8002158 <HAL_ETH_MspInit+0x158>)
 800201e:	4293      	cmp	r3, r2
 8002020:	f040 8096 	bne.w	8002150 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002024:	4b4d      	ldr	r3, [pc, #308]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002028:	4a4c      	ldr	r2, [pc, #304]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800202a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800202e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002030:	4b4a      	ldr	r3, [pc, #296]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002038:	623b      	str	r3, [r7, #32]
 800203a:	6a3b      	ldr	r3, [r7, #32]
 800203c:	4b47      	ldr	r3, [pc, #284]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800203e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002040:	4a46      	ldr	r2, [pc, #280]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002042:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002046:	6313      	str	r3, [r2, #48]	@ 0x30
 8002048:	4b44      	ldr	r3, [pc, #272]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	4b41      	ldr	r3, [pc, #260]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002058:	4a40      	ldr	r2, [pc, #256]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800205a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800205e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002060:	4b3e      	ldr	r3, [pc, #248]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002064:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002068:	61bb      	str	r3, [r7, #24]
 800206a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800206c:	4b3b      	ldr	r3, [pc, #236]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800206e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002070:	4a3a      	ldr	r2, [pc, #232]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002072:	f043 0304 	orr.w	r3, r3, #4
 8002076:	6313      	str	r3, [r2, #48]	@ 0x30
 8002078:	4b38      	ldr	r3, [pc, #224]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800207a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002084:	4b35      	ldr	r3, [pc, #212]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002088:	4a34      	ldr	r2, [pc, #208]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800208a:	f043 0301 	orr.w	r3, r3, #1
 800208e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002090:	4b32      	ldr	r3, [pc, #200]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 8002092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209c:	4b2f      	ldr	r3, [pc, #188]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 800209e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a0:	4a2e      	ldr	r2, [pc, #184]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 80020a2:	f043 0302 	orr.w	r3, r3, #2
 80020a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a8:	4b2c      	ldr	r3, [pc, #176]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 80020aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80020b4:	4b29      	ldr	r3, [pc, #164]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 80020b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b8:	4a28      	ldr	r2, [pc, #160]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 80020ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80020be:	6313      	str	r3, [r2, #48]	@ 0x30
 80020c0:	4b26      	ldr	r3, [pc, #152]	@ (800215c <HAL_ETH_MspInit+0x15c>)
 80020c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80020cc:	2332      	movs	r3, #50	@ 0x32
 80020ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d0:	2302      	movs	r3, #2
 80020d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d4:	2300      	movs	r3, #0
 80020d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d8:	2303      	movs	r3, #3
 80020da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020dc:	230b      	movs	r3, #11
 80020de:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020e4:	4619      	mov	r1, r3
 80020e6:	481e      	ldr	r0, [pc, #120]	@ (8002160 <HAL_ETH_MspInit+0x160>)
 80020e8:	f000 ffc6 	bl	8003078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80020ec:	2386      	movs	r3, #134	@ 0x86
 80020ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	2302      	movs	r3, #2
 80020f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f8:	2303      	movs	r3, #3
 80020fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020fc:	230b      	movs	r3, #11
 80020fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002104:	4619      	mov	r1, r3
 8002106:	4817      	ldr	r0, [pc, #92]	@ (8002164 <HAL_ETH_MspInit+0x164>)
 8002108:	f000 ffb6 	bl	8003078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800210c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002110:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002112:	2302      	movs	r3, #2
 8002114:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002116:	2300      	movs	r3, #0
 8002118:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800211a:	2303      	movs	r3, #3
 800211c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800211e:	230b      	movs	r3, #11
 8002120:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002126:	4619      	mov	r1, r3
 8002128:	480f      	ldr	r0, [pc, #60]	@ (8002168 <HAL_ETH_MspInit+0x168>)
 800212a:	f000 ffa5 	bl	8003078 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800212e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002134:	2302      	movs	r3, #2
 8002136:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002138:	2300      	movs	r3, #0
 800213a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800213c:	2303      	movs	r3, #3
 800213e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002140:	230b      	movs	r3, #11
 8002142:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002144:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002148:	4619      	mov	r1, r3
 800214a:	4808      	ldr	r0, [pc, #32]	@ (800216c <HAL_ETH_MspInit+0x16c>)
 800214c:	f000 ff94 	bl	8003078 <HAL_GPIO_Init>

  /* USER CODE END ETH_MspInit 1 */

  }

}
 8002150:	bf00      	nop
 8002152:	3738      	adds	r7, #56	@ 0x38
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40028000 	.word	0x40028000
 800215c:	40023800 	.word	0x40023800
 8002160:	40020800 	.word	0x40020800
 8002164:	40020000 	.word	0x40020000
 8002168:	40020400 	.word	0x40020400
 800216c:	40021800 	.word	0x40021800

08002170 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a0d      	ldr	r2, [pc, #52]	@ (80021b4 <HAL_TIM_Base_MspInit+0x44>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d113      	bne.n	80021aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002182:	4b0d      	ldr	r3, [pc, #52]	@ (80021b8 <HAL_TIM_Base_MspInit+0x48>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	4a0c      	ldr	r2, [pc, #48]	@ (80021b8 <HAL_TIM_Base_MspInit+0x48>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	6413      	str	r3, [r2, #64]	@ 0x40
 800218e:	4b0a      	ldr	r3, [pc, #40]	@ (80021b8 <HAL_TIM_Base_MspInit+0x48>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2100      	movs	r1, #0
 800219e:	201e      	movs	r0, #30
 80021a0:	f000 fb53 	bl	800284a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021a4:	201e      	movs	r0, #30
 80021a6:	f000 fb6c 	bl	8002882 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40000800 	.word	0x40000800
 80021b8:	40023800 	.word	0x40023800

080021bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b0b0      	sub	sp, #192	@ 0xc0
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021d8:	2284      	movs	r2, #132	@ 0x84
 80021da:	2100      	movs	r1, #0
 80021dc:	4618      	mov	r0, r3
 80021de:	f004 fa72 	bl	80066c6 <memset>
  if(huart->Instance==USART1)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a94      	ldr	r2, [pc, #592]	@ (8002438 <HAL_UART_MspInit+0x27c>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d143      	bne.n	8002274 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80021ec:	2340      	movs	r3, #64	@ 0x40
 80021ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80021f0:	2300      	movs	r3, #0
 80021f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021f4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021f8:	4618      	mov	r0, r3
 80021fa:	f001 fdf7 	bl	8003dec <HAL_RCCEx_PeriphCLKConfig>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002204:	f7fe fc80 	bl	8000b08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002208:	4b8c      	ldr	r3, [pc, #560]	@ (800243c <HAL_UART_MspInit+0x280>)
 800220a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220c:	4a8b      	ldr	r2, [pc, #556]	@ (800243c <HAL_UART_MspInit+0x280>)
 800220e:	f043 0310 	orr.w	r3, r3, #16
 8002212:	6453      	str	r3, [r2, #68]	@ 0x44
 8002214:	4b89      	ldr	r3, [pc, #548]	@ (800243c <HAL_UART_MspInit+0x280>)
 8002216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	627b      	str	r3, [r7, #36]	@ 0x24
 800221e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002220:	4b86      	ldr	r3, [pc, #536]	@ (800243c <HAL_UART_MspInit+0x280>)
 8002222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002224:	4a85      	ldr	r2, [pc, #532]	@ (800243c <HAL_UART_MspInit+0x280>)
 8002226:	f043 0302 	orr.w	r3, r3, #2
 800222a:	6313      	str	r3, [r2, #48]	@ 0x30
 800222c:	4b83      	ldr	r3, [pc, #524]	@ (800243c <HAL_UART_MspInit+0x280>)
 800222e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	623b      	str	r3, [r7, #32]
 8002236:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002238:	2340      	movs	r3, #64	@ 0x40
 800223a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800223e:	2312      	movs	r3, #18
 8002240:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002244:	2301      	movs	r3, #1
 8002246:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002250:	2307      	movs	r3, #7
 8002252:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002256:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800225a:	4619      	mov	r1, r3
 800225c:	4878      	ldr	r0, [pc, #480]	@ (8002440 <HAL_UART_MspInit+0x284>)
 800225e:	f000 ff0b 	bl	8003078 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	2100      	movs	r1, #0
 8002266:	2025      	movs	r0, #37	@ 0x25
 8002268:	f000 faef 	bl	800284a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800226c:	2025      	movs	r0, #37	@ 0x25
 800226e:	f000 fb08 	bl	8002882 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002272:	e0dd      	b.n	8002430 <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART2)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a72      	ldr	r2, [pc, #456]	@ (8002444 <HAL_UART_MspInit+0x288>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d143      	bne.n	8002306 <HAL_UART_MspInit+0x14a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800227e:	2380      	movs	r3, #128	@ 0x80
 8002280:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002282:	2300      	movs	r3, #0
 8002284:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002286:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800228a:	4618      	mov	r0, r3
 800228c:	f001 fdae 	bl	8003dec <HAL_RCCEx_PeriphCLKConfig>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_UART_MspInit+0xde>
      Error_Handler();
 8002296:	f7fe fc37 	bl	8000b08 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800229a:	4b68      	ldr	r3, [pc, #416]	@ (800243c <HAL_UART_MspInit+0x280>)
 800229c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229e:	4a67      	ldr	r2, [pc, #412]	@ (800243c <HAL_UART_MspInit+0x280>)
 80022a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a6:	4b65      	ldr	r3, [pc, #404]	@ (800243c <HAL_UART_MspInit+0x280>)
 80022a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ae:	61fb      	str	r3, [r7, #28]
 80022b0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022b2:	4b62      	ldr	r3, [pc, #392]	@ (800243c <HAL_UART_MspInit+0x280>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	4a61      	ldr	r2, [pc, #388]	@ (800243c <HAL_UART_MspInit+0x280>)
 80022b8:	f043 0308 	orr.w	r3, r3, #8
 80022bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022be:	4b5f      	ldr	r3, [pc, #380]	@ (800243c <HAL_UART_MspInit+0x280>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f003 0308 	and.w	r3, r3, #8
 80022c6:	61bb      	str	r3, [r7, #24]
 80022c8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80022ca:	2320      	movs	r3, #32
 80022cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022d0:	2312      	movs	r3, #18
 80022d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022d6:	2301      	movs	r3, #1
 80022d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022dc:	2303      	movs	r3, #3
 80022de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022e2:	2307      	movs	r3, #7
 80022e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022e8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80022ec:	4619      	mov	r1, r3
 80022ee:	4856      	ldr	r0, [pc, #344]	@ (8002448 <HAL_UART_MspInit+0x28c>)
 80022f0:	f000 fec2 	bl	8003078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80022f4:	2200      	movs	r2, #0
 80022f6:	2100      	movs	r1, #0
 80022f8:	2026      	movs	r0, #38	@ 0x26
 80022fa:	f000 faa6 	bl	800284a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022fe:	2026      	movs	r0, #38	@ 0x26
 8002300:	f000 fabf 	bl	8002882 <HAL_NVIC_EnableIRQ>
}
 8002304:	e094      	b.n	8002430 <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART3)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a50      	ldr	r2, [pc, #320]	@ (800244c <HAL_UART_MspInit+0x290>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d145      	bne.n	800239c <HAL_UART_MspInit+0x1e0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002310:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002314:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002316:	2300      	movs	r3, #0
 8002318:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800231a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800231e:	4618      	mov	r0, r3
 8002320:	f001 fd64 	bl	8003dec <HAL_RCCEx_PeriphCLKConfig>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <HAL_UART_MspInit+0x172>
      Error_Handler();
 800232a:	f7fe fbed 	bl	8000b08 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800232e:	4b43      	ldr	r3, [pc, #268]	@ (800243c <HAL_UART_MspInit+0x280>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002332:	4a42      	ldr	r2, [pc, #264]	@ (800243c <HAL_UART_MspInit+0x280>)
 8002334:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002338:	6413      	str	r3, [r2, #64]	@ 0x40
 800233a:	4b40      	ldr	r3, [pc, #256]	@ (800243c <HAL_UART_MspInit+0x280>)
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002342:	617b      	str	r3, [r7, #20]
 8002344:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002346:	4b3d      	ldr	r3, [pc, #244]	@ (800243c <HAL_UART_MspInit+0x280>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	4a3c      	ldr	r2, [pc, #240]	@ (800243c <HAL_UART_MspInit+0x280>)
 800234c:	f043 0308 	orr.w	r3, r3, #8
 8002350:	6313      	str	r3, [r2, #48]	@ 0x30
 8002352:	4b3a      	ldr	r3, [pc, #232]	@ (800243c <HAL_UART_MspInit+0x280>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002356:	f003 0308 	and.w	r3, r3, #8
 800235a:	613b      	str	r3, [r7, #16]
 800235c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800235e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002362:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002366:	2302      	movs	r3, #2
 8002368:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002372:	2303      	movs	r3, #3
 8002374:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002378:	2307      	movs	r3, #7
 800237a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800237e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002382:	4619      	mov	r1, r3
 8002384:	4830      	ldr	r0, [pc, #192]	@ (8002448 <HAL_UART_MspInit+0x28c>)
 8002386:	f000 fe77 	bl	8003078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800238a:	2200      	movs	r2, #0
 800238c:	2100      	movs	r1, #0
 800238e:	2027      	movs	r0, #39	@ 0x27
 8002390:	f000 fa5b 	bl	800284a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002394:	2027      	movs	r0, #39	@ 0x27
 8002396:	f000 fa74 	bl	8002882 <HAL_NVIC_EnableIRQ>
}
 800239a:	e049      	b.n	8002430 <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART6)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002450 <HAL_UART_MspInit+0x294>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d144      	bne.n	8002430 <HAL_UART_MspInit+0x274>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80023a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80023ac:	2300      	movs	r3, #0
 80023ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023b6:	4618      	mov	r0, r3
 80023b8:	f001 fd18 	bl	8003dec <HAL_RCCEx_PeriphCLKConfig>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <HAL_UART_MspInit+0x20a>
      Error_Handler();
 80023c2:	f7fe fba1 	bl	8000b08 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80023c6:	4b1d      	ldr	r3, [pc, #116]	@ (800243c <HAL_UART_MspInit+0x280>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ca:	4a1c      	ldr	r2, [pc, #112]	@ (800243c <HAL_UART_MspInit+0x280>)
 80023cc:	f043 0320 	orr.w	r3, r3, #32
 80023d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023d2:	4b1a      	ldr	r3, [pc, #104]	@ (800243c <HAL_UART_MspInit+0x280>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	f003 0320 	and.w	r3, r3, #32
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023de:	4b17      	ldr	r3, [pc, #92]	@ (800243c <HAL_UART_MspInit+0x280>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e2:	4a16      	ldr	r2, [pc, #88]	@ (800243c <HAL_UART_MspInit+0x280>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ea:	4b14      	ldr	r3, [pc, #80]	@ (800243c <HAL_UART_MspInit+0x280>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	60bb      	str	r3, [r7, #8]
 80023f4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023f6:	23c0      	movs	r3, #192	@ 0xc0
 80023f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002408:	2303      	movs	r3, #3
 800240a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800240e:	2308      	movs	r3, #8
 8002410:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002414:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002418:	4619      	mov	r1, r3
 800241a:	480e      	ldr	r0, [pc, #56]	@ (8002454 <HAL_UART_MspInit+0x298>)
 800241c:	f000 fe2c 	bl	8003078 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002420:	2200      	movs	r2, #0
 8002422:	2100      	movs	r1, #0
 8002424:	2047      	movs	r0, #71	@ 0x47
 8002426:	f000 fa10 	bl	800284a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800242a:	2047      	movs	r0, #71	@ 0x47
 800242c:	f000 fa29 	bl	8002882 <HAL_NVIC_EnableIRQ>
}
 8002430:	bf00      	nop
 8002432:	37c0      	adds	r7, #192	@ 0xc0
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40011000 	.word	0x40011000
 800243c:	40023800 	.word	0x40023800
 8002440:	40020400 	.word	0x40020400
 8002444:	40004400 	.word	0x40004400
 8002448:	40020c00 	.word	0x40020c00
 800244c:	40004800 	.word	0x40004800
 8002450:	40011400 	.word	0x40011400
 8002454:	40020800 	.word	0x40020800

08002458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <NMI_Handler+0x4>

08002460 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <HardFault_Handler+0x4>

08002468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800246c:	bf00      	nop
 800246e:	e7fd      	b.n	800246c <MemManage_Handler+0x4>

08002470 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002474:	bf00      	nop
 8002476:	e7fd      	b.n	8002474 <BusFault_Handler+0x4>

08002478 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <UsageFault_Handler+0x4>

08002480 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002484:	bf00      	nop
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024ae:	f000 f8ad 	bl	800260c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
	...

080024b8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024bc:	4802      	ldr	r0, [pc, #8]	@ (80024c8 <TIM4_IRQHandler+0x10>)
 80024be:	f002 f8dc 	bl	800467a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000254 	.word	0x20000254

080024cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024d0:	4802      	ldr	r0, [pc, #8]	@ (80024dc <USART1_IRQHandler+0x10>)
 80024d2:	f002 fdc9 	bl	8005068 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	200002a0 	.word	0x200002a0

080024e0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024e4:	4802      	ldr	r0, [pc, #8]	@ (80024f0 <USART2_IRQHandler+0x10>)
 80024e6:	f002 fdbf 	bl	8005068 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000328 	.word	0x20000328

080024f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80024f8:	4802      	ldr	r0, [pc, #8]	@ (8002504 <USART3_IRQHandler+0x10>)
 80024fa:	f002 fdb5 	bl	8005068 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200003b0 	.word	0x200003b0

08002508 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800250c:	4802      	ldr	r0, [pc, #8]	@ (8002518 <USART6_IRQHandler+0x10>)
 800250e:	f002 fdab 	bl	8005068 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000438 	.word	0x20000438

0800251c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002520:	4b06      	ldr	r3, [pc, #24]	@ (800253c <SystemInit+0x20>)
 8002522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002526:	4a05      	ldr	r2, [pc, #20]	@ (800253c <SystemInit+0x20>)
 8002528:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800252c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002530:	bf00      	nop
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <Reset_Handler>:
 8002540:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002578 <LoopFillZerobss+0xe>
 8002544:	f7ff ffea 	bl	800251c <SystemInit>
 8002548:	480c      	ldr	r0, [pc, #48]	@ (800257c <LoopFillZerobss+0x12>)
 800254a:	490d      	ldr	r1, [pc, #52]	@ (8002580 <LoopFillZerobss+0x16>)
 800254c:	4a0d      	ldr	r2, [pc, #52]	@ (8002584 <LoopFillZerobss+0x1a>)
 800254e:	2300      	movs	r3, #0
 8002550:	e002      	b.n	8002558 <LoopCopyDataInit>

08002552 <CopyDataInit>:
 8002552:	58d4      	ldr	r4, [r2, r3]
 8002554:	50c4      	str	r4, [r0, r3]
 8002556:	3304      	adds	r3, #4

08002558 <LoopCopyDataInit>:
 8002558:	18c4      	adds	r4, r0, r3
 800255a:	428c      	cmp	r4, r1
 800255c:	d3f9      	bcc.n	8002552 <CopyDataInit>
 800255e:	4a0a      	ldr	r2, [pc, #40]	@ (8002588 <LoopFillZerobss+0x1e>)
 8002560:	4c0a      	ldr	r4, [pc, #40]	@ (800258c <LoopFillZerobss+0x22>)
 8002562:	2300      	movs	r3, #0
 8002564:	e001      	b.n	800256a <LoopFillZerobss>

08002566 <FillZerobss>:
 8002566:	6013      	str	r3, [r2, #0]
 8002568:	3204      	adds	r2, #4

0800256a <LoopFillZerobss>:
 800256a:	42a2      	cmp	r2, r4
 800256c:	d3fb      	bcc.n	8002566 <FillZerobss>
 800256e:	f004 f8b3 	bl	80066d8 <__libc_init_array>
 8002572:	f7fd ffff 	bl	8000574 <main>
 8002576:	4770      	bx	lr
 8002578:	20050000 	.word	0x20050000
 800257c:	20000000 	.word	0x20000000
 8002580:	2000000c 	.word	0x2000000c
 8002584:	080079ec 	.word	0x080079ec
 8002588:	20000150 	.word	0x20000150
 800258c:	20000c30 	.word	0x20000c30

08002590 <ADC_IRQHandler>:
 8002590:	e7fe      	b.n	8002590 <ADC_IRQHandler>

08002592 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002596:	2003      	movs	r0, #3
 8002598:	f000 f94c 	bl	8002834 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800259c:	2000      	movs	r0, #0
 800259e:	f000 f805 	bl	80025ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025a2:	f7ff fd09 	bl	8001fb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b4:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <HAL_InitTick+0x54>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b12      	ldr	r3, [pc, #72]	@ (8002604 <HAL_InitTick+0x58>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	4619      	mov	r1, r3
 80025be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 f967 	bl	800289e <HAL_SYSTICK_Config>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00e      	b.n	80025f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b0f      	cmp	r3, #15
 80025de:	d80a      	bhi.n	80025f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025e0:	2200      	movs	r2, #0
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f000 f92f 	bl	800284a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025ec:	4a06      	ldr	r2, [pc, #24]	@ (8002608 <HAL_InitTick+0x5c>)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
 80025f4:	e000      	b.n	80025f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	20000000 	.word	0x20000000
 8002604:	20000008 	.word	0x20000008
 8002608:	20000004 	.word	0x20000004

0800260c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002610:	4b06      	ldr	r3, [pc, #24]	@ (800262c <HAL_IncTick+0x20>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	461a      	mov	r2, r3
 8002616:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <HAL_IncTick+0x24>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4413      	add	r3, r2
 800261c:	4a04      	ldr	r2, [pc, #16]	@ (8002630 <HAL_IncTick+0x24>)
 800261e:	6013      	str	r3, [r2, #0]
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	20000008 	.word	0x20000008
 8002630:	20000c2c 	.word	0x20000c2c

08002634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return uwTick;
 8002638:	4b03      	ldr	r3, [pc, #12]	@ (8002648 <HAL_GetTick+0x14>)
 800263a:	681b      	ldr	r3, [r3, #0]
}
 800263c:	4618      	mov	r0, r3
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	20000c2c 	.word	0x20000c2c

0800264c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002654:	f7ff ffee 	bl	8002634 <HAL_GetTick>
 8002658:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002664:	d005      	beq.n	8002672 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002666:	4b0a      	ldr	r3, [pc, #40]	@ (8002690 <HAL_Delay+0x44>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	461a      	mov	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4413      	add	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002672:	bf00      	nop
 8002674:	f7ff ffde 	bl	8002634 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	68fa      	ldr	r2, [r7, #12]
 8002680:	429a      	cmp	r2, r3
 8002682:	d8f7      	bhi.n	8002674 <HAL_Delay+0x28>
  {
  }
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000008 	.word	0x20000008

08002694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026a4:	4b0b      	ldr	r3, [pc, #44]	@ (80026d4 <__NVIC_SetPriorityGrouping+0x40>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026b0:	4013      	ands	r3, r2
 80026b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <__NVIC_SetPriorityGrouping+0x44>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026c2:	4a04      	ldr	r2, [pc, #16]	@ (80026d4 <__NVIC_SetPriorityGrouping+0x40>)
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	60d3      	str	r3, [r2, #12]
}
 80026c8:	bf00      	nop
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr
 80026d4:	e000ed00 	.word	0xe000ed00
 80026d8:	05fa0000 	.word	0x05fa0000

080026dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026e0:	4b04      	ldr	r3, [pc, #16]	@ (80026f4 <__NVIC_GetPriorityGrouping+0x18>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	0a1b      	lsrs	r3, r3, #8
 80026e6:	f003 0307 	and.w	r3, r3, #7
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002706:	2b00      	cmp	r3, #0
 8002708:	db0b      	blt.n	8002722 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	f003 021f 	and.w	r2, r3, #31
 8002710:	4907      	ldr	r1, [pc, #28]	@ (8002730 <__NVIC_EnableIRQ+0x38>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	095b      	lsrs	r3, r3, #5
 8002718:	2001      	movs	r0, #1
 800271a:	fa00 f202 	lsl.w	r2, r0, r2
 800271e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	e000e100 	.word	0xe000e100

08002734 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	6039      	str	r1, [r7, #0]
 800273e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002740:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002744:	2b00      	cmp	r3, #0
 8002746:	db0a      	blt.n	800275e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	b2da      	uxtb	r2, r3
 800274c:	490c      	ldr	r1, [pc, #48]	@ (8002780 <__NVIC_SetPriority+0x4c>)
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	0112      	lsls	r2, r2, #4
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	440b      	add	r3, r1
 8002758:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800275c:	e00a      	b.n	8002774 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	b2da      	uxtb	r2, r3
 8002762:	4908      	ldr	r1, [pc, #32]	@ (8002784 <__NVIC_SetPriority+0x50>)
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	3b04      	subs	r3, #4
 800276c:	0112      	lsls	r2, r2, #4
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	440b      	add	r3, r1
 8002772:	761a      	strb	r2, [r3, #24]
}
 8002774:	bf00      	nop
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	e000e100 	.word	0xe000e100
 8002784:	e000ed00 	.word	0xe000ed00

08002788 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002788:	b480      	push	{r7}
 800278a:	b089      	sub	sp, #36	@ 0x24
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f003 0307 	and.w	r3, r3, #7
 800279a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	f1c3 0307 	rsb	r3, r3, #7
 80027a2:	2b04      	cmp	r3, #4
 80027a4:	bf28      	it	cs
 80027a6:	2304      	movcs	r3, #4
 80027a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3304      	adds	r3, #4
 80027ae:	2b06      	cmp	r3, #6
 80027b0:	d902      	bls.n	80027b8 <NVIC_EncodePriority+0x30>
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	3b03      	subs	r3, #3
 80027b6:	e000      	b.n	80027ba <NVIC_EncodePriority+0x32>
 80027b8:	2300      	movs	r3, #0
 80027ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027bc:	f04f 32ff 	mov.w	r2, #4294967295
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43da      	mvns	r2, r3
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	401a      	ands	r2, r3
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d0:	f04f 31ff 	mov.w	r1, #4294967295
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	fa01 f303 	lsl.w	r3, r1, r3
 80027da:	43d9      	mvns	r1, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e0:	4313      	orrs	r3, r2
         );
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	3724      	adds	r7, #36	@ 0x24
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
	...

080027f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002800:	d301      	bcc.n	8002806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002802:	2301      	movs	r3, #1
 8002804:	e00f      	b.n	8002826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002806:	4a0a      	ldr	r2, [pc, #40]	@ (8002830 <SysTick_Config+0x40>)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3b01      	subs	r3, #1
 800280c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800280e:	210f      	movs	r1, #15
 8002810:	f04f 30ff 	mov.w	r0, #4294967295
 8002814:	f7ff ff8e 	bl	8002734 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002818:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <SysTick_Config+0x40>)
 800281a:	2200      	movs	r2, #0
 800281c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800281e:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <SysTick_Config+0x40>)
 8002820:	2207      	movs	r2, #7
 8002822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	e000e010 	.word	0xe000e010

08002834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f7ff ff29 	bl	8002694 <__NVIC_SetPriorityGrouping>
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800284a:	b580      	push	{r7, lr}
 800284c:	b086      	sub	sp, #24
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800285c:	f7ff ff3e 	bl	80026dc <__NVIC_GetPriorityGrouping>
 8002860:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68b9      	ldr	r1, [r7, #8]
 8002866:	6978      	ldr	r0, [r7, #20]
 8002868:	f7ff ff8e 	bl	8002788 <NVIC_EncodePriority>
 800286c:	4602      	mov	r2, r0
 800286e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002872:	4611      	mov	r1, r2
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff ff5d 	bl	8002734 <__NVIC_SetPriority>
}
 800287a:	bf00      	nop
 800287c:	3718      	adds	r7, #24
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b082      	sub	sp, #8
 8002886:	af00      	add	r7, sp, #0
 8002888:	4603      	mov	r3, r0
 800288a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800288c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff ff31 	bl	80026f8 <__NVIC_EnableIRQ>
}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b082      	sub	sp, #8
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7ff ffa2 	bl	80027f0 <SysTick_Config>
 80028ac:	4603      	mov	r3, r0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}

080028b6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b084      	sub	sp, #16
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028c4:	f7ff feb6 	bl	8002634 <HAL_GetTick>
 80028c8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d008      	beq.n	80028e8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2280      	movs	r2, #128	@ 0x80
 80028da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e052      	b.n	800298e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f022 0216 	bic.w	r2, r2, #22
 80028f6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	695a      	ldr	r2, [r3, #20]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002906:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290c:	2b00      	cmp	r3, #0
 800290e:	d103      	bne.n	8002918 <HAL_DMA_Abort+0x62>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002914:	2b00      	cmp	r3, #0
 8002916:	d007      	beq.n	8002928 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0208 	bic.w	r2, r2, #8
 8002926:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f022 0201 	bic.w	r2, r2, #1
 8002936:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002938:	e013      	b.n	8002962 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800293a:	f7ff fe7b 	bl	8002634 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b05      	cmp	r3, #5
 8002946:	d90c      	bls.n	8002962 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2220      	movs	r2, #32
 800294c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2203      	movs	r2, #3
 8002952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e015      	b.n	800298e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1e4      	bne.n	800293a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	223f      	movs	r2, #63	@ 0x3f
 8002976:	409a      	lsls	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d004      	beq.n	80029b4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2280      	movs	r2, #128	@ 0x80
 80029ae:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e00c      	b.n	80029ce <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2205      	movs	r2, #5
 80029b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f022 0201 	bic.w	r2, r2, #1
 80029ca:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029cc:	2300      	movs	r3, #0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
	...

080029dc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d101      	bne.n	80029ee <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e086      	b.n	8002afc <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d106      	bne.n	8002a06 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2223      	movs	r2, #35	@ 0x23
 80029fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7ff fafd 	bl	8002000 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a06:	4b3f      	ldr	r3, [pc, #252]	@ (8002b04 <HAL_ETH_Init+0x128>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0a:	4a3e      	ldr	r2, [pc, #248]	@ (8002b04 <HAL_ETH_Init+0x128>)
 8002a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a12:	4b3c      	ldr	r3, [pc, #240]	@ (8002b04 <HAL_ETH_Init+0x128>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a1a:	60bb      	str	r3, [r7, #8]
 8002a1c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002a1e:	4b3a      	ldr	r3, [pc, #232]	@ (8002b08 <HAL_ETH_Init+0x12c>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	4a39      	ldr	r2, [pc, #228]	@ (8002b08 <HAL_ETH_Init+0x12c>)
 8002a24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002a28:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002a2a:	4b37      	ldr	r3, [pc, #220]	@ (8002b08 <HAL_ETH_Init+0x12c>)
 8002a2c:	685a      	ldr	r2, [r3, #4]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	4935      	ldr	r1, [pc, #212]	@ (8002b08 <HAL_ETH_Init+0x12c>)
 8002a34:	4313      	orrs	r3, r2
 8002a36:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002a38:	4b33      	ldr	r3, [pc, #204]	@ (8002b08 <HAL_ETH_Init+0x12c>)
 8002a3a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6812      	ldr	r2, [r2, #0]
 8002a4a:	f043 0301 	orr.w	r3, r3, #1
 8002a4e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a52:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a54:	f7ff fdee 	bl	8002634 <HAL_GetTick>
 8002a58:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a5a:	e011      	b.n	8002a80 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002a5c:	f7ff fdea 	bl	8002634 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002a6a:	d909      	bls.n	8002a80 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2204      	movs	r2, #4
 8002a70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	22e0      	movs	r2, #224	@ 0xe0
 8002a78:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e03d      	b.n	8002afc <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1e4      	bne.n	8002a5c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f97a 	bl	8002d8c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 fa25 	bl	8002ee8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 fa7b 	bl	8002f9a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	2100      	movs	r1, #0
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 f9e3 	bl	8002e78 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002ac0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b0f      	ldr	r3, [pc, #60]	@ (8002b0c <HAL_ETH_Init+0x130>)
 8002ad0:	430b      	orrs	r3, r1
 8002ad2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002ae6:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2210      	movs	r2, #16
 8002af6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40013800 	.word	0x40013800
 8002b0c:	00020060 	.word	0x00020060

08002b10 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002b22:	68fa      	ldr	r2, [r7, #12]
 8002b24:	4b53      	ldr	r3, [pc, #332]	@ (8002c74 <ETH_SetMACConfig+0x164>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	7b9b      	ldrb	r3, [r3, #14]
 8002b2e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	7c12      	ldrb	r2, [r2, #16]
 8002b34:	2a00      	cmp	r2, #0
 8002b36:	d102      	bne.n	8002b3e <ETH_SetMACConfig+0x2e>
 8002b38:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002b3c:	e000      	b.n	8002b40 <ETH_SetMACConfig+0x30>
 8002b3e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002b40:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	7c52      	ldrb	r2, [r2, #17]
 8002b46:	2a00      	cmp	r2, #0
 8002b48:	d102      	bne.n	8002b50 <ETH_SetMACConfig+0x40>
 8002b4a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002b4e:	e000      	b.n	8002b52 <ETH_SetMACConfig+0x42>
 8002b50:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002b52:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002b58:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	7fdb      	ldrb	r3, [r3, #31]
 8002b5e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002b60:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002b66:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	7f92      	ldrb	r2, [r2, #30]
 8002b6c:	2a00      	cmp	r2, #0
 8002b6e:	d102      	bne.n	8002b76 <ETH_SetMACConfig+0x66>
 8002b70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b74:	e000      	b.n	8002b78 <ETH_SetMACConfig+0x68>
 8002b76:	2200      	movs	r2, #0
                        macconf->Speed |
 8002b78:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	7f1b      	ldrb	r3, [r3, #28]
 8002b7e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002b80:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002b86:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	791b      	ldrb	r3, [r3, #4]
 8002b8c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002b8e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002b90:	683a      	ldr	r2, [r7, #0]
 8002b92:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002b96:	2a00      	cmp	r2, #0
 8002b98:	d102      	bne.n	8002ba0 <ETH_SetMACConfig+0x90>
 8002b9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b9e:	e000      	b.n	8002ba2 <ETH_SetMACConfig+0x92>
 8002ba0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002ba2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	7bdb      	ldrb	r3, [r3, #15]
 8002ba8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002baa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002bb0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002bb8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	68fa      	ldr	r2, [r7, #12]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002bd2:	2001      	movs	r0, #1
 8002bd4:	f7ff fd3a 	bl	800264c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	699b      	ldr	r3, [r3, #24]
 8002be6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002bee:	4013      	ands	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bf6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002bfe:	2a00      	cmp	r2, #0
 8002c00:	d101      	bne.n	8002c06 <ETH_SetMACConfig+0xf6>
 8002c02:	2280      	movs	r2, #128	@ 0x80
 8002c04:	e000      	b.n	8002c08 <ETH_SetMACConfig+0xf8>
 8002c06:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c08:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002c0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002c16:	2a01      	cmp	r2, #1
 8002c18:	d101      	bne.n	8002c1e <ETH_SetMACConfig+0x10e>
 8002c1a:	2208      	movs	r2, #8
 8002c1c:	e000      	b.n	8002c20 <ETH_SetMACConfig+0x110>
 8002c1e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002c20:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002c22:	683a      	ldr	r2, [r7, #0]
 8002c24:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002c28:	2a01      	cmp	r2, #1
 8002c2a:	d101      	bne.n	8002c30 <ETH_SetMACConfig+0x120>
 8002c2c:	2204      	movs	r2, #4
 8002c2e:	e000      	b.n	8002c32 <ETH_SetMACConfig+0x122>
 8002c30:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002c32:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002c3a:	2a01      	cmp	r2, #1
 8002c3c:	d101      	bne.n	8002c42 <ETH_SetMACConfig+0x132>
 8002c3e:	2202      	movs	r2, #2
 8002c40:	e000      	b.n	8002c44 <ETH_SetMACConfig+0x134>
 8002c42:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002c44:	4313      	orrs	r3, r2
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68fa      	ldr	r2, [r7, #12]
 8002c52:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002c5c:	2001      	movs	r0, #1
 8002c5e:	f7ff fcf5 	bl	800264c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	619a      	str	r2, [r3, #24]
}
 8002c6a:	bf00      	nop
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	fd20810f 	.word	0xfd20810f

08002c78 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4b3d      	ldr	r3, [pc, #244]	@ (8002d88 <ETH_SetDMAConfig+0x110>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	7b1b      	ldrb	r3, [r3, #12]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d102      	bne.n	8002ca4 <ETH_SetDMAConfig+0x2c>
 8002c9e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002ca2:	e000      	b.n	8002ca6 <ETH_SetDMAConfig+0x2e>
 8002ca4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	7b5b      	ldrb	r3, [r3, #13]
 8002caa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002cac:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002cae:	683a      	ldr	r2, [r7, #0]
 8002cb0:	7f52      	ldrb	r2, [r2, #29]
 8002cb2:	2a00      	cmp	r2, #0
 8002cb4:	d102      	bne.n	8002cbc <ETH_SetDMAConfig+0x44>
 8002cb6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002cba:	e000      	b.n	8002cbe <ETH_SetDMAConfig+0x46>
 8002cbc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002cbe:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	7b9b      	ldrb	r3, [r3, #14]
 8002cc4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002cc6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002ccc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	7f1b      	ldrb	r3, [r3, #28]
 8002cd2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002cd4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	7f9b      	ldrb	r3, [r3, #30]
 8002cda:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002cdc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002ce2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cea:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002cec:	4313      	orrs	r3, r2
 8002cee:	68fa      	ldr	r2, [r7, #12]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d0e:	2001      	movs	r0, #1
 8002d10:	f7ff fc9c 	bl	800264c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	791b      	ldrb	r3, [r3, #4]
 8002d26:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d2c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002d32:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002d38:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d40:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002d42:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d48:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002d4a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002d50:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6812      	ldr	r2, [r2, #0]
 8002d56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d5a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d5e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	f7ff fc6d 	bl	800264c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6013      	str	r3, [r2, #0]
}
 8002d80:	bf00      	nop
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	f8de3f23 	.word	0xf8de3f23

08002d8c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b0a6      	sub	sp, #152	@ 0x98
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002d94:	2301      	movs	r3, #1
 8002d96:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002da0:	2300      	movs	r3, #0
 8002da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002da4:	2300      	movs	r3, #0
 8002da6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002daa:	2301      	movs	r3, #1
 8002dac:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002db0:	2300      	movs	r3, #0
 8002db2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002db6:	2301      	movs	r3, #1
 8002db8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002de2:	2300      	movs	r3, #0
 8002de4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002de8:	2300      	movs	r3, #0
 8002dea:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002dee:	2300      	movs	r3, #0
 8002df0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002df4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002df8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002dfa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002e00:	2300      	movs	r3, #0
 8002e02:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002e06:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f7ff fe7f 	bl	8002b10 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002e12:	2301      	movs	r3, #1
 8002e14:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002e16:	2301      	movs	r3, #1
 8002e18:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002e20:	2301      	movs	r3, #1
 8002e22:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002e34:	2300      	movs	r3, #0
 8002e36:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002e42:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e46:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002e48:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e4c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002e4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e52:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002e54:	2301      	movs	r3, #1
 8002e56:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002e62:	f107 0308 	add.w	r3, r7, #8
 8002e66:	4619      	mov	r1, r3
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f7ff ff05 	bl	8002c78 <ETH_SetDMAConfig>
}
 8002e6e:	bf00      	nop
 8002e70:	3798      	adds	r7, #152	@ 0x98
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
	...

08002e78 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b087      	sub	sp, #28
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3305      	adds	r3, #5
 8002e88:	781b      	ldrb	r3, [r3, #0]
 8002e8a:	021b      	lsls	r3, r3, #8
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	3204      	adds	r2, #4
 8002e90:	7812      	ldrb	r2, [r2, #0]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002e96:	68ba      	ldr	r2, [r7, #8]
 8002e98:	4b11      	ldr	r3, [pc, #68]	@ (8002ee0 <ETH_MACAddressConfig+0x68>)
 8002e9a:	4413      	add	r3, r2
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	3303      	adds	r3, #3
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	061a      	lsls	r2, r3, #24
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	3302      	adds	r3, #2
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	041b      	lsls	r3, r3, #16
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	7812      	ldrb	r2, [r2, #0]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002ec6:	68ba      	ldr	r2, [r7, #8]
 8002ec8:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <ETH_MACAddressConfig+0x6c>)
 8002eca:	4413      	add	r3, r2
 8002ecc:	461a      	mov	r2, r3
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	6013      	str	r3, [r2, #0]
}
 8002ed2:	bf00      	nop
 8002ed4:	371c      	adds	r7, #28
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	40028040 	.word	0x40028040
 8002ee4:	40028044 	.word	0x40028044

08002ee8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60fb      	str	r3, [r7, #12]
 8002ef4:	e03e      	b.n	8002f74 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68d9      	ldr	r1, [r3, #12]
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	440b      	add	r3, r1
 8002f06:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2200      	movs	r2, #0
 8002f12:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002f20:	68b9      	ldr	r1, [r7, #8]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	3206      	adds	r2, #6
 8002f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d80c      	bhi.n	8002f58 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68d9      	ldr	r1, [r3, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	4613      	mov	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	440b      	add	r3, r1
 8002f50:	461a      	mov	r2, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	60da      	str	r2, [r3, #12]
 8002f56:	e004      	b.n	8002f62 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	3301      	adds	r3, #1
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2b03      	cmp	r3, #3
 8002f78:	d9bd      	bls.n	8002ef6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68da      	ldr	r2, [r3, #12]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f8c:	611a      	str	r2, [r3, #16]
}
 8002f8e:	bf00      	nop
 8002f90:	3714      	adds	r7, #20
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	b085      	sub	sp, #20
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	e048      	b.n	800303a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6919      	ldr	r1, [r3, #16]
 8002fac:	68fa      	ldr	r2, [r7, #12]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	00db      	lsls	r3, r3, #3
 8002fb6:	440b      	add	r3, r1
 8002fb8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002fe4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002ffe:	68b9      	ldr	r1, [r7, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	3212      	adds	r2, #18
 8003006:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2b02      	cmp	r3, #2
 800300e:	d80c      	bhi.n	800302a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6919      	ldr	r1, [r3, #16]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1c5a      	adds	r2, r3, #1
 8003018:	4613      	mov	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	4413      	add	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	440b      	add	r3, r1
 8003022:	461a      	mov	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	60da      	str	r2, [r3, #12]
 8003028:	e004      	b.n	8003034 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	461a      	mov	r2, r3
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	3301      	adds	r3, #1
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2b03      	cmp	r3, #3
 800303e:	d9b3      	bls.n	8002fa8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2200      	movs	r2, #0
 8003056:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	691a      	ldr	r2, [r3, #16]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800306a:	60da      	str	r2, [r3, #12]
}
 800306c:	bf00      	nop
 800306e:	3714      	adds	r7, #20
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003078:	b480      	push	{r7}
 800307a:	b089      	sub	sp, #36	@ 0x24
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003082:	2300      	movs	r3, #0
 8003084:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800308a:	2300      	movs	r3, #0
 800308c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800308e:	2300      	movs	r3, #0
 8003090:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003092:	2300      	movs	r3, #0
 8003094:	61fb      	str	r3, [r7, #28]
 8003096:	e175      	b.n	8003384 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003098:	2201      	movs	r2, #1
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	4013      	ands	r3, r2
 80030aa:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	f040 8164 	bne.w	800337e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d005      	beq.n	80030ce <HAL_GPIO_Init+0x56>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d130      	bne.n	8003130 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	2203      	movs	r2, #3
 80030da:	fa02 f303 	lsl.w	r3, r2, r3
 80030de:	43db      	mvns	r3, r3
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	4013      	ands	r3, r2
 80030e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	fa02 f303 	lsl.w	r3, r2, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003104:	2201      	movs	r2, #1
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	69ba      	ldr	r2, [r7, #24]
 8003110:	4013      	ands	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	091b      	lsrs	r3, r3, #4
 800311a:	f003 0201 	and.w	r2, r3, #1
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	fa02 f303 	lsl.w	r3, r2, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f003 0303 	and.w	r3, r3, #3
 8003138:	2b03      	cmp	r3, #3
 800313a:	d017      	beq.n	800316c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	2203      	movs	r2, #3
 8003148:	fa02 f303 	lsl.w	r3, r2, r3
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4313      	orrs	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	2b02      	cmp	r3, #2
 8003176:	d123      	bne.n	80031c0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	08da      	lsrs	r2, r3, #3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	3208      	adds	r2, #8
 8003180:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	220f      	movs	r2, #15
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	691a      	ldr	r2, [r3, #16]
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	f003 0307 	and.w	r3, r3, #7
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	fa02 f303 	lsl.w	r3, r2, r3
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	08da      	lsrs	r2, r3, #3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	3208      	adds	r2, #8
 80031ba:	69b9      	ldr	r1, [r7, #24]
 80031bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	2203      	movs	r2, #3
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f003 0203 	and.w	r2, r3, #3
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 80be 	beq.w	800337e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003202:	4b66      	ldr	r3, [pc, #408]	@ (800339c <HAL_GPIO_Init+0x324>)
 8003204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003206:	4a65      	ldr	r2, [pc, #404]	@ (800339c <HAL_GPIO_Init+0x324>)
 8003208:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800320c:	6453      	str	r3, [r2, #68]	@ 0x44
 800320e:	4b63      	ldr	r3, [pc, #396]	@ (800339c <HAL_GPIO_Init+0x324>)
 8003210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003212:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800321a:	4a61      	ldr	r2, [pc, #388]	@ (80033a0 <HAL_GPIO_Init+0x328>)
 800321c:	69fb      	ldr	r3, [r7, #28]
 800321e:	089b      	lsrs	r3, r3, #2
 8003220:	3302      	adds	r3, #2
 8003222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003226:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	f003 0303 	and.w	r3, r3, #3
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	220f      	movs	r2, #15
 8003232:	fa02 f303 	lsl.w	r3, r2, r3
 8003236:	43db      	mvns	r3, r3
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	4013      	ands	r3, r2
 800323c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a58      	ldr	r2, [pc, #352]	@ (80033a4 <HAL_GPIO_Init+0x32c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d037      	beq.n	80032b6 <HAL_GPIO_Init+0x23e>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a57      	ldr	r2, [pc, #348]	@ (80033a8 <HAL_GPIO_Init+0x330>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d031      	beq.n	80032b2 <HAL_GPIO_Init+0x23a>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a56      	ldr	r2, [pc, #344]	@ (80033ac <HAL_GPIO_Init+0x334>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d02b      	beq.n	80032ae <HAL_GPIO_Init+0x236>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a55      	ldr	r2, [pc, #340]	@ (80033b0 <HAL_GPIO_Init+0x338>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d025      	beq.n	80032aa <HAL_GPIO_Init+0x232>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a54      	ldr	r2, [pc, #336]	@ (80033b4 <HAL_GPIO_Init+0x33c>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d01f      	beq.n	80032a6 <HAL_GPIO_Init+0x22e>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a53      	ldr	r2, [pc, #332]	@ (80033b8 <HAL_GPIO_Init+0x340>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d019      	beq.n	80032a2 <HAL_GPIO_Init+0x22a>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a52      	ldr	r2, [pc, #328]	@ (80033bc <HAL_GPIO_Init+0x344>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d013      	beq.n	800329e <HAL_GPIO_Init+0x226>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a51      	ldr	r2, [pc, #324]	@ (80033c0 <HAL_GPIO_Init+0x348>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d00d      	beq.n	800329a <HAL_GPIO_Init+0x222>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a50      	ldr	r2, [pc, #320]	@ (80033c4 <HAL_GPIO_Init+0x34c>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d007      	beq.n	8003296 <HAL_GPIO_Init+0x21e>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a4f      	ldr	r2, [pc, #316]	@ (80033c8 <HAL_GPIO_Init+0x350>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d101      	bne.n	8003292 <HAL_GPIO_Init+0x21a>
 800328e:	2309      	movs	r3, #9
 8003290:	e012      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 8003292:	230a      	movs	r3, #10
 8003294:	e010      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 8003296:	2308      	movs	r3, #8
 8003298:	e00e      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 800329a:	2307      	movs	r3, #7
 800329c:	e00c      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 800329e:	2306      	movs	r3, #6
 80032a0:	e00a      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 80032a2:	2305      	movs	r3, #5
 80032a4:	e008      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 80032a6:	2304      	movs	r3, #4
 80032a8:	e006      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 80032aa:	2303      	movs	r3, #3
 80032ac:	e004      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e002      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <HAL_GPIO_Init+0x240>
 80032b6:	2300      	movs	r3, #0
 80032b8:	69fa      	ldr	r2, [r7, #28]
 80032ba:	f002 0203 	and.w	r2, r2, #3
 80032be:	0092      	lsls	r2, r2, #2
 80032c0:	4093      	lsls	r3, r2
 80032c2:	69ba      	ldr	r2, [r7, #24]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80032c8:	4935      	ldr	r1, [pc, #212]	@ (80033a0 <HAL_GPIO_Init+0x328>)
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	089b      	lsrs	r3, r3, #2
 80032ce:	3302      	adds	r3, #2
 80032d0:	69ba      	ldr	r2, [r7, #24]
 80032d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032d6:	4b3d      	ldr	r3, [pc, #244]	@ (80033cc <HAL_GPIO_Init+0x354>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	43db      	mvns	r3, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d003      	beq.n	80032fa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032fa:	4a34      	ldr	r2, [pc, #208]	@ (80033cc <HAL_GPIO_Init+0x354>)
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003300:	4b32      	ldr	r3, [pc, #200]	@ (80033cc <HAL_GPIO_Init+0x354>)
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003318:	2b00      	cmp	r3, #0
 800331a:	d003      	beq.n	8003324 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003324:	4a29      	ldr	r2, [pc, #164]	@ (80033cc <HAL_GPIO_Init+0x354>)
 8003326:	69bb      	ldr	r3, [r7, #24]
 8003328:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800332a:	4b28      	ldr	r3, [pc, #160]	@ (80033cc <HAL_GPIO_Init+0x354>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	43db      	mvns	r3, r3
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	4013      	ands	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	4313      	orrs	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800334e:	4a1f      	ldr	r2, [pc, #124]	@ (80033cc <HAL_GPIO_Init+0x354>)
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003354:	4b1d      	ldr	r3, [pc, #116]	@ (80033cc <HAL_GPIO_Init+0x354>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	43db      	mvns	r3, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4013      	ands	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d003      	beq.n	8003378 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	4313      	orrs	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003378:	4a14      	ldr	r2, [pc, #80]	@ (80033cc <HAL_GPIO_Init+0x354>)
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	3301      	adds	r3, #1
 8003382:	61fb      	str	r3, [r7, #28]
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	2b0f      	cmp	r3, #15
 8003388:	f67f ae86 	bls.w	8003098 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800338c:	bf00      	nop
 800338e:	bf00      	nop
 8003390:	3724      	adds	r7, #36	@ 0x24
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800
 80033a0:	40013800 	.word	0x40013800
 80033a4:	40020000 	.word	0x40020000
 80033a8:	40020400 	.word	0x40020400
 80033ac:	40020800 	.word	0x40020800
 80033b0:	40020c00 	.word	0x40020c00
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40021400 	.word	0x40021400
 80033bc:	40021800 	.word	0x40021800
 80033c0:	40021c00 	.word	0x40021c00
 80033c4:	40022000 	.word	0x40022000
 80033c8:	40022400 	.word	0x40022400
 80033cc:	40013c00 	.word	0x40013c00

080033d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	807b      	strh	r3, [r7, #2]
 80033dc:	4613      	mov	r3, r2
 80033de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033e0:	787b      	ldrb	r3, [r7, #1]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033e6:	887a      	ldrh	r2, [r7, #2]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80033ec:	e003      	b.n	80033f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80033ee:	887b      	ldrh	r3, [r7, #2]
 80033f0:	041a      	lsls	r2, r3, #16
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	619a      	str	r2, [r3, #24]
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003402:	b480      	push	{r7}
 8003404:	b085      	sub	sp, #20
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
 800340a:	460b      	mov	r3, r1
 800340c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003414:	887a      	ldrh	r2, [r7, #2]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	4013      	ands	r3, r2
 800341a:	041a      	lsls	r2, r3, #16
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	43d9      	mvns	r1, r3
 8003420:	887b      	ldrh	r3, [r7, #2]
 8003422:	400b      	ands	r3, r1
 8003424:	431a      	orrs	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	619a      	str	r2, [r3, #24]
}
 800342a:	bf00      	nop
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
	...

08003438 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800343c:	4b05      	ldr	r3, [pc, #20]	@ (8003454 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a04      	ldr	r2, [pc, #16]	@ (8003454 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003442:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003446:	6013      	str	r3, [r2, #0]
}
 8003448:	bf00      	nop
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	40007000 	.word	0x40007000

08003458 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b086      	sub	sp, #24
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003460:	2300      	movs	r3, #0
 8003462:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e291      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b00      	cmp	r3, #0
 8003478:	f000 8087 	beq.w	800358a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800347c:	4b96      	ldr	r3, [pc, #600]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 030c 	and.w	r3, r3, #12
 8003484:	2b04      	cmp	r3, #4
 8003486:	d00c      	beq.n	80034a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003488:	4b93      	ldr	r3, [pc, #588]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f003 030c 	and.w	r3, r3, #12
 8003490:	2b08      	cmp	r3, #8
 8003492:	d112      	bne.n	80034ba <HAL_RCC_OscConfig+0x62>
 8003494:	4b90      	ldr	r3, [pc, #576]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800349c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034a0:	d10b      	bne.n	80034ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a2:	4b8d      	ldr	r3, [pc, #564]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d06c      	beq.n	8003588 <HAL_RCC_OscConfig+0x130>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d168      	bne.n	8003588 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e26b      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034c2:	d106      	bne.n	80034d2 <HAL_RCC_OscConfig+0x7a>
 80034c4:	4b84      	ldr	r3, [pc, #528]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a83      	ldr	r2, [pc, #524]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80034ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	e02e      	b.n	8003530 <HAL_RCC_OscConfig+0xd8>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10c      	bne.n	80034f4 <HAL_RCC_OscConfig+0x9c>
 80034da:	4b7f      	ldr	r3, [pc, #508]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a7e      	ldr	r2, [pc, #504]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80034e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034e4:	6013      	str	r3, [r2, #0]
 80034e6:	4b7c      	ldr	r3, [pc, #496]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a7b      	ldr	r2, [pc, #492]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80034ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	e01d      	b.n	8003530 <HAL_RCC_OscConfig+0xd8>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034fc:	d10c      	bne.n	8003518 <HAL_RCC_OscConfig+0xc0>
 80034fe:	4b76      	ldr	r3, [pc, #472]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a75      	ldr	r2, [pc, #468]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003508:	6013      	str	r3, [r2, #0]
 800350a:	4b73      	ldr	r3, [pc, #460]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a72      	ldr	r2, [pc, #456]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	e00b      	b.n	8003530 <HAL_RCC_OscConfig+0xd8>
 8003518:	4b6f      	ldr	r3, [pc, #444]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a6e      	ldr	r2, [pc, #440]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800351e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003522:	6013      	str	r3, [r2, #0]
 8003524:	4b6c      	ldr	r3, [pc, #432]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a6b      	ldr	r2, [pc, #428]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800352a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800352e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d013      	beq.n	8003560 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003538:	f7ff f87c 	bl	8002634 <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003540:	f7ff f878 	bl	8002634 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b64      	cmp	r3, #100	@ 0x64
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e21f      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003552:	4b61      	ldr	r3, [pc, #388]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0f0      	beq.n	8003540 <HAL_RCC_OscConfig+0xe8>
 800355e:	e014      	b.n	800358a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003560:	f7ff f868 	bl	8002634 <HAL_GetTick>
 8003564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003566:	e008      	b.n	800357a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003568:	f7ff f864 	bl	8002634 <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	693b      	ldr	r3, [r7, #16]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b64      	cmp	r3, #100	@ 0x64
 8003574:	d901      	bls.n	800357a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e20b      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800357a:	4b57      	ldr	r3, [pc, #348]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d1f0      	bne.n	8003568 <HAL_RCC_OscConfig+0x110>
 8003586:	e000      	b.n	800358a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d069      	beq.n	800366a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003596:	4b50      	ldr	r3, [pc, #320]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 030c 	and.w	r3, r3, #12
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00b      	beq.n	80035ba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035a2:	4b4d      	ldr	r3, [pc, #308]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f003 030c 	and.w	r3, r3, #12
 80035aa:	2b08      	cmp	r3, #8
 80035ac:	d11c      	bne.n	80035e8 <HAL_RCC_OscConfig+0x190>
 80035ae:	4b4a      	ldr	r3, [pc, #296]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d116      	bne.n	80035e8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ba:	4b47      	ldr	r3, [pc, #284]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d005      	beq.n	80035d2 <HAL_RCC_OscConfig+0x17a>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d001      	beq.n	80035d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e1df      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d2:	4b41      	ldr	r3, [pc, #260]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	00db      	lsls	r3, r3, #3
 80035e0:	493d      	ldr	r1, [pc, #244]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035e6:	e040      	b.n	800366a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d023      	beq.n	8003638 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035f0:	4b39      	ldr	r3, [pc, #228]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a38      	ldr	r2, [pc, #224]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80035f6:	f043 0301 	orr.w	r3, r3, #1
 80035fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fc:	f7ff f81a 	bl	8002634 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003604:	f7ff f816 	bl	8002634 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e1bd      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003616:	4b30      	ldr	r3, [pc, #192]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003622:	4b2d      	ldr	r3, [pc, #180]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	4929      	ldr	r1, [pc, #164]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003632:	4313      	orrs	r3, r2
 8003634:	600b      	str	r3, [r1, #0]
 8003636:	e018      	b.n	800366a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003638:	4b27      	ldr	r3, [pc, #156]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a26      	ldr	r2, [pc, #152]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 800363e:	f023 0301 	bic.w	r3, r3, #1
 8003642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003644:	f7fe fff6 	bl	8002634 <HAL_GetTick>
 8003648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800364a:	e008      	b.n	800365e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800364c:	f7fe fff2 	bl	8002634 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	693b      	ldr	r3, [r7, #16]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	2b02      	cmp	r3, #2
 8003658:	d901      	bls.n	800365e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e199      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800365e:	4b1e      	ldr	r3, [pc, #120]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1f0      	bne.n	800364c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0308 	and.w	r3, r3, #8
 8003672:	2b00      	cmp	r3, #0
 8003674:	d038      	beq.n	80036e8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d019      	beq.n	80036b2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800367e:	4b16      	ldr	r3, [pc, #88]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003680:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003682:	4a15      	ldr	r2, [pc, #84]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 8003684:	f043 0301 	orr.w	r3, r3, #1
 8003688:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800368a:	f7fe ffd3 	bl	8002634 <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003692:	f7fe ffcf 	bl	8002634 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e176      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036a4:	4b0c      	ldr	r3, [pc, #48]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80036a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036a8:	f003 0302 	and.w	r3, r3, #2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0f0      	beq.n	8003692 <HAL_RCC_OscConfig+0x23a>
 80036b0:	e01a      	b.n	80036e8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036b2:	4b09      	ldr	r3, [pc, #36]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80036b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036b6:	4a08      	ldr	r2, [pc, #32]	@ (80036d8 <HAL_RCC_OscConfig+0x280>)
 80036b8:	f023 0301 	bic.w	r3, r3, #1
 80036bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036be:	f7fe ffb9 	bl	8002634 <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036c4:	e00a      	b.n	80036dc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c6:	f7fe ffb5 	bl	8002634 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d903      	bls.n	80036dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e15c      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
 80036d8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036dc:	4b91      	ldr	r3, [pc, #580]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80036de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1ee      	bne.n	80036c6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	f000 80a4 	beq.w	800383e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036f6:	4b8b      	ldr	r3, [pc, #556]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d10d      	bne.n	800371e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003702:	4b88      	ldr	r3, [pc, #544]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003706:	4a87      	ldr	r2, [pc, #540]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800370c:	6413      	str	r3, [r2, #64]	@ 0x40
 800370e:	4b85      	ldr	r3, [pc, #532]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003716:	60bb      	str	r3, [r7, #8]
 8003718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800371a:	2301      	movs	r3, #1
 800371c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800371e:	4b82      	ldr	r3, [pc, #520]	@ (8003928 <HAL_RCC_OscConfig+0x4d0>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003726:	2b00      	cmp	r3, #0
 8003728:	d118      	bne.n	800375c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800372a:	4b7f      	ldr	r3, [pc, #508]	@ (8003928 <HAL_RCC_OscConfig+0x4d0>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a7e      	ldr	r2, [pc, #504]	@ (8003928 <HAL_RCC_OscConfig+0x4d0>)
 8003730:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003736:	f7fe ff7d 	bl	8002634 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800373c:	e008      	b.n	8003750 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800373e:	f7fe ff79 	bl	8002634 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b64      	cmp	r3, #100	@ 0x64
 800374a:	d901      	bls.n	8003750 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e120      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003750:	4b75      	ldr	r3, [pc, #468]	@ (8003928 <HAL_RCC_OscConfig+0x4d0>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003758:	2b00      	cmp	r3, #0
 800375a:	d0f0      	beq.n	800373e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d106      	bne.n	8003772 <HAL_RCC_OscConfig+0x31a>
 8003764:	4b6f      	ldr	r3, [pc, #444]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003768:	4a6e      	ldr	r2, [pc, #440]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 800376a:	f043 0301 	orr.w	r3, r3, #1
 800376e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003770:	e02d      	b.n	80037ce <HAL_RCC_OscConfig+0x376>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10c      	bne.n	8003794 <HAL_RCC_OscConfig+0x33c>
 800377a:	4b6a      	ldr	r3, [pc, #424]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 800377c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377e:	4a69      	ldr	r2, [pc, #420]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003780:	f023 0301 	bic.w	r3, r3, #1
 8003784:	6713      	str	r3, [r2, #112]	@ 0x70
 8003786:	4b67      	ldr	r3, [pc, #412]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800378a:	4a66      	ldr	r2, [pc, #408]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 800378c:	f023 0304 	bic.w	r3, r3, #4
 8003790:	6713      	str	r3, [r2, #112]	@ 0x70
 8003792:	e01c      	b.n	80037ce <HAL_RCC_OscConfig+0x376>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	2b05      	cmp	r3, #5
 800379a:	d10c      	bne.n	80037b6 <HAL_RCC_OscConfig+0x35e>
 800379c:	4b61      	ldr	r3, [pc, #388]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 800379e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037a0:	4a60      	ldr	r2, [pc, #384]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037a2:	f043 0304 	orr.w	r3, r3, #4
 80037a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037a8:	4b5e      	ldr	r3, [pc, #376]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ac:	4a5d      	ldr	r2, [pc, #372]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b4:	e00b      	b.n	80037ce <HAL_RCC_OscConfig+0x376>
 80037b6:	4b5b      	ldr	r3, [pc, #364]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ba:	4a5a      	ldr	r2, [pc, #360]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037bc:	f023 0301 	bic.w	r3, r3, #1
 80037c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037c2:	4b58      	ldr	r3, [pc, #352]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c6:	4a57      	ldr	r2, [pc, #348]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037c8:	f023 0304 	bic.w	r3, r3, #4
 80037cc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d015      	beq.n	8003802 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d6:	f7fe ff2d 	bl	8002634 <HAL_GetTick>
 80037da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037dc:	e00a      	b.n	80037f4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037de:	f7fe ff29 	bl	8002634 <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	693b      	ldr	r3, [r7, #16]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d901      	bls.n	80037f4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e0ce      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f4:	4b4b      	ldr	r3, [pc, #300]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80037f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d0ee      	beq.n	80037de <HAL_RCC_OscConfig+0x386>
 8003800:	e014      	b.n	800382c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003802:	f7fe ff17 	bl	8002634 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003808:	e00a      	b.n	8003820 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800380a:	f7fe ff13 	bl	8002634 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003818:	4293      	cmp	r3, r2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e0b8      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003820:	4b40      	ldr	r3, [pc, #256]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1ee      	bne.n	800380a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800382c:	7dfb      	ldrb	r3, [r7, #23]
 800382e:	2b01      	cmp	r3, #1
 8003830:	d105      	bne.n	800383e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003832:	4b3c      	ldr	r3, [pc, #240]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	4a3b      	ldr	r2, [pc, #236]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003838:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800383c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	2b00      	cmp	r3, #0
 8003844:	f000 80a4 	beq.w	8003990 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003848:	4b36      	ldr	r3, [pc, #216]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f003 030c 	and.w	r3, r3, #12
 8003850:	2b08      	cmp	r3, #8
 8003852:	d06b      	beq.n	800392c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	2b02      	cmp	r3, #2
 800385a:	d149      	bne.n	80038f0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800385c:	4b31      	ldr	r3, [pc, #196]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a30      	ldr	r2, [pc, #192]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003862:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003866:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003868:	f7fe fee4 	bl	8002634 <HAL_GetTick>
 800386c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800386e:	e008      	b.n	8003882 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003870:	f7fe fee0 	bl	8002634 <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d901      	bls.n	8003882 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e087      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003882:	4b28      	ldr	r3, [pc, #160]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1f0      	bne.n	8003870 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	69da      	ldr	r2, [r3, #28]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a1b      	ldr	r3, [r3, #32]
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389c:	019b      	lsls	r3, r3, #6
 800389e:	431a      	orrs	r2, r3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038a4:	085b      	lsrs	r3, r3, #1
 80038a6:	3b01      	subs	r3, #1
 80038a8:	041b      	lsls	r3, r3, #16
 80038aa:	431a      	orrs	r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b0:	061b      	lsls	r3, r3, #24
 80038b2:	4313      	orrs	r3, r2
 80038b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80038b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80038ba:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038bc:	4b19      	ldr	r3, [pc, #100]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a18      	ldr	r2, [pc, #96]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80038c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c8:	f7fe feb4 	bl	8002634 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d0:	f7fe feb0 	bl	8002634 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e057      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e2:	4b10      	ldr	r3, [pc, #64]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d0f0      	beq.n	80038d0 <HAL_RCC_OscConfig+0x478>
 80038ee:	e04f      	b.n	8003990 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 80038f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038fc:	f7fe fe9a 	bl	8002634 <HAL_GetTick>
 8003900:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003902:	e008      	b.n	8003916 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003904:	f7fe fe96 	bl	8002634 <HAL_GetTick>
 8003908:	4602      	mov	r2, r0
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	2b02      	cmp	r3, #2
 8003910:	d901      	bls.n	8003916 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e03d      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003916:	4b03      	ldr	r3, [pc, #12]	@ (8003924 <HAL_RCC_OscConfig+0x4cc>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1f0      	bne.n	8003904 <HAL_RCC_OscConfig+0x4ac>
 8003922:	e035      	b.n	8003990 <HAL_RCC_OscConfig+0x538>
 8003924:	40023800 	.word	0x40023800
 8003928:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800392c:	4b1b      	ldr	r3, [pc, #108]	@ (800399c <HAL_RCC_OscConfig+0x544>)
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d028      	beq.n	800398c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003944:	429a      	cmp	r2, r3
 8003946:	d121      	bne.n	800398c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003952:	429a      	cmp	r2, r3
 8003954:	d11a      	bne.n	800398c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800395c:	4013      	ands	r3, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003962:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003964:	4293      	cmp	r3, r2
 8003966:	d111      	bne.n	800398c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003972:	085b      	lsrs	r3, r3, #1
 8003974:	3b01      	subs	r3, #1
 8003976:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003978:	429a      	cmp	r2, r3
 800397a:	d107      	bne.n	800398c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003986:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	40023800 	.word	0x40023800

080039a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80039aa:	2300      	movs	r3, #0
 80039ac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d101      	bne.n	80039b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e0d0      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 030f 	and.w	r3, r3, #15
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d910      	bls.n	80039e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039c6:	4b67      	ldr	r3, [pc, #412]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f023 020f 	bic.w	r2, r3, #15
 80039ce:	4965      	ldr	r1, [pc, #404]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d6:	4b63      	ldr	r3, [pc, #396]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	683a      	ldr	r2, [r7, #0]
 80039e0:	429a      	cmp	r2, r3
 80039e2:	d001      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0b8      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d020      	beq.n	8003a36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0304 	and.w	r3, r3, #4
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d005      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a00:	4b59      	ldr	r3, [pc, #356]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	4a58      	ldr	r2, [pc, #352]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0308 	and.w	r3, r3, #8
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a18:	4b53      	ldr	r3, [pc, #332]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	4a52      	ldr	r2, [pc, #328]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a24:	4b50      	ldr	r3, [pc, #320]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	494d      	ldr	r1, [pc, #308]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d040      	beq.n	8003ac4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d107      	bne.n	8003a5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4a:	4b47      	ldr	r3, [pc, #284]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d115      	bne.n	8003a82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e07f      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b02      	cmp	r3, #2
 8003a60:	d107      	bne.n	8003a72 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a62:	4b41      	ldr	r3, [pc, #260]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d109      	bne.n	8003a82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e073      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a72:	4b3d      	ldr	r3, [pc, #244]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e06b      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a82:	4b39      	ldr	r3, [pc, #228]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a84:	689b      	ldr	r3, [r3, #8]
 8003a86:	f023 0203 	bic.w	r2, r3, #3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	4936      	ldr	r1, [pc, #216]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a94:	f7fe fdce 	bl	8002634 <HAL_GetTick>
 8003a98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a9a:	e00a      	b.n	8003ab2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a9c:	f7fe fdca 	bl	8002634 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e053      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ab2:	4b2d      	ldr	r3, [pc, #180]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f003 020c 	and.w	r2, r3, #12
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d1eb      	bne.n	8003a9c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ac4:	4b27      	ldr	r3, [pc, #156]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 030f 	and.w	r3, r3, #15
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d210      	bcs.n	8003af4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ad2:	4b24      	ldr	r3, [pc, #144]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f023 020f 	bic.w	r2, r3, #15
 8003ada:	4922      	ldr	r1, [pc, #136]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae2:	4b20      	ldr	r3, [pc, #128]	@ (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d001      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	e032      	b.n	8003b5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d008      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b00:	4b19      	ldr	r3, [pc, #100]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4916      	ldr	r1, [pc, #88]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0308 	and.w	r3, r3, #8
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d009      	beq.n	8003b32 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b1e:	4b12      	ldr	r3, [pc, #72]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	691b      	ldr	r3, [r3, #16]
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	490e      	ldr	r1, [pc, #56]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b32:	f000 f821 	bl	8003b78 <HAL_RCC_GetSysClockFreq>
 8003b36:	4602      	mov	r2, r0
 8003b38:	4b0b      	ldr	r3, [pc, #44]	@ (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	091b      	lsrs	r3, r3, #4
 8003b3e:	f003 030f 	and.w	r3, r3, #15
 8003b42:	490a      	ldr	r1, [pc, #40]	@ (8003b6c <HAL_RCC_ClockConfig+0x1cc>)
 8003b44:	5ccb      	ldrb	r3, [r1, r3]
 8003b46:	fa22 f303 	lsr.w	r3, r2, r3
 8003b4a:	4a09      	ldr	r2, [pc, #36]	@ (8003b70 <HAL_RCC_ClockConfig+0x1d0>)
 8003b4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b4e:	4b09      	ldr	r3, [pc, #36]	@ (8003b74 <HAL_RCC_ClockConfig+0x1d4>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fe fd2a 	bl	80025ac <HAL_InitTick>

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	40023c00 	.word	0x40023c00
 8003b68:	40023800 	.word	0x40023800
 8003b6c:	080079c4 	.word	0x080079c4
 8003b70:	20000000 	.word	0x20000000
 8003b74:	20000004 	.word	0x20000004

08003b78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b7c:	b094      	sub	sp, #80	@ 0x50
 8003b7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003b80:	2300      	movs	r3, #0
 8003b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b84:	2300      	movs	r3, #0
 8003b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b88:	2300      	movs	r3, #0
 8003b8a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b90:	4b79      	ldr	r3, [pc, #484]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 030c 	and.w	r3, r3, #12
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d00d      	beq.n	8003bb8 <HAL_RCC_GetSysClockFreq+0x40>
 8003b9c:	2b08      	cmp	r3, #8
 8003b9e:	f200 80e1 	bhi.w	8003d64 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d002      	beq.n	8003bac <HAL_RCC_GetSysClockFreq+0x34>
 8003ba6:	2b04      	cmp	r3, #4
 8003ba8:	d003      	beq.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003baa:	e0db      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bac:	4b73      	ldr	r3, [pc, #460]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x204>)
 8003bae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bb0:	e0db      	b.n	8003d6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bb2:	4b73      	ldr	r3, [pc, #460]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x208>)
 8003bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bb6:	e0d8      	b.n	8003d6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bb8:	4b6f      	ldr	r3, [pc, #444]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bc0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d063      	beq.n	8003c96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bce:	4b6a      	ldr	r3, [pc, #424]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	099b      	lsrs	r3, r3, #6
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bd8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003be0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003be2:	2300      	movs	r3, #0
 8003be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003be6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003bea:	4622      	mov	r2, r4
 8003bec:	462b      	mov	r3, r5
 8003bee:	f04f 0000 	mov.w	r0, #0
 8003bf2:	f04f 0100 	mov.w	r1, #0
 8003bf6:	0159      	lsls	r1, r3, #5
 8003bf8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bfc:	0150      	lsls	r0, r2, #5
 8003bfe:	4602      	mov	r2, r0
 8003c00:	460b      	mov	r3, r1
 8003c02:	4621      	mov	r1, r4
 8003c04:	1a51      	subs	r1, r2, r1
 8003c06:	6139      	str	r1, [r7, #16]
 8003c08:	4629      	mov	r1, r5
 8003c0a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c0e:	617b      	str	r3, [r7, #20]
 8003c10:	f04f 0200 	mov.w	r2, #0
 8003c14:	f04f 0300 	mov.w	r3, #0
 8003c18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c1c:	4659      	mov	r1, fp
 8003c1e:	018b      	lsls	r3, r1, #6
 8003c20:	4651      	mov	r1, sl
 8003c22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c26:	4651      	mov	r1, sl
 8003c28:	018a      	lsls	r2, r1, #6
 8003c2a:	4651      	mov	r1, sl
 8003c2c:	ebb2 0801 	subs.w	r8, r2, r1
 8003c30:	4659      	mov	r1, fp
 8003c32:	eb63 0901 	sbc.w	r9, r3, r1
 8003c36:	f04f 0200 	mov.w	r2, #0
 8003c3a:	f04f 0300 	mov.w	r3, #0
 8003c3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c4a:	4690      	mov	r8, r2
 8003c4c:	4699      	mov	r9, r3
 8003c4e:	4623      	mov	r3, r4
 8003c50:	eb18 0303 	adds.w	r3, r8, r3
 8003c54:	60bb      	str	r3, [r7, #8]
 8003c56:	462b      	mov	r3, r5
 8003c58:	eb49 0303 	adc.w	r3, r9, r3
 8003c5c:	60fb      	str	r3, [r7, #12]
 8003c5e:	f04f 0200 	mov.w	r2, #0
 8003c62:	f04f 0300 	mov.w	r3, #0
 8003c66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c6a:	4629      	mov	r1, r5
 8003c6c:	024b      	lsls	r3, r1, #9
 8003c6e:	4621      	mov	r1, r4
 8003c70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c74:	4621      	mov	r1, r4
 8003c76:	024a      	lsls	r2, r1, #9
 8003c78:	4610      	mov	r0, r2
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c7e:	2200      	movs	r2, #0
 8003c80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003c88:	f7fc fabe 	bl	8000208 <__aeabi_uldivmod>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4613      	mov	r3, r2
 8003c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c94:	e058      	b.n	8003d48 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c96:	4b38      	ldr	r3, [pc, #224]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	099b      	lsrs	r3, r3, #6
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ca6:	623b      	str	r3, [r7, #32]
 8003ca8:	2300      	movs	r3, #0
 8003caa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003cb0:	4642      	mov	r2, r8
 8003cb2:	464b      	mov	r3, r9
 8003cb4:	f04f 0000 	mov.w	r0, #0
 8003cb8:	f04f 0100 	mov.w	r1, #0
 8003cbc:	0159      	lsls	r1, r3, #5
 8003cbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cc2:	0150      	lsls	r0, r2, #5
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4641      	mov	r1, r8
 8003cca:	ebb2 0a01 	subs.w	sl, r2, r1
 8003cce:	4649      	mov	r1, r9
 8003cd0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003cd4:	f04f 0200 	mov.w	r2, #0
 8003cd8:	f04f 0300 	mov.w	r3, #0
 8003cdc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ce0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ce4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ce8:	ebb2 040a 	subs.w	r4, r2, sl
 8003cec:	eb63 050b 	sbc.w	r5, r3, fp
 8003cf0:	f04f 0200 	mov.w	r2, #0
 8003cf4:	f04f 0300 	mov.w	r3, #0
 8003cf8:	00eb      	lsls	r3, r5, #3
 8003cfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003cfe:	00e2      	lsls	r2, r4, #3
 8003d00:	4614      	mov	r4, r2
 8003d02:	461d      	mov	r5, r3
 8003d04:	4643      	mov	r3, r8
 8003d06:	18e3      	adds	r3, r4, r3
 8003d08:	603b      	str	r3, [r7, #0]
 8003d0a:	464b      	mov	r3, r9
 8003d0c:	eb45 0303 	adc.w	r3, r5, r3
 8003d10:	607b      	str	r3, [r7, #4]
 8003d12:	f04f 0200 	mov.w	r2, #0
 8003d16:	f04f 0300 	mov.w	r3, #0
 8003d1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d1e:	4629      	mov	r1, r5
 8003d20:	028b      	lsls	r3, r1, #10
 8003d22:	4621      	mov	r1, r4
 8003d24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d28:	4621      	mov	r1, r4
 8003d2a:	028a      	lsls	r2, r1, #10
 8003d2c:	4610      	mov	r0, r2
 8003d2e:	4619      	mov	r1, r3
 8003d30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d32:	2200      	movs	r2, #0
 8003d34:	61bb      	str	r3, [r7, #24]
 8003d36:	61fa      	str	r2, [r7, #28]
 8003d38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d3c:	f7fc fa64 	bl	8000208 <__aeabi_uldivmod>
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	4613      	mov	r3, r2
 8003d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003d48:	4b0b      	ldr	r3, [pc, #44]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	0c1b      	lsrs	r3, r3, #16
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	3301      	adds	r3, #1
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003d58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d60:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d62:	e002      	b.n	8003d6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d64:	4b05      	ldr	r3, [pc, #20]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x204>)
 8003d66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3750      	adds	r7, #80	@ 0x50
 8003d70:	46bd      	mov	sp, r7
 8003d72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d76:	bf00      	nop
 8003d78:	40023800 	.word	0x40023800
 8003d7c:	00f42400 	.word	0x00f42400
 8003d80:	007a1200 	.word	0x007a1200

08003d84 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d88:	4b03      	ldr	r3, [pc, #12]	@ (8003d98 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	20000000 	.word	0x20000000

08003d9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003da0:	f7ff fff0 	bl	8003d84 <HAL_RCC_GetHCLKFreq>
 8003da4:	4602      	mov	r2, r0
 8003da6:	4b05      	ldr	r3, [pc, #20]	@ (8003dbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	0a9b      	lsrs	r3, r3, #10
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	4903      	ldr	r1, [pc, #12]	@ (8003dc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003db2:	5ccb      	ldrb	r3, [r1, r3]
 8003db4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	40023800 	.word	0x40023800
 8003dc0:	080079d4 	.word	0x080079d4

08003dc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dc8:	f7ff ffdc 	bl	8003d84 <HAL_RCC_GetHCLKFreq>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	4b05      	ldr	r3, [pc, #20]	@ (8003de4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	0b5b      	lsrs	r3, r3, #13
 8003dd4:	f003 0307 	and.w	r3, r3, #7
 8003dd8:	4903      	ldr	r1, [pc, #12]	@ (8003de8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dda:	5ccb      	ldrb	r3, [r1, r3]
 8003ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40023800 	.word	0x40023800
 8003de8:	080079d4 	.word	0x080079d4

08003dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003e00:	2300      	movs	r3, #0
 8003e02:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003e04:	2300      	movs	r3, #0
 8003e06:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d012      	beq.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003e14:	4b69      	ldr	r3, [pc, #420]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	4a68      	ldr	r2, [pc, #416]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e1a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003e1e:	6093      	str	r3, [r2, #8]
 8003e20:	4b66      	ldr	r3, [pc, #408]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e28:	4964      	ldr	r1, [pc, #400]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003e36:	2301      	movs	r3, #1
 8003e38:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d017      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e46:	4b5d      	ldr	r3, [pc, #372]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e4c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e54:	4959      	ldr	r1, [pc, #356]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e60:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e64:	d101      	bne.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003e66:	2301      	movs	r3, #1
 8003e68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003e72:	2301      	movs	r3, #1
 8003e74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d017      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e82:	4b4e      	ldr	r3, [pc, #312]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e88:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	494a      	ldr	r1, [pc, #296]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ea0:	d101      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0320 	and.w	r3, r3, #32
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 808b 	beq.w	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed4:	4a39      	ldr	r2, [pc, #228]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ed6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003eda:	6413      	str	r3, [r2, #64]	@ 0x40
 8003edc:	4b37      	ldr	r3, [pc, #220]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee4:	60bb      	str	r3, [r7, #8]
 8003ee6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003ee8:	4b35      	ldr	r3, [pc, #212]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a34      	ldr	r2, [pc, #208]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003eee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ef2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef4:	f7fe fb9e 	bl	8002634 <HAL_GetTick>
 8003ef8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003efa:	e008      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003efc:	f7fe fb9a 	bl	8002634 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b64      	cmp	r3, #100	@ 0x64
 8003f08:	d901      	bls.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e357      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003f0e:	4b2c      	ldr	r3, [pc, #176]	@ (8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d0f0      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f1a:	4b28      	ldr	r3, [pc, #160]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f22:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d035      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d02e      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f38:	4b20      	ldr	r3, [pc, #128]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f40:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f42:	4b1e      	ldr	r3, [pc, #120]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f46:	4a1d      	ldr	r2, [pc, #116]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f4c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f52:	4a1a      	ldr	r2, [pc, #104]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f58:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003f5a:	4a18      	ldr	r2, [pc, #96]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003f60:	4b16      	ldr	r3, [pc, #88]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f64:	f003 0301 	and.w	r3, r3, #1
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d114      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f6c:	f7fe fb62 	bl	8002634 <HAL_GetTick>
 8003f70:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f72:	e00a      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f74:	f7fe fb5e 	bl	8002634 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e319      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d0ee      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fa2:	d111      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003fa4:	4b05      	ldr	r3, [pc, #20]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003fb0:	4b04      	ldr	r3, [pc, #16]	@ (8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003fb2:	400b      	ands	r3, r1
 8003fb4:	4901      	ldr	r1, [pc, #4]	@ (8003fbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	608b      	str	r3, [r1, #8]
 8003fba:	e00b      	b.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	40007000 	.word	0x40007000
 8003fc4:	0ffffcff 	.word	0x0ffffcff
 8003fc8:	4baa      	ldr	r3, [pc, #680]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	4aa9      	ldr	r2, [pc, #676]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fce:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003fd2:	6093      	str	r3, [r2, #8]
 8003fd4:	4ba7      	ldr	r3, [pc, #668]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fd6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe0:	49a4      	ldr	r1, [pc, #656]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0310 	and.w	r3, r3, #16
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d010      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ff2:	4ba0      	ldr	r3, [pc, #640]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ff4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ff8:	4a9e      	ldr	r2, [pc, #632]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ffa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ffe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004002:	4b9c      	ldr	r3, [pc, #624]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004004:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800400c:	4999      	ldr	r1, [pc, #612]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800400e:	4313      	orrs	r3, r2
 8004010:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00a      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004020:	4b94      	ldr	r3, [pc, #592]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004026:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800402e:	4991      	ldr	r1, [pc, #580]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004030:	4313      	orrs	r3, r2
 8004032:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00a      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004042:	4b8c      	ldr	r3, [pc, #560]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004048:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004050:	4988      	ldr	r1, [pc, #544]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004052:	4313      	orrs	r3, r2
 8004054:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00a      	beq.n	800407a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004064:	4b83      	ldr	r3, [pc, #524]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800406a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004072:	4980      	ldr	r1, [pc, #512]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004074:	4313      	orrs	r3, r2
 8004076:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00a      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004086:	4b7b      	ldr	r3, [pc, #492]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800408c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004094:	4977      	ldr	r1, [pc, #476]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004096:	4313      	orrs	r3, r2
 8004098:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00a      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040a8:	4b72      	ldr	r3, [pc, #456]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ae:	f023 0203 	bic.w	r2, r3, #3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b6:	496f      	ldr	r1, [pc, #444]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00a      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80040ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040d0:	f023 020c 	bic.w	r2, r3, #12
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040d8:	4966      	ldr	r1, [pc, #408]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040da:	4313      	orrs	r3, r2
 80040dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00a      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80040ec:	4b61      	ldr	r3, [pc, #388]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fa:	495e      	ldr	r1, [pc, #376]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800410a:	2b00      	cmp	r3, #0
 800410c:	d00a      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800410e:	4b59      	ldr	r3, [pc, #356]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004114:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800411c:	4955      	ldr	r1, [pc, #340]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800411e:	4313      	orrs	r3, r2
 8004120:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00a      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004130:	4b50      	ldr	r3, [pc, #320]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004136:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800413e:	494d      	ldr	r1, [pc, #308]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004140:	4313      	orrs	r3, r2
 8004142:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004152:	4b48      	ldr	r3, [pc, #288]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004158:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004160:	4944      	ldr	r1, [pc, #272]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004174:	4b3f      	ldr	r3, [pc, #252]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800417a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004182:	493c      	ldr	r1, [pc, #240]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004196:	4b37      	ldr	r3, [pc, #220]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041a4:	4933      	ldr	r1, [pc, #204]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80041b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041be:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041c6:	492b      	ldr	r1, [pc, #172]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d011      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80041da:	4b26      	ldr	r3, [pc, #152]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041e8:	4922      	ldr	r1, [pc, #136]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041f8:	d101      	bne.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80041fa:	2301      	movs	r3, #1
 80041fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800420a:	2301      	movs	r3, #1
 800420c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d00a      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800421a:	4b16      	ldr	r3, [pc, #88]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800421c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004220:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004228:	4912      	ldr	r1, [pc, #72]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800422a:	4313      	orrs	r3, r2
 800422c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d00b      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800423c:	4b0d      	ldr	r3, [pc, #52]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800423e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004242:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800424c:	4909      	ldr	r1, [pc, #36]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d006      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 80d9 	beq.w	800441a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004268:	4b02      	ldr	r3, [pc, #8]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a01      	ldr	r2, [pc, #4]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800426e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004272:	e001      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004274:	40023800 	.word	0x40023800
 8004278:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800427a:	f7fe f9db 	bl	8002634 <HAL_GetTick>
 800427e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004280:	e008      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004282:	f7fe f9d7 	bl	8002634 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b64      	cmp	r3, #100	@ 0x64
 800428e:	d901      	bls.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e194      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004294:	4b6c      	ldr	r3, [pc, #432]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1f0      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d021      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d11d      	bne.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80042b4:	4b64      	ldr	r3, [pc, #400]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042ba:	0c1b      	lsrs	r3, r3, #16
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80042c2:	4b61      	ldr	r3, [pc, #388]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c8:	0e1b      	lsrs	r3, r3, #24
 80042ca:	f003 030f 	and.w	r3, r3, #15
 80042ce:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	019a      	lsls	r2, r3, #6
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	041b      	lsls	r3, r3, #16
 80042da:	431a      	orrs	r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	061b      	lsls	r3, r3, #24
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	071b      	lsls	r3, r3, #28
 80042e8:	4957      	ldr	r1, [pc, #348]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d004      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004300:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004304:	d00a      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800430e:	2b00      	cmp	r3, #0
 8004310:	d02e      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800431a:	d129      	bne.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800431c:	4b4a      	ldr	r3, [pc, #296]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800431e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004322:	0c1b      	lsrs	r3, r3, #16
 8004324:	f003 0303 	and.w	r3, r3, #3
 8004328:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800432a:	4b47      	ldr	r3, [pc, #284]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800432c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004330:	0f1b      	lsrs	r3, r3, #28
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	019a      	lsls	r2, r3, #6
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	041b      	lsls	r3, r3, #16
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	061b      	lsls	r3, r3, #24
 800434a:	431a      	orrs	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	071b      	lsls	r3, r3, #28
 8004350:	493d      	ldr	r1, [pc, #244]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004358:	4b3b      	ldr	r3, [pc, #236]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800435a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800435e:	f023 021f 	bic.w	r2, r3, #31
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004366:	3b01      	subs	r3, #1
 8004368:	4937      	ldr	r1, [pc, #220]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800436a:	4313      	orrs	r3, r2
 800436c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d01d      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800437c:	4b32      	ldr	r3, [pc, #200]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800437e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004382:	0e1b      	lsrs	r3, r3, #24
 8004384:	f003 030f 	and.w	r3, r3, #15
 8004388:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800438a:	4b2f      	ldr	r3, [pc, #188]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800438c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004390:	0f1b      	lsrs	r3, r3, #28
 8004392:	f003 0307 	and.w	r3, r3, #7
 8004396:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	019a      	lsls	r2, r3, #6
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	041b      	lsls	r3, r3, #16
 80043a4:	431a      	orrs	r2, r3
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	061b      	lsls	r3, r3, #24
 80043aa:	431a      	orrs	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	071b      	lsls	r3, r3, #28
 80043b0:	4925      	ldr	r1, [pc, #148]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d011      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	019a      	lsls	r2, r3, #6
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	041b      	lsls	r3, r3, #16
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	061b      	lsls	r3, r3, #24
 80043d8:	431a      	orrs	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	071b      	lsls	r3, r3, #28
 80043e0:	4919      	ldr	r1, [pc, #100]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043e8:	4b17      	ldr	r3, [pc, #92]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a16      	ldr	r2, [pc, #88]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043f4:	f7fe f91e 	bl	8002634 <HAL_GetTick>
 80043f8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043fa:	e008      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043fc:	f7fe f91a 	bl	8002634 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b64      	cmp	r3, #100	@ 0x64
 8004408:	d901      	bls.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e0d7      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800440e:	4b0e      	ldr	r3, [pc, #56]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d0f0      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	2b01      	cmp	r3, #1
 800441e:	f040 80cd 	bne.w	80045bc <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004422:	4b09      	ldr	r3, [pc, #36]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a08      	ldr	r2, [pc, #32]	@ (8004448 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004428:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800442c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800442e:	f7fe f901 	bl	8002634 <HAL_GetTick>
 8004432:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004434:	e00a      	b.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004436:	f7fe f8fd 	bl	8002634 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b64      	cmp	r3, #100	@ 0x64
 8004442:	d903      	bls.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e0ba      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004448:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800444c:	4b5e      	ldr	r3, [pc, #376]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004454:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004458:	d0ed      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446a:	2b00      	cmp	r3, #0
 800446c:	d009      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004476:	2b00      	cmp	r3, #0
 8004478:	d02e      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447e:	2b00      	cmp	r3, #0
 8004480:	d12a      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004482:	4b51      	ldr	r3, [pc, #324]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004488:	0c1b      	lsrs	r3, r3, #16
 800448a:	f003 0303 	and.w	r3, r3, #3
 800448e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004490:	4b4d      	ldr	r3, [pc, #308]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004496:	0f1b      	lsrs	r3, r3, #28
 8004498:	f003 0307 	and.w	r3, r3, #7
 800449c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	019a      	lsls	r2, r3, #6
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	041b      	lsls	r3, r3, #16
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	061b      	lsls	r3, r3, #24
 80044b0:	431a      	orrs	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	071b      	lsls	r3, r3, #28
 80044b6:	4944      	ldr	r1, [pc, #272]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80044be:	4b42      	ldr	r3, [pc, #264]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044c4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044cc:	3b01      	subs	r3, #1
 80044ce:	021b      	lsls	r3, r3, #8
 80044d0:	493d      	ldr	r1, [pc, #244]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d022      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ec:	d11d      	bne.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80044ee:	4b36      	ldr	r3, [pc, #216]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f4:	0e1b      	lsrs	r3, r3, #24
 80044f6:	f003 030f 	and.w	r3, r3, #15
 80044fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80044fc:	4b32      	ldr	r3, [pc, #200]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80044fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004502:	0f1b      	lsrs	r3, r3, #28
 8004504:	f003 0307 	and.w	r3, r3, #7
 8004508:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	019a      	lsls	r2, r3, #6
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	041b      	lsls	r3, r3, #16
 8004516:	431a      	orrs	r2, r3
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	061b      	lsls	r3, r3, #24
 800451c:	431a      	orrs	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	071b      	lsls	r3, r3, #28
 8004522:	4929      	ldr	r1, [pc, #164]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004524:	4313      	orrs	r3, r2
 8004526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b00      	cmp	r3, #0
 8004534:	d028      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004536:	4b24      	ldr	r3, [pc, #144]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453c:	0e1b      	lsrs	r3, r3, #24
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004544:	4b20      	ldr	r3, [pc, #128]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454a:	0c1b      	lsrs	r3, r3, #16
 800454c:	f003 0303 	and.w	r3, r3, #3
 8004550:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	019a      	lsls	r2, r3, #6
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	041b      	lsls	r3, r3, #16
 800455c:	431a      	orrs	r2, r3
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	061b      	lsls	r3, r3, #24
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	69db      	ldr	r3, [r3, #28]
 8004568:	071b      	lsls	r3, r3, #28
 800456a:	4917      	ldr	r1, [pc, #92]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800456c:	4313      	orrs	r3, r2
 800456e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004572:	4b15      	ldr	r3, [pc, #84]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004574:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004578:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004580:	4911      	ldr	r1, [pc, #68]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004582:	4313      	orrs	r3, r2
 8004584:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004588:	4b0f      	ldr	r3, [pc, #60]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a0e      	ldr	r2, [pc, #56]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800458e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004592:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004594:	f7fe f84e 	bl	8002634 <HAL_GetTick>
 8004598:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800459a:	e008      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800459c:	f7fe f84a 	bl	8002634 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b64      	cmp	r3, #100	@ 0x64
 80045a8:	d901      	bls.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e007      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80045ae:	4b06      	ldr	r3, [pc, #24]	@ (80045c8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045ba:	d1ef      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3720      	adds	r7, #32
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	40023800 	.word	0x40023800

080045cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e049      	b.n	8004672 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d106      	bne.n	80045f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	f7fd fdbc 	bl	8002170 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2202      	movs	r2, #2
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	4619      	mov	r1, r3
 800460a:	4610      	mov	r0, r2
 800460c:	f000 fa38 	bl	8004a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2201      	movs	r2, #1
 8004644:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800467a:	b580      	push	{r7, lr}
 800467c:	b084      	sub	sp, #16
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d020      	beq.n	80046de <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d01b      	beq.n	80046de <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f06f 0202 	mvn.w	r2, #2
 80046ae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d003      	beq.n	80046cc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f9bd 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 80046ca:	e005      	b.n	80046d8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f9af 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f9c0 	bl	8004a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d020      	beq.n	800472a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d01b      	beq.n	800472a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f06f 0204 	mvn.w	r2, #4
 80046fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 f997 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 8004716:	e005      	b.n	8004724 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 f989 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f99a 	bl	8004a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	f003 0308 	and.w	r3, r3, #8
 8004730:	2b00      	cmp	r3, #0
 8004732:	d020      	beq.n	8004776 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f003 0308 	and.w	r3, r3, #8
 800473a:	2b00      	cmp	r3, #0
 800473c:	d01b      	beq.n	8004776 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f06f 0208 	mvn.w	r2, #8
 8004746:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2204      	movs	r2, #4
 800474c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69db      	ldr	r3, [r3, #28]
 8004754:	f003 0303 	and.w	r3, r3, #3
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 f971 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 8004762:	e005      	b.n	8004770 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f963 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f974 	bl	8004a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f003 0310 	and.w	r3, r3, #16
 800477c:	2b00      	cmp	r3, #0
 800477e:	d020      	beq.n	80047c2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	2b00      	cmp	r3, #0
 8004788:	d01b      	beq.n	80047c2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f06f 0210 	mvn.w	r2, #16
 8004792:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2208      	movs	r2, #8
 8004798:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	69db      	ldr	r3, [r3, #28]
 80047a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d003      	beq.n	80047b0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 f94b 	bl	8004a44 <HAL_TIM_IC_CaptureCallback>
 80047ae:	e005      	b.n	80047bc <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f93d 	bl	8004a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f94e 	bl	8004a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00c      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d007      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f06f 0201 	mvn.w	r2, #1
 80047de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 f91b 	bl	8004a1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d104      	bne.n	80047fa <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00c      	beq.n	8004814 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004800:	2b00      	cmp	r3, #0
 8004802:	d007      	beq.n	8004814 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800480c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fb14 	bl	8004e3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00c      	beq.n	8004838 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004824:	2b00      	cmp	r3, #0
 8004826:	d007      	beq.n	8004838 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 fb0c 	bl	8004e50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00c      	beq.n	800485c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004848:	2b00      	cmp	r3, #0
 800484a:	d007      	beq.n	800485c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004856:	6878      	ldr	r0, [r7, #4]
 8004858:	f000 f908 	bl	8004a6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00c      	beq.n	8004880 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d007      	beq.n	8004880 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f06f 0220 	mvn.w	r2, #32
 8004878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 fad4 	bl	8004e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004880:	bf00      	nop
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}

08004888 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004892:	2300      	movs	r3, #0
 8004894:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800489c:	2b01      	cmp	r3, #1
 800489e:	d101      	bne.n	80048a4 <HAL_TIM_ConfigClockSource+0x1c>
 80048a0:	2302      	movs	r3, #2
 80048a2:	e0b4      	b.n	8004a0e <HAL_TIM_ConfigClockSource+0x186>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2202      	movs	r2, #2
 80048b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	4b56      	ldr	r3, [pc, #344]	@ (8004a18 <HAL_TIM_ConfigClockSource+0x190>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048dc:	d03e      	beq.n	800495c <HAL_TIM_ConfigClockSource+0xd4>
 80048de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048e2:	f200 8087 	bhi.w	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 80048e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ea:	f000 8086 	beq.w	80049fa <HAL_TIM_ConfigClockSource+0x172>
 80048ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f2:	d87f      	bhi.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 80048f4:	2b70      	cmp	r3, #112	@ 0x70
 80048f6:	d01a      	beq.n	800492e <HAL_TIM_ConfigClockSource+0xa6>
 80048f8:	2b70      	cmp	r3, #112	@ 0x70
 80048fa:	d87b      	bhi.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 80048fc:	2b60      	cmp	r3, #96	@ 0x60
 80048fe:	d050      	beq.n	80049a2 <HAL_TIM_ConfigClockSource+0x11a>
 8004900:	2b60      	cmp	r3, #96	@ 0x60
 8004902:	d877      	bhi.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 8004904:	2b50      	cmp	r3, #80	@ 0x50
 8004906:	d03c      	beq.n	8004982 <HAL_TIM_ConfigClockSource+0xfa>
 8004908:	2b50      	cmp	r3, #80	@ 0x50
 800490a:	d873      	bhi.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 800490c:	2b40      	cmp	r3, #64	@ 0x40
 800490e:	d058      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0x13a>
 8004910:	2b40      	cmp	r3, #64	@ 0x40
 8004912:	d86f      	bhi.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 8004914:	2b30      	cmp	r3, #48	@ 0x30
 8004916:	d064      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0x15a>
 8004918:	2b30      	cmp	r3, #48	@ 0x30
 800491a:	d86b      	bhi.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 800491c:	2b20      	cmp	r3, #32
 800491e:	d060      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0x15a>
 8004920:	2b20      	cmp	r3, #32
 8004922:	d867      	bhi.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
 8004924:	2b00      	cmp	r3, #0
 8004926:	d05c      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0x15a>
 8004928:	2b10      	cmp	r3, #16
 800492a:	d05a      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0x15a>
 800492c:	e062      	b.n	80049f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800493e:	f000 f9c5 	bl	8004ccc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004950:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	609a      	str	r2, [r3, #8]
      break;
 800495a:	e04f      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800496c:	f000 f9ae 	bl	8004ccc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800497e:	609a      	str	r2, [r3, #8]
      break;
 8004980:	e03c      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800498e:	461a      	mov	r2, r3
 8004990:	f000 f922 	bl	8004bd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2150      	movs	r1, #80	@ 0x50
 800499a:	4618      	mov	r0, r3
 800499c:	f000 f97b 	bl	8004c96 <TIM_ITRx_SetConfig>
      break;
 80049a0:	e02c      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ae:	461a      	mov	r2, r3
 80049b0:	f000 f941 	bl	8004c36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2160      	movs	r1, #96	@ 0x60
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 f96b 	bl	8004c96 <TIM_ITRx_SetConfig>
      break;
 80049c0:	e01c      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ce:	461a      	mov	r2, r3
 80049d0:	f000 f902 	bl	8004bd8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2140      	movs	r1, #64	@ 0x40
 80049da:	4618      	mov	r0, r3
 80049dc:	f000 f95b 	bl	8004c96 <TIM_ITRx_SetConfig>
      break;
 80049e0:	e00c      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4619      	mov	r1, r3
 80049ec:	4610      	mov	r0, r2
 80049ee:	f000 f952 	bl	8004c96 <TIM_ITRx_SetConfig>
      break;
 80049f2:	e003      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	73fb      	strb	r3, [r7, #15]
      break;
 80049f8:	e000      	b.n	80049fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	fffeff88 	.word	0xfffeff88

08004a1c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b085      	sub	sp, #20
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a46      	ldr	r2, [pc, #280]	@ (8004bac <TIM_Base_SetConfig+0x12c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d013      	beq.n	8004ac0 <TIM_Base_SetConfig+0x40>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a9e:	d00f      	beq.n	8004ac0 <TIM_Base_SetConfig+0x40>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a43      	ldr	r2, [pc, #268]	@ (8004bb0 <TIM_Base_SetConfig+0x130>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d00b      	beq.n	8004ac0 <TIM_Base_SetConfig+0x40>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a42      	ldr	r2, [pc, #264]	@ (8004bb4 <TIM_Base_SetConfig+0x134>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d007      	beq.n	8004ac0 <TIM_Base_SetConfig+0x40>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a41      	ldr	r2, [pc, #260]	@ (8004bb8 <TIM_Base_SetConfig+0x138>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d003      	beq.n	8004ac0 <TIM_Base_SetConfig+0x40>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a40      	ldr	r2, [pc, #256]	@ (8004bbc <TIM_Base_SetConfig+0x13c>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d108      	bne.n	8004ad2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a35      	ldr	r2, [pc, #212]	@ (8004bac <TIM_Base_SetConfig+0x12c>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d02b      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ae0:	d027      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a32      	ldr	r2, [pc, #200]	@ (8004bb0 <TIM_Base_SetConfig+0x130>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d023      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a31      	ldr	r2, [pc, #196]	@ (8004bb4 <TIM_Base_SetConfig+0x134>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d01f      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a30      	ldr	r2, [pc, #192]	@ (8004bb8 <TIM_Base_SetConfig+0x138>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d01b      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a2f      	ldr	r2, [pc, #188]	@ (8004bbc <TIM_Base_SetConfig+0x13c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d017      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a2e      	ldr	r2, [pc, #184]	@ (8004bc0 <TIM_Base_SetConfig+0x140>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d013      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a2d      	ldr	r2, [pc, #180]	@ (8004bc4 <TIM_Base_SetConfig+0x144>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d00f      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a2c      	ldr	r2, [pc, #176]	@ (8004bc8 <TIM_Base_SetConfig+0x148>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d00b      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a2b      	ldr	r2, [pc, #172]	@ (8004bcc <TIM_Base_SetConfig+0x14c>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d007      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a2a      	ldr	r2, [pc, #168]	@ (8004bd0 <TIM_Base_SetConfig+0x150>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d003      	beq.n	8004b32 <TIM_Base_SetConfig+0xb2>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a29      	ldr	r2, [pc, #164]	@ (8004bd4 <TIM_Base_SetConfig+0x154>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d108      	bne.n	8004b44 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	689a      	ldr	r2, [r3, #8]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a10      	ldr	r2, [pc, #64]	@ (8004bac <TIM_Base_SetConfig+0x12c>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d003      	beq.n	8004b78 <TIM_Base_SetConfig+0xf8>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	4a12      	ldr	r2, [pc, #72]	@ (8004bbc <TIM_Base_SetConfig+0x13c>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d103      	bne.n	8004b80 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	691a      	ldr	r2, [r3, #16]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	f003 0301 	and.w	r3, r3, #1
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d105      	bne.n	8004b9e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	f023 0201 	bic.w	r2, r3, #1
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	611a      	str	r2, [r3, #16]
  }
}
 8004b9e:	bf00      	nop
 8004ba0:	3714      	adds	r7, #20
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	40010000 	.word	0x40010000
 8004bb0:	40000400 	.word	0x40000400
 8004bb4:	40000800 	.word	0x40000800
 8004bb8:	40000c00 	.word	0x40000c00
 8004bbc:	40010400 	.word	0x40010400
 8004bc0:	40014000 	.word	0x40014000
 8004bc4:	40014400 	.word	0x40014400
 8004bc8:	40014800 	.word	0x40014800
 8004bcc:	40001800 	.word	0x40001800
 8004bd0:	40001c00 	.word	0x40001c00
 8004bd4:	40002000 	.word	0x40002000

08004bd8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f023 0201 	bic.w	r2, r3, #1
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	011b      	lsls	r3, r3, #4
 8004c08:	693a      	ldr	r2, [r7, #16]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	f023 030a 	bic.w	r3, r3, #10
 8004c14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	621a      	str	r2, [r3, #32]
}
 8004c2a:	bf00      	nop
 8004c2c:	371c      	adds	r7, #28
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b087      	sub	sp, #28
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	60f8      	str	r0, [r7, #12]
 8004c3e:	60b9      	str	r1, [r7, #8]
 8004c40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6a1b      	ldr	r3, [r3, #32]
 8004c46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	f023 0210 	bic.w	r2, r3, #16
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	031b      	lsls	r3, r3, #12
 8004c66:	693a      	ldr	r2, [r7, #16]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c72:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	011b      	lsls	r3, r3, #4
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	693a      	ldr	r2, [r7, #16]
 8004c82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	621a      	str	r2, [r3, #32]
}
 8004c8a:	bf00      	nop
 8004c8c:	371c      	adds	r7, #28
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr

08004c96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c96:	b480      	push	{r7}
 8004c98:	b085      	sub	sp, #20
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
 8004c9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	f043 0307 	orr.w	r3, r3, #7
 8004cb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	609a      	str	r2, [r3, #8]
}
 8004cc0:	bf00      	nop
 8004cc2:	3714      	adds	r7, #20
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
 8004cd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ce6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	021a      	lsls	r2, r3, #8
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	431a      	orrs	r2, r3
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	609a      	str	r2, [r3, #8]
}
 8004d00:	bf00      	nop
 8004d02:	371c      	adds	r7, #28
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d101      	bne.n	8004d24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d20:	2302      	movs	r3, #2
 8004d22:	e06d      	b.n	8004e00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2201      	movs	r2, #1
 8004d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2202      	movs	r2, #2
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a30      	ldr	r2, [pc, #192]	@ (8004e0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d004      	beq.n	8004d58 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a2f      	ldr	r2, [pc, #188]	@ (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d108      	bne.n	8004d6a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d5e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d70:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a20      	ldr	r2, [pc, #128]	@ (8004e0c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d022      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d96:	d01d      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8004e14 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d018      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e18 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d013      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e1c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d00e      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a15      	ldr	r2, [pc, #84]	@ (8004e10 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d009      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a16      	ldr	r2, [pc, #88]	@ (8004e20 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d004      	beq.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a15      	ldr	r2, [pc, #84]	@ (8004e24 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d10c      	bne.n	8004dee <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	68ba      	ldr	r2, [r7, #8]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2201      	movs	r2, #1
 8004df2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr
 8004e0c:	40010000 	.word	0x40010000
 8004e10:	40010400 	.word	0x40010400
 8004e14:	40000400 	.word	0x40000400
 8004e18:	40000800 	.word	0x40000800
 8004e1c:	40000c00 	.word	0x40000c00
 8004e20:	40014000 	.word	0x40014000
 8004e24:	40001800 	.word	0x40001800

08004e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e040      	b.n	8004ef8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d106      	bne.n	8004e8c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f7fd f998 	bl	80021bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2224      	movs	r2, #36	@ 0x24
 8004e90:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 0201 	bic.w	r2, r2, #1
 8004ea0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d002      	beq.n	8004eb0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 fe78 	bl	8005ba0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f000 fc11 	bl	80056d8 <UART_SetConfig>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e01b      	b.n	8004ef8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ece:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ede:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f042 0201 	orr.w	r2, r2, #1
 8004eee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fef7 	bl	8005ce4 <UART_CheckIdleState>
 8004ef6:	4603      	mov	r3, r0
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3708      	adds	r7, #8
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d101      	bne.n	8004f12 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e048      	b.n	8004fa4 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d106      	bne.n	8004f28 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f7fd f94a 	bl	80021bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2224      	movs	r2, #36	@ 0x24
 8004f2c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f022 0201 	bic.w	r2, r2, #1
 8004f3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d002      	beq.n	8004f4c <HAL_HalfDuplex_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 fe2a 	bl	8005ba0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 fbc3 	bl	80056d8 <UART_SetConfig>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_HalfDuplex_Init+0x5c>
  {
    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e023      	b.n	8004fa4 <HAL_HalfDuplex_Init+0xa4>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689a      	ldr	r2, [r3, #8]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8004f7a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689a      	ldr	r2, [r3, #8]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0208 	orr.w	r2, r2, #8
 8004f8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f042 0201 	orr.w	r2, r2, #1
 8004f9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f000 fea1 	bl	8005ce4 <UART_CheckIdleState>
 8004fa2:	4603      	mov	r3, r0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3708      	adds	r7, #8
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b08b      	sub	sp, #44	@ 0x2c
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d147      	bne.n	8005052 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <HAL_UART_Transmit_IT+0x22>
 8004fc8:	88fb      	ldrh	r3, [r7, #6]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e040      	b.n	8005054 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	88fa      	ldrh	r2, [r7, #6]
 8004fdc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	88fa      	ldrh	r2, [r7, #6]
 8004fe4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2221      	movs	r2, #33	@ 0x21
 8004ffa:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005004:	d107      	bne.n	8005016 <HAL_UART_Transmit_IT+0x6a>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d103      	bne.n	8005016 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4a13      	ldr	r2, [pc, #76]	@ (8005060 <HAL_UART_Transmit_IT+0xb4>)
 8005012:	66da      	str	r2, [r3, #108]	@ 0x6c
 8005014:	e002      	b.n	800501c <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	4a12      	ldr	r2, [pc, #72]	@ (8005064 <HAL_UART_Transmit_IT+0xb8>)
 800501a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	613b      	str	r3, [r7, #16]
   return(result);
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005030:	627b      	str	r3, [r7, #36]	@ 0x24
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	461a      	mov	r2, r3
 8005038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503a:	623b      	str	r3, [r7, #32]
 800503c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503e:	69f9      	ldr	r1, [r7, #28]
 8005040:	6a3a      	ldr	r2, [r7, #32]
 8005042:	e841 2300 	strex	r3, r2, [r1]
 8005046:	61bb      	str	r3, [r7, #24]
   return(result);
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1e6      	bne.n	800501c <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	e000      	b.n	8005054 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8005052:	2302      	movs	r3, #2
  }
}
 8005054:	4618      	mov	r0, r3
 8005056:	372c      	adds	r7, #44	@ 0x2c
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	080061a3 	.word	0x080061a3
 8005064:	080060ed 	.word	0x080060ed

08005068 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b0ba      	sub	sp, #232	@ 0xe8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800508e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005092:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005096:	4013      	ands	r3, r2
 8005098:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800509c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d115      	bne.n	80050d0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80050a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050a8:	f003 0320 	and.w	r3, r3, #32
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00f      	beq.n	80050d0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80050b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050b4:	f003 0320 	and.w	r3, r3, #32
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d009      	beq.n	80050d0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f000 8297 	beq.w	80055f4 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	4798      	blx	r3
      }
      return;
 80050ce:	e291      	b.n	80055f4 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80050d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f000 8117 	beq.w	8005308 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80050da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80050e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80050ea:	4b85      	ldr	r3, [pc, #532]	@ (8005300 <HAL_UART_IRQHandler+0x298>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f000 810a 	beq.w	8005308 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80050f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050f8:	f003 0301 	and.w	r3, r3, #1
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d011      	beq.n	8005124 <HAL_UART_IRQHandler+0xbc>
 8005100:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005104:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00b      	beq.n	8005124 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2201      	movs	r2, #1
 8005112:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800511a:	f043 0201 	orr.w	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005128:	f003 0302 	and.w	r3, r3, #2
 800512c:	2b00      	cmp	r3, #0
 800512e:	d011      	beq.n	8005154 <HAL_UART_IRQHandler+0xec>
 8005130:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d00b      	beq.n	8005154 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2202      	movs	r2, #2
 8005142:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800514a:	f043 0204 	orr.w	r2, r3, #4
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b00      	cmp	r3, #0
 800515e:	d011      	beq.n	8005184 <HAL_UART_IRQHandler+0x11c>
 8005160:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00b      	beq.n	8005184 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2204      	movs	r2, #4
 8005172:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800517a:	f043 0202 	orr.w	r2, r3, #2
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005188:	f003 0308 	and.w	r3, r3, #8
 800518c:	2b00      	cmp	r3, #0
 800518e:	d017      	beq.n	80051c0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d105      	bne.n	80051a8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800519c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80051a0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00b      	beq.n	80051c0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2208      	movs	r2, #8
 80051ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051b6:	f043 0208 	orr.w	r2, r3, #8
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80051c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d012      	beq.n	80051f2 <HAL_UART_IRQHandler+0x18a>
 80051cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d00c      	beq.n	80051f2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80051e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051e8:	f043 0220 	orr.w	r2, r3, #32
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 81fd 	beq.w	80055f8 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80051fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005202:	f003 0320 	and.w	r3, r3, #32
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00d      	beq.n	8005226 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800520a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800520e:	f003 0320 	and.w	r3, r3, #32
 8005212:	2b00      	cmp	r3, #0
 8005214:	d007      	beq.n	8005226 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800522c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800523a:	2b40      	cmp	r3, #64	@ 0x40
 800523c:	d005      	beq.n	800524a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800523e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005242:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005246:	2b00      	cmp	r3, #0
 8005248:	d04f      	beq.n	80052ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 fed4 	bl	8005ff8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800525a:	2b40      	cmp	r3, #64	@ 0x40
 800525c:	d141      	bne.n	80052e2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	3308      	adds	r3, #8
 8005264:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005268:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005274:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800527c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	3308      	adds	r3, #8
 8005286:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800528a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800528e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005292:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005296:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800529a:	e841 2300 	strex	r3, r2, [r1]
 800529e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80052a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1d9      	bne.n	800525e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d013      	beq.n	80052da <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052b6:	4a13      	ldr	r2, [pc, #76]	@ (8005304 <HAL_UART_IRQHandler+0x29c>)
 80052b8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052be:	4618      	mov	r0, r3
 80052c0:	f7fd fb69 	bl	8002996 <HAL_DMA_Abort_IT>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d017      	beq.n	80052fa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80052d4:	4610      	mov	r0, r2
 80052d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052d8:	e00f      	b.n	80052fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 f9a0 	bl	8005620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052e0:	e00b      	b.n	80052fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 f99c 	bl	8005620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052e8:	e007      	b.n	80052fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f998 	bl	8005620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80052f8:	e17e      	b.n	80055f8 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052fa:	bf00      	nop
    return;
 80052fc:	e17c      	b.n	80055f8 <HAL_UART_IRQHandler+0x590>
 80052fe:	bf00      	nop
 8005300:	04000120 	.word	0x04000120
 8005304:	080060c1 	.word	0x080060c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800530c:	2b01      	cmp	r3, #1
 800530e:	f040 814c 	bne.w	80055aa <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005316:	f003 0310 	and.w	r3, r3, #16
 800531a:	2b00      	cmp	r3, #0
 800531c:	f000 8145 	beq.w	80055aa <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005324:	f003 0310 	and.w	r3, r3, #16
 8005328:	2b00      	cmp	r3, #0
 800532a:	f000 813e 	beq.w	80055aa <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2210      	movs	r2, #16
 8005334:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005340:	2b40      	cmp	r3, #64	@ 0x40
 8005342:	f040 80b6 	bne.w	80054b2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005352:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005356:	2b00      	cmp	r3, #0
 8005358:	f000 8150 	beq.w	80055fc <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005362:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005366:	429a      	cmp	r2, r3
 8005368:	f080 8148 	bcs.w	80055fc <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005372:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005380:	f000 8086 	beq.w	8005490 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005390:	e853 3f00 	ldrex	r3, [r3]
 8005394:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005398:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800539c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	461a      	mov	r2, r3
 80053aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80053ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80053b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80053ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80053be:	e841 2300 	strex	r3, r2, [r1]
 80053c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80053c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1da      	bne.n	8005384 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	3308      	adds	r3, #8
 80053d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80053d8:	e853 3f00 	ldrex	r3, [r3]
 80053dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80053de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80053e0:	f023 0301 	bic.w	r3, r3, #1
 80053e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3308      	adds	r3, #8
 80053ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80053f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80053f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80053fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005404:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e1      	bne.n	80053ce <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3308      	adds	r3, #8
 8005410:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005412:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005414:	e853 3f00 	ldrex	r3, [r3]
 8005418:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800541a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800541c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005420:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	3308      	adds	r3, #8
 800542a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800542e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005430:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005432:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005434:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005436:	e841 2300 	strex	r3, r2, [r1]
 800543a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800543c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1e3      	bne.n	800540a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2220      	movs	r2, #32
 8005446:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005458:	e853 3f00 	ldrex	r3, [r3]
 800545c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800545e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005460:	f023 0310 	bic.w	r3, r3, #16
 8005464:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	461a      	mov	r2, r3
 800546e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005472:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005474:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005476:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005478:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800547a:	e841 2300 	strex	r3, r2, [r1]
 800547e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005480:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1e4      	bne.n	8005450 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800548a:	4618      	mov	r0, r3
 800548c:	f7fd fa13 	bl	80028b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2202      	movs	r2, #2
 8005494:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	4619      	mov	r1, r3
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f7fb f824 	bl	80004f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80054b0:	e0a4      	b.n	80055fc <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054be:	b29b      	uxth	r3, r3
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	f000 8096 	beq.w	8005600 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80054d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 8091 	beq.w	8005600 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e6:	e853 3f00 	ldrex	r3, [r3]
 80054ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	461a      	mov	r2, r3
 80054fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005500:	647b      	str	r3, [r7, #68]	@ 0x44
 8005502:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005504:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005506:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005508:	e841 2300 	strex	r3, r2, [r1]
 800550c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800550e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1e4      	bne.n	80054de <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	3308      	adds	r3, #8
 800551a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800551c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551e:	e853 3f00 	ldrex	r3, [r3]
 8005522:	623b      	str	r3, [r7, #32]
   return(result);
 8005524:	6a3b      	ldr	r3, [r7, #32]
 8005526:	f023 0301 	bic.w	r3, r3, #1
 800552a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3308      	adds	r3, #8
 8005534:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005538:	633a      	str	r2, [r7, #48]	@ 0x30
 800553a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800553e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005540:	e841 2300 	strex	r3, r2, [r1]
 8005544:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1e3      	bne.n	8005514 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2220      	movs	r2, #32
 8005550:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	e853 3f00 	ldrex	r3, [r3]
 800556c:	60fb      	str	r3, [r7, #12]
   return(result);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f023 0310 	bic.w	r3, r3, #16
 8005574:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	461a      	mov	r2, r3
 800557e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005582:	61fb      	str	r3, [r7, #28]
 8005584:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005586:	69b9      	ldr	r1, [r7, #24]
 8005588:	69fa      	ldr	r2, [r7, #28]
 800558a:	e841 2300 	strex	r3, r2, [r1]
 800558e:	617b      	str	r3, [r7, #20]
   return(result);
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1e4      	bne.n	8005560 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2202      	movs	r2, #2
 800559a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800559c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055a0:	4619      	mov	r1, r3
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fa ffa8 	bl	80004f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80055a8:	e02a      	b.n	8005600 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80055aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00e      	beq.n	80055d4 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80055b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d008      	beq.n	80055d4 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d01c      	beq.n	8005604 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	4798      	blx	r3
    }
    return;
 80055d2:	e017      	b.n	8005604 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80055d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d012      	beq.n	8005606 <HAL_UART_IRQHandler+0x59e>
 80055e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00c      	beq.n	8005606 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fe38 	bl	8006262 <UART_EndTransmit_IT>
    return;
 80055f2:	e008      	b.n	8005606 <HAL_UART_IRQHandler+0x59e>
      return;
 80055f4:	bf00      	nop
 80055f6:	e006      	b.n	8005606 <HAL_UART_IRQHandler+0x59e>
    return;
 80055f8:	bf00      	nop
 80055fa:	e004      	b.n	8005606 <HAL_UART_IRQHandler+0x59e>
      return;
 80055fc:	bf00      	nop
 80055fe:	e002      	b.n	8005606 <HAL_UART_IRQHandler+0x59e>
      return;
 8005600:	bf00      	nop
 8005602:	e000      	b.n	8005606 <HAL_UART_IRQHandler+0x59e>
    return;
 8005604:	bf00      	nop
  }

}
 8005606:	37e8      	adds	r7, #232	@ 0xe8
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <HAL_HalfDuplex_EnableReceiver>:
  * @brief  Enable the UART receiver and disable the UART transmitter.
  * @param  huart UART handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8005634:	b480      	push	{r7}
 8005636:	b08f      	sub	sp, #60	@ 0x3c
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8005642:	2b01      	cmp	r3, #1
 8005644:	d101      	bne.n	800564a <HAL_HalfDuplex_EnableReceiver+0x16>
 8005646:	2302      	movs	r3, #2
 8005648:	e040      	b.n	80056cc <HAL_HalfDuplex_EnableReceiver+0x98>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2201      	movs	r2, #1
 800564e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
  huart->gState = HAL_UART_STATE_BUSY;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2224      	movs	r2, #36	@ 0x24
 8005656:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565e:	6a3b      	ldr	r3, [r7, #32]
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	61fb      	str	r3, [r7, #28]
   return(result);
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	f023 030c 	bic.w	r3, r3, #12
 800566c:	637b      	str	r3, [r7, #52]	@ 0x34
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	461a      	mov	r2, r3
 8005674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005676:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005678:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800567c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800567e:	e841 2300 	strex	r3, r2, [r1]
 8005682:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1e6      	bne.n	8005658 <HAL_HalfDuplex_EnableReceiver+0x24>

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	e853 3f00 	ldrex	r3, [r3]
 8005696:	60bb      	str	r3, [r7, #8]
   return(result);
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f043 0304 	orr.w	r3, r3, #4
 800569e:	633b      	str	r3, [r7, #48]	@ 0x30
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	461a      	mov	r2, r3
 80056a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a8:	61bb      	str	r3, [r7, #24]
 80056aa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ac:	6979      	ldr	r1, [r7, #20]
 80056ae:	69ba      	ldr	r2, [r7, #24]
 80056b0:	e841 2300 	strex	r3, r2, [r1]
 80056b4:	613b      	str	r3, [r7, #16]
   return(result);
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1e6      	bne.n	800568a <HAL_HalfDuplex_EnableReceiver+0x56>

  huart->gState = HAL_UART_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2220      	movs	r2, #32
 80056c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UNLOCK(huart);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	373c      	adds	r7, #60	@ 0x3c
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b088      	sub	sp, #32
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056e0:	2300      	movs	r3, #0
 80056e2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	431a      	orrs	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	69db      	ldr	r3, [r3, #28]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	4ba6      	ldr	r3, [pc, #664]	@ (800599c <UART_SetConfig+0x2c4>)
 8005704:	4013      	ands	r3, r2
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	6812      	ldr	r2, [r2, #0]
 800570a:	6979      	ldr	r1, [r7, #20]
 800570c:	430b      	orrs	r3, r1
 800570e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	699b      	ldr	r3, [r3, #24]
 800572a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a1b      	ldr	r3, [r3, #32]
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	4313      	orrs	r3, r2
 8005734:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	430a      	orrs	r2, r1
 8005748:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a94      	ldr	r2, [pc, #592]	@ (80059a0 <UART_SetConfig+0x2c8>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d120      	bne.n	8005796 <UART_SetConfig+0xbe>
 8005754:	4b93      	ldr	r3, [pc, #588]	@ (80059a4 <UART_SetConfig+0x2cc>)
 8005756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	2b03      	cmp	r3, #3
 8005760:	d816      	bhi.n	8005790 <UART_SetConfig+0xb8>
 8005762:	a201      	add	r2, pc, #4	@ (adr r2, 8005768 <UART_SetConfig+0x90>)
 8005764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005768:	08005779 	.word	0x08005779
 800576c:	08005785 	.word	0x08005785
 8005770:	0800577f 	.word	0x0800577f
 8005774:	0800578b 	.word	0x0800578b
 8005778:	2301      	movs	r3, #1
 800577a:	77fb      	strb	r3, [r7, #31]
 800577c:	e150      	b.n	8005a20 <UART_SetConfig+0x348>
 800577e:	2302      	movs	r3, #2
 8005780:	77fb      	strb	r3, [r7, #31]
 8005782:	e14d      	b.n	8005a20 <UART_SetConfig+0x348>
 8005784:	2304      	movs	r3, #4
 8005786:	77fb      	strb	r3, [r7, #31]
 8005788:	e14a      	b.n	8005a20 <UART_SetConfig+0x348>
 800578a:	2308      	movs	r3, #8
 800578c:	77fb      	strb	r3, [r7, #31]
 800578e:	e147      	b.n	8005a20 <UART_SetConfig+0x348>
 8005790:	2310      	movs	r3, #16
 8005792:	77fb      	strb	r3, [r7, #31]
 8005794:	e144      	b.n	8005a20 <UART_SetConfig+0x348>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a83      	ldr	r2, [pc, #524]	@ (80059a8 <UART_SetConfig+0x2d0>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d132      	bne.n	8005806 <UART_SetConfig+0x12e>
 80057a0:	4b80      	ldr	r3, [pc, #512]	@ (80059a4 <UART_SetConfig+0x2cc>)
 80057a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057a6:	f003 030c 	and.w	r3, r3, #12
 80057aa:	2b0c      	cmp	r3, #12
 80057ac:	d828      	bhi.n	8005800 <UART_SetConfig+0x128>
 80057ae:	a201      	add	r2, pc, #4	@ (adr r2, 80057b4 <UART_SetConfig+0xdc>)
 80057b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b4:	080057e9 	.word	0x080057e9
 80057b8:	08005801 	.word	0x08005801
 80057bc:	08005801 	.word	0x08005801
 80057c0:	08005801 	.word	0x08005801
 80057c4:	080057f5 	.word	0x080057f5
 80057c8:	08005801 	.word	0x08005801
 80057cc:	08005801 	.word	0x08005801
 80057d0:	08005801 	.word	0x08005801
 80057d4:	080057ef 	.word	0x080057ef
 80057d8:	08005801 	.word	0x08005801
 80057dc:	08005801 	.word	0x08005801
 80057e0:	08005801 	.word	0x08005801
 80057e4:	080057fb 	.word	0x080057fb
 80057e8:	2300      	movs	r3, #0
 80057ea:	77fb      	strb	r3, [r7, #31]
 80057ec:	e118      	b.n	8005a20 <UART_SetConfig+0x348>
 80057ee:	2302      	movs	r3, #2
 80057f0:	77fb      	strb	r3, [r7, #31]
 80057f2:	e115      	b.n	8005a20 <UART_SetConfig+0x348>
 80057f4:	2304      	movs	r3, #4
 80057f6:	77fb      	strb	r3, [r7, #31]
 80057f8:	e112      	b.n	8005a20 <UART_SetConfig+0x348>
 80057fa:	2308      	movs	r3, #8
 80057fc:	77fb      	strb	r3, [r7, #31]
 80057fe:	e10f      	b.n	8005a20 <UART_SetConfig+0x348>
 8005800:	2310      	movs	r3, #16
 8005802:	77fb      	strb	r3, [r7, #31]
 8005804:	e10c      	b.n	8005a20 <UART_SetConfig+0x348>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a68      	ldr	r2, [pc, #416]	@ (80059ac <UART_SetConfig+0x2d4>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d120      	bne.n	8005852 <UART_SetConfig+0x17a>
 8005810:	4b64      	ldr	r3, [pc, #400]	@ (80059a4 <UART_SetConfig+0x2cc>)
 8005812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005816:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800581a:	2b30      	cmp	r3, #48	@ 0x30
 800581c:	d013      	beq.n	8005846 <UART_SetConfig+0x16e>
 800581e:	2b30      	cmp	r3, #48	@ 0x30
 8005820:	d814      	bhi.n	800584c <UART_SetConfig+0x174>
 8005822:	2b20      	cmp	r3, #32
 8005824:	d009      	beq.n	800583a <UART_SetConfig+0x162>
 8005826:	2b20      	cmp	r3, #32
 8005828:	d810      	bhi.n	800584c <UART_SetConfig+0x174>
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <UART_SetConfig+0x15c>
 800582e:	2b10      	cmp	r3, #16
 8005830:	d006      	beq.n	8005840 <UART_SetConfig+0x168>
 8005832:	e00b      	b.n	800584c <UART_SetConfig+0x174>
 8005834:	2300      	movs	r3, #0
 8005836:	77fb      	strb	r3, [r7, #31]
 8005838:	e0f2      	b.n	8005a20 <UART_SetConfig+0x348>
 800583a:	2302      	movs	r3, #2
 800583c:	77fb      	strb	r3, [r7, #31]
 800583e:	e0ef      	b.n	8005a20 <UART_SetConfig+0x348>
 8005840:	2304      	movs	r3, #4
 8005842:	77fb      	strb	r3, [r7, #31]
 8005844:	e0ec      	b.n	8005a20 <UART_SetConfig+0x348>
 8005846:	2308      	movs	r3, #8
 8005848:	77fb      	strb	r3, [r7, #31]
 800584a:	e0e9      	b.n	8005a20 <UART_SetConfig+0x348>
 800584c:	2310      	movs	r3, #16
 800584e:	77fb      	strb	r3, [r7, #31]
 8005850:	e0e6      	b.n	8005a20 <UART_SetConfig+0x348>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a56      	ldr	r2, [pc, #344]	@ (80059b0 <UART_SetConfig+0x2d8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d120      	bne.n	800589e <UART_SetConfig+0x1c6>
 800585c:	4b51      	ldr	r3, [pc, #324]	@ (80059a4 <UART_SetConfig+0x2cc>)
 800585e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005862:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005866:	2bc0      	cmp	r3, #192	@ 0xc0
 8005868:	d013      	beq.n	8005892 <UART_SetConfig+0x1ba>
 800586a:	2bc0      	cmp	r3, #192	@ 0xc0
 800586c:	d814      	bhi.n	8005898 <UART_SetConfig+0x1c0>
 800586e:	2b80      	cmp	r3, #128	@ 0x80
 8005870:	d009      	beq.n	8005886 <UART_SetConfig+0x1ae>
 8005872:	2b80      	cmp	r3, #128	@ 0x80
 8005874:	d810      	bhi.n	8005898 <UART_SetConfig+0x1c0>
 8005876:	2b00      	cmp	r3, #0
 8005878:	d002      	beq.n	8005880 <UART_SetConfig+0x1a8>
 800587a:	2b40      	cmp	r3, #64	@ 0x40
 800587c:	d006      	beq.n	800588c <UART_SetConfig+0x1b4>
 800587e:	e00b      	b.n	8005898 <UART_SetConfig+0x1c0>
 8005880:	2300      	movs	r3, #0
 8005882:	77fb      	strb	r3, [r7, #31]
 8005884:	e0cc      	b.n	8005a20 <UART_SetConfig+0x348>
 8005886:	2302      	movs	r3, #2
 8005888:	77fb      	strb	r3, [r7, #31]
 800588a:	e0c9      	b.n	8005a20 <UART_SetConfig+0x348>
 800588c:	2304      	movs	r3, #4
 800588e:	77fb      	strb	r3, [r7, #31]
 8005890:	e0c6      	b.n	8005a20 <UART_SetConfig+0x348>
 8005892:	2308      	movs	r3, #8
 8005894:	77fb      	strb	r3, [r7, #31]
 8005896:	e0c3      	b.n	8005a20 <UART_SetConfig+0x348>
 8005898:	2310      	movs	r3, #16
 800589a:	77fb      	strb	r3, [r7, #31]
 800589c:	e0c0      	b.n	8005a20 <UART_SetConfig+0x348>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a44      	ldr	r2, [pc, #272]	@ (80059b4 <UART_SetConfig+0x2dc>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d125      	bne.n	80058f4 <UART_SetConfig+0x21c>
 80058a8:	4b3e      	ldr	r3, [pc, #248]	@ (80059a4 <UART_SetConfig+0x2cc>)
 80058aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058b6:	d017      	beq.n	80058e8 <UART_SetConfig+0x210>
 80058b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058bc:	d817      	bhi.n	80058ee <UART_SetConfig+0x216>
 80058be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058c2:	d00b      	beq.n	80058dc <UART_SetConfig+0x204>
 80058c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058c8:	d811      	bhi.n	80058ee <UART_SetConfig+0x216>
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d003      	beq.n	80058d6 <UART_SetConfig+0x1fe>
 80058ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058d2:	d006      	beq.n	80058e2 <UART_SetConfig+0x20a>
 80058d4:	e00b      	b.n	80058ee <UART_SetConfig+0x216>
 80058d6:	2300      	movs	r3, #0
 80058d8:	77fb      	strb	r3, [r7, #31]
 80058da:	e0a1      	b.n	8005a20 <UART_SetConfig+0x348>
 80058dc:	2302      	movs	r3, #2
 80058de:	77fb      	strb	r3, [r7, #31]
 80058e0:	e09e      	b.n	8005a20 <UART_SetConfig+0x348>
 80058e2:	2304      	movs	r3, #4
 80058e4:	77fb      	strb	r3, [r7, #31]
 80058e6:	e09b      	b.n	8005a20 <UART_SetConfig+0x348>
 80058e8:	2308      	movs	r3, #8
 80058ea:	77fb      	strb	r3, [r7, #31]
 80058ec:	e098      	b.n	8005a20 <UART_SetConfig+0x348>
 80058ee:	2310      	movs	r3, #16
 80058f0:	77fb      	strb	r3, [r7, #31]
 80058f2:	e095      	b.n	8005a20 <UART_SetConfig+0x348>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a2f      	ldr	r2, [pc, #188]	@ (80059b8 <UART_SetConfig+0x2e0>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d125      	bne.n	800594a <UART_SetConfig+0x272>
 80058fe:	4b29      	ldr	r3, [pc, #164]	@ (80059a4 <UART_SetConfig+0x2cc>)
 8005900:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005904:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005908:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800590c:	d017      	beq.n	800593e <UART_SetConfig+0x266>
 800590e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005912:	d817      	bhi.n	8005944 <UART_SetConfig+0x26c>
 8005914:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005918:	d00b      	beq.n	8005932 <UART_SetConfig+0x25a>
 800591a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800591e:	d811      	bhi.n	8005944 <UART_SetConfig+0x26c>
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <UART_SetConfig+0x254>
 8005924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005928:	d006      	beq.n	8005938 <UART_SetConfig+0x260>
 800592a:	e00b      	b.n	8005944 <UART_SetConfig+0x26c>
 800592c:	2301      	movs	r3, #1
 800592e:	77fb      	strb	r3, [r7, #31]
 8005930:	e076      	b.n	8005a20 <UART_SetConfig+0x348>
 8005932:	2302      	movs	r3, #2
 8005934:	77fb      	strb	r3, [r7, #31]
 8005936:	e073      	b.n	8005a20 <UART_SetConfig+0x348>
 8005938:	2304      	movs	r3, #4
 800593a:	77fb      	strb	r3, [r7, #31]
 800593c:	e070      	b.n	8005a20 <UART_SetConfig+0x348>
 800593e:	2308      	movs	r3, #8
 8005940:	77fb      	strb	r3, [r7, #31]
 8005942:	e06d      	b.n	8005a20 <UART_SetConfig+0x348>
 8005944:	2310      	movs	r3, #16
 8005946:	77fb      	strb	r3, [r7, #31]
 8005948:	e06a      	b.n	8005a20 <UART_SetConfig+0x348>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a1b      	ldr	r2, [pc, #108]	@ (80059bc <UART_SetConfig+0x2e4>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d138      	bne.n	80059c6 <UART_SetConfig+0x2ee>
 8005954:	4b13      	ldr	r3, [pc, #76]	@ (80059a4 <UART_SetConfig+0x2cc>)
 8005956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800595a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800595e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005962:	d017      	beq.n	8005994 <UART_SetConfig+0x2bc>
 8005964:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005968:	d82a      	bhi.n	80059c0 <UART_SetConfig+0x2e8>
 800596a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800596e:	d00b      	beq.n	8005988 <UART_SetConfig+0x2b0>
 8005970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005974:	d824      	bhi.n	80059c0 <UART_SetConfig+0x2e8>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <UART_SetConfig+0x2aa>
 800597a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800597e:	d006      	beq.n	800598e <UART_SetConfig+0x2b6>
 8005980:	e01e      	b.n	80059c0 <UART_SetConfig+0x2e8>
 8005982:	2300      	movs	r3, #0
 8005984:	77fb      	strb	r3, [r7, #31]
 8005986:	e04b      	b.n	8005a20 <UART_SetConfig+0x348>
 8005988:	2302      	movs	r3, #2
 800598a:	77fb      	strb	r3, [r7, #31]
 800598c:	e048      	b.n	8005a20 <UART_SetConfig+0x348>
 800598e:	2304      	movs	r3, #4
 8005990:	77fb      	strb	r3, [r7, #31]
 8005992:	e045      	b.n	8005a20 <UART_SetConfig+0x348>
 8005994:	2308      	movs	r3, #8
 8005996:	77fb      	strb	r3, [r7, #31]
 8005998:	e042      	b.n	8005a20 <UART_SetConfig+0x348>
 800599a:	bf00      	nop
 800599c:	efff69f3 	.word	0xefff69f3
 80059a0:	40011000 	.word	0x40011000
 80059a4:	40023800 	.word	0x40023800
 80059a8:	40004400 	.word	0x40004400
 80059ac:	40004800 	.word	0x40004800
 80059b0:	40004c00 	.word	0x40004c00
 80059b4:	40005000 	.word	0x40005000
 80059b8:	40011400 	.word	0x40011400
 80059bc:	40007800 	.word	0x40007800
 80059c0:	2310      	movs	r3, #16
 80059c2:	77fb      	strb	r3, [r7, #31]
 80059c4:	e02c      	b.n	8005a20 <UART_SetConfig+0x348>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a72      	ldr	r2, [pc, #456]	@ (8005b94 <UART_SetConfig+0x4bc>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d125      	bne.n	8005a1c <UART_SetConfig+0x344>
 80059d0:	4b71      	ldr	r3, [pc, #452]	@ (8005b98 <UART_SetConfig+0x4c0>)
 80059d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80059da:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80059de:	d017      	beq.n	8005a10 <UART_SetConfig+0x338>
 80059e0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80059e4:	d817      	bhi.n	8005a16 <UART_SetConfig+0x33e>
 80059e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059ea:	d00b      	beq.n	8005a04 <UART_SetConfig+0x32c>
 80059ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059f0:	d811      	bhi.n	8005a16 <UART_SetConfig+0x33e>
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d003      	beq.n	80059fe <UART_SetConfig+0x326>
 80059f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059fa:	d006      	beq.n	8005a0a <UART_SetConfig+0x332>
 80059fc:	e00b      	b.n	8005a16 <UART_SetConfig+0x33e>
 80059fe:	2300      	movs	r3, #0
 8005a00:	77fb      	strb	r3, [r7, #31]
 8005a02:	e00d      	b.n	8005a20 <UART_SetConfig+0x348>
 8005a04:	2302      	movs	r3, #2
 8005a06:	77fb      	strb	r3, [r7, #31]
 8005a08:	e00a      	b.n	8005a20 <UART_SetConfig+0x348>
 8005a0a:	2304      	movs	r3, #4
 8005a0c:	77fb      	strb	r3, [r7, #31]
 8005a0e:	e007      	b.n	8005a20 <UART_SetConfig+0x348>
 8005a10:	2308      	movs	r3, #8
 8005a12:	77fb      	strb	r3, [r7, #31]
 8005a14:	e004      	b.n	8005a20 <UART_SetConfig+0x348>
 8005a16:	2310      	movs	r3, #16
 8005a18:	77fb      	strb	r3, [r7, #31]
 8005a1a:	e001      	b.n	8005a20 <UART_SetConfig+0x348>
 8005a1c:	2310      	movs	r3, #16
 8005a1e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	69db      	ldr	r3, [r3, #28]
 8005a24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a28:	d15b      	bne.n	8005ae2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005a2a:	7ffb      	ldrb	r3, [r7, #31]
 8005a2c:	2b08      	cmp	r3, #8
 8005a2e:	d828      	bhi.n	8005a82 <UART_SetConfig+0x3aa>
 8005a30:	a201      	add	r2, pc, #4	@ (adr r2, 8005a38 <UART_SetConfig+0x360>)
 8005a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a36:	bf00      	nop
 8005a38:	08005a5d 	.word	0x08005a5d
 8005a3c:	08005a65 	.word	0x08005a65
 8005a40:	08005a6d 	.word	0x08005a6d
 8005a44:	08005a83 	.word	0x08005a83
 8005a48:	08005a73 	.word	0x08005a73
 8005a4c:	08005a83 	.word	0x08005a83
 8005a50:	08005a83 	.word	0x08005a83
 8005a54:	08005a83 	.word	0x08005a83
 8005a58:	08005a7b 	.word	0x08005a7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a5c:	f7fe f99e 	bl	8003d9c <HAL_RCC_GetPCLK1Freq>
 8005a60:	61b8      	str	r0, [r7, #24]
        break;
 8005a62:	e013      	b.n	8005a8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a64:	f7fe f9ae 	bl	8003dc4 <HAL_RCC_GetPCLK2Freq>
 8005a68:	61b8      	str	r0, [r7, #24]
        break;
 8005a6a:	e00f      	b.n	8005a8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a6c:	4b4b      	ldr	r3, [pc, #300]	@ (8005b9c <UART_SetConfig+0x4c4>)
 8005a6e:	61bb      	str	r3, [r7, #24]
        break;
 8005a70:	e00c      	b.n	8005a8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a72:	f7fe f881 	bl	8003b78 <HAL_RCC_GetSysClockFreq>
 8005a76:	61b8      	str	r0, [r7, #24]
        break;
 8005a78:	e008      	b.n	8005a8c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a7e:	61bb      	str	r3, [r7, #24]
        break;
 8005a80:	e004      	b.n	8005a8c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8005a82:	2300      	movs	r3, #0
 8005a84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	77bb      	strb	r3, [r7, #30]
        break;
 8005a8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d074      	beq.n	8005b7c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	005a      	lsls	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	085b      	lsrs	r3, r3, #1
 8005a9c:	441a      	add	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	2b0f      	cmp	r3, #15
 8005aac:	d916      	bls.n	8005adc <UART_SetConfig+0x404>
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ab4:	d212      	bcs.n	8005adc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	f023 030f 	bic.w	r3, r3, #15
 8005abe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	085b      	lsrs	r3, r3, #1
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	f003 0307 	and.w	r3, r3, #7
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	89fb      	ldrh	r3, [r7, #14]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	89fa      	ldrh	r2, [r7, #14]
 8005ad8:	60da      	str	r2, [r3, #12]
 8005ada:	e04f      	b.n	8005b7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	77bb      	strb	r3, [r7, #30]
 8005ae0:	e04c      	b.n	8005b7c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ae2:	7ffb      	ldrb	r3, [r7, #31]
 8005ae4:	2b08      	cmp	r3, #8
 8005ae6:	d828      	bhi.n	8005b3a <UART_SetConfig+0x462>
 8005ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8005af0 <UART_SetConfig+0x418>)
 8005aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aee:	bf00      	nop
 8005af0:	08005b15 	.word	0x08005b15
 8005af4:	08005b1d 	.word	0x08005b1d
 8005af8:	08005b25 	.word	0x08005b25
 8005afc:	08005b3b 	.word	0x08005b3b
 8005b00:	08005b2b 	.word	0x08005b2b
 8005b04:	08005b3b 	.word	0x08005b3b
 8005b08:	08005b3b 	.word	0x08005b3b
 8005b0c:	08005b3b 	.word	0x08005b3b
 8005b10:	08005b33 	.word	0x08005b33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b14:	f7fe f942 	bl	8003d9c <HAL_RCC_GetPCLK1Freq>
 8005b18:	61b8      	str	r0, [r7, #24]
        break;
 8005b1a:	e013      	b.n	8005b44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b1c:	f7fe f952 	bl	8003dc4 <HAL_RCC_GetPCLK2Freq>
 8005b20:	61b8      	str	r0, [r7, #24]
        break;
 8005b22:	e00f      	b.n	8005b44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b24:	4b1d      	ldr	r3, [pc, #116]	@ (8005b9c <UART_SetConfig+0x4c4>)
 8005b26:	61bb      	str	r3, [r7, #24]
        break;
 8005b28:	e00c      	b.n	8005b44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b2a:	f7fe f825 	bl	8003b78 <HAL_RCC_GetSysClockFreq>
 8005b2e:	61b8      	str	r0, [r7, #24]
        break;
 8005b30:	e008      	b.n	8005b44 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b36:	61bb      	str	r3, [r7, #24]
        break;
 8005b38:	e004      	b.n	8005b44 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	77bb      	strb	r3, [r7, #30]
        break;
 8005b42:	bf00      	nop
    }

    if (pclk != 0U)
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d018      	beq.n	8005b7c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	085a      	lsrs	r2, r3, #1
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	441a      	add	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b5c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	2b0f      	cmp	r3, #15
 8005b62:	d909      	bls.n	8005b78 <UART_SetConfig+0x4a0>
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b6a:	d205      	bcs.n	8005b78 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	b29a      	uxth	r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	60da      	str	r2, [r3, #12]
 8005b76:	e001      	b.n	8005b7c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005b88:	7fbb      	ldrb	r3, [r7, #30]
}
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	3720      	adds	r7, #32
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}
 8005b92:	bf00      	nop
 8005b94:	40007c00 	.word	0x40007c00
 8005b98:	40023800 	.word	0x40023800
 8005b9c:	00f42400 	.word	0x00f42400

08005ba0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bac:	f003 0308 	and.w	r3, r3, #8
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00a      	beq.n	8005bca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	430a      	orrs	r2, r1
 8005bea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00a      	beq.n	8005c0e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	430a      	orrs	r2, r1
 8005c0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c34:	f003 0310 	and.w	r3, r3, #16
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00a      	beq.n	8005c52 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c56:	f003 0320 	and.w	r3, r3, #32
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00a      	beq.n	8005c74 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d01a      	beq.n	8005cb6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	430a      	orrs	r2, r1
 8005c94:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c9e:	d10a      	bne.n	8005cb6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00a      	beq.n	8005cd8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	605a      	str	r2, [r3, #4]
  }
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b08c      	sub	sp, #48	@ 0x30
 8005ce8:	af02      	add	r7, sp, #8
 8005cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005cf4:	f7fc fc9e 	bl	8002634 <HAL_GetTick>
 8005cf8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 0308 	and.w	r3, r3, #8
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d12e      	bne.n	8005d66 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d08:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d0c:	9300      	str	r3, [sp, #0]
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d10:	2200      	movs	r2, #0
 8005d12:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f83b 	bl	8005d92 <UART_WaitOnFlagUntilTimeout>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d021      	beq.n	8005d66 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	e853 3f00 	ldrex	r3, [r3]
 8005d2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d36:	623b      	str	r3, [r7, #32]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	6a3b      	ldr	r3, [r7, #32]
 8005d40:	61fb      	str	r3, [r7, #28]
 8005d42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d44:	69b9      	ldr	r1, [r7, #24]
 8005d46:	69fa      	ldr	r2, [r7, #28]
 8005d48:	e841 2300 	strex	r3, r2, [r1]
 8005d4c:	617b      	str	r3, [r7, #20]
   return(result);
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1e6      	bne.n	8005d22 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2220      	movs	r2, #32
 8005d58:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e011      	b.n	8005d8a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2220      	movs	r2, #32
 8005d70:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005d88:	2300      	movs	r3, #0
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3728      	adds	r7, #40	@ 0x28
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b084      	sub	sp, #16
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	60f8      	str	r0, [r7, #12]
 8005d9a:	60b9      	str	r1, [r7, #8]
 8005d9c:	603b      	str	r3, [r7, #0]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005da2:	e04f      	b.n	8005e44 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005daa:	d04b      	beq.n	8005e44 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dac:	f7fc fc42 	bl	8002634 <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	69ba      	ldr	r2, [r7, #24]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d302      	bcc.n	8005dc2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d101      	bne.n	8005dc6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e04e      	b.n	8005e64 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 0304 	and.w	r3, r3, #4
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d037      	beq.n	8005e44 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	2b80      	cmp	r3, #128	@ 0x80
 8005dd8:	d034      	beq.n	8005e44 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	2b40      	cmp	r3, #64	@ 0x40
 8005dde:	d031      	beq.n	8005e44 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	f003 0308 	and.w	r3, r3, #8
 8005dea:	2b08      	cmp	r3, #8
 8005dec:	d110      	bne.n	8005e10 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2208      	movs	r2, #8
 8005df4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f000 f8fe 	bl	8005ff8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2208      	movs	r2, #8
 8005e00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e029      	b.n	8005e64 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e1e:	d111      	bne.n	8005e44 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e28:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f000 f8e4 	bl	8005ff8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2220      	movs	r2, #32
 8005e34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005e40:	2303      	movs	r3, #3
 8005e42:	e00f      	b.n	8005e64 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	69da      	ldr	r2, [r3, #28]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	bf0c      	ite	eq
 8005e54:	2301      	moveq	r3, #1
 8005e56:	2300      	movne	r3, #0
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	79fb      	ldrb	r3, [r7, #7]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d0a0      	beq.n	8005da4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3710      	adds	r7, #16
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b097      	sub	sp, #92	@ 0x5c
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	4613      	mov	r3, r2
 8005e78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	88fa      	ldrh	r2, [r7, #6]
 8005e84:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	88fa      	ldrh	r2, [r7, #6]
 8005e8c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e9e:	d10e      	bne.n	8005ebe <UART_Start_Receive_IT+0x52>
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d105      	bne.n	8005eb4 <UART_Start_Receive_IT+0x48>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005eae:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005eb2:	e02d      	b.n	8005f10 <UART_Start_Receive_IT+0xa4>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	22ff      	movs	r2, #255	@ 0xff
 8005eb8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ebc:	e028      	b.n	8005f10 <UART_Start_Receive_IT+0xa4>
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10d      	bne.n	8005ee2 <UART_Start_Receive_IT+0x76>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d104      	bne.n	8005ed8 <UART_Start_Receive_IT+0x6c>
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	22ff      	movs	r2, #255	@ 0xff
 8005ed2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ed6:	e01b      	b.n	8005f10 <UART_Start_Receive_IT+0xa4>
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	227f      	movs	r2, #127	@ 0x7f
 8005edc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005ee0:	e016      	b.n	8005f10 <UART_Start_Receive_IT+0xa4>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005eea:	d10d      	bne.n	8005f08 <UART_Start_Receive_IT+0x9c>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d104      	bne.n	8005efe <UART_Start_Receive_IT+0x92>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	227f      	movs	r2, #127	@ 0x7f
 8005ef8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005efc:	e008      	b.n	8005f10 <UART_Start_Receive_IT+0xa4>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	223f      	movs	r2, #63	@ 0x3f
 8005f02:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005f06:	e003      	b.n	8005f10 <UART_Start_Receive_IT+0xa4>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2222      	movs	r2, #34	@ 0x22
 8005f1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	3308      	adds	r3, #8
 8005f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f2a:	e853 3f00 	ldrex	r3, [r3]
 8005f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f32:	f043 0301 	orr.w	r3, r3, #1
 8005f36:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3308      	adds	r3, #8
 8005f3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005f40:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005f42:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f44:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005f46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f48:	e841 2300 	strex	r3, r2, [r1]
 8005f4c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1e5      	bne.n	8005f20 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f5c:	d107      	bne.n	8005f6e <UART_Start_Receive_IT+0x102>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d103      	bne.n	8005f6e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	4a21      	ldr	r2, [pc, #132]	@ (8005ff0 <UART_Start_Receive_IT+0x184>)
 8005f6a:	669a      	str	r2, [r3, #104]	@ 0x68
 8005f6c:	e002      	b.n	8005f74 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	4a20      	ldr	r2, [pc, #128]	@ (8005ff4 <UART_Start_Receive_IT+0x188>)
 8005f72:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d019      	beq.n	8005fb0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005f90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	461a      	mov	r2, r3
 8005f98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f9c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005fa0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005fa2:	e841 2300 	strex	r3, r2, [r1]
 8005fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1e6      	bne.n	8005f7c <UART_Start_Receive_IT+0x110>
 8005fae:	e018      	b.n	8005fe2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	e853 3f00 	ldrex	r3, [r3]
 8005fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	f043 0320 	orr.w	r3, r3, #32
 8005fc4:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	461a      	mov	r2, r3
 8005fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fce:	623b      	str	r3, [r7, #32]
 8005fd0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd2:	69f9      	ldr	r1, [r7, #28]
 8005fd4:	6a3a      	ldr	r2, [r7, #32]
 8005fd6:	e841 2300 	strex	r3, r2, [r1]
 8005fda:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1e6      	bne.n	8005fb0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	375c      	adds	r7, #92	@ 0x5c
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fee:	4770      	bx	lr
 8005ff0:	0800645f 	.word	0x0800645f
 8005ff4:	080062b7 	.word	0x080062b7

08005ff8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b095      	sub	sp, #84	@ 0x54
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006008:	e853 3f00 	ldrex	r3, [r3]
 800600c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800600e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006010:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006014:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	461a      	mov	r2, r3
 800601c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800601e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006020:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006022:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006024:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006026:	e841 2300 	strex	r3, r2, [r1]
 800602a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800602c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1e6      	bne.n	8006000 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	3308      	adds	r3, #8
 8006038:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603a:	6a3b      	ldr	r3, [r7, #32]
 800603c:	e853 3f00 	ldrex	r3, [r3]
 8006040:	61fb      	str	r3, [r7, #28]
   return(result);
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	f023 0301 	bic.w	r3, r3, #1
 8006048:	64bb      	str	r3, [r7, #72]	@ 0x48
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	3308      	adds	r3, #8
 8006050:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006052:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006054:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006056:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006058:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800605a:	e841 2300 	strex	r3, r2, [r1]
 800605e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1e5      	bne.n	8006032 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800606a:	2b01      	cmp	r3, #1
 800606c:	d118      	bne.n	80060a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	e853 3f00 	ldrex	r3, [r3]
 800607a:	60bb      	str	r3, [r7, #8]
   return(result);
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	f023 0310 	bic.w	r3, r3, #16
 8006082:	647b      	str	r3, [r7, #68]	@ 0x44
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	461a      	mov	r2, r3
 800608a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800608c:	61bb      	str	r3, [r7, #24]
 800608e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006090:	6979      	ldr	r1, [r7, #20]
 8006092:	69ba      	ldr	r2, [r7, #24]
 8006094:	e841 2300 	strex	r3, r2, [r1]
 8006098:	613b      	str	r3, [r7, #16]
   return(result);
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1e6      	bne.n	800606e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2220      	movs	r2, #32
 80060a4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80060b4:	bf00      	nop
 80060b6:	3754      	adds	r7, #84	@ 0x54
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr

080060c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80060de:	68f8      	ldr	r0, [r7, #12]
 80060e0:	f7ff fa9e 	bl	8005620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060e4:	bf00      	nop
 80060e6:	3710      	adds	r7, #16
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b08f      	sub	sp, #60	@ 0x3c
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060f8:	2b21      	cmp	r3, #33	@ 0x21
 80060fa:	d14c      	bne.n	8006196 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006102:	b29b      	uxth	r3, r3
 8006104:	2b00      	cmp	r3, #0
 8006106:	d132      	bne.n	800616e <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610e:	6a3b      	ldr	r3, [r7, #32]
 8006110:	e853 3f00 	ldrex	r3, [r3]
 8006114:	61fb      	str	r3, [r7, #28]
   return(result);
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800611c:	637b      	str	r3, [r7, #52]	@ 0x34
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	461a      	mov	r2, r3
 8006124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006126:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006128:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800612a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800612c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800612e:	e841 2300 	strex	r3, r2, [r1]
 8006132:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1e6      	bne.n	8006108 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	e853 3f00 	ldrex	r3, [r3]
 8006146:	60bb      	str	r3, [r7, #8]
   return(result);
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800614e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	461a      	mov	r2, r3
 8006156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006158:	61bb      	str	r3, [r7, #24]
 800615a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615c:	6979      	ldr	r1, [r7, #20]
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	e841 2300 	strex	r3, r2, [r1]
 8006164:	613b      	str	r3, [r7, #16]
   return(result);
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d1e6      	bne.n	800613a <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800616c:	e013      	b.n	8006196 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006172:	781a      	ldrb	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800617e:	1c5a      	adds	r2, r3, #1
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800618a:	b29b      	uxth	r3, r3
 800618c:	3b01      	subs	r3, #1
 800618e:	b29a      	uxth	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8006196:	bf00      	nop
 8006198:	373c      	adds	r7, #60	@ 0x3c
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b091      	sub	sp, #68	@ 0x44
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061ae:	2b21      	cmp	r3, #33	@ 0x21
 80061b0:	d151      	bne.n	8006256 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d132      	bne.n	8006224 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c6:	e853 3f00 	ldrex	r3, [r3]
 80061ca:	623b      	str	r3, [r7, #32]
   return(result);
 80061cc:	6a3b      	ldr	r3, [r7, #32]
 80061ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	461a      	mov	r2, r3
 80061da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80061de:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061e4:	e841 2300 	strex	r3, r2, [r1]
 80061e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80061ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1e6      	bne.n	80061be <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	e853 3f00 	ldrex	r3, [r3]
 80061fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006204:	637b      	str	r3, [r7, #52]	@ 0x34
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	461a      	mov	r2, r3
 800620c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800620e:	61fb      	str	r3, [r7, #28]
 8006210:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006212:	69b9      	ldr	r1, [r7, #24]
 8006214:	69fa      	ldr	r2, [r7, #28]
 8006216:	e841 2300 	strex	r3, r2, [r1]
 800621a:	617b      	str	r3, [r7, #20]
   return(result);
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1e6      	bne.n	80061f0 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8006222:	e018      	b.n	8006256 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006228:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800622a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800622c:	881b      	ldrh	r3, [r3, #0]
 800622e:	461a      	mov	r2, r3
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006238:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800623e:	1c9a      	adds	r2, r3, #2
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800624a:	b29b      	uxth	r3, r3
 800624c:	3b01      	subs	r3, #1
 800624e:	b29a      	uxth	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8006256:	bf00      	nop
 8006258:	3744      	adds	r7, #68	@ 0x44
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr

08006262 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b088      	sub	sp, #32
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	e853 3f00 	ldrex	r3, [r3]
 8006276:	60bb      	str	r3, [r7, #8]
   return(result);
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800627e:	61fb      	str	r3, [r7, #28]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	461a      	mov	r2, r3
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	61bb      	str	r3, [r7, #24]
 800628a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628c:	6979      	ldr	r1, [r7, #20]
 800628e:	69ba      	ldr	r2, [r7, #24]
 8006290:	e841 2300 	strex	r3, r2, [r1]
 8006294:	613b      	str	r3, [r7, #16]
   return(result);
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1e6      	bne.n	800626a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2220      	movs	r2, #32
 80062a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2200      	movs	r2, #0
 80062a6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7fa f945 	bl	8000538 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80062ae:	bf00      	nop
 80062b0:	3720      	adds	r7, #32
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b09c      	sub	sp, #112	@ 0x70
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80062c4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062ce:	2b22      	cmp	r3, #34	@ 0x22
 80062d0:	f040 80b9 	bne.w	8006446 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80062de:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80062e2:	b2d9      	uxtb	r1, r3
 80062e4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ee:	400a      	ands	r2, r1
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062f8:	1c5a      	adds	r2, r3, #1
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006304:	b29b      	uxth	r3, r3
 8006306:	3b01      	subs	r3, #1
 8006308:	b29a      	uxth	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006316:	b29b      	uxth	r3, r3
 8006318:	2b00      	cmp	r3, #0
 800631a:	f040 809c 	bne.w	8006456 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006324:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800632c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800632e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006332:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	461a      	mov	r2, r3
 800633a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800633c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800633e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006340:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006342:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006344:	e841 2300 	strex	r3, r2, [r1]
 8006348:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800634a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1e6      	bne.n	800631e <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	3308      	adds	r3, #8
 8006356:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635a:	e853 3f00 	ldrex	r3, [r3]
 800635e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006360:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006362:	f023 0301 	bic.w	r3, r3, #1
 8006366:	667b      	str	r3, [r7, #100]	@ 0x64
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	3308      	adds	r3, #8
 800636e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006370:	647a      	str	r2, [r7, #68]	@ 0x44
 8006372:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006374:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006376:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006378:	e841 2300 	strex	r3, r2, [r1]
 800637c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800637e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1e5      	bne.n	8006350 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2220      	movs	r2, #32
 8006388:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d018      	beq.n	80063d8 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	623b      	str	r3, [r7, #32]
   return(result);
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80063ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063cc:	e841 2300 	strex	r3, r2, [r1]
 80063d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1e6      	bne.n	80063a6 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d12e      	bne.n	800643e <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	e853 3f00 	ldrex	r3, [r3]
 80063f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0310 	bic.w	r3, r3, #16
 80063fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	461a      	mov	r2, r3
 8006402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006404:	61fb      	str	r3, [r7, #28]
 8006406:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006408:	69b9      	ldr	r1, [r7, #24]
 800640a:	69fa      	ldr	r2, [r7, #28]
 800640c:	e841 2300 	strex	r3, r2, [r1]
 8006410:	617b      	str	r3, [r7, #20]
   return(result);
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1e6      	bne.n	80063e6 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	69db      	ldr	r3, [r3, #28]
 800641e:	f003 0310 	and.w	r3, r3, #16
 8006422:	2b10      	cmp	r3, #16
 8006424:	d103      	bne.n	800642e <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	2210      	movs	r2, #16
 800642c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006434:	4619      	mov	r1, r3
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f7fa f85e 	bl	80004f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800643c:	e00b      	b.n	8006456 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f7ff f8e4 	bl	800560c <HAL_UART_RxCpltCallback>
}
 8006444:	e007      	b.n	8006456 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	699a      	ldr	r2, [r3, #24]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f042 0208 	orr.w	r2, r2, #8
 8006454:	619a      	str	r2, [r3, #24]
}
 8006456:	bf00      	nop
 8006458:	3770      	adds	r7, #112	@ 0x70
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}

0800645e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800645e:	b580      	push	{r7, lr}
 8006460:	b09c      	sub	sp, #112	@ 0x70
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800646c:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006476:	2b22      	cmp	r3, #34	@ 0x22
 8006478:	f040 80b9 	bne.w	80065ee <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006482:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648a:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800648c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006490:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006494:	4013      	ands	r3, r2
 8006496:	b29a      	uxth	r2, r3
 8006498:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800649a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a0:	1c9a      	adds	r2, r3, #2
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	3b01      	subs	r3, #1
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80064be:	b29b      	uxth	r3, r3
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f040 809c 	bne.w	80065fe <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80064ce:	e853 3f00 	ldrex	r3, [r3]
 80064d2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80064d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80064da:	667b      	str	r3, [r7, #100]	@ 0x64
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	461a      	mov	r2, r3
 80064e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80064e6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80064ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80064ec:	e841 2300 	strex	r3, r2, [r1]
 80064f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80064f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d1e6      	bne.n	80064c6 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	3308      	adds	r3, #8
 80064fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006502:	e853 3f00 	ldrex	r3, [r3]
 8006506:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800650a:	f023 0301 	bic.w	r3, r3, #1
 800650e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	3308      	adds	r3, #8
 8006516:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006518:	643a      	str	r2, [r7, #64]	@ 0x40
 800651a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800651e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006520:	e841 2300 	strex	r3, r2, [r1]
 8006524:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1e5      	bne.n	80064f8 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2220      	movs	r2, #32
 8006530:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d018      	beq.n	8006580 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006554:	6a3b      	ldr	r3, [r7, #32]
 8006556:	e853 3f00 	ldrex	r3, [r3]
 800655a:	61fb      	str	r3, [r7, #28]
   return(result);
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006562:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	461a      	mov	r2, r3
 800656a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800656c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800656e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006570:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006572:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006574:	e841 2300 	strex	r3, r2, [r1]
 8006578:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800657a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1e6      	bne.n	800654e <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006584:	2b01      	cmp	r3, #1
 8006586:	d12e      	bne.n	80065e6 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	e853 3f00 	ldrex	r3, [r3]
 800659a:	60bb      	str	r3, [r7, #8]
   return(result);
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f023 0310 	bic.w	r3, r3, #16
 80065a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	461a      	mov	r2, r3
 80065aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80065ac:	61bb      	str	r3, [r7, #24]
 80065ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b0:	6979      	ldr	r1, [r7, #20]
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	e841 2300 	strex	r3, r2, [r1]
 80065b8:	613b      	str	r3, [r7, #16]
   return(result);
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1e6      	bne.n	800658e <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	69db      	ldr	r3, [r3, #28]
 80065c6:	f003 0310 	and.w	r3, r3, #16
 80065ca:	2b10      	cmp	r3, #16
 80065cc:	d103      	bne.n	80065d6 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	2210      	movs	r2, #16
 80065d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80065dc:	4619      	mov	r1, r3
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f7f9 ff8a 	bl	80004f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065e4:	e00b      	b.n	80065fe <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7ff f810 	bl	800560c <HAL_UART_RxCpltCallback>
}
 80065ec:	e007      	b.n	80065fe <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	699a      	ldr	r2, [r3, #24]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f042 0208 	orr.w	r2, r2, #8
 80065fc:	619a      	str	r2, [r3, #24]
}
 80065fe:	bf00      	nop
 8006600:	3770      	adds	r7, #112	@ 0x70
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}

08006606 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006606:	b580      	push	{r7, lr}
 8006608:	b08c      	sub	sp, #48	@ 0x30
 800660a:	af00      	add	r7, sp, #0
 800660c:	60f8      	str	r0, [r7, #12]
 800660e:	60b9      	str	r1, [r7, #8]
 8006610:	4613      	mov	r3, r2
 8006612:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006614:	2300      	movs	r3, #0
 8006616:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006620:	2b20      	cmp	r3, #32
 8006622:	d13b      	bne.n	800669c <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d002      	beq.n	8006630 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800662a:	88fb      	ldrh	r3, [r7, #6]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d101      	bne.n	8006634 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e034      	b.n	800669e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2201      	movs	r2, #1
 8006638:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	665a      	str	r2, [r3, #100]	@ 0x64

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8006640:	88fb      	ldrh	r3, [r7, #6]
 8006642:	461a      	mov	r2, r3
 8006644:	68b9      	ldr	r1, [r7, #8]
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f7ff fc10 	bl	8005e6c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006650:	2b01      	cmp	r3, #1
 8006652:	d11d      	bne.n	8006690 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2210      	movs	r2, #16
 800665a:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	e853 3f00 	ldrex	r3, [r3]
 8006668:	617b      	str	r3, [r7, #20]
   return(result);
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	f043 0310 	orr.w	r3, r3, #16
 8006670:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	461a      	mov	r2, r3
 8006678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800667a:	627b      	str	r3, [r7, #36]	@ 0x24
 800667c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800667e:	6a39      	ldr	r1, [r7, #32]
 8006680:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006682:	e841 2300 	strex	r3, r2, [r1]
 8006686:	61fb      	str	r3, [r7, #28]
   return(result);
 8006688:	69fb      	ldr	r3, [r7, #28]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1e6      	bne.n	800665c <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 800668e:	e002      	b.n	8006696 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006696:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800669a:	e000      	b.n	800669e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 800669c:	2302      	movs	r3, #2
  }
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3730      	adds	r7, #48	@ 0x30
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}

080066a6 <memcmp>:
 80066a6:	b510      	push	{r4, lr}
 80066a8:	3901      	subs	r1, #1
 80066aa:	4402      	add	r2, r0
 80066ac:	4290      	cmp	r0, r2
 80066ae:	d101      	bne.n	80066b4 <memcmp+0xe>
 80066b0:	2000      	movs	r0, #0
 80066b2:	e005      	b.n	80066c0 <memcmp+0x1a>
 80066b4:	7803      	ldrb	r3, [r0, #0]
 80066b6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80066ba:	42a3      	cmp	r3, r4
 80066bc:	d001      	beq.n	80066c2 <memcmp+0x1c>
 80066be:	1b18      	subs	r0, r3, r4
 80066c0:	bd10      	pop	{r4, pc}
 80066c2:	3001      	adds	r0, #1
 80066c4:	e7f2      	b.n	80066ac <memcmp+0x6>

080066c6 <memset>:
 80066c6:	4402      	add	r2, r0
 80066c8:	4603      	mov	r3, r0
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d100      	bne.n	80066d0 <memset+0xa>
 80066ce:	4770      	bx	lr
 80066d0:	f803 1b01 	strb.w	r1, [r3], #1
 80066d4:	e7f9      	b.n	80066ca <memset+0x4>
	...

080066d8 <__libc_init_array>:
 80066d8:	b570      	push	{r4, r5, r6, lr}
 80066da:	4d0d      	ldr	r5, [pc, #52]	@ (8006710 <__libc_init_array+0x38>)
 80066dc:	4c0d      	ldr	r4, [pc, #52]	@ (8006714 <__libc_init_array+0x3c>)
 80066de:	1b64      	subs	r4, r4, r5
 80066e0:	10a4      	asrs	r4, r4, #2
 80066e2:	2600      	movs	r6, #0
 80066e4:	42a6      	cmp	r6, r4
 80066e6:	d109      	bne.n	80066fc <__libc_init_array+0x24>
 80066e8:	4d0b      	ldr	r5, [pc, #44]	@ (8006718 <__libc_init_array+0x40>)
 80066ea:	4c0c      	ldr	r4, [pc, #48]	@ (800671c <__libc_init_array+0x44>)
 80066ec:	f000 f826 	bl	800673c <_init>
 80066f0:	1b64      	subs	r4, r4, r5
 80066f2:	10a4      	asrs	r4, r4, #2
 80066f4:	2600      	movs	r6, #0
 80066f6:	42a6      	cmp	r6, r4
 80066f8:	d105      	bne.n	8006706 <__libc_init_array+0x2e>
 80066fa:	bd70      	pop	{r4, r5, r6, pc}
 80066fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006700:	4798      	blx	r3
 8006702:	3601      	adds	r6, #1
 8006704:	e7ee      	b.n	80066e4 <__libc_init_array+0xc>
 8006706:	f855 3b04 	ldr.w	r3, [r5], #4
 800670a:	4798      	blx	r3
 800670c:	3601      	adds	r6, #1
 800670e:	e7f2      	b.n	80066f6 <__libc_init_array+0x1e>
 8006710:	080079e4 	.word	0x080079e4
 8006714:	080079e4 	.word	0x080079e4
 8006718:	080079e4 	.word	0x080079e4
 800671c:	080079e8 	.word	0x080079e8

08006720 <memcpy>:
 8006720:	440a      	add	r2, r1
 8006722:	4291      	cmp	r1, r2
 8006724:	f100 33ff 	add.w	r3, r0, #4294967295
 8006728:	d100      	bne.n	800672c <memcpy+0xc>
 800672a:	4770      	bx	lr
 800672c:	b510      	push	{r4, lr}
 800672e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006732:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006736:	4291      	cmp	r1, r2
 8006738:	d1f9      	bne.n	800672e <memcpy+0xe>
 800673a:	bd10      	pop	{r4, pc}

0800673c <_init>:
 800673c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800673e:	bf00      	nop
 8006740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006742:	bc08      	pop	{r3}
 8006744:	469e      	mov	lr, r3
 8006746:	4770      	bx	lr

08006748 <_fini>:
 8006748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800674a:	bf00      	nop
 800674c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800674e:	bc08      	pop	{r3}
 8006750:	469e      	mov	lr, r3
 8006752:	4770      	bx	lr
