
INFO (TDA-005): Command Line Invocation: 
            build_testmode stepid=pd__build_testmode_120717142555-226457000 testmode=FULLSCAN assignfile=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan.FULLSCAN.pinassign workdir=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 15.11 Jun 25, 2015 (linux26_64 ET151)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2015 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Thursday Dec 07 14:25:55 2017  EST
            Host machine is ece-gui-001.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 30178.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan
            TESTMODE=FULLSCAN

            ASSIGNFILE=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan.FULLSCAN.pinassign
            logfile=/afs/ece.cmu.edu/usr/dsoung/Private/18765/765_p5/test_orig/s9234_scan/testresults/logs/log_build_testmode_FULLSCAN_120717142555-226457000
            stepid=pd__build_testmode
[end TDA_009]
MODEDEFPATH set to:  /afs/ece.cmu.edu/support/cds/share/image/usr/cds/et-15.11.000/tools.lnx86/tb/defaults/rules/modedef 
TDRPATH set to: /afs/ece.cmu.edu/support/cds/share/image/usr/cds/et-15.11.000/tools.lnx86/tb/defaults/rules/tdr 

Encounter Test Build Test Mode(s) beginning...

INFO (TFM-704): Maximum Global Test Coverage Statistics: 

                  %Active    #Faults    #Active  #Inactive
Total Static         0.00      31065          0      31065
Collapsed Static     0.00      17133          0      17133
PI Static            0.00         82          0         82
PO Static            0.00         80          0         80

Total Dynamic                      0

Parametric        

There are 1 test mode(s) defined:
      FULLSCAN

[end TFM_704]

   TDR NAME      =  dummy.tdr 

   SCAN_TYPE     =  GSD 
   BOUNDARY      =  NONE 
   IN            =  PI 
   OUT           =  PO 

INFO (TTM-391): A default modeinit sequence will be generated.   [end TTM_391] 
INFO (THM-814): Testmode contains 99.99% active logic,  0.01% inactive logic and  0.00% constraint logic.   [end THM_814] 

                           Testmode Statistics: FULLSCAN

                   ---- ATCov ----   ---------------- Testmode Faults --------------------  ------------------ Global Faults --------------------
                 Testmode Global      Total     Tested   Possibly  Redundant   Untested      Total     Tested   Possibly  Redundant   Untested

Total Static         0.00   0.00      31065          0          0          0      31065      31065          0          0          0      31065
Collapsed Static     0.00   0.00      17133          0          0          0      17133      17133          0          0          0      17133
PI Static            0.00   0.00         82          0          0          0         82         82          0          0          0         82
PO Static            0.00   0.00         80          0          0          0         80         80          0          0          0         80

Total Dynamic                             0

Parametric        

IDDq                 0.00   0.00      31065          0                            31065      31065          0                            31065

Path                 0.00   0.00          0          0                                0          0          0                                0


INFO (TFM-704): Maximum Global Test Coverage Statistics: 

                  %Active    #Faults    #Active  #Inactive
Total Static       100.00      31065      31065          0
Collapsed Static   100.00      17133      17133          0
PI Static          100.00         82         82          0
PO Static          100.00         80         80          0

Total Dynamic                      0

Parametric        

There are 1 test mode(s) defined:
      FULLSCAN

[end TFM_704]

There are no PPIs for Test Mode:  FULLSCAN

Information for Test Mode:  FULLSCAN
--------------------------

         Scan Type = GSD


 Latch Summary for Test Mode:  FULLSCAN
 Latch Type                #Active   #Inactive       Total
 ---------------------   ---------   ---------   ---------
 Test Constraint (TC)            0           0           0 
 Scan Enable     (SE)            0           0           0 
 Fixed Value     (FV)            0           0           0 
 Floating                     1166           0        1166 
 Finite State    (FSM)           0           0           0 

INFO (TTM-800): build_testmode has created mode FULLSCAN. [end TTM_800] 

Test Function Pin Information for Test Mode:  FULLSCAN
-------------------------------------------

          2  SC    (System  Clock)             Pins
          0  AC    (A Shift Clock)             Pins
          0  BC    (B Shift Clock)             Pins
          0  PC    (P Shift Clock)             Pins
          0  EC    (E Shift Clock)             Pins

          0  OSC   (Oscillator)                Pins

          0  TI    (Test Inhibit)              Pins
          0  SE    (Scan Enable)               Pins
          0  CI    (Clock Isolation)           Pins
          0  OI    (Output Inhibit)            Pins

          0  SI    (Scan Input)                Pins
          0  SO    (Scan Output)               Pins

  Pin Index    Type Test Function                         Pin Name / Net Name
  ---------    ---- ----------------------------------    -------------------
          0      PI  -SC                                  CK / CK
          1      PI  -SC                                  TCLK / TCLK


            Cumulative Time in hours:minutes:seconds:
                   CPU Time =   0:00:00.46
               Elapsed Time =   0:00:00.86




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      2 INFO (TFM-704): Maximum Global Test Coverage Statistics: 
      1 INFO (THM-814): Testmode contains 99.99% active logic,  0.01% inactive logic and  0.00% constraint logic.    
      1 INFO (TTM-391): A default modeinit sequence will be generated.    
      1 INFO (TTM-800): build_testmode has created mode FULLSCAN.  

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

*******************************************************************************
