
# RGMII-dat

## ğŸŒ What is RGMII?

**RGMII** stands for **Reduced Gigabit Media Independent Interface**.

It's a type of **electrical interface** used to connect a **MAC** (Media Access Controller) to a **PHY** (Physical Layer Transceiver) in Ethernet devices.

---

### ğŸ“¦ What is it used for?

- Used in **Gigabit Ethernet (1000 Mbps)** hardware
- Common in **routers, switches, SoCs, FPGAs**, and other networking devices

---

### ğŸ§  Why "Reduced"?

RGMII reduces the number of data lines compared to **GMII**:

| Interface | Data Lines | Speed |
|-----------|------------|-------|
| GMII      | 24         | Up to 1 Gbps |
| RGMII     | 12         | Up to 1 Gbps |

ğŸ”§ RGMII uses **double data rate (DDR)** â€” it transfers data on **both rising and falling edges** of the clock signal, so it needs **fewer wires**.

---

### âš™ï¸ Key Features

- âœ… Supports **10/100/1000 Mbps** Ethernet
- âœ… Uses **DDR clocking** to reduce pin count
- âœ… Total of **12 signals**:
  - 4 TX data
  - 4 RX data
  - TX control
  - RX control
  - TX clock
  - RX clock

---

### ğŸ› ï¸ Typical RGMII Pinout

| Signal       | Direction      | Description                  |
|--------------|----------------|------------------------------|
| TXD[3:0]     | MAC â†’ PHY      | Transmit data                |
| RXD[3:0]     | PHY â†’ MAC      | Receive data                 |
| TX_CTL       | MAC â†’ PHY      | Transmit control             |
| RX_CTL       | PHY â†’ MAC      | Receive control              |
| TXC          | MAC â†’ PHY      | Transmit clock               |
| RXC          | PHY â†’ MAC      | Receive clock                |

---

### ğŸ”Œ Summary

- **RGMII = Compact, fast interface** for Gigabit Ethernet
- **Used between Ethernet MAC and PHY**
- **Saves pins** compared to GMII
- **Supports up to 1 Gbps** using DDR signaling