/* $Id: ecc.c 51161 2008-05-08 22:57:25Z mdr $ */
/*
 * ECC kernel module (C) 1998, 1999 Dan Hollis <goemon at anime dot net>
 * Portions thanks to
 *	Michael O'Reilly <michael at metal dot iinet dot net dot au>
 *	Osma Ahvenlampi <oa at spray dot fi>
 *	Martin Maney <maney at pobox dot com>
 *	Peter Heckert <peter.heckert at arcormail dot de>
 *	Ishikawa <ishikawa at yk dot rim dot or dot jp>
 *	Jaakko Hyvti <jaakko dot hyvatti at iki dot fi>
 *	Mark Rustad <Mark_Rustad at xiotech dot com>
 */
#define DEBUG	0

#include <linux/config.h>
#include <linux/version.h>
#include <linux/module.h>
#include <linux/init.h>

#include <linux/mm.h>
#include <linux/sched.h>
#include <linux/delay.h>
#include <linux/pci.h>
#include <linux/timer.h>
#include <asm/io.h>
#if	DEBUG
#include <asm/uaccess.h>
#endif	/* DEBUG */
#include <linux/proc_fs.h>


#define	ECC_VER	"0.17 (Dec 17 2004)"
#define	KERN_ECC KERN_ALERT

static struct timer_list ecctimer;
static struct pci_dev *bridge = NULL;
#if	DEBUG
static struct pci_dev	*e7520f0 = NULL;
#endif	/* DEBUG */
static u16 vendor, device;
static int scrub_needed;
static int scrub_row;
static int ecc_scrub = -1;
static int ecc_sbe;
static int ecc_mbe;

/* memory types */
#define BANK_EMPTY	0	/* Empty bank */
#define BANK_RESERVED	1	/* Reserved bank type */
#define BANK_UNKNOWN	2	/* Unknown bank type */
#define BANK_FPM	3	/* Fast page mode */
#define BANK_EDO	4	/* Extended data out */
#define BANK_BEDO	5	/* Burst Extended data out */
#define BANK_SDR	6	/* Single data rate SDRAM */
#define BANK_DDR	7	/* Double data rate SDRAM */
#define BANK_RDR	8	/* Registered SDRAM */
#define BANK_RMBS	9	/* Rambus DRAM */
#define BANK_DDR2	10	/* Double data rate 2 SDRAM */

/* Memory bank info */
static struct bankstruct
{
	u32 endaddr;		/* bank ending address */
	u32 mbecount;		/* total number of MBE errors */
	u32 sbecount;		/* total number of SBE errors */
	u8 eccmode;		/* ECC enabled for this bank? */
	u8 mtype;		/* memory bank type */
} bank[16];			/* do any chipsets support more? */

/* chipset ECC capabilities and mode */
#define ECC_NONE	0	/* Doesnt support ECC (or is BIOS disabled) */
#define ECC_RESERVED	1	/* Reserved ECC type */
#define ECC_PARITY	2	/* Detects parity errors */
#define ECC_DETECT	3	/* Detects ECC errors */
#define ECC_CORRECT	4	/* Detects ECC errors and corrects SBE */
#define ECC_AUTO	5	/* Detects ECC errors and has hardware scrubber */
#define ECC_SKIP	6	/* Wrong bridge; keep looking */

static struct ChipsetInfo
{
	int	ecc_cap;	/* chipset ECC capabilities */
	int	ecc_mode;	/* current ECC mode */
	void	(*check)(void);	/* pointer to ecc checking routine */
	void	(*clear_err)(void);	/* pointer to error clear routine */
        u32	addr_shift;
#if 0
/*
 * I dont think we care about SERR at the moment.
 * We may if/when we hook into an NMI handler.
 */
	int SERR;		/* SERR enabled? */
	int SERR_MBE;		/* SERR on multi-bit error? */
	int SERR_SBE;		/* SERR on single-bit error? */
#endif
	int MBE_flag_address;	/* pci offset for mbe register */
	int MBE_flag_shift;	/* bits to shift for mbe flag */
	int MBE_flag_mask;	/* mask for mbe flag */
	int MBE_row_shift;	/* bits to shift for mbe row flag */
	int MBE_row_mask;	/* mask for mbe register (shifted) */
	int SBE_flag_address;	/* pci offset for sbe register */
	int SBE_flag_shift;	/* bits to shift for sbe flag */
	int SBE_flag_mask;	/* mask for sbe flag */
	int SBE_row_shift;	/* bits to shift for sbe row flag */	
	int SBE_row_mask;	/* mask for sbe register (shifted) */
	int MBE_err_address1;	/* pci offset for mbe address register */
	int MBE_err_shift1;	/* bits to shift for mbe address register */
	int MBE_err_address2;	/* pci offset for mbe address register */
	int MBE_err_shift2;	/* bits to shift for mbe address register */
	u32 MBE_err_mask;	/* mask for mbe address register */
	int MBE_err_flag;	/* MBE error flag */
	int MBE_err_row;	/* MBE row */
	u32 MBE_addr;		/* address of last MBE */
	int SBE_err_address1;	/* pci offset for mbe address register */
	int SBE_err_shift1;	/* bits to shift for mbe address register */
	int SBE_err_address2;	/* pci offset for mbe address register */
	int SBE_err_shift2;	/* bits to shift for mbe address register */
	u32 SBE_err_mask;	/* mask for mbe address register */
	int SBE_err_flag;	/* SBE error flag */
	int SBE_err_row;	/* SBE row */
	u32 SBE_addr;		/* address of last SBE */
} cs;

static unsigned int pci_byte(int offset)
{
	u8 value;
	pci_read_config_byte(bridge, offset, &value);
	return value & 0xFF;
}

static unsigned int pci_word(int offset)
{
	u16 value;
	pci_read_config_word(bridge, offset, &value);
	return value;
}

static unsigned int pci_dword(int offset)
{
	u32 value;
	pci_read_config_dword(bridge, offset, &value);
	return value;
}

/* write all or some bits in a byte-register*/
static void pci_write_bits8(int offset,u8 value,u8 mask)
{ 
	if (mask != 0xff){
		u8 buf;
		pci_read_config_byte(bridge,offset, &buf);
		value &=mask;
		buf &= ~mask;
		value |= buf;
	}
	pci_write_config_byte(bridge,offset,value);
}

static int find_row(unsigned long err_addr)
{
	int	row = 0, loop;
	unsigned long	lastend, thisend;

	lastend = bank[0].endaddr;
	for (loop = 0; loop < 15; loop++) {
		thisend = bank[loop].endaddr;
		if (lastend < thisend && err_addr <= thisend) {
			row = loop;
			lastend = thisend;
		}
	}
	return row;
}

/*
 *	generic ECC check routine
 *
 *	This routine assumes that the MBE and SBE error status consist of:
 *	 * one or more bits in a status byte that are non-zero on error
 *	 * zero or more bits in a status byte that encode the row
 *	It accomodates both the case where both the MBE and SBE data are
 *	packed into a single byte (all chipsets currently known to me) as
 *	well as the case where the MBE and SBE information are contained in
 *	separate locations.  The status byte is read only once for the packed
 *	case in case the status value should be altered by being read.
 */
static void generic_check(void)
{
	int status = pci_byte(cs.MBE_flag_address);
	if ((status >> cs.MBE_flag_shift) & cs.MBE_flag_mask)
	{
		int row = (status >> cs.MBE_row_shift) & cs.MBE_row_mask;
		printk("<1>ECC: MBE detected in DRAM row %d\n", row);
		if (cs.MBE_err_address1)
		{
			cs.MBE_addr =
			( pci_word(cs.MBE_err_address1 << cs.MBE_err_shift1) |
			  pci_word(cs.MBE_err_address2 << cs.MBE_err_shift2) ) &
			  cs.MBE_err_mask;
			printk("<1>ECC: MBE at memory address %lx\n", (long unsigned int)cs.MBE_addr);
		}
		scrub_needed = 2;
		scrub_row = row;
		bank[row].mbecount++;
		++ecc_mbe;
	}
	if (cs.SBE_flag_address != cs.MBE_flag_address)
		status = pci_byte(cs.SBE_flag_address);
	if ((status >> cs.SBE_flag_shift) & cs.SBE_flag_mask)
	{
		int row = (status >> cs.SBE_row_shift) & cs.SBE_row_mask;
		printk("<1>ECC: SBE detected in DRAM row %d\n", row);
		if (cs.SBE_err_address1)
		{
			cs.SBE_addr =
			( pci_word(cs.SBE_err_address1 << cs.SBE_err_shift1) |
			  pci_word(cs.SBE_err_address2 << cs.SBE_err_shift2) ) &
			  cs.SBE_err_mask;
			printk("<1>ECC: SBE at memory address %lx\n", (long unsigned int)cs.SBE_addr);
		}
		scrub_needed = 1;
		scrub_row = row;
		bank[row].sbecount++;
		++ecc_sbe;
	}
}

/* VIA specific error clearing */
static void clear_via_err(void)
{
	pci_write_bits8(0x6f,0xff,0xff);
	/* as scrubbing is unimplemented, we reset it here */
	scrub_needed = 0;
}

/* unified VIA probe */
static void __init probe_via(void)
{
	int loop, ecc_ctrl, dimmslots = 3, bankshift = 23;
	int m_mem[] = { BANK_FPM, BANK_EDO, BANK_DDR, BANK_SDR };
	switch (device) {
		case 0x0391: /* VIA VT8371   - KX133		*/
			dimmslots = 4;
			bankshift = 24;
			bank[6].endaddr=(unsigned long)pci_byte(0x56)<<24;
			bank[7].endaddr=(unsigned long)pci_byte(0x57)<<24;
		case 0x0595: /* VIA VT82C595 - VP2,VP2/97	*/
			m_mem[2] = BANK_RESERVED;
			cs.ecc_cap = ECC_CORRECT;
			break;
		case 0x0501: /* VIA VT8501   - MVP4		*/
		case 0x0597: /* VIA VT82C597 - VP3		*/
		case 0x0598: /* VIA VT82C598 - MVP3		*/
			cs.ecc_cap = ECC_CORRECT;
			break;
		case 0x0694: /* VIA VT82C694XDP - Apollo PRO133A smp */
			dimmslots = 4;
		case 0x0691: /* VIA VT82C691 - Apollo PRO 	*/
			     /* VIA VT82C693A - Apollo Pro133 (rev 40?) */
			     /* VIA VT82C694X - Apollo Pro133A (rev 8x,Cx)
				has 4 dimm slots */
		case 0x0693: /* VIA VT82C693 - Apollo PRO-Plus 	*/
			bankshift = 24;
			cs.ecc_cap = ECC_CORRECT;
			break;
		case 0x0305: /* VIA VT8363   - KT133 - no ecc!!	*/
			     /* VIA VT8363A  - KT133A (rev 8) - no ecc!! */
			bankshift = 24;
			cs.ecc_cap = ECC_NONE;
			break;
		case 0x0585: /* VIA VT82C585 - VP,VPX,VPX/97	*/
		default:
			cs.ecc_cap = ECC_NONE;
			return;
	}
	ecc_ctrl = pci_byte(0x6E);
	cs.ecc_mode = (ecc_ctrl>>7)&1 ? cs.ecc_cap : ECC_NONE;

	cs.check = generic_check;
	if (cs.ecc_mode != ECC_NONE) {
		cs.clear_err = clear_via_err;
		/* clear initial errors */
		cs.clear_err();
	}
	cs.MBE_flag_address = 0x6F;
	cs.MBE_flag_shift = 7;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 4;
	cs.MBE_row_mask = 7;
	cs.SBE_flag_address = 0x6F;
	cs.SBE_flag_shift = 3;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 0;
	cs.SBE_row_mask = 7;

	for(loop=0;loop<6;loop++)
		bank[loop].endaddr = (unsigned long)pci_byte(0x5a+loop)<<bankshift;
	for(loop=0;loop<dimmslots;loop++)
	{
		bank[loop*2].mtype = m_mem[(pci_byte(0x60)>>(loop*2))&3];
		bank[(loop*2)+1].mtype = m_mem[(pci_byte(0x60)>>(loop*2))&3];
		bank[loop*2].eccmode = (ecc_ctrl>>(loop))&1;
		bank[(loop*2)+1].eccmode = (ecc_ctrl>>(loop))&1;
	}
}

static void check_serverworks(void)
{
	unsigned long mesr;
	int row;

	mesr = pci_dword(0x94); /* mesr0 */
	row = (int)(mesr>>29)&0x7;
	if((mesr>>31)&1)
	{
		printk("<1>ECC: MBE Detected in DRAM row %d\n", row);
		scrub_needed |= 2;
		bank[row].mbecount++;
		++ecc_mbe;
	}
	if((mesr>>30)&1)
	{
		printk("<1>ECC: SBE Detected in DRAM row %d\n", row);
		scrub_needed |= 1;
		bank[row].sbecount++;
		++ecc_sbe;
	}
	if (scrub_needed)
	{
		/*
		 * clear error flag bits that were set by writing 1 to them
		 * we hope the error was a fluke or something :)
		 */
		unsigned long value = scrub_needed<<30;
		pci_write_config_dword(bridge, 0x94, value);
		scrub_needed = 0;
	}

	mesr = pci_dword(0x98); /* mesr1 */
	row = (int)(mesr>>29)&0x7;
	if((mesr>>31)&1)
	{
		printk("<1>ECC: MBE Detected in DRAM row %d\n", row);
		scrub_needed |= 2;
		bank[row].mbecount++;
		++ecc_mbe;
	}
	if((mesr>>30)&1)
	{
		printk("<1>ECC: SBE Detected in DRAM row %d\n", row);
		scrub_needed |= 1;
		bank[row].sbecount++;
		++ecc_sbe;
	}
	if (scrub_needed)
	{
		/*
		 * clear error flag bits that were set by writing 1 to them
		 * we hope the error was a fluke or something :)
		 */
		unsigned long value = scrub_needed<<30;
		pci_write_config_dword(bridge, 0x98, value);
		scrub_needed = 0;
        }
}

static void __init probe_serverworks(void)
{
	int loop, efcr, mccr;
	switch (device) {
		case 0x0008: /* serverworks iii he */
		case 0x0009: /* serverworks iii le */
			cs.ecc_cap = ECC_AUTO;
			break;
		default:
			cs.ecc_cap = ECC_NONE;
			return;
	}
	efcr = pci_byte(0xE0);
	mccr = pci_word(0x92);
	cs.ecc_mode = (efcr>>2)&1 ? (mccr&1 ? ECC_AUTO : ECC_CORRECT) : ECC_NONE;

	cs.check = check_serverworks;

	for(loop=0;loop<8;loop++)
	{
		bank[loop].mtype = BANK_UNKNOWN;
		bank[loop].eccmode = cs.ecc_mode;
                bank[loop].endaddr = 0;
	}
}



static void check_cnb30le(void)
{
  unsigned long mesr;
  unsigned char errsts;
  unsigned char eccsyn;
  unsigned row, ca, ra;
  int i;
  char *ename;
  int ebit;
  static unsigned char cnb30_syndrome_dbits[64] = {
    0xC1, 0xC2, 0xC4, 0xC8, 0xA1, 0xA2, 0xA4, 0xA8, /*  0- 7 */
    0x91, 0x92, 0x94, 0x98, 0x61, 0x62, 0x64, 0x68, /*  8-15 */
    0x51, 0x52, 0x54, 0x58, 0x31, 0x32, 0x34, 0x38, /* 16-23 */
    0xF8, 0x4F, 0x70, 0xD0, 0x0E, 0x0B, 0xF1, 0x2F, /* 24-31 */
    0x1C, 0x2C, 0x4C, 0x8C, 0x1A, 0x2A, 0x4A, 0x8A, /* 32-39 */
    0x19, 0x29, 0x49, 0x89, 0x16, 0x26, 0x46, 0x86, /* 40-47 */
    0x15, 0x25, 0x45, 0x85, 0x13, 0x23, 0x43, 0x83, /* 48-55 */
    0x8F, 0xF4, 0x07, 0x0D, 0xE0, 0xB0, 0x1F, 0xF2  /* 56-63 */ };
  static unsigned char cnb30_syndrome_cbits[8] = {
    0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80 };

  errsts = pci_byte(0x47);
  if ((errsts & 0x06) == 0)
    return; /* no ECC errors */

  mesr = pci_dword(0x94);
  row = (mesr>>29) & 0x7;
  ca = (mesr>>15) & 0x3fff;
  ra = mesr & 0x7fff;
  eccsyn = pci_byte(0xe8);        /* ECC syndrome register */
  if (errsts & 0x04) {
#if 1
    /* for normal operation, don't fill up logs with ra/ca */
    printk(KERN_ERR "ECC: UE: row=%d syn=%02x\n", row, eccsyn);
#else
    printk(KERN_ERR "ECC: UE: row=%d ca.ra=%04x.%04x syn=%02x\n", row, ca, ra, eccsyn);
#endif
    bank[row].mbecount++;
    ++ecc_mbe;
  }
  if (errsts & 0x02) {
    bank[row].sbecount++;
    ++ecc_sbe;
  } else if (errsts & 0x02) {
    ebit = 0;
    ename = "?";
    for (i=0; i<64; ++i) {
      if (cnb30_syndrome_dbits[i] == eccsyn) {
	ebit = i;
	ename = "d";
	break;
      }
    }
    for (i=0; i<8; ++i) {
      if (cnb30_syndrome_cbits[i] == eccsyn) {
	ebit = i;
	ename = "c";
	break;
      }
    }
#if 1
    /* for normal operation, don't fill up logs with ra/ca */
    printk(KERN_ERR "ECC: CE: row=%d syn=%02x bit=%s%d\n", row, eccsyn, ename, ebit);
#else
    printk(KERN_ERR "ECC: CE: row=%d ca.ra=%04x.%04x syn=%02x bit=%s%d\n", row, ca, ra, eccsyn, ename, ebit);
#endif
    bank[row].sbecount++;
    ++ecc_sbe;
  }
  pci_write_config_byte(bridge, 0x47, (errsts & 0x06)); /* clear error */
#ifdef DEBUG
  printk(KERN_ERR "check cnb30le completed!");
#endif
}

static void __init probe_cnb30le(void)
{
  int loop, papc, tmp, efcr;
  unsigned char mrpr = 0;

  if ((bridge->devfn & 0x07) != 0) {
    /* we need function 0 of the bridge */
    cs.ecc_cap = ECC_SKIP;
    return;
  }

  cs.ecc_cap = ECC_AUTO;

  papc = tmp = pci_byte(0x48);
  if (ecc_scrub == 0)
    papc &= ~0x01;  /* turn off scrubbing */
  else if (ecc_scrub == 1)
    papc |= 0x01;   /* turn on scrubbing */
  if (papc != tmp)
    pci_write_config_byte(bridge, 0x48, papc);      /* update scrubbing */

  efcr = pci_byte(0xe0);
  if (efcr & 0x04) {
    /* ecc enabled */
    if (papc & 0x01)
      cs.ecc_mode = ECC_AUTO; /* scrubbing enabled */
    else
      cs.ecc_mode = ECC_CORRECT;      /* scrubbing disabled */
    pci_write_config_byte(bridge, 0x47, 0x06); /* clear errors */
  } else {
    cs.ecc_mode = ECC_NONE; /* ecc disabled */
  }

  cs.check = check_cnb30le;

  for(loop=0;loop<8;loop++)
    {
      int attr = pci_byte(0x7c+loop/2);
      if (loop & 1) attr >>= 4;
      attr &= 0x0f;
#if 0
      printk(KERN_ERR "ECC: row %d 0x%x\n", loop, attr);
#endif
      bank[loop].mtype = BANK_SDR;
      bank[loop].eccmode = cs.ecc_mode;
      bank[loop].endaddr = pci_byte(0x81+loop*2)<<24;
      if (attr || bank[loop].endaddr)
	mrpr |= 1 << loop;
    }
  pci_write_config_byte(bridge, 0x90, mrpr); /* rows present */

#ifdef DEBUG
  printk(KERN_ERR "probe cnb30le completed!");
#endif
}

static void check_e7500(void)
{
  static int row = 0;
  int dram_ferr, dram_nerr;
  u32 eap;
  u8 ce_syndrome;

  dram_ferr = pci_byte(0x80);
  dram_nerr = pci_byte(0x82);
  if (dram_ferr & 2) {
    /*
    **  Bits 27:6 of the address register contain
    **  bits 33:12 of the physical address.
    */
    eap = pci_dword(0xB0) & 0x0FFFFFC0;
    row = find_row(eap >> 6);
    bank[row].mbecount++;
    ++ecc_mbe;
    pci_write_config_byte(bridge, 0x80, 2);
    printk(KERN_ECC "ECC: UE at memory address %lx0 bank %d\n",
	   (long unsigned int)eap << 2, row);
  }
  if (dram_ferr & 1) {
    eap = pci_dword(0xA0) & 0x0FFFFFC0;
    row = find_row(eap >> 6);       /* pages */
    ce_syndrome = (dram_ferr & 1) ? pci_byte(0xD0) & 0x7F : 0;
    bank[row].sbecount++;
    ++ecc_sbe;
    pci_write_config_byte(bridge, 0x80, 1);
    printk(KERN_ECC "ECC: CE at memory address %lx0 bank %d syndrome %x\n",
	   (long unsigned int)eap << 2, row, ce_syndrome);
  }
  /*
  **  If the next-error register is set, we don't know the row.
  **  We'd like to count the errors, though, so count them in the
  **  last row that was reported.
  */
  if (dram_nerr & 2) {
    bank[row].mbecount++;
    ++ecc_mbe;
    pci_write_config_byte(bridge, 0x82, 2);
    printk(KERN_ECC "ECC: second UE\n");
  }
  if (dram_nerr & 1) {
    bank[row].sbecount++;
    ++ecc_sbe;
    pci_write_config_byte(bridge, 0x82, 1);
    printk(KERN_ECC "ECC: second CE\n");
  }
}

static struct pci_dev* find_function(int fn)
{
  static struct pci_dev *pfn = NULL;
  int devfn;

  devfn = (bridge->devfn & ~7) + (fn & 7);
  while ((pfn = pci_get_class(PCI_CLASS_BRIDGE_HOST << 8, pfn))) {
    if (pfn->devfn == devfn && pfn->bus->number == bridge->bus->number)
      return pfn;
  }
  return NULL;
}

static void __init probe_e7500(void)
{
  int loop;
  u32 drc;
  u16 mchcfgns, dvnp;
  int ddim[] = { ECC_NONE, ECC_RESERVED, ECC_CORRECT, ECC_RESERVED };
  struct pci_dev *pf1;
  static struct pci_dev e7500_bridge1;

  /*
  **  E750x use functions 0 & 1.
  **  We get our probe info from 0, but need
  **  a struct pci_dev of function 1 for the checker.
  */
  if ((bridge->devfn & 0x07) != 0) {
    cs.ecc_cap = ECC_SKIP;
    return;
  }
  cs.ecc_cap = ECC_AUTO;
  cs.addr_shift = 12;     /* address units are 4KB pages */

  mchcfgns = pci_word(0x52);
  drc = pci_dword(0x7C);
  dvnp = pci_word(0xe0);

  ddim[2] = (mchcfgns & 1) ? ECC_AUTO : ECC_CORRECT;
  cs.ecc_mode = ddim[(drc>>20)&3];
  for(loop=0; loop<8; loop++) {
    bank[loop].endaddr = (unsigned long)pci_byte(0x60+loop)
      << (26-cs.addr_shift);
    bank[loop].mtype = BANK_DDR;
    bank[loop].eccmode = cs.ecc_mode;
  }
  cs.check = check_e7500;
  if (dvnp & 1)
    /* fn 1 disabled; we need to see it */
    pci_write_config_word(bridge, 0xe0, dvnp & ~1);
  /*
  **  If d0f1 doesn't exist, we have to invent it.
  */
  if ((pf1 = find_function(1)) == NULL) {
    e7500_bridge1 = *bridge;        /* clone d0f0 */
    e7500_bridge1.devfn += 1;       /* fn 0 -> 1 */
    pf1 = &e7500_bridge1;
  }
  bridge = pf1;
}


/*
 * 450gx probing is buggered at the moment. help me obi-wan.
 */
static void __init probe_450gx(void)
{
	int loop, dramc, merrcmd;
	u32 nbxcfg;
	int m_mem[] = { BANK_EDO, BANK_SDR, BANK_RDR, BANK_RESERVED };
/*	int ddim[] = { ECC_NONE, ECC_DETECT, ECC_CORRECT, ECC_AUTO }; */
	nbxcfg = pci_dword(0x50);
	dramc = pci_byte(0x57);
	merrcmd = pci_word(0xC0);
	for(loop=0;loop<8;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_byte(0x60+loop)<<23;
		/* 450gx doesnt allow mixing memory types. bleah. */
		bank[loop].mtype = m_mem[(dramc>>3)&3];
		/* yes, bit is _zero_ if ecc is _enabled_. */
		bank[loop].eccmode = !((nbxcfg>>(loop+24))&1);
	}
	cs.ecc_cap = ECC_AUTO;
	cs.ecc_mode = (merrcmd>>1)&1 ? ECC_AUTO : ECC_DETECT;

	cs.check = generic_check;
	cs.MBE_flag_address = 0xC2;
	cs.MBE_flag_shift = 0;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;
	cs.SBE_flag_address = 0xC2;
	cs.SBE_flag_shift = 1;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 1;
	cs.SBE_row_mask = 7;

	cs.MBE_err_address1 = 0xA8;
	cs.MBE_err_shift1 = 0;
	cs.MBE_err_address2 = 0xAA;
	cs.MBE_err_shift2 = 16;
	cs.MBE_err_mask = 0xFFFFFFFC;

	cs.SBE_err_address1 = 0x74;
	cs.SBE_err_shift1 = 0;
	cs.SBE_err_address2 = 0x76;
	cs.SBE_err_shift2 = 16;
	cs.SBE_err_mask = 0xFFFFFFFC;
}

static void check_e7501(void)
{
  int errsts = pci_word(0x80) | pci_word(0x82);
#ifdef DEBUG
  printk(KERN_DEBUG "error state : 0x%x\n",errsts);
#endif
  if (errsts & 2)
    {
      u32 eap = (pci_dword(0xB0) & 0x0FFFFFC0)<<6 ;
      char derrsyn = pci_word(0xD0) & 0x7F;
      printk(KERN_ERR "ECC: MBE at memory address 0x%lx\n row %d syndrome 0x%x",
	     (long unsigned int)eap, find_row(eap), derrsyn);
      scrub_needed = 2;
      scrub_row = find_row(eap);
      bank[scrub_row].mbecount++;
      ++ecc_mbe;
    }
  if (errsts & 1)
    {
      u32 eap = (pci_dword(0xA0) & 0x0FFFFFC0)<<6;
      char derrsyn = pci_byte(0xD0) & 0x7F;
      printk(KERN_ERR "ECC: SBE at memory address 0x%lx row %d syndrome 0x%x\n",
	     (long unsigned int)eap, find_row(eap), derrsyn);
      scrub_needed = 1;
      scrub_row = find_row(eap);
      bank[scrub_row].sbecount++;
      ++ecc_sbe;
    }
}

static void __init probe_e7501(void)
{
  int loop;
  int chan,granu=26;
  u32 drc;
  int ddim[] = { ECC_NONE, ECC_RESERVED, ECC_CORRECT, ECC_RESERVED };
  drc = pci_dword(0x7C);
  cs.ecc_cap = ECC_CORRECT;
  /*cs.ecc_mode = ddim[(drc>>19)&3];*/
  cs.ecc_mode = ddim[(drc>>20)&3];

  cs.check = check_e7501;
  /*cs.check = check_e7500;*/


  /* e7501 support 2 channel mode:
   * dual-channel, whose address granularity is 64MB (<<26);
   * single-channel, whose address granularity is 32MB (<<25).
   * We should check current mode!FIXME*/

  chan=(drc>>18)&3;
  if(chan == 0)
    granu=25;
  else if (chan == 1)
    granu=26;
#ifdef DEBUG
  printk(KERN_DEBUG "ecc type:%d\n",(drc>>20)&3);
  printk(KERN_DEBUG "ecc channel:%d\n",chan);
  printk(KERN_DEBUG "ecc granu:%d\n",granu);
#endif
  for(loop=0;loop<16;loop++) /*should be 8?*/
    {
      // bank[loop].endaddr=(unsigned long)pci_word(0x60+(loop*2))<<granu;
      bank[loop].endaddr=(unsigned long)pci_byte(0x60+loop)<<granu;
      bank[loop].mtype = BANK_DDR;
      bank[loop].eccmode = cs.ecc_mode;
        #if 0
        #ifdef DEBUG
      printk(KERN_DEBUG "bank %d, origin 0x%lx,end 0x%x\n",loop,(unsigned long)pci_word(0x60+(loop*2)),bank[loop].\
	     endaddr);
        #endif
        #endif
    }
}

static void check_e7520(void)
{
	static int	row = 0;
	int	dram_ferr, dram_nerr, bits, err;
	u32	eap;
	u16	ce_syndrome;

	err = 0;
	dram_ferr = pci_word(0x80);
	dram_nerr = pci_word(0x82);
	if ((bits = dram_ferr & 0x4646)) {	/* If uncorrectable error */
		/*
		**  Bits 30:2 of the address register contain
		**  bits 34:6 of the physical address.
		*/
		eap = pci_dword(0xA4) & 0x7FFFFFFC;
		row = find_row(eap >> 8);
		bank[row].mbecount++;
		++ecc_mbe;
		pci_write_config_word(bridge, 0x80, bits);
		printk(KERN_ECC "ECC: UE at memory address %lx0 bank %d, "
			"status bits %x\n", (long unsigned int)eap, row, bits);
		err = 1;
	}
	if ((bits = dram_ferr & 0x0101)) {	/* If correctable error */
		eap = pci_dword(0xA0) & 0x7FFFFFFC;
		row = find_row(eap >> 8);       /* pages */
		ce_syndrome = pci_word(0xC4);
		bank[row].sbecount++;
		++ecc_sbe;
		pci_write_config_word(bridge, 0x80, bits);
		printk(KERN_ECC "ECC: CE at memory address %lx0 bank "
			"%d syndrome %04x status bits %x\n",
			(long unsigned int)eap, row, ce_syndrome, bits);
		err = 1;
	}
	/*
	**  If the next-error register is set, we don't know the row.
	**  We'd like to count the errors, though, so count them in the
	**  last row that was reported.
	*/
	if ((bits = dram_nerr & 0x4646)) {
		bank[row].mbecount++;
		++ecc_mbe;
		pci_write_config_word(bridge, 0x82, bits);
		printk(KERN_ECC "ECC: second UE, status bits=%x\n", bits);
		err = 1;
	}
	if ((bits = dram_nerr & 0x0101)) {
		eap = pci_dword(0xC8) & 0x7FFFFFFC;
		row = find_row(eap >> 8);       /* pages */
		ce_syndrome = pci_word(0xC6);
		bank[row].sbecount++;
		++ecc_sbe;
		pci_write_config_word(bridge, 0x82, bits);
		printk(KERN_ECC "ECC: second CE at memory address %lx0 "
			"bank %d syndrome %04x status bits %x\n",
			(long unsigned int)eap, row, ce_syndrome, bits);
		err = 1;
	}
	if (err) {
		int loop;

		for (loop = 0; loop < 8; loop += 2) {
			if (loop == 0 ||
				bank[loop].endaddr != bank[loop - 1].endaddr) {
				printk(KERN_ECC "ECC: DIMM%d SEC: CHA %d, "
					"CHB %d, DED: CHA %d, CHB %d\n",
					loop >> 1, pci_word(0xB0 + (loop << 1)),
					pci_word(0xCC + (loop << 1)),
					pci_word(0xB2 + (loop << 1)),
					pci_word(0xCE + (loop << 1)));
			}
		}
	}
}

static void __init probe_e7520(void)
{
	int	loop, addrbits;
	u32	drc;
	u16	ddrcsr, dvnp1;
	int	ddim[] = { ECC_NONE, ECC_CORRECT, ECC_CORRECT, ECC_RESERVED };
	struct pci_dev	*pf1;
	static struct pci_dev	e7520_bridge1;

	/*
	**  E7520 use functions 0 & 1.
	**  We get our probe info from 0, but need
	**  a struct pci_dev of function 1 for the checker.
	*/
	if ((bridge->devfn & 0x07) != 0) {
		cs.ecc_cap = ECC_SKIP;
		return;
	}
#if DEBUG
	e7520f0 = bridge;
#endif	/* DEBUG */
	cs.ecc_cap = ECC_AUTO;
	cs.addr_shift = 12;	/* address units are 4KB pages */

	drc = pci_dword(0x7C);
	ddrcsr = pci_word(0x9A);
	dvnp1 = pci_byte(0xF4);

	cs.ecc_mode = ddim[(drc >> 20) & 3];
	addrbits = (ddrcsr & 0xF) >= 0xC ? 27 : 26;

	printk(KERN_ECC "ECC: regs: pcicmd=%04x, ddrcsr=%04x, drc=%08x\n",
		pci_word(PCI_COMMAND), ddrcsr, drc);

	for (loop = 0; loop < 8; loop++) {
		bank[loop].endaddr = (unsigned long)pci_byte(0x60 + loop)
			<< (addrbits - cs.addr_shift);
		bank[loop].mtype = (drc & 3) == 2 ? BANK_DDR2 : BANK_DDR;
		bank[loop].eccmode = cs.ecc_mode;
	}

	cs.check = check_e7520;
	if ((dvnp1 & 0x20) == 0)
		/* fn 1 disabled; we need to see it */
		pci_write_config_byte(bridge, 0xF4, dvnp1 | 0x20);

	/*  If d0f1 doesn't exist, we have to invent it. */

	if ((pf1 = find_function(1)) == NULL) {
		e7520_bridge1 = *bridge;	/* clone d0f0 */
		e7520_bridge1.devfn += 1;	/* fn 0 -> 1 */
		pf1 = &e7520_bridge1;
	}

	bridge = pf1;
	printk(KERN_ECC "ECC: Before ---- pcicmd=%04x\n",
		pci_word(PCI_COMMAND));
	printk(KERN_ECC "ECC: HI: ERRMASK=%02x, SCICMD=%02x, SMICMD=%02x, "
		"SERRCMD=%02x, MCERRCMD=%02x\n", pci_byte(0x54), pci_byte(0x58),
		pci_byte(0x5A), pci_byte(0x5C), pci_byte(0x5E));
	printk(KERN_ECC "ECC: SYSBUS: ERRMASK=%04x, SCICMD=%04x, SMICMD=%04x, "
		"SERRCMD=%04x, MCERRCMD=%04x\n", pci_word(0x64), pci_word(0x68),
		pci_word(0x6A), pci_word(0x6C), pci_word(0x6E));
	printk(KERN_ECC "ECC: BUF: ERRMASK=%02x, SCICMD=%02x, SMICMD=%02x, "
		"SERRCMD=%02x, MCERRCMD=%02x\n", pci_byte(0x74), pci_byte(0x78),
		pci_byte(0x7A), pci_byte(0x7C), pci_byte(0x7E));
	printk(KERN_ECC "ECC: DRAM: ERRMASK=%02x, SCICMD=%02x, SMICMD=%02x, "
		"SERRCMD=%02x, MCERRCMD=%02x\n", pci_byte(0x84), pci_byte(0x88),
		pci_byte(0x8A), pci_byte(0x8C), pci_byte(0x8E));
	printk(KERN_ECC "ECC: ERR_CTL: SYSBUS=%08x, HI=%08x, "
		"BUF=%08x, DRAM=%08x\n", pci_dword(0xE0),
		pci_dword(0xE4), pci_dword(0xE8), pci_dword(0xEC));

	pci_write_config_byte(bridge, 0x5E, 0x7F);	/* HI MCERR */
	pci_write_config_word(bridge, 0x64, 0);		/* SYSBUS no mask */
	pci_write_config_word(bridge, 0x6E, 0x7F);	/* SYSBUS MCERR */
	pci_write_config_byte(bridge, 0x7E, 0x0F);	/* BUF MCERR */
	pci_write_config_byte(bridge, 0x8E, 0x66);	/* DRAM SERR */
	pci_write_config_dword(bridge, 0xE0, 0x240000);	/* SYSBUS poison */
	pci_write_config_dword(bridge, 0xE4, 0x040000);	/* HI poison */
	pci_write_config_dword(bridge, 0xE8, 0x040000);	/* BUF poison */
	pci_write_config_dword(bridge, 0xEC, 0x040000);	/* DRAM poison */

	printk(KERN_ECC "ECC: After ---- pcicmd=%04x\n",
		pci_word(PCI_COMMAND));
	printk(KERN_ECC "ECC: HI: ERRMASK=%02x, SCICMD=%02x, SMICMD=%02x, "
		"SERRCMD=%02x, MCERRCMD=%02x\n", pci_byte(0x54), pci_byte(0x58),
		pci_byte(0x5A), pci_byte(0x5C), pci_byte(0x5E));
	printk(KERN_ECC "ECC: SYSBUS: ERRMASK=%04x, SCICMD=%04x, SMICMD=%04x, "
		"SERRCMD=%04x, MCERRCMD=%04x\n", pci_word(0x64), pci_word(0x68),
		pci_word(0x6A), pci_word(0x6C), pci_word(0x6E));
	printk(KERN_ECC "ECC: BUF: ERRMASK=%02x, SCICMD=%02x, SMICMD=%02x, "
		"SERRCMD=%02x, MCERRCMD=%02x\n", pci_byte(0x74), pci_byte(0x78),
		pci_byte(0x7A), pci_byte(0x7C), pci_byte(0x7E));
	printk(KERN_ECC "ECC: DRAM: ERRMASK=%02x, SCICMD=%02x, SMICMD=%02x, "
		"SERRCMD=%02x, MCERRCMD=%02x\n", pci_byte(0x84), pci_byte(0x88),
		pci_byte(0x8A), pci_byte(0x8C), pci_byte(0x8E));
	printk(KERN_ECC "ECC: ERR_CTL: SYSBUS=%08x, HI=%08x, "
		"BUF=%08x, DRAM=%08x\n", pci_dword(0xE0),
		pci_dword(0xE4), pci_dword(0xE8), pci_dword(0xEC));
}

/* there seems to be NO WAY to distinguish 440zx from 440bx!! >B( */
static void __init probe_440bx(void)
{
	int loop, dramc, errcmd;
	u32 nbxcfg;
	int m_mem[] = { BANK_EDO, BANK_SDR, BANK_RDR, BANK_RESERVED };
	int ddim[] = { ECC_NONE, ECC_DETECT, ECC_CORRECT, ECC_AUTO };
	nbxcfg = pci_dword(0x50);
	dramc = pci_byte(0x57);
	errcmd = pci_byte(0x90);
	cs.ecc_cap = ECC_AUTO;
	cs.ecc_mode = ddim[(nbxcfg>>7)&3];

	cs.check = generic_check;
	cs.MBE_flag_address = 0x91;
	cs.MBE_flag_shift = 4;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;
	cs.SBE_flag_address = 0x91;
	cs.SBE_flag_shift = 0;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 1;
	cs.SBE_row_mask = 7;

	cs.MBE_err_address1 = 80;
	cs.MBE_err_shift1 = 0;
	cs.MBE_err_address2 = 82;
	cs.MBE_err_shift2 = 16;
	cs.MBE_err_mask = 0xFFFFF000;

	cs.SBE_err_address1 = 80;
	cs.SBE_err_shift1 = 0;
	cs.SBE_err_address2 = 82;
	cs.SBE_err_shift2 = 16;
	cs.SBE_err_mask = 0xFFFFF000;

	for(loop=0;loop<8;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_byte(0x60+loop)<<23;
		/* 440bx doesnt allow mixing memory types. bleah. */
		bank[loop].mtype = m_mem[(dramc>>3)&3];
		/* yes, bit is _zero_ if ecc is _enabled_. */
		bank[loop].eccmode = !((nbxcfg>>(loop+24))&1);
	}
}

/* no way to tell 440ex from 440lx!? grr. */
static void __init probe_440lx(void)
{
	int loop, drt, paccfg, errcmd;
	int m_mem[] = { BANK_EDO, BANK_RESERVED, BANK_SDR, BANK_EMPTY };
	int ddim[] = { ECC_NONE, ECC_DETECT, ECC_RESERVED, ECC_CORRECT } ;
	paccfg = pci_word(0x50);
	drt = pci_byte(0x55) | (pci_byte(0x56)<<8);
	errcmd = pci_byte(0x90);
	/* 440ex doesnt support ecc, but no way to tell if its 440ex! */
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = ddim[(paccfg>>7)&3];

	cs.check = generic_check;
	cs.MBE_flag_address = 0x91;
	cs.MBE_flag_shift = 4;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;
	cs.SBE_flag_address = 0x91;
	cs.SBE_flag_shift = 0;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 1;
	cs.SBE_row_mask = 7;

	for(loop=0;loop<8;loop++)
	{
		bank[loop].endaddr = (unsigned long)pci_byte(0x60+loop)<<23;
		bank[loop].mtype = m_mem[(drt>>(loop*2))&3];
		bank[loop].eccmode = (cs.ecc_mode != 0);
	}
}

static void __init probe_440fx(void)
{
	int loop, drt, pmccfg, errcmd;
	int m_mem[] = { BANK_FPM, BANK_EDO, BANK_BEDO, BANK_EMPTY };
	int ddim[] = { ECC_NONE, ECC_PARITY, ECC_DETECT, ECC_CORRECT };
	pmccfg = pci_word(0x50);
	drt = pci_byte(0x55) | (pci_byte(0x56)<<8);
	errcmd = pci_byte(0x90);
	for(loop=0;loop<8;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_byte(0x60+loop)<<23;
		bank[loop].mtype = m_mem[(drt>>(loop*2))&3];
	}
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = ddim[(pmccfg>>4)&3];

	cs.check = generic_check;
	cs.MBE_flag_address = 0x91;
	cs.MBE_flag_shift = 4;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;
	cs.SBE_flag_address = 0x91;
	cs.SBE_flag_shift = 0;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 1;
	cs.SBE_row_mask = 7;
}

static void __init probe_430hx(void)
{
	int pcicmd, pcon, errcmd, drt, loop;
	pcicmd = pci_word(0x4);
	pcon = pci_byte(0x50);
	drt = pci_byte(0x68);
	errcmd = pci_byte(0x90);
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = (pcon>>7)&1 ? ECC_CORRECT : ECC_PARITY;

	cs.check = generic_check;
	cs.MBE_flag_address = 0x91;
	cs.MBE_flag_shift = 4;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;
	cs.SBE_flag_address = 0x91;
	cs.SBE_flag_shift = 0;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 1;
	cs.SBE_row_mask = 7;

	for(loop=0;loop<8;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_byte(0x60+loop)<<22;
		bank[loop].mtype = (drt>>loop)&1 ? BANK_EDO : BANK_FPM;
		bank[loop].eccmode = cs.ecc_mode;
	}
}

static void check_840(void)
{
	int errsts = pci_word(0xE2);
	if ((errsts>>9) & 1)
	{
		u32 eap = pci_dword(0xE4) & 0xFFFFF800;
		printk("<1>ECC: MBE at memory address %lx\n row %d syndrome %x",
			(long unsigned int)eap, find_row(eap), errsts&0xFF);
		scrub_needed = 2;
		scrub_row = find_row(eap);
		bank[scrub_row].mbecount++;
		++ecc_mbe;
	}
	if ((errsts>>10) & 1)
	{
		u32 eap = pci_dword(0xE4) & 0xFFFFF800;
		printk("<1>ECC: SBE at memory address %lx row %d syndrome %x\n",
			(long unsigned int)eap, find_row(eap), errsts&0xFF);
		scrub_needed = 1;
		scrub_row = find_row(eap);
		bank[scrub_row].sbecount++;
		++ecc_sbe;
	}
}

static void __init probe_840(void)
{
	int loop, mchcfg;
	int ddim[] = { ECC_NONE, ECC_RESERVED, ECC_CORRECT, ECC_AUTO };
	mchcfg = pci_word(0x50);
	cs.ecc_cap = ECC_AUTO;
	cs.ecc_mode = ddim[(mchcfg>>7)&3];

	cs.check = check_840;

	for(loop=0;loop<16;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_word(0x60+(loop*2))<<23;
		bank[loop].mtype = BANK_RMBS;
		bank[loop].eccmode = cs.ecc_mode;
	}
}

static void check_845(void)
{
	int errsts = pci_word(0xC8);
	if ((errsts>>1) & 1)
	{
		u32 eap = (pci_dword(0x8C) & 0xFFFFFFFE)<<4;
		char derrsyn = pci_byte(0x86);
		printk("<1>ECC: MBE at memory address %lx\n row %d syndrome %x",
			(long unsigned int)eap, find_row(eap), derrsyn);
		scrub_needed = 2;
		scrub_row = find_row(eap);
		bank[scrub_row].mbecount++;
		++ecc_mbe;
	}
	if (errsts & 1)
	{
		u32 eap = (pci_dword(0x8C) & 0xFFFFFFFE)<<4;
		char derrsyn = pci_byte(0x86);
		printk("<1>ECC: SBE at memory address %lx row %d syndrome %x\n",
			(long unsigned int)eap, find_row(eap), derrsyn);
		scrub_needed = 1;
		scrub_row = find_row(eap);
		bank[scrub_row].sbecount++;
		++ecc_sbe;
	}
}

static void __init probe_845(void)
{
	int loop;
	u32 drc;
	int ddim[] = { ECC_NONE, ECC_RESERVED, ECC_CORRECT, ECC_RESERVED };
	drc = pci_dword(0x7C);
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = ddim[(drc>>19)&3];

	cs.check = check_845;

	for(loop=0;loop<8;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_byte(0x60+loop)<<24;
		bank[loop].mtype = BANK_SDR;
		bank[loop].eccmode = cs.ecc_mode;
	}
}

static void check_850(void)
{
	int errsts = pci_word(0xC8);
	if ((errsts>>1) & 1)
	{
		u32 eap = pci_dword(0xE4) & 0xFFFFE000;
		char derrsyn = pci_word(0xE2) & 0x7F;
		printk("<1>ECC: MBE at memory address %lx\n row %d syndrome %x",
			(long unsigned int)eap, find_row(eap), derrsyn);
		scrub_needed = 2;
		scrub_row = find_row(eap);
		bank[scrub_row].mbecount++;
		++ecc_mbe;
	}
	if (errsts & 1)
	{
		u32 eap = pci_dword(0xE4) & 0xFFFFE000;
		char derrsyn = pci_byte(0xE2) & 0x7F;
		printk("<1>ECC: SBE at memory address %lx row %d syndrome %x\n",
			(long unsigned int)eap, find_row(eap), derrsyn);
		scrub_needed = 1;
		scrub_row = find_row(eap);
		bank[scrub_row].sbecount++;
		++ecc_sbe;
	}
}

static void __init probe_850(void)
{
	int loop;
	int mchcfg;
	int ddim[] = { ECC_NONE, ECC_RESERVED, ECC_CORRECT, ECC_RESERVED };
	mchcfg = pci_word(0x50);
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = ddim[(mchcfg>>7)&3];

	cs.check = check_850;

	for(loop=0;loop<16;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_word(0x60+(loop*2))<<23;
		bank[loop].mtype = BANK_RMBS;
		bank[loop].eccmode = cs.ecc_mode;
	}
}

static void check_860(void)
{
	int errsts = pci_word(0xC8);
	if ((errsts>>1) & 1)
	{
		u32 eap = (pci_dword(0xE4) & 0xFFFFFE00)<<2;
		char derrsyn = pci_word(0xE2) & 0x7F;
		printk("<1>ECC: MBE at memory address %lx\n row %d syndrome %x",
			(long unsigned int)eap, find_row(eap), derrsyn);
		scrub_needed = 2;
		scrub_row = find_row(eap);
		bank[scrub_row].mbecount++;
		++ecc_mbe;
	}
	if (errsts & 1)
	{
		u32 eap = (pci_dword(0x8C) & 0xFFFFFE00)<<2;
		char derrsyn = pci_byte(0xE2) & 0x7F;
		printk("<1>ECC: SBE at memory address %lx row %d syndrome %x\n",
			(long unsigned int)eap, find_row(eap), derrsyn);
		scrub_needed = 1;
		scrub_row = find_row(eap);
		bank[scrub_row].sbecount++;
		++ecc_sbe;
	}
}

static void __init probe_860(void)
{
	int loop;
	u32 drc;
	int ddim[] = { ECC_NONE, ECC_RESERVED, ECC_CORRECT, ECC_RESERVED };
	drc = pci_dword(0x50);
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = ddim[(drc>>7)&3];

	cs.check = check_860;

	for(loop=0;loop<16;loop++)
	{
		bank[loop].endaddr=(unsigned long)pci_word(0x60+(loop*2))<<23;
		bank[loop].mtype = BANK_RMBS;
		bank[loop].eccmode = cs.ecc_mode;
	}
}

static void check_amd751(void)
{
	int eccstat = pci_word(0x58);
	int csbits = eccstat & 0x3F;
	int row;
	switch (csbits)
	{
		case 1: row = 0; break;
		case 2: row = 1; break;
		case 4: row = 2; break;
		case 8: row = 3; break;
		case 16: row = 4; break;
		case 32: row = 5; break;
		default: row = 6;
	}
	if(((eccstat>>8)&3) == 1)
	{
		printk("<1>ECC: MBE Detected in DRAM row %d\n", row);
		scrub_needed=2;
		bank[row].mbecount++;
		++ecc_mbe;
	}
	if(((eccstat>>8)&3) == 2)
	{
		printk("<1>ECC: SBE Detected in DRAM row %d\n", row);
		scrub_needed=1;
		bank[row].sbecount++;
		++ecc_sbe;
	}
	if(((eccstat>>8)&3) == 3)
	{
		printk("<1>ECC: SBE and MBE Detected in DRAM row %d\n", row);
		scrub_needed=1;
		bank[row].sbecount++;
		++ecc_sbe;
	}
	if (scrub_needed)
	{
		/*
		 * clear error flag bits that were set by writing 0 to them
		 * we hope the error was a fluke or something :)
		 */
		int value = eccstat & 0xFCFF;
		pci_write_config_word(bridge, 0x58, value);
		scrub_needed = 0;
        }
}

static void __init probe_amd751(void)
{
	int loop;
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = (pci_byte(0x5a)>>2)&1 ? ECC_CORRECT : ECC_NONE;
	cs.check = check_amd751;
	for(loop=0;loop<6;loop++)
	{
		unsigned flag = pci_byte(0x40+loop*2);
		/* bank address mask. */
		unsigned mask = (flag&0x7F)>>1;
		/* actually starting address */
		bank[loop].endaddr=(unsigned long)(pci_word(0x40+loop*2)&0xFF80)<<(23-7);
		/* only when bank is populated */
		if((flag&1)&&(mask!=0)){
			/* mask+1 * 8mb appears to be bank size */
			bank[loop].endaddr += (mask + 1) * 8 * (1024 * 1024); /* -1? */
		}
		bank[loop].mtype = flag&1 ? BANK_SDR : BANK_EMPTY;
		/* no per-bank register, assumed same for all banks? */
		bank[loop].eccmode = (pci_byte(0x5a)>>2)&1;
	}
}

static void check_amd76x(void)
{
	unsigned long eccstat = pci_dword(0x48);
	if(eccstat & 0x10)
	{
		/* bits 7-4 of eccstat indicate the row the MBE occurred. */
		int row = (eccstat >> 4) & 0xf;
		printk("<1>ECC: MBE Detected in DRAM row %d\n", row);
		scrub_needed |= 2;
		bank[row].mbecount++;
		++ecc_mbe;
	}
	if(eccstat & 0x20)
	{
		/* bits 3-0 of eccstat indicate the row the SBE occurred. */
		int row = eccstat & 0xf;
		printk("<1>ECC: SBE Detected in DRAM row %d\n", row);
		scrub_needed |= 1;
		bank[row].sbecount++;
		++ecc_sbe;
	}
	if (scrub_needed)
	{
		/*
		 * clear error flag bits that were set by writing 0 to them
		 * we hope the error was a fluke or something :)
		 */
		unsigned long value = eccstat;
		if (scrub_needed & 1)
			value &= 0xFFFFFDFF;
		if (scrub_needed & 2)
			value &= 0xFFFFFEFF;
		pci_write_config_dword(bridge, 0x48, value);
		scrub_needed = 0;
	}
}

static void __init probe_amd76x(void)
{
	static const int modetab[] = {ECC_NONE, ECC_DETECT, ECC_CORRECT, ECC_AUTO};
	int loop;
	unsigned long addr = 0;
	cs.ecc_cap = ECC_AUTO;
	cs.ecc_mode = modetab [(pci_dword(0x48)>>10)&3];
	cs.check = check_amd76x;

	/* create fake end addresses, as the chipset is capable of
	   matching addresses to banks in random order */
	for(loop=0;loop<8;loop++)
	{
		unsigned long r = pci_dword(0xc0+(loop*4));
		bank[loop].mtype = r & 1 ? BANK_DDR : BANK_EMPTY;
		if (r & 1)
			addr += ((r & 0xff80) << 16) + 0x800000;
		bank[loop].endaddr=addr;
		/* no per-bank register, assumed same for all banks? */
		bank[loop].eccmode = cs.ecc_mode != ECC_NONE;
	}
}

/* SiS */
static void __init probe_sis(void)
{
	int loop;
	u32 endaddr;
	int m_mem[] = { BANK_FPM, BANK_EDO, BANK_RESERVED, BANK_SDR };
	int dramsize[] = { 256, 1024, 4096, 16384, 1024, 2048, 4096,
		8192, 512, 1024, 2048, 0, 0, 0, 0, 0 };
	int sdramsize[] = { 1024, 4096, 4096, 8192, 2048, 8192,
		8192, 16384, 4096, 16384, 16384, 32768, 2048, 0, 0, 0 };

	cs.ecc_cap = ECC_CORRECT;

	cs.check = generic_check;

	cs.MBE_flag_address = 0x64;
	cs.MBE_flag_shift = 4;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;

	cs.SBE_flag_address = 0x64;
	cs.SBE_flag_shift = 3;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 5;
	cs.SBE_row_mask = 7;

	cs.MBE_err_address1 = 0x64;
	cs.MBE_err_shift1 = 0;
	cs.MBE_err_address2 = 0x66;
	cs.MBE_err_shift2 = 16;
	cs.MBE_err_mask = 0xFFFFF000;

	cs.SBE_err_address1 = 0x64;
	cs.SBE_err_shift1 = 0;
	cs.SBE_err_address2 = 0x66;
	cs.SBE_err_shift2 = 16;
	cs.MBE_err_mask = 0xFFFFF000;

	endaddr = 0;
	for(loop=0;loop<3;loop++)
	{
		/* populated bank? */
		if ((pci_byte(0x63)>>loop)&1)
		{
			u32 banksize;
			int mtype = pci_byte(0x60+loop);

			bank[loop*2].mtype = m_mem[(mtype>>6)&3];
			if(bank[loop*2].mtype == BANK_SDR)
			{
				banksize = sdramsize[mtype&15]*1024;
			} else {
				banksize = dramsize[mtype&15]*1024;
			}
			endaddr += banksize;
			bank[loop*2].endaddr = endaddr;
			/* double sided dimm? */
			if ((mtype>>5)&1)
			{
				bank[(loop*2)+1].mtype = bank[loop*2].mtype;
				endaddr += banksize;
				bank[(loop*2)+1].endaddr = endaddr;
			}
		} else {
			bank[loop*2].mtype = BANK_EMPTY;
			bank[(loop*2)+1].mtype = BANK_EMPTY;
			bank[loop*2].endaddr = endaddr;
			bank[(loop*2)+1].endaddr = endaddr;
		}
	}
	cs.ecc_mode = ECC_NONE;
	for(loop=0;loop<6;loop++)
	{
		int eccmode = (pci_byte(0x74)>>loop)&1;
		bank[loop].eccmode = eccmode;
		if(eccmode)
			cs.ecc_mode = ECC_CORRECT;
	}
}

/* ALi */
static void __init probe_aladdin4(void)
{
	int loop;
	int m_mem[] = { BANK_FPM, BANK_EDO, BANK_RESERVED, BANK_SDR };
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = pci_byte(0x49)&1 ? ECC_CORRECT : ECC_PARITY;

	cs.check = generic_check;

	cs.MBE_flag_address = 0x4a;
	cs.MBE_flag_shift = 4;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;

	cs.SBE_flag_address = 0x4a;
	cs.SBE_flag_shift = 0;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 1;
	cs.SBE_row_mask = 7;

	for(loop=0;loop<8;loop++)
	{
		bank[loop].endaddr = (unsigned long)(pci_byte(0x61+(loop*2))&15)<<27|(pci_byte(0x60+(loop*2))<<20);
		bank[loop].mtype = m_mem[(pci_byte(0x61+(loop*2))>>1)&3];
		if (cs.ecc_mode == ECC_CORRECT) {
			bank[loop].eccmode = 1;
		} else {
			bank[loop].eccmode = 0;
		}
	}
}

static void __init probe_aladdin5(void)
{
	int loop;
	int m_mem[] = { BANK_FPM, BANK_EDO, BANK_RDR, BANK_SDR };
	cs.ecc_cap = ECC_CORRECT;
	cs.ecc_mode = pci_byte(0x50)&1 ? ECC_CORRECT : ECC_PARITY;

	cs.check = generic_check;

	cs.MBE_flag_address = 0x51;
	cs.MBE_flag_shift = 4;
	cs.MBE_flag_mask = 1;
	cs.MBE_row_shift = 5;
	cs.MBE_row_mask = 7;

	cs.SBE_flag_address = 0x51;
	cs.SBE_flag_shift = 0;
	cs.SBE_flag_mask = 1;
	cs.SBE_row_shift = 1;
	cs.SBE_row_mask = 7;

	for(loop=0;loop<8;loop++)
	{
		/* DBxCII not disabled address mapping? */
		if(pci_byte(0x61+(loop*2))&0xF0)
		{
			/* endaddr always 1 unit low, granularity 1mb */
			bank[loop].endaddr = (unsigned long)((pci_byte(0x61+(loop*2))&15)<<27|(pci_byte(0x60+(loop*2))<<20))+1048576;
			bank[loop].mtype = m_mem[(pci_byte(0x61+(loop*2))>>1)&3];
			if (cs.ecc_mode == ECC_CORRECT) {
				bank[loop].eccmode = 1;
			} else {
				bank[loop].eccmode = 0;
			}
		}
	}
}

#if 0
/*
 * memory scrubber routines, not ready to be used yet...
 */
/* start at 16mb */
unsigned long start = 4096;
unsigned long pages = 1;
/* other architectures have different page sizes... */
unsigned long step = 4096;

char buff[8192] = {0,};

/*
 * Michael's page scrubber routine
 */
static void scrub_page(unsigned long volatile * p)
{
	int i;
	int len, err = 0;
	unsigned long *q;
	q = (unsigned long *) ((((int)buff)+4095) & ~4095);

	if (((int)p) >= 640 * 1024 && ((int)p) < 1024 * 1024)
		return;

	cli();	/* kill interrupts */
	err = pci_byte(0x91);
	outb(0x11, PCI_DATA + 1); /* clear the memory error indicator */

	for (i = 0; i < step / 4 ; ++i)
		q[i] = p[i];
	for (i = 0; i < step / 4 ; ++i)
		p[i] = q[i];
	err = inb(PCI_DATA + 1);
	sti();
	if (err & 0x11) {
		printk("<1>ECC: Memory error @ %08x (0x%02x)\n", p, err);
		return 1;
	}
	return 0;
}

static void scrub(void)
{
	int i,j = 0;
	for (i = 0; i < pages; ++i) {
		j = scrub_page(start);
		start += step;
	}
	if (!j) {
		/*
		 * Hmm... This is probably a very bad situation.
		 */
		printk("<1>ECC: Scrubbed, no errors found?!\n");
		scrub_needed=0;
		return;
	}
	if (scrub_needed==2) {
		/*
		 * TODO: We should determine what process owns the memory
		 * and send a SIGBUS to it. We should also printk something
		 * along the lines of
		 * "ECC: Process (PID) killed with SIGBUS due to uncorrectable memory error at 0xDEADBEEF"
		 */
		scrub_needed=0;
	}
}
#endif

/*
 * Check ECC status every second.
 * SMP safe, doesn't use NMI, and auto-rate-limits.
 */
static void checkecc(void) {
	if (!scrub_needed)
		if (cs.check)
			cs.check();
	if (cs.clear_err)
		cs.clear_err();
	init_timer(&ecctimer);
	ecctimer.expires = jiffies + HZ;
	ecctimer.function = (void *)&checkecc;
	add_timer(&ecctimer);
}

#ifdef CONFIG_PROC_FS
static int procfile_read(char *page, char **start, off_t offset,
		  int wanted, int *eof, void *data)
{
	char *ecc[] = { "None", "Reserved", "Parity checking", "ECC detection",
		"ECC detection and correction", "ECC with hardware scrubber" };
	char *dram[] = { "Empty", "Reserved", "Unknown", "FPM", "EDO", "BEDO", "SDR",
		"DDR", "RDR", "RMBS", "DDR2" };
	unsigned long mem_end = 0;
	unsigned long last_mem = 0;
	int loop;
	int len = 0;
	off_t begin = 0;

	len += sprintf(page, "Chipset ECC capability : %s\n", ecc[cs.ecc_cap]);
	len += sprintf(page + len, "Current ECC mode : %s\n", ecc[cs.ecc_mode]);
	if (vendor == 0x8086 && device == 0x3590)
		len += sprintf(page + len, "Bank\tSize\tType\tECC\tSBE\tMBE\t"
			"CHA_SEC\tCHB_SEC\tCHA_DEC\tCHB_DEC\n");
	else
		len += sprintf(page + len, "Bank\tSize\tType\tECC\tSBE\tMBE\n");
	for (loop = 0; loop < 16; ++loop) {
		last_mem = bank[loop].endaddr;
		if (last_mem > mem_end) {
			len += sprintf(page + len, "%d\t", loop);
			len += sprintf(page + len, "%dM\t",
				(unsigned)(last_mem-mem_end) >> (20 - cs.addr_shift));
			len += sprintf(page + len, "%s\t", dram[bank[loop].mtype]);
			len += sprintf(page + len, "%s\t",
				bank[loop].eccmode ? "Y" : "N");
			len += sprintf(page + len, "%ld\t",
				(unsigned long)bank[loop].sbecount);
			len += sprintf(page + len, "%ld\t",
				(unsigned long)bank[loop].mbecount);
			if (vendor == 0x8086 && device == 0x3590) {
				len += sprintf(page + len, "%d\t",
					(unsigned)pci_word(loop * 4 + 0xB0));
				len += sprintf(page + len, "%d\t",
					(unsigned)pci_word(loop * 4 + 0xCC));
				len += sprintf(page + len, "%d\t",
					(unsigned)pci_word(loop * 4 + 0xB2));
				len += sprintf(page + len, "%d\t",
					(unsigned)pci_word(loop * 4 + 0xCE));
			}
			len += sprintf(page + len, "\n");
			mem_end = last_mem;
		}
		/* Written enough? */
		if (len+begin > offset+wanted)
			break;
		/* Before file position? Throw away ... */
		if (len+begin < offset) {
			begin += len;
			len = 0;
		}
	}
	/* Done && space left for summary? */
	if (loop == 16 && len+begin <= offset+wanted)
		len += sprintf(page + len, "Total\t%dM\t-\t-\t%d\t%d\n",
			(unsigned)mem_end >> (20 - cs.addr_shift),
			ecc_sbe, ecc_mbe);

	*start =  page + (offset - begin);
	if (len+begin < offset)
		return 0;	/* Underflow */
	else if (len+begin > offset+wanted)
		return wanted;	/* Return window */
	else {
		*eof = 1;	/* Done */
		return len+begin-offset;
	}
}

#if DEBUG
static int procfile_write(struct file *file, const char *userbuf, unsigned long count,
		void *data)
{
	char	buf[80];
	long	value;

	if (count > sizeof(buf) - 1)
		return -EOVERFLOW;

	if (copy_from_user(buf, userbuf, count))
		return -EFAULT;

	buf[count] = 0;		/* Ensure termination */
	value = simple_strtol(buf, NULL, 16);
	if (e7520f0 == NULL)
		return -EFAULT;

	printk(KERN_ECC "ECC: setting value 0x%08lx\n", value);
	pci_write_config_dword(e7520f0, 0x84, value);
	return count;
}
#endif	/* DEBUG */
#endif	/* CONFIG_PROC_FS */

struct pci_probe_matrix {
	int vendor;		/* pci vendor id */
	int device;		/* pci device id */
	void (*check)(void);	/* pointer to chipset probing routine */
};


static struct pci_probe_matrix __initdata probe_matrix[] = {
	/* AMD */
	{ 0x1022, 0x7006, probe_amd751 },
	{ 0x1022, 0x700c, probe_amd76x }, /* amd762 2 CPU */
	{ 0x1022, 0x700e, probe_amd76x }, /* amd761 1 CPU */
	/* Motorola */
	{ 0x1057, 0x4802, 0 }, /* falcon - not yet supported */
	/* Apple */
	{ 0x106b, 0x0001, 0 }, /* bandit - not yet supported */
	/* SiS */
	{ 0x1039, 0x0600, probe_sis }, /* 600 programatically same as 5600 */
	{ 0x1039, 0x0620, 0 }, /* 620 doesnt support ecc */
	{ 0x1039, 0x5600, probe_sis },
	/* ALi */
	{ 0x10b9, 0x1531, probe_aladdin4 },
	{ 0x10b9, 0x1541, probe_aladdin5 },
	/* VIA */
	{ 0x1106, 0x0305, probe_via }, /* vt8363 - kt133/km133 */
	{ 0x1106, 0x0391, probe_via }, /* vt8371 - kx133 */
	{ 0x1106, 0x0501, probe_via }, /* vt8501 - mvp4 */
	{ 0x1106, 0x0585, probe_via }, /* vt82c585 - vp/vpx */
	{ 0x1106, 0x0595, probe_via }, /* vt82c595 - vp2 */
	{ 0x1106, 0x0597, probe_via }, /* vt82c597 - vp3 */
	{ 0x1106, 0x0598, probe_via }, /* vt82c598 - mvp3 */
	{ 0x1106, 0x0691, probe_via }, /* vt82c691 - pro133/pro133a */
	{ 0x1106, 0x0693, probe_via }, /* vt82c693 - pro+ */
	{ 0x1106, 0x0694, probe_via }, /* vt82c694 - pro133a */
	/* Serverworks */
	{ 0x1166, 0x0008, probe_serverworks }, /* CNB20HE - serverset iii he */

	{ 0x1166, 0x0009, probe_cnb30le }, /* serverset iii le */

	/* Intel */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82815_MC, 0 }, /* no ecc */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82437, 0 }, /* no ecc */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82441, probe_440fx },
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82439, probe_430hx },
	{ PCI_VENDOR_ID_INTEL, 0x2540, probe_e7500 },
	{ PCI_VENDOR_ID_INTEL, 0x254c, probe_e7501 }, 
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_E7520_MCH, probe_e7520 },
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82840_HB, probe_840 },
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82845_HB, probe_845 },
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82850_HB, probe_850 },
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82860_HB, probe_860 },
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82437VX, 0 }, /* no ecc */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82810_MC1, 0 }, /* no ecc */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82810_MC3, 0 },
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82810E_MC, 0 }, /* no ecc */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443LX_0, probe_440lx }, /* & 440ex */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443BX_0, probe_440bx }, /* & 440zx */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443BX_2, probe_440bx }, /* & 440zx */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443GX_0, probe_440bx }, /* & 440gx */
	{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82443GX_2, probe_440bx }, /* & 440gx */
	{ PCI_VENDOR_ID_INTEL, 0x84c5, probe_450gx },
	{ 0, 0, 0 }
};

static int __init find_chipset(void) {

	while ((bridge = pci_get_class(PCI_CLASS_BRIDGE_HOST << 8, bridge)))
	{
		int	loop = 0;

		cs.ecc_cap = ECC_NONE;
		pci_read_config_word(bridge, PCI_VENDOR_ID, &vendor);
		pci_read_config_word(bridge, PCI_DEVICE_ID, &device);
		while (probe_matrix[loop].vendor)
		{
			if ( (vendor == probe_matrix[loop].vendor) &&
			    (device == probe_matrix[loop].device) )
			{
				if (probe_matrix[loop].check)
				{
					probe_matrix[loop].check();
					if (cs.ecc_cap == ECC_SKIP)
						break;
					printk("ECC: Found memory controller %x:%04x\n", vendor, device);
					return 1;
				} else {
					printk("<1>ECC: Unsupported device %x:%x.\n", vendor, device);
					return 0;
				}
			}
			loop++;
		}
		if (cs.ecc_cap == ECC_SKIP)
			cs.ecc_cap = ECC_NONE;  /* probe said keep looking */
		else
			printk("<1>ECC: Unknown device %x:%x.\n", vendor, device);
	}
	printk("<1>ECC: Can't find host bridge.\n");
	return 0;
}

static void __devexit ecc_cleanup_module(void) {
	del_timer(&ecctimer);
#ifdef CONFIG_PROC_FS
	remove_proc_entry("ram", 0);
#endif
	printk("<1>ECC: unloaded.\n");
}

static int __init ecc_init_module(void) {
	int	loop;
#ifdef CONFIG_PROC_FS
	struct proc_dir_entry	*ent;
	int	pmode;
#endif	/* CONFIG_PROC_FS */
	printk("<1>ECC: monitor version %s\n", ECC_VER);

	for (loop=0;loop<16;loop++) {
		bank[loop].endaddr = 0;
		bank[loop].sbecount = 0;
		bank[loop].mbecount = 0;
		bank[loop].eccmode = 0;
		bank[loop].mtype = ECC_RESERVED;
	}

	if (!find_chipset())
		return -ENODEV;

#ifdef CONFIG_PROC_FS
	pmode = S_IFREG | S_IRUGO;
#if DEBUG
	if (vendor == 0x8086 && device == 0x3590)
		pmode |= S_IWUSR;
#endif	/* DEBUG */
	ent = create_proc_entry("ram", pmode, 0);
	if (ent) {
		ent->nlink = 1;
		ent->read_proc = procfile_read;
#if DEBUG
		if (vendor == 0x8086 && device == 0x3590)
			ent->write_proc = procfile_write;
#endif	/* DEBUG */
	}
#endif

	init_timer(&ecctimer);
	ecctimer.expires = jiffies + HZ;
	ecctimer.function = (void *)&checkecc;
	add_timer(&ecctimer);

	return 0;
}

module_init(ecc_init_module);
module_exit(ecc_cleanup_module);
MODULE_LICENSE("GPL");
