C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:2254:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:2254:5: note: FIX-IT applied suggested code changes
C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:2268:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:2268:5: note: FIX-IT applied suggested code changes
C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:2282:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:2282:5: note: FIX-IT applied suggested code changes
C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:4250:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
C:\Users\ankha\Desktop\FPGA_Design\lab0\lab0\hls\.autopilot\db\Mux_2to1.pp.0.cpp:4250:7: note: FIX-IT applied suggested code changes
