vendor_name = ModelSim
source_file = 1, C:/Thomas/2_top/CS206B/Lab10_bonus_G01/minsec_downcounter.vhd
source_file = 1, C:/Thomas/2_top/CS206B/Lab10_bonus_G01/db/minsec_downcounter.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = minsec_downcounter
instance = comp, \Add3~7\, Add3~7, minsec_downcounter, 1
instance = comp, \Add0~6\, Add0~6, minsec_downcounter, 1
instance = comp, \Add0~10\, Add0~10, minsec_downcounter, 1
instance = comp, \Add0~14\, Add0~14, minsec_downcounter, 1
instance = comp, \Add0~22\, Add0~22, minsec_downcounter, 1
instance = comp, \Add0~28\, Add0~28, minsec_downcounter, 1
instance = comp, \Add0~42\, Add0~42, minsec_downcounter, 1
instance = comp, \Add0~46\, Add0~46, minsec_downcounter, 1
instance = comp, \Add0~52\, Add0~52, minsec_downcounter, 1
instance = comp, \Add0~54\, Add0~54, minsec_downcounter, 1
instance = comp, \Add0~56\, Add0~56, minsec_downcounter, 1
instance = comp, \Add0~58\, Add0~58, minsec_downcounter, 1
instance = comp, \Add0~60\, Add0~60, minsec_downcounter, 1
instance = comp, \Add0~62\, Add0~62, minsec_downcounter, 1
instance = comp, \Add3~1\, Add3~1, minsec_downcounter, 1
instance = comp, \Add3~2\, Add3~2, minsec_downcounter, 1
instance = comp, \s_units~16\, s_units~16, minsec_downcounter, 1
instance = comp, \s_tens~8\, s_tens~8, minsec_downcounter, 1
instance = comp, \cnt_1hz[3]\, cnt_1hz[3], minsec_downcounter, 1
instance = comp, \Equal0~0\, Equal0~0, minsec_downcounter, 1
instance = comp, \cnt_1hz[5]\, cnt_1hz[5], minsec_downcounter, 1
instance = comp, \cnt_1hz[11]\, cnt_1hz[11], minsec_downcounter, 1
instance = comp, \cnt_1hz[14]\, cnt_1hz[14], minsec_downcounter, 1
instance = comp, \cnt_1hz[21]\, cnt_1hz[21], minsec_downcounter, 1
instance = comp, \cnt_1hz[23]\, cnt_1hz[23], minsec_downcounter, 1
instance = comp, \Equal0~6\, Equal0~6, minsec_downcounter, 1
instance = comp, \cnt_1hz[27]\, cnt_1hz[27], minsec_downcounter, 1
instance = comp, \cnt_1hz[28]\, cnt_1hz[28], minsec_downcounter, 1
instance = comp, \cnt_1hz[29]\, cnt_1hz[29], minsec_downcounter, 1
instance = comp, \cnt_1hz[30]\, cnt_1hz[30], minsec_downcounter, 1
instance = comp, \cnt_1hz[31]\, cnt_1hz[31], minsec_downcounter, 1
instance = comp, \Equal0~8\, Equal0~8, minsec_downcounter, 1
instance = comp, \cnt_1hz~3\, cnt_1hz~3, minsec_downcounter, 1
instance = comp, \cnt_1hz~8\, cnt_1hz~8, minsec_downcounter, 1
instance = comp, \cnt_1hz~10\, cnt_1hz~10, minsec_downcounter, 1
instance = comp, \s_units~18\, s_units~18, minsec_downcounter, 1
instance = comp, \m_tens~11\, m_tens~11, minsec_downcounter, 1
instance = comp, \clk~input\, clk~input, minsec_downcounter, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, minsec_downcounter, 1
instance = comp, \hex0[0]~output\, hex0[0]~output, minsec_downcounter, 1
instance = comp, \hex0[1]~output\, hex0[1]~output, minsec_downcounter, 1
instance = comp, \hex0[2]~output\, hex0[2]~output, minsec_downcounter, 1
instance = comp, \hex0[3]~output\, hex0[3]~output, minsec_downcounter, 1
instance = comp, \hex0[4]~output\, hex0[4]~output, minsec_downcounter, 1
instance = comp, \hex0[5]~output\, hex0[5]~output, minsec_downcounter, 1
instance = comp, \hex0[6]~output\, hex0[6]~output, minsec_downcounter, 1
instance = comp, \hex0[7]~output\, hex0[7]~output, minsec_downcounter, 1
instance = comp, \hex1[0]~output\, hex1[0]~output, minsec_downcounter, 1
instance = comp, \hex1[1]~output\, hex1[1]~output, minsec_downcounter, 1
instance = comp, \hex1[2]~output\, hex1[2]~output, minsec_downcounter, 1
instance = comp, \hex1[3]~output\, hex1[3]~output, minsec_downcounter, 1
instance = comp, \hex1[4]~output\, hex1[4]~output, minsec_downcounter, 1
instance = comp, \hex1[5]~output\, hex1[5]~output, minsec_downcounter, 1
instance = comp, \hex1[6]~output\, hex1[6]~output, minsec_downcounter, 1
instance = comp, \hex1[7]~output\, hex1[7]~output, minsec_downcounter, 1
instance = comp, \hex2[0]~output\, hex2[0]~output, minsec_downcounter, 1
instance = comp, \hex2[1]~output\, hex2[1]~output, minsec_downcounter, 1
instance = comp, \hex2[2]~output\, hex2[2]~output, minsec_downcounter, 1
instance = comp, \hex2[3]~output\, hex2[3]~output, minsec_downcounter, 1
instance = comp, \hex2[4]~output\, hex2[4]~output, minsec_downcounter, 1
instance = comp, \hex2[5]~output\, hex2[5]~output, minsec_downcounter, 1
instance = comp, \hex2[6]~output\, hex2[6]~output, minsec_downcounter, 1
instance = comp, \hex2[7]~output\, hex2[7]~output, minsec_downcounter, 1
instance = comp, \hex3[0]~output\, hex3[0]~output, minsec_downcounter, 1
instance = comp, \hex3[1]~output\, hex3[1]~output, minsec_downcounter, 1
instance = comp, \hex3[2]~output\, hex3[2]~output, minsec_downcounter, 1
instance = comp, \hex3[3]~output\, hex3[3]~output, minsec_downcounter, 1
instance = comp, \hex3[4]~output\, hex3[4]~output, minsec_downcounter, 1
instance = comp, \hex3[5]~output\, hex3[5]~output, minsec_downcounter, 1
instance = comp, \hex3[6]~output\, hex3[6]~output, minsec_downcounter, 1
instance = comp, \hex3[7]~output\, hex3[7]~output, minsec_downcounter, 1
instance = comp, \btn2~input\, btn2~input, minsec_downcounter, 1
instance = comp, \btn1~input\, btn1~input, minsec_downcounter, 1
instance = comp, \s_units~2\, s_units~2, minsec_downcounter, 1
instance = comp, \Add0~0\, Add0~0, minsec_downcounter, 1
instance = comp, \cnt_1hz[0]\, cnt_1hz[0], minsec_downcounter, 1
instance = comp, \Add0~2\, Add0~2, minsec_downcounter, 1
instance = comp, \cnt_1hz[1]\, cnt_1hz[1], minsec_downcounter, 1
instance = comp, \Add0~4\, Add0~4, minsec_downcounter, 1
instance = comp, \cnt_1hz[2]\, cnt_1hz[2], minsec_downcounter, 1
instance = comp, \Add0~8\, Add0~8, minsec_downcounter, 1
instance = comp, \cnt_1hz[4]\, cnt_1hz[4], minsec_downcounter, 1
instance = comp, \Add0~12\, Add0~12, minsec_downcounter, 1
instance = comp, \Add0~16\, Add0~16, minsec_downcounter, 1
instance = comp, \cnt_1hz[8]\, cnt_1hz[8], minsec_downcounter, 1
instance = comp, \Add0~18\, Add0~18, minsec_downcounter, 1
instance = comp, \cnt_1hz[9]\, cnt_1hz[9], minsec_downcounter, 1
instance = comp, \Add0~20\, Add0~20, minsec_downcounter, 1
instance = comp, \cnt_1hz[10]\, cnt_1hz[10], minsec_downcounter, 1
instance = comp, \Equal0~2\, Equal0~2, minsec_downcounter, 1
instance = comp, \cnt_1hz[6]\, cnt_1hz[6], minsec_downcounter, 1
instance = comp, \cnt_1hz~0\, cnt_1hz~0, minsec_downcounter, 1
instance = comp, \cnt_1hz[7]\, cnt_1hz[7], minsec_downcounter, 1
instance = comp, \Equal0~1\, Equal0~1, minsec_downcounter, 1
instance = comp, \Add0~24\, Add0~24, minsec_downcounter, 1
instance = comp, \cnt_1hz~1\, cnt_1hz~1, minsec_downcounter, 1
instance = comp, \cnt_1hz[12]\, cnt_1hz[12], minsec_downcounter, 1
instance = comp, \Add0~26\, Add0~26, minsec_downcounter, 1
instance = comp, \Add0~30\, Add0~30, minsec_downcounter, 1
instance = comp, \cnt_1hz~4\, cnt_1hz~4, minsec_downcounter, 1
instance = comp, \cnt_1hz[15]\, cnt_1hz[15], minsec_downcounter, 1
instance = comp, \cnt_1hz~2\, cnt_1hz~2, minsec_downcounter, 1
instance = comp, \cnt_1hz[13]\, cnt_1hz[13], minsec_downcounter, 1
instance = comp, \Equal0~3\, Equal0~3, minsec_downcounter, 1
instance = comp, \Equal0~4\, Equal0~4, minsec_downcounter, 1
instance = comp, \Add0~32\, Add0~32, minsec_downcounter, 1
instance = comp, \cnt_1hz[16]\, cnt_1hz[16], minsec_downcounter, 1
instance = comp, \Add0~34\, Add0~34, minsec_downcounter, 1
instance = comp, \cnt_1hz~5\, cnt_1hz~5, minsec_downcounter, 1
instance = comp, \cnt_1hz[17]\, cnt_1hz[17], minsec_downcounter, 1
instance = comp, \Add0~36\, Add0~36, minsec_downcounter, 1
instance = comp, \cnt_1hz[18]\, cnt_1hz[18], minsec_downcounter, 1
instance = comp, \Add0~38\, Add0~38, minsec_downcounter, 1
instance = comp, \cnt_1hz~6\, cnt_1hz~6, minsec_downcounter, 1
instance = comp, \cnt_1hz[19]\, cnt_1hz[19], minsec_downcounter, 1
instance = comp, \Equal0~5\, Equal0~5, minsec_downcounter, 1
instance = comp, \Add0~40\, Add0~40, minsec_downcounter, 1
instance = comp, \cnt_1hz~7\, cnt_1hz~7, minsec_downcounter, 1
instance = comp, \cnt_1hz[20]\, cnt_1hz[20], minsec_downcounter, 1
instance = comp, \Add0~44\, Add0~44, minsec_downcounter, 1
instance = comp, \cnt_1hz~9\, cnt_1hz~9, minsec_downcounter, 1
instance = comp, \cnt_1hz[22]\, cnt_1hz[22], minsec_downcounter, 1
instance = comp, \Add0~48\, Add0~48, minsec_downcounter, 1
instance = comp, \cnt_1hz[24]\, cnt_1hz[24], minsec_downcounter, 1
instance = comp, \Add0~50\, Add0~50, minsec_downcounter, 1
instance = comp, \cnt_1hz~11\, cnt_1hz~11, minsec_downcounter, 1
instance = comp, \cnt_1hz[25]\, cnt_1hz[25], minsec_downcounter, 1
instance = comp, \cnt_1hz[26]\, cnt_1hz[26], minsec_downcounter, 1
instance = comp, \Equal0~7\, Equal0~7, minsec_downcounter, 1
instance = comp, \Equal0~9\, Equal0~9, minsec_downcounter, 1
instance = comp, \Equal0~10\, Equal0~10, minsec_downcounter, 1
instance = comp, \s_units~3\, s_units~3, minsec_downcounter, 1
instance = comp, \s_units~5\, s_units~5, minsec_downcounter, 1
instance = comp, \s_units[0]\, s_units[0], minsec_downcounter, 1
instance = comp, \sw0~input\, sw0~input, minsec_downcounter, 1
instance = comp, \LessThan0~0\, LessThan0~0, minsec_downcounter, 1
instance = comp, \s_units[2]~6\, s_units[2]~6, minsec_downcounter, 1
instance = comp, \s_units[2]~7\, s_units[2]~7, minsec_downcounter, 1
instance = comp, \s_units[2]~9\, s_units[2]~9, minsec_downcounter, 1
instance = comp, \s_units~4\, s_units~4, minsec_downcounter, 1
instance = comp, \Add3~4\, Add3~4, minsec_downcounter, 1
instance = comp, \Add3~5\, Add3~5, minsec_downcounter, 1
instance = comp, \s_units~10\, s_units~10, minsec_downcounter, 1
instance = comp, \btn0~input\, btn0~input, minsec_downcounter, 1
instance = comp, \process_2~0\, process_2~0, minsec_downcounter, 1
instance = comp, \s_units[2]~11\, s_units[2]~11, minsec_downcounter, 1
instance = comp, \s_units[1]\, s_units[1], minsec_downcounter, 1
instance = comp, \LessThan4~0\, LessThan4~0, minsec_downcounter, 1
instance = comp, \s_units~8\, s_units~8, minsec_downcounter, 1
instance = comp, \s_units~13\, s_units~13, minsec_downcounter, 1
instance = comp, \s_units~14\, s_units~14, minsec_downcounter, 1
instance = comp, \Add3~9\, Add3~9, minsec_downcounter, 1
instance = comp, \s_units~15\, s_units~15, minsec_downcounter, 1
instance = comp, \s_units~17\, s_units~17, minsec_downcounter, 1
instance = comp, \s_units[3]\, s_units[3], minsec_downcounter, 1
instance = comp, \s_units~12\, s_units~12, minsec_downcounter, 1
instance = comp, \s_units[2]\, s_units[2], minsec_downcounter, 1
instance = comp, \Mux6~0\, Mux6~0, minsec_downcounter, 1
instance = comp, \Mux5~0\, Mux5~0, minsec_downcounter, 1
instance = comp, \Mux4~0\, Mux4~0, minsec_downcounter, 1
instance = comp, \Mux3~0\, Mux3~0, minsec_downcounter, 1
instance = comp, \Mux2~0\, Mux2~0, minsec_downcounter, 1
instance = comp, \Mux1~0\, Mux1~0, minsec_downcounter, 1
instance = comp, \Mux0~0\, Mux0~0, minsec_downcounter, 1
instance = comp, \s_tens~1\, s_tens~1, minsec_downcounter, 1
instance = comp, \s_tens~0\, s_tens~0, minsec_downcounter, 1
instance = comp, \Add4~4\, Add4~4, minsec_downcounter, 1
instance = comp, \s_tens~2\, s_tens~2, minsec_downcounter, 1
instance = comp, \s_tens~11\, s_tens~11, minsec_downcounter, 1
instance = comp, \s_tens~3\, s_tens~3, minsec_downcounter, 1
instance = comp, \s_tens~4\, s_tens~4, minsec_downcounter, 1
instance = comp, \s_tens[0]\, s_tens[0], minsec_downcounter, 1
instance = comp, \Add4~3\, Add4~3, minsec_downcounter, 1
instance = comp, \s_tens~7\, s_tens~7, minsec_downcounter, 1
instance = comp, \s_tens~9\, s_tens~9, minsec_downcounter, 1
instance = comp, \s_tens~10\, s_tens~10, minsec_downcounter, 1
instance = comp, \s_tens[2]\, s_tens[2], minsec_downcounter, 1
instance = comp, \s_tens~5\, s_tens~5, minsec_downcounter, 1
instance = comp, \s_tens~6\, s_tens~6, minsec_downcounter, 1
instance = comp, \s_tens~12\, s_tens~12, minsec_downcounter, 1
instance = comp, \s_tens~13\, s_tens~13, minsec_downcounter, 1
instance = comp, \s_tens[1]\, s_tens[1], minsec_downcounter, 1
instance = comp, \Mux13~0\, Mux13~0, minsec_downcounter, 1
instance = comp, \Mux12~0\, Mux12~0, minsec_downcounter, 1
instance = comp, \Mux11~0\, Mux11~0, minsec_downcounter, 1
instance = comp, \Mux10~0\, Mux10~0, minsec_downcounter, 1
instance = comp, \Mux9~0\, Mux9~0, minsec_downcounter, 1
instance = comp, \Mux8~0\, Mux8~0, minsec_downcounter, 1
instance = comp, \Mux7~0\, Mux7~0, minsec_downcounter, 1
instance = comp, \m_units~8\, m_units~8, minsec_downcounter, 1
instance = comp, \m_tens~4\, m_tens~4, minsec_downcounter, 1
instance = comp, \m_tens~5\, m_tens~5, minsec_downcounter, 1
instance = comp, \m_units~2\, m_units~2, minsec_downcounter, 1
instance = comp, \m_units[0]\, m_units[0], minsec_downcounter, 1
instance = comp, \m_units~3\, m_units~3, minsec_downcounter, 1
instance = comp, \m_units~4\, m_units~4, minsec_downcounter, 1
instance = comp, \m_units[1]\, m_units[1], minsec_downcounter, 1
instance = comp, \m_units~0\, m_units~0, minsec_downcounter, 1
instance = comp, \m_units~7\, m_units~7, minsec_downcounter, 1
instance = comp, \m_units~5\, m_units~5, minsec_downcounter, 1
instance = comp, \m_units~9\, m_units~9, minsec_downcounter, 1
instance = comp, \m_units[3]\, m_units[3], minsec_downcounter, 1
instance = comp, \m_units~1\, m_units~1, minsec_downcounter, 1
instance = comp, \m_units~6\, m_units~6, minsec_downcounter, 1
instance = comp, \m_units[2]\, m_units[2], minsec_downcounter, 1
instance = comp, \Mux20~0\, Mux20~0, minsec_downcounter, 1
instance = comp, \Mux19~0\, Mux19~0, minsec_downcounter, 1
instance = comp, \Mux18~0\, Mux18~0, minsec_downcounter, 1
instance = comp, \Mux17~0\, Mux17~0, minsec_downcounter, 1
instance = comp, \Mux16~0\, Mux16~0, minsec_downcounter, 1
instance = comp, \Mux15~0\, Mux15~0, minsec_downcounter, 1
instance = comp, \Mux14~0\, Mux14~0, minsec_downcounter, 1
instance = comp, \m_tens~10\, m_tens~10, minsec_downcounter, 1
instance = comp, \m_tens[0]\, m_tens[0], minsec_downcounter, 1
instance = comp, \m_tens~8\, m_tens~8, minsec_downcounter, 1
instance = comp, \m_tens~9\, m_tens~9, minsec_downcounter, 1
instance = comp, \m_tens[1]\, m_tens[1], minsec_downcounter, 1
instance = comp, \Mux21~1\, Mux21~1, minsec_downcounter, 1
instance = comp, \m_tens~6\, m_tens~6, minsec_downcounter, 1
instance = comp, \m_tens~7\, m_tens~7, minsec_downcounter, 1
instance = comp, \m_tens[2]\, m_tens[2], minsec_downcounter, 1
instance = comp, \Mux27~0\, Mux27~0, minsec_downcounter, 1
instance = comp, \Mux26~0\, Mux26~0, minsec_downcounter, 1
instance = comp, \Mux25~0\, Mux25~0, minsec_downcounter, 1
instance = comp, \Mux24~0\, Mux24~0, minsec_downcounter, 1
instance = comp, \Mux23~0\, Mux23~0, minsec_downcounter, 1
instance = comp, \Mux22~0\, Mux22~0, minsec_downcounter, 1
instance = comp, \Mux21~0\, Mux21~0, minsec_downcounter, 1
