#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 11 19:26:53 2020
# Process ID: 21676
# Current directory: E:/project/SmartCanteen/cateen
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18932 E:\project\SmartCanteen\cateen\cateen.xpr
# Log file: E:/project/SmartCanteen/cateen/vivado.log
# Journal file: E:/project/SmartCanteen/cateen\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/SmartCanteen/cateen/cateen.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/project/SmartCanteen/cateen_ip/hx711_zynq_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 852.402 ; gain = 199.867
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/cateen.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: cateen_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1295.270 ; gain = 54.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cateen_wrapper' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/hdl/cateen_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'cateen' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:13]
INFO: [Synth 8-6157] synthesizing module 'cateen_axi_gpio_1_1' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_axi_gpio_1_1' (1#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cateen_axi_gpio_0_0' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_axi_gpio_0_0' (2#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cateen_axi_gpio_1_0' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_axi_gpio_1_0' (3#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cateen_axi_gpio_1_2' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_axi_gpio_1_2' (4#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cateen_axi_gpio_1_3' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_axi_gpio_1_3' (5#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_axi_gpio_1_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cateen_hx711_zynq_0_0' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_hx711_zynq_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_hx711_zynq_0_0' (6#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_hx711_zynq_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cateen_processing_system7_0_0' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_processing_system7_0_0' (7#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cateen_ps7_0_axi_periph_0' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:612]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1W6V0JH' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1685]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1W6V0JH' (8#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1685]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_PFOMP8' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1831]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_PFOMP8' (9#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1831]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_VQL7HA' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1963]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_VQL7HA' (10#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1963]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1P1ZCEN' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2095]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1P1ZCEN' (11#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2095]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_9F2QRE' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2227]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_9F2QRE' (12#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2227]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_13UF9EZ' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2359]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_13UF9EZ' (13#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2359]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1HWTL9O' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2491]
INFO: [Synth 8-6157] synthesizing module 'cateen_auto_pc_0' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_auto_pc_0' (14#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1HWTL9O' (15#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:2491]
INFO: [Synth 8-6157] synthesizing module 'cateen_xbar_0' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_xbar_0' (16#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (18) of module 'cateen_xbar_0' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1646]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (18) of module 'cateen_xbar_0' [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:1650]
INFO: [Synth 8-6155] done synthesizing module 'cateen_ps7_0_axi_periph_0' (17#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:612]
INFO: [Synth 8-6157] synthesizing module 'cateen_rst_ps7_0_50M_0' [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cateen_rst_ps7_0_50M_0' (18#1) [E:/project/SmartCanteen/cateen/.Xil/Vivado-21676-MSI/realtime/cateen_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'cateen_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:603]
INFO: [Synth 8-6155] done synthesizing module 'cateen' (19#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/synth/cateen.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cateen_wrapper' (20#1) [E:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/hdl/cateen_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1HWTL9O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1HWTL9O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_13UF9EZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_13UF9EZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_13UF9EZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_13UF9EZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_9F2QRE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_9F2QRE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_9F2QRE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_9F2QRE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1P1ZCEN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1P1ZCEN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1P1ZCEN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1P1ZCEN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_VQL7HA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_VQL7HA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_VQL7HA has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_VQL7HA has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PFOMP8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PFOMP8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_PFOMP8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_PFOMP8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W6V0JH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W6V0JH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W6V0JH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W6V0JH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design cateen_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1344.285 ; gain = 103.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1344.285 ; gain = 103.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1344.285 ; gain = 103.746
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_1/cateen_axi_gpio_1_1.dcp' for cell 'cateen_i/MOSI'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_0_0/cateen_axi_gpio_0_0.dcp' for cell 'cateen_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_0/cateen_axi_gpio_1_0.dcp' for cell 'cateen_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_2/cateen_axi_gpio_1_2.dcp' for cell 'cateen_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_3/cateen_axi_gpio_1_3.dcp' for cell 'cateen_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_hx711_zynq_0_0/cateen_hx711_zynq_0_0.dcp' for cell 'cateen_i/hx711_zynq_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_processing_system7_0_0/cateen_processing_system7_0_0.dcp' for cell 'cateen_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_rst_ps7_0_50M_0/cateen_rst_ps7_0_50M_0.dcp' for cell 'cateen_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_xbar_0/cateen_xbar_0.dcp' for cell 'cateen_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_auto_pc_0/cateen_auto_pc_0.dcp' for cell 'cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_processing_system7_0_0/cateen_processing_system7_0_0.xdc] for cell 'cateen_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_processing_system7_0_0/cateen_processing_system7_0_0.xdc] for cell 'cateen_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_processing_system7_0_0/cateen_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cateen_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cateen_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_rst_ps7_0_50M_0/cateen_rst_ps7_0_50M_0_board.xdc] for cell 'cateen_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_rst_ps7_0_50M_0/cateen_rst_ps7_0_50M_0_board.xdc] for cell 'cateen_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_rst_ps7_0_50M_0/cateen_rst_ps7_0_50M_0.xdc] for cell 'cateen_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_rst_ps7_0_50M_0/cateen_rst_ps7_0_50M_0.xdc] for cell 'cateen_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_0_0/cateen_axi_gpio_0_0_board.xdc] for cell 'cateen_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_0_0/cateen_axi_gpio_0_0_board.xdc] for cell 'cateen_i/axi_gpio_0/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_0_0/cateen_axi_gpio_0_0.xdc] for cell 'cateen_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_0_0/cateen_axi_gpio_0_0.xdc] for cell 'cateen_i/axi_gpio_0/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_0/cateen_axi_gpio_1_0_board.xdc] for cell 'cateen_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_0/cateen_axi_gpio_1_0_board.xdc] for cell 'cateen_i/axi_gpio_1/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_0/cateen_axi_gpio_1_0.xdc] for cell 'cateen_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_0/cateen_axi_gpio_1_0.xdc] for cell 'cateen_i/axi_gpio_1/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_1/cateen_axi_gpio_1_1_board.xdc] for cell 'cateen_i/MOSI/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_1/cateen_axi_gpio_1_1_board.xdc] for cell 'cateen_i/MOSI/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_1/cateen_axi_gpio_1_1.xdc] for cell 'cateen_i/MOSI/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_1/cateen_axi_gpio_1_1.xdc] for cell 'cateen_i/MOSI/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_2/cateen_axi_gpio_1_2_board.xdc] for cell 'cateen_i/axi_gpio_3/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_2/cateen_axi_gpio_1_2_board.xdc] for cell 'cateen_i/axi_gpio_3/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_2/cateen_axi_gpio_1_2.xdc] for cell 'cateen_i/axi_gpio_3/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_2/cateen_axi_gpio_1_2.xdc] for cell 'cateen_i/axi_gpio_3/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_3/cateen_axi_gpio_1_3_board.xdc] for cell 'cateen_i/axi_gpio_4/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_3/cateen_axi_gpio_1_3_board.xdc] for cell 'cateen_i/axi_gpio_4/U0'
Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_3/cateen_axi_gpio_1_3.xdc] for cell 'cateen_i/axi_gpio_4/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/cateen/cateen.srcs/sources_1/bd/cateen/ip/cateen_axi_gpio_1_3/cateen_axi_gpio_1_3.xdc] for cell 'cateen_i/axi_gpio_4/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1344.285 ; gain = 0.000
Parsing XDC File [E:/project/SmartCanteen/cateen/cateen.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/project/SmartCanteen/cateen/cateen.srcs/constrs_1/new/cons.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1344.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.695 ; gain = 209.156
61 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1449.695 ; gain = 209.156
launch_sdk -workspace E:/project/SmartCanteen/cateen/cateen.sdk -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project/SmartCanteen/cateen/cateen.sdk -hwspec E:/project/SmartCanteen/cateen/cateen.sdk/cateen_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 21:36:52 2020...
