<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4867" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4867{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4867{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4867{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4867{left:70px;bottom:1083px;letter-spacing:0.14px;}
#t5_4867{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:-0.24px;}
#t6_4867{left:152px;bottom:1061px;letter-spacing:0.15px;}
#t7_4867{left:70px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_4867{left:237px;bottom:1044px;}
#t9_4867{left:252px;bottom:1037px;letter-spacing:-0.28px;}
#ta_4867{left:287px;bottom:1044px;}
#tb_4867{left:302px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_4867{left:70px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_4867{left:70px;bottom:1004px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#te_4867{left:70px;bottom:987px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tf_4867{left:70px;bottom:970px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tg_4867{left:70px;bottom:953px;letter-spacing:-0.18px;word-spacing:-0.78px;}
#th_4867{left:70px;bottom:936px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ti_4867{left:114px;bottom:892px;letter-spacing:0.12px;word-spacing:0.02px;}
#tj_4867{left:200px;bottom:892px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tk_4867{left:223px;bottom:874px;letter-spacing:0.13px;word-spacing:0.01px;}
#tl_4867{left:101px;bottom:851px;letter-spacing:-0.12px;}
#tm_4867{left:102px;bottom:834px;letter-spacing:-0.15px;}
#tn_4867{left:232px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#to_4867{left:467px;bottom:834px;letter-spacing:-0.14px;}
#tp_4867{left:646px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.05px;}
#tq_4867{left:88px;bottom:810px;letter-spacing:-0.17px;}
#tr_4867{left:144px;bottom:810px;letter-spacing:-0.16px;}
#ts_4867{left:86px;bottom:785px;letter-spacing:-0.17px;}
#tt_4867{left:147px;bottom:785px;letter-spacing:-0.12px;}
#tu_4867{left:190px;bottom:785px;letter-spacing:-0.15px;}
#tv_4867{left:449px;bottom:785px;letter-spacing:-0.14px;}
#tw_4867{left:535px;bottom:785px;letter-spacing:-0.12px;}
#tx_4867{left:190px;bottom:761px;letter-spacing:-0.14px;}
#ty_4867{left:535px;bottom:761px;letter-spacing:-0.12px;}
#tz_4867{left:190px;bottom:736px;letter-spacing:-0.2px;}
#t10_4867{left:535px;bottom:736px;letter-spacing:-0.15px;}
#t11_4867{left:535px;bottom:715px;letter-spacing:-0.11px;}
#t12_4867{left:535px;bottom:694px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t13_4867{left:190px;bottom:669px;letter-spacing:-0.18px;}
#t14_4867{left:535px;bottom:669px;letter-spacing:-0.15px;}
#t15_4867{left:535px;bottom:648px;letter-spacing:-0.1px;}
#t16_4867{left:535px;bottom:626px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t17_4867{left:190px;bottom:602px;letter-spacing:-0.14px;}
#t18_4867{left:535px;bottom:602px;letter-spacing:-0.12px;}
#t19_4867{left:86px;bottom:577px;letter-spacing:-0.16px;}
#t1a_4867{left:143px;bottom:577px;letter-spacing:-0.15px;}
#t1b_4867{left:190px;bottom:577px;letter-spacing:-0.15px;}
#t1c_4867{left:448px;bottom:577px;letter-spacing:-0.12px;}
#t1d_4867{left:535px;bottom:577px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_4867{left:535px;bottom:556px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1f_4867{left:87px;bottom:532px;letter-spacing:-0.18px;}
#t1g_4867{left:143px;bottom:532px;letter-spacing:-0.17px;}
#t1h_4867{left:190px;bottom:532px;letter-spacing:-0.14px;}
#t1i_4867{left:449px;bottom:532px;letter-spacing:-0.13px;}
#t1j_4867{left:535px;bottom:532px;letter-spacing:-0.11px;}
#t1k_4867{left:535px;bottom:510px;letter-spacing:-0.12px;}
#t1l_4867{left:535px;bottom:493px;letter-spacing:-0.11px;}
#t1m_4867{left:535px;bottom:472px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1n_4867{left:87px;bottom:448px;letter-spacing:-0.18px;}
#t1o_4867{left:143px;bottom:448px;letter-spacing:-0.17px;}
#t1p_4867{left:190px;bottom:448px;letter-spacing:-0.13px;}
#t1q_4867{left:449px;bottom:448px;letter-spacing:-0.14px;}
#t1r_4867{left:535px;bottom:448px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_4867{left:535px;bottom:426px;letter-spacing:-0.12px;}
#t1t_4867{left:535px;bottom:405px;letter-spacing:-0.11px;}
#t1u_4867{left:535px;bottom:388px;letter-spacing:-0.11px;}
#t1v_4867{left:190px;bottom:364px;}
#t1w_4867{left:535px;bottom:364px;letter-spacing:-0.12px;}
#t1x_4867{left:190px;bottom:339px;}
#t1y_4867{left:535px;bottom:339px;letter-spacing:-0.12px;}
#t1z_4867{left:190px;bottom:315px;}
#t20_4867{left:535px;bottom:315px;letter-spacing:-0.13px;}
#t21_4867{left:535px;bottom:293px;letter-spacing:-0.12px;}
#t22_4867{left:535px;bottom:276px;letter-spacing:-0.12px;}
#t23_4867{left:190px;bottom:252px;}
#t24_4867{left:535px;bottom:252px;letter-spacing:-0.14px;}
#t25_4867{left:535px;bottom:231px;letter-spacing:-0.11px;}
#t26_4867{left:535px;bottom:214px;letter-spacing:-0.11px;}
#t27_4867{left:190px;bottom:189px;}
#t28_4867{left:535px;bottom:189px;letter-spacing:-0.15px;}
#t29_4867{left:535px;bottom:168px;letter-spacing:-0.11px;}
#t2a_4867{left:535px;bottom:151px;letter-spacing:-0.14px;}

.s1_4867{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4867{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4867{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4867{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4867{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_4867{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4867{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_4867{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4867" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4867Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4867" style="-webkit-user-select: none;"><object width="935" height="1210" data="4867/4867.svg" type="image/svg+xml" id="pdf4867" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4867" class="t s1_4867">Vol. 4 </span><span id="t2_4867" class="t s1_4867">2-345 </span>
<span id="t3_4867" class="t s2_4867">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4867" class="t s3_4867">2.17.8 </span><span id="t5_4867" class="t s3_4867">MSRs Specific to the 4th Generation Intel® Xeon® Scalable Processor Family Based on </span>
<span id="t6_4867" class="t s3_4867">Sapphire Rapids Microarchitecture </span>
<span id="t7_4867" class="t s4_4867">The 4th generation Intel </span>
<span id="t8_4867" class="t s5_4867">® </span>
<span id="t9_4867" class="t s4_4867">Xeon </span>
<span id="ta_4867" class="t s5_4867">® </span>
<span id="tb_4867" class="t s4_4867">Scalable Processor Family based on Sapphire Rapids microarchitecture (CPUID </span>
<span id="tc_4867" class="t s4_4867">Signature DisplayFamily_DisplayModel value of 06_8FH) supports the MSRs listed in Section 2.17, “MSRs In the </span>
<span id="td_4867" class="t s4_4867">6th Generation, 7th Generation, 8th Generation, 9th Generation, 10th Generation, 11th Generation, 12th Genera- </span>
<span id="te_4867" class="t s4_4867">tion, and 13th Generation Intel® Core™ Processors, Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th </span>
<span id="tf_4867" class="t s4_4867">Generation Intel® Xeon® Scalable Processor Family, 8th Generation Intel® Core™ i3 Processors, and Intel® </span>
<span id="tg_4867" class="t s4_4867">Xeon® E processors,” including Table 2-52. For an MSR listed in Table 2-52 that also appears in the model-specific </span>
<span id="th_4867" class="t s4_4867">tables of prior generations, Table 2-52 supersedes prior generation tables. </span>
<span id="ti_4867" class="t s6_4867">Table 2-52. </span><span id="tj_4867" class="t s6_4867">Additional MSRs Supported by the 4th Generation Intel® Xeon® Scalable Processor Family </span>
<span id="tk_4867" class="t s6_4867">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_8FH </span>
<span id="tl_4867" class="t s7_4867">Register </span>
<span id="tm_4867" class="t s7_4867">Address </span><span id="tn_4867" class="t s7_4867">Register Name / Bit Fields </span><span id="to_4867" class="t s7_4867">Scope </span><span id="tp_4867" class="t s7_4867">Bit Description </span>
<span id="tq_4867" class="t s7_4867">Hex </span><span id="tr_4867" class="t s7_4867">Dec </span>
<span id="ts_4867" class="t s8_4867">33H </span><span id="tt_4867" class="t s8_4867">51 </span><span id="tu_4867" class="t s8_4867">MSR_MEMORY_CTRL </span><span id="tv_4867" class="t s8_4867">Core </span><span id="tw_4867" class="t s8_4867">Memory Control Register (R/W) </span>
<span id="tx_4867" class="t s8_4867">27:0 </span><span id="ty_4867" class="t s8_4867">Reserved. </span>
<span id="tz_4867" class="t s8_4867">28 </span><span id="t10_4867" class="t s8_4867">UC_LOCK_DISABLE </span>
<span id="t11_4867" class="t s8_4867">If set to 1, a UC lock will cause a #GP(0) exception. </span>
<span id="t12_4867" class="t s8_4867">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="t13_4867" class="t s8_4867">29 </span><span id="t14_4867" class="t s8_4867">SPLIT_LOCK_DISABLE </span>
<span id="t15_4867" class="t s8_4867">If set to 1, a split lock will cause an #AC(0) exception. </span>
<span id="t16_4867" class="t s8_4867">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="t17_4867" class="t s8_4867">31:30 </span><span id="t18_4867" class="t s8_4867">Reserved. </span>
<span id="t19_4867" class="t s8_4867">A7H </span><span id="t1a_4867" class="t s8_4867">167 </span><span id="t1b_4867" class="t s8_4867">MSR_BIOS_DEBUG </span><span id="t1c_4867" class="t s8_4867">Thread </span><span id="t1d_4867" class="t s8_4867">BIOS DEBUG (R/O) </span>
<span id="t1e_4867" class="t s8_4867">See Table 2-45. </span>
<span id="t1f_4867" class="t s8_4867">BCH </span><span id="t1g_4867" class="t s8_4867">188 </span><span id="t1h_4867" class="t s8_4867">IA32_MISC_PACKAGE_CTLS </span><span id="t1i_4867" class="t s8_4867">Package </span><span id="t1j_4867" class="t s8_4867">Power Filtering Control (R/W) </span>
<span id="t1k_4867" class="t s8_4867">IA32_ARCH_CAPABILITIES[bit 10] enumerates </span>
<span id="t1l_4867" class="t s8_4867">support for this MSR. </span>
<span id="t1m_4867" class="t s8_4867">See Table 2-2. </span>
<span id="t1n_4867" class="t s8_4867">CFH </span><span id="t1o_4867" class="t s8_4867">207 </span><span id="t1p_4867" class="t s8_4867">IA32_CORE_CAPABILITIES </span><span id="t1q_4867" class="t s8_4867">Core </span><span id="t1r_4867" class="t s8_4867">IA32 Core Capabilities Register (R/W) </span>
<span id="t1s_4867" class="t s8_4867">If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. </span>
<span id="t1t_4867" class="t s8_4867">This MSR provides an architectural enumeration </span>
<span id="t1u_4867" class="t s8_4867">function for model-specific behavior. </span>
<span id="t1v_4867" class="t s8_4867">0 </span><span id="t1w_4867" class="t s8_4867">Reserved: returns zero. </span>
<span id="t1x_4867" class="t s8_4867">1 </span><span id="t1y_4867" class="t s8_4867">Reserved: returns zero. </span>
<span id="t1z_4867" class="t s8_4867">2 </span><span id="t20_4867" class="t s8_4867">INTEGRITY_CAPABILITIES </span>
<span id="t21_4867" class="t s8_4867">When set to 1, the processor supports </span>
<span id="t22_4867" class="t s8_4867">MSR_INTEGRITY_CAPABILITIES. </span>
<span id="t23_4867" class="t s8_4867">3 </span><span id="t24_4867" class="t s8_4867">RSM_IN_CPL0_ONLY </span>
<span id="t25_4867" class="t s8_4867">Indicates that RSM will only be allowed in CPL0 and </span>
<span id="t26_4867" class="t s8_4867">will #GP for all non-CPL0 privilege levels. </span>
<span id="t27_4867" class="t s8_4867">4 </span><span id="t28_4867" class="t s8_4867">UC_LOCK_DISABLE_SUPPORTED </span>
<span id="t29_4867" class="t s8_4867">When read as 1, software can set bit 28 of </span>
<span id="t2a_4867" class="t s8_4867">MSR_MEMORY_CTRL (MSR address 33H). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
