

.PHONY : TARGET0
TARGET0 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_01.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_01.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_NLeaf_PTE_01.log 2>&1;

.PHONY : TARGET1
TARGET1 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_02.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_02.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_NLeaf_PTE_02.log 2>&1;

.PHONY : TARGET2
TARGET2 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_03.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_03.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_NLeaf_PTE_03.log 2>&1;

.PHONY : TARGET3
TARGET3 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_04.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_04.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_NLeaf_PTE_04.log 2>&1;

.PHONY : TARGET4
TARGET4 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_05.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_05.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_NLeaf_PTE_05.log 2>&1;

.PHONY : TARGET5
TARGET5 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_06.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_NLeaf_PTE_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_NLeaf_PTE_06.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_NLeaf_PTE_06.log 2>&1;

.PHONY : TARGET6
TARGET6 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_01.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_01.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_01.log 2>&1;

.PHONY : TARGET7
TARGET7 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_02.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_02.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_02.log 2>&1;

.PHONY : TARGET8
TARGET8 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_03.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_03.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_03.log 2>&1;

.PHONY : TARGET9
TARGET9 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_04.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_04.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_04.log 2>&1;

.PHONY : TARGET10
TARGET10 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_05.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_05.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_05.log 2>&1;

.PHONY : TARGET11
TARGET11 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_06.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_06.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_06.log 2>&1;

.PHONY : TARGET12
TARGET12 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_07.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_07.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_07.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_07.log 2>&1;

.PHONY : TARGET13
TARGET13 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_08.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_08.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_08.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_08.log 2>&1;

.PHONY : TARGET14
TARGET14 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_09.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_09.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_09.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_09.log 2>&1;

.PHONY : TARGET15
TARGET15 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_10.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_10.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_10.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_10.log 2>&1;

.PHONY : TARGET16
TARGET16 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_11.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_11.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_11.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_11.log 2>&1;

.PHONY : TARGET17
TARGET17 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_12.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_RWX_reserved_12.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_RWX_reserved_12.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_RWX_reserved_12.log 2>&1;

.PHONY : TARGET18
TARGET18 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_01.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_invalid_pte_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_invalid_pte_01.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_invalid_pte_01.log 2>&1;

.PHONY : TARGET19
TARGET19 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_01.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_01.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_01.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_mstatus_tvm_01.log 2>&1;

.PHONY : TARGET20
TARGET20 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_02.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_02.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_02.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_mstatus_tvm_02.log 2>&1;

.PHONY : TARGET21
TARGET21 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_03.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_03.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_03.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_mstatus_tvm_03.log 2>&1;

.PHONY : TARGET22
TARGET22 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_04.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_04.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_04.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_mstatus_tvm_04.log 2>&1;

.PHONY : TARGET23
TARGET23 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_05.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_05.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_05.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_mstatus_tvm_05.log 2>&1;

.PHONY : TARGET24
TARGET24 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_06.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_mstatus_tvm_06.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_mstatus_tvm_06.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_mstatus_tvm_06.log 2>&1;

.PHONY : TARGET25
TARGET25 :
	@cd /home/ammar/Documents/riscv-arch-test/riscof_work/vm_satp_mode_set.S/ref;riscv32-unknown-elf-gcc -march=rv32i_zicsr          -static -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles         -T /home/ammar/Documents/riscv-arch-test/sail_cSim/env/link.ld         -I /home/ammar/Documents/riscv-arch-test/sail_cSim/env/         -I /home/ammar/Documents/riscv-arch-test/riscv-test-suite/env -mabi=ilp32  /home/ammar/Documents/riscv-arch-test/riscv-test-suite/rv32i_m/check/vm_satp_mode_set.S -o ref.elf -Drvtest_mtrap_routine=True -Drvtest_strap_routine=True -DTEST_CASE_1=True -DXLEN=32;riscv32-unknown-elf-objdump -D ref.elf > ref.disass;riscv_sim_RV32 --enable-pmp --test-signature=/home/ammar/Documents/riscv-arch-test/riscof_work/vm_satp_mode_set.S/ref/Reference-sail_c_simulator.signature ref.elf > vm_satp_mode_set.log 2>&1;