#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jan 27 07:14:35 2026
# Process ID         : 24988
# Current directory  : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent24940 C:\Users\C27Soren.Herzog\ece383\Herzog_ece383_wksp\lab1\Lab1-Herzog.xpr
# Log file           : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/vivado.log
# Journal file       : C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1\vivado.jou
# Running On         : C27-5CG3121G96
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 PRO 6850U with Radeon Graphics     
# CPU Frequency      : 2695 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16442 MB
# Swap memory        : 7247 MB
# Total Virtual      : 23690 MB
# Available Virtual  : 8844 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/Lab1-Herzog.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg
source instructor_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/C27Soren.Herzog/Downloads/vga_log_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vga_log_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg
source vga_log_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg
source vga_log_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg
source vga_log_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg
source vga_log_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Users/C27Soren.Herzog/ece383/Herzog_ece383_wksp/lab1/instructor_tb_behav.wcfg
source vga_log_tb.tcl
close_sim
