<stg><name>compute_Pipeline_VITIS_LOOP_119_1_VITIS_LOOP_120_2</name>


<trans_list>

<trans id="468" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %jj = alloca i32 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_SP, i64 666, i64 164, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %p_read14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read14"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %ii

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %jj

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc.3:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.3:1 %icmp_ln119 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.3:2 %add_ln119 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.3:3 %br_ln119 = br i1 %icmp_ln119, void %for.inc40, void %if.end43.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc40:0 %jj_load = load i10 %jj

]]></Node>
<StgValue><ssdm name="jj_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc40:1 %ii_load = load i4 %ii

]]></Node>
<StgValue><ssdm name="ii_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc40:4 %icmp_ln120 = icmp_eq  i10 %jj_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc40:5 %select_ln119 = select i1 %icmp_ln120, i10 0, i10 %jj_load

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc40:6 %add_ln119_1 = add i4 %ii_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc40:7 %select_ln119_1 = select i1 %icmp_ln120, i4 %add_ln119_1, i4 %ii_load

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="4">
<![CDATA[
for.inc40:8 %trunc_ln119 = trunc i4 %select_ln119_1

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc40:178 %switch_ln158 = switch i3 %trunc_ln119, void %arrayidx3314.case.7, i3 0, void %arrayidx3314.case.0, i3 1, void %arrayidx3314.case.1, i3 2, void %arrayidx3314.case.2, i3 3, void %arrayidx3314.case.3, i3 4, void %arrayidx3314.case.4, i3 5, void %arrayidx3314.case.5, i3 6, void %arrayidx3314.case.6

]]></Node>
<StgValue><ssdm name="switch_ln158"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx331.310.exit:0 %add_ln120 = add i10 %select_ln119, i10 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx331.310.exit:1 %store_ln120 = store i13 %add_ln119, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx331.310.exit:2 %store_ln120 = store i4 %select_ln119_1, i4 %ii

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx331.310.exit:3 %store_ln120 = store i10 %add_ln120, i10 %jj

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
arrayidx331.310.exit:4 %br_ln120 = br void %for.inc.3

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="9">
<![CDATA[
for.inc40:9 %p_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %trunc_ln119, i9 0

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="10">
<![CDATA[
for.inc40:11 %zext_ln120_1 = zext i10 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc40:14 %sum = add i12 %zext_ln120_1, i12 %p_mid2

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
for.inc40:15 %sum_cast = zext i12 %sum

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:16 %local_SP_addr = getelementptr i256 %local_SP, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="local_SP_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="256" op_0_bw="12">
<![CDATA[
for.inc40:17 %p_Val2_s = load i12 %local_SP_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="67" st_id="3" stage="1" lat="2">
<core>XPM_MEMORY_Ultra</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="256" op_0_bw="12">
<![CDATA[
for.inc40:17 %p_Val2_s = load i12 %local_SP_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="256">
<![CDATA[
for.inc40:18 %tmp = trunc i256 %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:34 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:58 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:74 %tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:98 %tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:114 %tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:138 %tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:154 %tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:19 %sp_dim_item_value = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="sp_dim_item_value"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:20 %input_assign = fsub i32 %sp_dim_item_value, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:35 %sp_dim_item_value_1 = bitcast i32 %tmp_1

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:36 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:59 %sp_dim_item_value_2 = bitcast i32 %tmp_3

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:60 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:75 %sp_dim_item_value_3 = bitcast i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:76 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:99 %sp_dim_item_value_4 = bitcast i32 %tmp_11

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:100 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:115 %sp_dim_item_value_5 = bitcast i32 %tmp_14

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_5"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:116 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:139 %sp_dim_item_value_6 = bitcast i32 %tmp_17

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_6"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:140 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:155 %sp_dim_item_value_7 = bitcast i32 %tmp_20

]]></Node>
<StgValue><ssdm name="sp_dim_item_value_7"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:156 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="92" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:20 %input_assign = fsub i32 %sp_dim_item_value, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:36 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:60 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:76 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:100 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:116 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:140 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:156 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="100" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:20 %input_assign = fsub i32 %sp_dim_item_value, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:36 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:60 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:76 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:100 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:116 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:140 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:156 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="108" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:20 %input_assign = fsub i32 %sp_dim_item_value, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:36 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:60 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:76 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:100 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:116 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:140 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:156 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="116" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:20 %input_assign = fsub i32 %sp_dim_item_value, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:36 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:60 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:76 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:100 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:116 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:140 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:156 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="124" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:20 %input_assign = fsub i32 %sp_dim_item_value, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:36 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:60 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:76 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:100 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:116 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:140 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:156 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="132" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:20 %input_assign = fsub i32 %sp_dim_item_value, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:36 %input_assign_1 = fsub i32 %sp_dim_item_value_1, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:60 %input_assign_2 = fsub i32 %sp_dim_item_value_2, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_2"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:76 %input_assign_3 = fsub i32 %sp_dim_item_value_3, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_3"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:100 %input_assign_4 = fsub i32 %sp_dim_item_value_4, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_4"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:116 %input_assign_5 = fsub i32 %sp_dim_item_value_5, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_5"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:140 %input_assign_6 = fsub i32 %sp_dim_item_value_6, i32 %p_read_20

]]></Node>
<StgValue><ssdm name="input_assign_6"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:156 %input_assign_7 = fsub i32 %sp_dim_item_value_7, i32 %p_read14

]]></Node>
<StgValue><ssdm name="input_assign_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="140" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:27 %tmp_s = fcmp_ogt  i32 %input_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:67 %tmp_5 = fcmp_ogt  i32 %input_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:107 %tmp_13 = fcmp_ogt  i32 %input_assign_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:147 %tmp_19 = fcmp_ogt  i32 %input_assign_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:21 %bitcast_ln76 = bitcast i32 %input_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln76"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:22 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:23 %trunc_ln76 = trunc i32 %bitcast_ln76

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:24 %icmp_ln76 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:25 %icmp_ln76_1 = icmp_eq  i23 %trunc_ln76, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:26 %or_ln76 = or i1 %icmp_ln76_1, i1 %icmp_ln76

]]></Node>
<StgValue><ssdm name="or_ln76"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:27 %tmp_s = fcmp_ogt  i32 %input_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:28 %and_ln76 = and i1 %or_ln76, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln76"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:29 %xor_ln76 = xor i32 %bitcast_ln76, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:30 %bitcast_ln76_1 = bitcast i32 %xor_ln76

]]></Node>
<StgValue><ssdm name="bitcast_ln76_1"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:31 %delta = select i1 %and_ln76, i32 %input_assign, i32 %bitcast_ln76_1

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:61 %bitcast_ln76_4 = bitcast i32 %input_assign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln76_4"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:62 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:63 %trunc_ln76_2 = trunc i32 %bitcast_ln76_4

]]></Node>
<StgValue><ssdm name="trunc_ln76_2"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:64 %icmp_ln76_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76_4"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:65 %icmp_ln76_5 = icmp_eq  i23 %trunc_ln76_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_5"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:66 %or_ln76_2 = or i1 %icmp_ln76_5, i1 %icmp_ln76_4

]]></Node>
<StgValue><ssdm name="or_ln76_2"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:67 %tmp_5 = fcmp_ogt  i32 %input_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:68 %and_ln76_2 = and i1 %or_ln76_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln76_2"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:69 %xor_ln76_2 = xor i32 %bitcast_ln76_4, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76_2"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:70 %bitcast_ln76_5 = bitcast i32 %xor_ln76_2

]]></Node>
<StgValue><ssdm name="bitcast_ln76_5"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:71 %delta_2 = select i1 %and_ln76_2, i32 %input_assign_2, i32 %bitcast_ln76_5

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:101 %bitcast_ln76_8 = bitcast i32 %input_assign_4

]]></Node>
<StgValue><ssdm name="bitcast_ln76_8"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:102 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:103 %trunc_ln76_4 = trunc i32 %bitcast_ln76_8

]]></Node>
<StgValue><ssdm name="trunc_ln76_4"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:104 %icmp_ln76_8 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76_8"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:105 %icmp_ln76_9 = icmp_eq  i23 %trunc_ln76_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_9"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:106 %or_ln76_4 = or i1 %icmp_ln76_9, i1 %icmp_ln76_8

]]></Node>
<StgValue><ssdm name="or_ln76_4"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:107 %tmp_13 = fcmp_ogt  i32 %input_assign_4, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:108 %and_ln76_4 = and i1 %or_ln76_4, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln76_4"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:109 %xor_ln76_4 = xor i32 %bitcast_ln76_8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76_4"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:110 %bitcast_ln76_9 = bitcast i32 %xor_ln76_4

]]></Node>
<StgValue><ssdm name="bitcast_ln76_9"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:111 %delta_4 = select i1 %and_ln76_4, i32 %input_assign_4, i32 %bitcast_ln76_9

]]></Node>
<StgValue><ssdm name="delta_4"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:141 %bitcast_ln76_12 = bitcast i32 %input_assign_6

]]></Node>
<StgValue><ssdm name="bitcast_ln76_12"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:142 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:143 %trunc_ln76_6 = trunc i32 %bitcast_ln76_12

]]></Node>
<StgValue><ssdm name="trunc_ln76_6"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:144 %icmp_ln76_12 = icmp_ne  i8 %tmp_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76_12"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:145 %icmp_ln76_13 = icmp_eq  i23 %trunc_ln76_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_13"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:146 %or_ln76_6 = or i1 %icmp_ln76_13, i1 %icmp_ln76_12

]]></Node>
<StgValue><ssdm name="or_ln76_6"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:147 %tmp_19 = fcmp_ogt  i32 %input_assign_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:148 %and_ln76_6 = and i1 %or_ln76_6, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln76_6"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:149 %xor_ln76_6 = xor i32 %bitcast_ln76_12, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76_6"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:150 %bitcast_ln76_13 = bitcast i32 %xor_ln76_6

]]></Node>
<StgValue><ssdm name="bitcast_ln76_13"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:151 %delta_6 = select i1 %and_ln76_6, i32 %input_assign_6, i32 %bitcast_ln76_13

]]></Node>
<StgValue><ssdm name="delta_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="188" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:32 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:72 %mul22_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul22_1"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:112 %mul22_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul22_2"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:152 %mul22_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul22_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="192" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:32 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:72 %mul22_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul22_1"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:112 %mul22_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul22_2"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:152 %mul22_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul22_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="196" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:32 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:72 %mul22_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul22_1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:112 %mul22_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul22_2"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:152 %mul22_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul22_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="200" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:32 %mul = fmul i32 %delta, i32 %delta

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:72 %mul22_1 = fmul i32 %delta_2, i32 %delta_2

]]></Node>
<StgValue><ssdm name="mul22_1"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:112 %mul22_2 = fmul i32 %delta_4, i32 %delta_4

]]></Node>
<StgValue><ssdm name="mul22_2"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:152 %mul22_3 = fmul i32 %delta_6, i32 %delta_6

]]></Node>
<StgValue><ssdm name="mul22_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="204" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:33 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:73 %delta_squared_sum_2 = fadd i32 %mul22_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:113 %delta_squared_sum_4 = fadd i32 %mul22_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:153 %delta_squared_sum_6 = fadd i32 %mul22_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="208" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:33 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:43 %tmp_2 = fcmp_ogt  i32 %input_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:73 %delta_squared_sum_2 = fadd i32 %mul22_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:83 %tmp_10 = fcmp_ogt  i32 %input_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:113 %delta_squared_sum_4 = fadd i32 %mul22_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:123 %tmp_16 = fcmp_ogt  i32 %input_assign_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:153 %delta_squared_sum_6 = fadd i32 %mul22_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:163 %tmp_22 = fcmp_ogt  i32 %input_assign_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="216" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:33 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:37 %bitcast_ln76_2 = bitcast i32 %input_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln76_2"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:38 %tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:39 %trunc_ln76_1 = trunc i32 %bitcast_ln76_2

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:40 %icmp_ln76_2 = icmp_ne  i8 %tmp_8, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76_2"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:41 %icmp_ln76_3 = icmp_eq  i23 %trunc_ln76_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_3"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:42 %or_ln76_1 = or i1 %icmp_ln76_3, i1 %icmp_ln76_2

]]></Node>
<StgValue><ssdm name="or_ln76_1"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:43 %tmp_2 = fcmp_ogt  i32 %input_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:44 %and_ln76_1 = and i1 %or_ln76_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln76_1"/></StgValue>
</operation>

<operation id="225" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:45 %xor_ln76_1 = xor i32 %bitcast_ln76_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76_1"/></StgValue>
</operation>

<operation id="226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:46 %bitcast_ln76_3 = bitcast i32 %xor_ln76_1

]]></Node>
<StgValue><ssdm name="bitcast_ln76_3"/></StgValue>
</operation>

<operation id="227" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:47 %delta_1 = select i1 %and_ln76_1, i32 %input_assign_1, i32 %bitcast_ln76_3

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>

<operation id="228" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:73 %delta_squared_sum_2 = fadd i32 %mul22_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:77 %bitcast_ln76_6 = bitcast i32 %input_assign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln76_6"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:78 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:79 %trunc_ln76_3 = trunc i32 %bitcast_ln76_6

]]></Node>
<StgValue><ssdm name="trunc_ln76_3"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:80 %icmp_ln76_6 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76_6"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:81 %icmp_ln76_7 = icmp_eq  i23 %trunc_ln76_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_7"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:82 %or_ln76_3 = or i1 %icmp_ln76_7, i1 %icmp_ln76_6

]]></Node>
<StgValue><ssdm name="or_ln76_3"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:83 %tmp_10 = fcmp_ogt  i32 %input_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:84 %and_ln76_3 = and i1 %or_ln76_3, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln76_3"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:85 %xor_ln76_3 = xor i32 %bitcast_ln76_6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76_3"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:86 %bitcast_ln76_7 = bitcast i32 %xor_ln76_3

]]></Node>
<StgValue><ssdm name="bitcast_ln76_7"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:87 %delta_3 = select i1 %and_ln76_3, i32 %input_assign_3, i32 %bitcast_ln76_7

]]></Node>
<StgValue><ssdm name="delta_3"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:113 %delta_squared_sum_4 = fadd i32 %mul22_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:117 %bitcast_ln76_10 = bitcast i32 %input_assign_5

]]></Node>
<StgValue><ssdm name="bitcast_ln76_10"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:118 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:119 %trunc_ln76_5 = trunc i32 %bitcast_ln76_10

]]></Node>
<StgValue><ssdm name="trunc_ln76_5"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:120 %icmp_ln76_10 = icmp_ne  i8 %tmp_15, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76_10"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:121 %icmp_ln76_11 = icmp_eq  i23 %trunc_ln76_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_11"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:122 %or_ln76_5 = or i1 %icmp_ln76_11, i1 %icmp_ln76_10

]]></Node>
<StgValue><ssdm name="or_ln76_5"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:123 %tmp_16 = fcmp_ogt  i32 %input_assign_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:124 %and_ln76_5 = and i1 %or_ln76_5, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln76_5"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:125 %xor_ln76_5 = xor i32 %bitcast_ln76_10, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76_5"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:126 %bitcast_ln76_11 = bitcast i32 %xor_ln76_5

]]></Node>
<StgValue><ssdm name="bitcast_ln76_11"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:127 %delta_5 = select i1 %and_ln76_5, i32 %input_assign_5, i32 %bitcast_ln76_11

]]></Node>
<StgValue><ssdm name="delta_5"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:153 %delta_squared_sum_6 = fadd i32 %mul22_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:157 %bitcast_ln76_14 = bitcast i32 %input_assign_7

]]></Node>
<StgValue><ssdm name="bitcast_ln76_14"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc40:158 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln76_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="32">
<![CDATA[
for.inc40:159 %trunc_ln76_7 = trunc i32 %bitcast_ln76_14

]]></Node>
<StgValue><ssdm name="trunc_ln76_7"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc40:160 %icmp_ln76_14 = icmp_ne  i8 %tmp_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln76_14"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc40:161 %icmp_ln76_15 = icmp_eq  i23 %trunc_ln76_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln76_15"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:162 %or_ln76_7 = or i1 %icmp_ln76_15, i1 %icmp_ln76_14

]]></Node>
<StgValue><ssdm name="or_ln76_7"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:163 %tmp_22 = fcmp_ogt  i32 %input_assign_7, i32 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc40:164 %and_ln76_7 = and i1 %or_ln76_7, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln76_7"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:165 %xor_ln76_7 = xor i32 %bitcast_ln76_14, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln76_7"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
for.inc40:166 %bitcast_ln76_15 = bitcast i32 %xor_ln76_7

]]></Node>
<StgValue><ssdm name="bitcast_ln76_15"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc40:167 %delta_7 = select i1 %and_ln76_7, i32 %input_assign_7, i32 %bitcast_ln76_15

]]></Node>
<StgValue><ssdm name="delta_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="264" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:33 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:48 %mul22_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul22_s"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:73 %delta_squared_sum_2 = fadd i32 %mul22_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:88 %mul22_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul22_1_1"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:113 %delta_squared_sum_4 = fadd i32 %mul22_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:128 %mul22_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul22_2_1"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:153 %delta_squared_sum_6 = fadd i32 %mul22_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:168 %mul22_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul22_3_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="272" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:33 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:48 %mul22_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul22_s"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:73 %delta_squared_sum_2 = fadd i32 %mul22_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:88 %mul22_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul22_1_1"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:113 %delta_squared_sum_4 = fadd i32 %mul22_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:128 %mul22_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul22_2_1"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:153 %delta_squared_sum_6 = fadd i32 %mul22_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:168 %mul22_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul22_3_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="280" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:33 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:48 %mul22_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul22_s"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:73 %delta_squared_sum_2 = fadd i32 %mul22_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:88 %mul22_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul22_1_1"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:113 %delta_squared_sum_4 = fadd i32 %mul22_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:128 %mul22_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul22_2_1"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:153 %delta_squared_sum_6 = fadd i32 %mul22_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:168 %mul22_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul22_3_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="288" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:33 %delta_squared_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum"/></StgValue>
</operation>

<operation id="289" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:48 %mul22_s = fmul i32 %delta_1, i32 %delta_1

]]></Node>
<StgValue><ssdm name="mul22_s"/></StgValue>
</operation>

<operation id="290" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:73 %delta_squared_sum_2 = fadd i32 %mul22_1, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_2"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:88 %mul22_1_1 = fmul i32 %delta_3, i32 %delta_3

]]></Node>
<StgValue><ssdm name="mul22_1_1"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:113 %delta_squared_sum_4 = fadd i32 %mul22_2, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_4"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:128 %mul22_2_1 = fmul i32 %delta_5, i32 %delta_5

]]></Node>
<StgValue><ssdm name="mul22_2_1"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:153 %delta_squared_sum_6 = fadd i32 %mul22_3, i32 0

]]></Node>
<StgValue><ssdm name="delta_squared_sum_6"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:168 %mul22_3_1 = fmul i32 %delta_7, i32 %delta_7

]]></Node>
<StgValue><ssdm name="mul22_3_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="296" st_id="24" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %delta_squared_sum_1 = fadd i32 %delta_squared_sum, i32 %mul22_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_1"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:89 %delta_squared_sum_3 = fadd i32 %delta_squared_sum_2, i32 %mul22_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_3"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:129 %delta_squared_sum_5 = fadd i32 %delta_squared_sum_4, i32 %mul22_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_5"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:169 %delta_squared_sum_7 = fadd i32 %delta_squared_sum_6, i32 %mul22_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="300" st_id="25" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %delta_squared_sum_1 = fadd i32 %delta_squared_sum, i32 %mul22_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_1"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:89 %delta_squared_sum_3 = fadd i32 %delta_squared_sum_2, i32 %mul22_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_3"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:129 %delta_squared_sum_5 = fadd i32 %delta_squared_sum_4, i32 %mul22_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_5"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:169 %delta_squared_sum_7 = fadd i32 %delta_squared_sum_6, i32 %mul22_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="304" st_id="26" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %delta_squared_sum_1 = fadd i32 %delta_squared_sum, i32 %mul22_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_1"/></StgValue>
</operation>

<operation id="305" st_id="26" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:89 %delta_squared_sum_3 = fadd i32 %delta_squared_sum_2, i32 %mul22_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_3"/></StgValue>
</operation>

<operation id="306" st_id="26" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:129 %delta_squared_sum_5 = fadd i32 %delta_squared_sum_4, i32 %mul22_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_5"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:169 %delta_squared_sum_7 = fadd i32 %delta_squared_sum_6, i32 %mul22_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="308" st_id="27" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %delta_squared_sum_1 = fadd i32 %delta_squared_sum, i32 %mul22_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_1"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:89 %delta_squared_sum_3 = fadd i32 %delta_squared_sum_2, i32 %mul22_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_3"/></StgValue>
</operation>

<operation id="310" st_id="27" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:129 %delta_squared_sum_5 = fadd i32 %delta_squared_sum_4, i32 %mul22_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_5"/></StgValue>
</operation>

<operation id="311" st_id="27" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:169 %delta_squared_sum_7 = fadd i32 %delta_squared_sum_6, i32 %mul22_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="312" st_id="28" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %delta_squared_sum_1 = fadd i32 %delta_squared_sum, i32 %mul22_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_1"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:89 %delta_squared_sum_3 = fadd i32 %delta_squared_sum_2, i32 %mul22_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_3"/></StgValue>
</operation>

<operation id="314" st_id="28" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:129 %delta_squared_sum_5 = fadd i32 %delta_squared_sum_4, i32 %mul22_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_5"/></StgValue>
</operation>

<operation id="315" st_id="28" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:169 %delta_squared_sum_7 = fadd i32 %delta_squared_sum_6, i32 %mul22_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="316" st_id="29" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %delta_squared_sum_1 = fadd i32 %delta_squared_sum, i32 %mul22_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_1"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:89 %delta_squared_sum_3 = fadd i32 %delta_squared_sum_2, i32 %mul22_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_3"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:129 %delta_squared_sum_5 = fadd i32 %delta_squared_sum_4, i32 %mul22_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_5"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:169 %delta_squared_sum_7 = fadd i32 %delta_squared_sum_6, i32 %mul22_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_7"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="320" st_id="30" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:49 %delta_squared_sum_1 = fadd i32 %delta_squared_sum, i32 %mul22_s

]]></Node>
<StgValue><ssdm name="delta_squared_sum_1"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:89 %delta_squared_sum_3 = fadd i32 %delta_squared_sum_2, i32 %mul22_1_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_3"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:129 %delta_squared_sum_5 = fadd i32 %delta_squared_sum_4, i32 %mul22_2_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_5"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc40:169 %delta_squared_sum_7 = fadd i32 %delta_squared_sum_6, i32 %mul22_3_1

]]></Node>
<StgValue><ssdm name="delta_squared_sum_7"/></StgValue>
</operation>

<operation id="401" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0">
<![CDATA[
if.end43.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="324" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_119_1_VITIS_LOOP_120_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc40:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
for.inc40:10 %zext_ln120 = zext i10 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc40:12 %specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln121"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc40:13 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:50 %local_distance_0_0_addr = getelementptr i32 %local_distance_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_0_0_addr"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:51 %local_distance_1_0_addr = getelementptr i32 %local_distance_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_1_0_addr"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:52 %local_distance_2_0_addr = getelementptr i32 %local_distance_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_2_0_addr"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:53 %local_distance_3_0_addr = getelementptr i32 %local_distance_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_3_0_addr"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:54 %local_distance_4_0_addr = getelementptr i32 %local_distance_4_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_4_0_addr"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:55 %local_distance_5_0_addr = getelementptr i32 %local_distance_5_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_5_0_addr"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:56 %local_distance_6_0_addr = getelementptr i32 %local_distance_6_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_6_0_addr"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:57 %local_distance_7_0_addr = getelementptr i32 %local_distance_7_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_7_0_addr"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:90 %local_distance_0_1_addr = getelementptr i32 %local_distance_0_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_0_1_addr"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:91 %local_distance_1_1_addr = getelementptr i32 %local_distance_1_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_1_1_addr"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:92 %local_distance_2_1_addr = getelementptr i32 %local_distance_2_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_2_1_addr"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:93 %local_distance_3_1_addr = getelementptr i32 %local_distance_3_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_3_1_addr"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:94 %local_distance_4_1_addr = getelementptr i32 %local_distance_4_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_4_1_addr"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:95 %local_distance_5_1_addr = getelementptr i32 %local_distance_5_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_5_1_addr"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:96 %local_distance_6_1_addr = getelementptr i32 %local_distance_6_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_6_1_addr"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:97 %local_distance_7_1_addr = getelementptr i32 %local_distance_7_1, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_7_1_addr"/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:130 %local_distance_0_2_addr = getelementptr i32 %local_distance_0_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_0_2_addr"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:131 %local_distance_1_2_addr = getelementptr i32 %local_distance_1_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_1_2_addr"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:132 %local_distance_2_2_addr = getelementptr i32 %local_distance_2_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_2_2_addr"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:133 %local_distance_3_2_addr = getelementptr i32 %local_distance_3_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_3_2_addr"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:134 %local_distance_4_2_addr = getelementptr i32 %local_distance_4_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_4_2_addr"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:135 %local_distance_5_2_addr = getelementptr i32 %local_distance_5_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_5_2_addr"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:136 %local_distance_6_2_addr = getelementptr i32 %local_distance_6_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_6_2_addr"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:137 %local_distance_7_2_addr = getelementptr i32 %local_distance_7_2, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_7_2_addr"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:170 %local_distance_0_3_addr = getelementptr i32 %local_distance_0_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_0_3_addr"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:171 %local_distance_1_3_addr = getelementptr i32 %local_distance_1_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_1_3_addr"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:172 %local_distance_2_3_addr = getelementptr i32 %local_distance_2_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_2_3_addr"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:173 %local_distance_3_3_addr = getelementptr i32 %local_distance_3_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_3_3_addr"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:174 %local_distance_4_3_addr = getelementptr i32 %local_distance_4_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_4_3_addr"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:175 %local_distance_5_3_addr = getelementptr i32 %local_distance_5_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_5_3_addr"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:176 %local_distance_6_3_addr = getelementptr i32 %local_distance_6_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_6_3_addr"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc40:177 %local_distance_7_3_addr = getelementptr i32 %local_distance_7_3, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="local_distance_7_3_addr"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.6:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_6_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.6:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.6:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.6:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.6:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.5:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.5:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.5:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.5:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.5:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.4:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.4:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.4:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.4:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.4:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.3:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.3:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.3:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.3:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.3:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.2:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.2:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.2:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.2:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.2:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.1:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.1:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.1:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.1:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.1:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.0:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_0_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.0:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.0:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.0:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.0:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.7:0 %store_ln158 = store i32 %delta_squared_sum_1, i10 %local_distance_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.7:1 %store_ln158 = store i32 %delta_squared_sum_3, i10 %local_distance_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.7:2 %store_ln158 = store i32 %delta_squared_sum_5, i10 %local_distance_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
arrayidx3314.case.7:3 %store_ln158 = store i32 %delta_squared_sum_7, i10 %local_distance_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3314.case.7:4 %br_ln0 = br void %arrayidx331.310.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
