INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jun 28 17:04:20 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fmul_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 operator/SignificandMultiplication/Compressor_14_3_Freq300_uid164_bh7_uid295_Out0_copy296_c1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            operator/sigProdExt_c2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 1.211ns (46.292%)  route 1.405ns (53.708%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.345ns = ( 4.678 - 3.333 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=152, unset)          1.652     1.652    operator/SignificandMultiplication/clk
    SLICE_X18Y99         FDRE                                         r  operator/SignificandMultiplication/Compressor_14_3_Freq300_uid164_bh7_uid295_Out0_copy296_c1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDRE (Prop_fdre_C_Q)         0.308     1.960 r  operator/SignificandMultiplication/Compressor_14_3_Freq300_uid164_bh7_uid295_Out0_copy296_c1_reg[1]/Q
                         net (fo=3, routed)           0.343     2.303    operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__1_0[1]
    SLICE_X14Y100        LUT2 (Prop_lut2_I0_O)        0.053     2.356 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__1_i_3/O
                         net (fo=1, routed)           0.249     2.605    operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__1_i_3_n_0
    SLICE_X17Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     2.929 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.929    operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__1_n_0
    SLICE_X17Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     2.987 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.987    operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__2_n_0
    SLICE_X17Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.045 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.045    operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__3_n_0
    SLICE_X17Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.103 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.103    operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__4_n_0
    SLICE_X17Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.161 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.161    operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__5_n_0
    SLICE_X17Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     3.300 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/plusOp__0_carry__6/O[0]
                         net (fo=53, routed)          0.813     4.113    operator/SignificandMultiplication/bitheapFinalAdd_bh7/sigProd_c1__0[47]
    SLICE_X18Y100        LUT3 (Prop_lut3_I1_O)        0.155     4.268 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/sigProdExt_c2[20]_i_1/O
                         net (fo=1, routed)           0.000     4.268    operator/SignificandMultiplication_n_5
    SLICE_X18Y100        FDRE                                         r  operator/sigProdExt_c2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=152, unset)          1.345     4.678    operator/clk
    SLICE_X18Y100        FDRE                                         r  operator/sigProdExt_c2_reg[20]/C
                         clock pessimism              0.010     4.688    
                         clock uncertainty           -0.035     4.653    
    SLICE_X18Y100        FDRE (Setup_fdre_C_D)        0.073     4.726    operator/sigProdExt_c2_reg[20]
  -------------------------------------------------------------------
                         required time                          4.726    
                         arrival time                          -4.268    
  -------------------------------------------------------------------
                         slack                                  0.458    





Clock Frequency: 300 MHz
Clock Period: 3.33333333333333333333 ns
Worst Negative Slack (WNS): 0.458 ns
