# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 479.5 6.4e-05 1024 0.018 4410 212992 55.1149 16.7789 974.175 522.508 1568.81 1568.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 479.5 6.4e-05 1024 0.018 4410 211968 54.8613 17.641 1172.73 520.095 1765.98 1766.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 479.5 6.4e-05 1024 0.018 4410 215040 54.698 16.8062 1238.62 522.609 1832.95 1833.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 479.5 6.4e-05 1024 0.018 4410 208896 55.1518 16.7152 1123.94 519.87 1715.91 1716.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 479.5 6.4e-05 1024 0.018 4410 211200 55.6964 16.893 1144.32 524.265 1741.4 1741.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 479.5 6.4e-05 1024 0.018 4410 207872 55.3627 16.7375 1160.15 519.397 1751.88 1752.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 479.5 6.4e-05 1024 0.018 4410 207360 54.9803 16.6441 1160.56 515.721 1748.13 1748.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 479.5 6.4e-05 1024 0.018 4410 204800 55.3897 16.6494 1107.52 517.154 1696.94 1697.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 479.5 6.4e-05 1024 0.018 4410 196608 55.5936 16.6032 1078.56 511.256 1662.25 1662.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 479.5 6.4e-05 1024 0.018 4410 204800 55.3091 16.6498 1214.01 515.877 1802.08 1802.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 479.5 6.4e-05 1024 0.018 4410 196608 54.6784 16.2381 1341.21 506.34 1918.7 1918.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 479.5 6.4e-05 1024 0.018 4410 215040 54.6416 16.7826 1011.87 522.471 1606 1606.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 479.5 6.4e-05 1024 0.018 4410 215040 54.8025 16.853 1024.59 522.547 1619.02 1619.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 479.5 6.4e-05 1024 0.018 4410 215040 55.0471 16.8495 1017.19 523.924 1613.24 1613.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 479.5 6.4e-05 1024 0.018 4410 211456 54.9795 16.7464 1025.68 519.318 1616.95 1617.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 479.5 6.4e-05 1024 0.018 4410 212992 55.0756 16.7973 1003.44 522.079 1597.62 1597.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 479.5 6.4e-05 1024 0.018 4410 211968 54.815 16.7526 1193.23 519.345 1784.36 1784.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 479.5 6.4e-05 1024 0.018 4410 215040 54.7139 16.8123 1185.43 521.997 1779.17 1779.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 479.5 6.4e-05 1024 0.018 4410 208896 55.103 16.7119 1228.46 519.26 1819.77 1819.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 479.5 6.4e-05 1024 0.018 4410 211200 55.6063 16.8879 1230.58 523.91 1827.22 1827.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 479.5 6.4e-05 1024 0.018 4410 207872 55.3122 16.7444 1220.3 519.416 1812.01 1812.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 479.5 6.4e-05 1024 0.018 4410 207360 54.9588 16.638 1192.43 515.279 1779.54 1779.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 479.5 6.4e-05 1024 0.018 4410 204800 55.3496 16.7449 1127.32 517.152 1716.79 1716.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 479.5 6.4e-05 1024 0.018 4410 196608 55.5822 17.1855 1271.23 511.644 1855.87 1856.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 479.5 6.4e-05 1024 0.018 4410 204800 55.2971 16.6437 1336.91 515.77 1924.85 1925.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 479.5 6.4e-05 1024 0.018 4410 196608 54.6768 16.2308 1153.9 505.871 1730.9 1731.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 479.5 6.4e-05 1024 0.018 4420 212992 55.03 16.7735 950.507 522.031 1544.56 1544.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 479.5 6.4e-05 1024 0.018 4420 212480 55.2772 16.8202 1067.04 522.55 1661.92 1662.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 479.5 6.4e-05 1024 0.018 4420 211968 55.4403 16.8448 991.678 523.805 1587.99 1588.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 479.5 6.4e-05 1024 0.018 4420 207872 55.456 16.7526 989.279 519.812 1581.53 1581.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 479.5 6.4e-05 1024 0.018 4420 212992 55.0796 16.7844 967.123 522.58 1561.79 1561.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 479.5 6.4e-05 1024 0.018 4420 207360 55.4884 16.7526 1231.75 519.422 1823.64 1823.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 479.5 6.4e-05 1024 0.018 4420 202752 56.017 16.7427 840.741 519.871 1433.59 1433.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 479.5 6.4e-05 1024 0.018 4420 209920 55.3882 16.8767 1197.78 522.109 1792.37 1792.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 479.5 6.4e-05 1024 0.018 4420 204800 56.0418 16.7833 823.026 522.641 1418.72 1418.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 479.5 6.4e-05 1024 0.018 4420 208896 55.1069 16.7124 1120.76 519.752 1712.56 1712.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 479.5 6.4e-05 1024 0.018 4420 196608 55.5777 16.4301 760.328 511.743 1344.3 1344.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 479.5 6.4e-05 1024 0.018 4420 211200 55.6285 16.8906 1180.77 524.043 1777.55 1777.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 479.5 6.4e-05 1024 0.018 4420 204800 55.2735 16.8606 809.382 515.78 1397.52 1397.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 479.5 6.4e-05 1024 0.018 4420 207872 55.2783 16.7375 1479.92 519.396 2071.56 2071.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 479.5 6.4e-05 1024 0.018 4420 200704 56.2079 16.7175 935.024 520.031 1528.21 1528.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 479.5 6.4e-05 1024 0.018 4420 207360 54.9579 16.6435 1414.94 515.714 2002.48 2002.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 479.5 6.4e-05 1024 0.018 4420 199680 55.9473 16.6328 923.057 515.319 1511.18 1511.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 479.5 6.4e-05 1024 0.018 4420 204800 55.3174 16.6502 1350.45 517.234 1939.88 1940.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 479.5 6.4e-05 1024 0.018 4420 196608 54.6626 16.2697 874.97 505.851 1451.98 1452.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 479.5 6.4e-05 1024 0.018 4420 196608 55.6065 16.4256 1133.32 511.742 1717.32 1717.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 479.5 6.4e-05 1024 0.018 4420 172032 56.501 15.9227 704.762 495.306 1272.71 1272.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 479.5 6.4e-05 1024 0.018 4420 204800 55.296 16.6466 1242.6 515.401 1830.18 1830.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 479.5 6.4e-05 1024 0.018 4420 204800 55.2011 16.6437 905.551 516.093 1493.71 1493.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 479.5 6.4e-05 1024 0.018 4416 210944 55.2865 16.7804 929.743 522.477 1524.51 1524.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 479.5 6.4e-05 1024 0.018 4416 209920 55.5179 16.8222 981.19 522.412 1576.17 1576.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 479.5 6.4e-05 1024 0.018 4416 211968 55.4603 16.8407 979.908 523.433 1575.88 1576.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 479.5 6.4e-05 1024 0.018 4416 208896 55.0879 16.7157 622.654 519.757 1214.44 1214.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 479.5 6.4e-05 1024 0.018 4416 207872 55.404 16.7569 1105.66 519.327 1697.37 1697.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 479.5 6.4e-05 1024 0.018 4416 207872 55.3034 16.7608 703.278 519.779 1295.35 1295.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 479.5 6.4e-05 1024 0.018 4416 208896 55.5159 16.7813 1019.59 522.562 1614.67 1614.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 479.5 6.4e-05 1024 0.018 4416 204800 55.3329 16.6504 646.791 516.753 1235.75 1235.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 479.5 6.4e-05 1024 0.018 4416 207360 55.5248 16.7551 1177.82 519.776 1770.11 1770.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 479.5 6.4e-05 1024 0.018 4416 202752 56.0371 16.7424 810.843 519.871 1403.72 1403.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 479.5 6.4e-05 1024 0.018 4416 209920 55.3899 16.8018 1134.4 522.53 1729.34 1729.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 479.5 6.4e-05 1024 0.018 4416 204800 56.0325 16.7852 796.792 522.201 1392.03 1392.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 479.5 6.4e-05 1024 0.018 4416 208896 55.0886 16.7702 1444.37 519.362 2035.81 2035.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 479.5 6.4e-05 1024 0.018 4416 196608 55.5845 16.4315 877.232 511.261 1460.73 1460.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 479.5 6.4e-05 1024 0.018 4416 211200 55.5997 17.0215 1436.76 524.215 2033.83 2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 479.5 6.4e-05 1024 0.018 4416 204800 55.2847 16.6492 944.812 515.817 1532.79 1532.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 479.5 6.4e-05 1024 0.018 4416 207872 55.2846 16.8801 1380.56 519.83 1972.77 1972.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 479.5 6.4e-05 1024 0.018 4416 200704 56.2221 16.7199 887.87 519.932 1480.97 1481.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 479.5 6.4e-05 1024 0.018 4416 199680 55.9864 16.6339 1297.7 515.666 1886.21 1886.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 479.5 6.4e-05 1024 0.018 4416 199680 55.9335 16.6306 838.493 515.662 1426.94 1427.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 479.5 6.4e-05 1024 0.018 4416 204800 55.3308 16.6546 1268.27 516.58 1857.07 1857.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 479.5 6.4e-05 1024 0.018 4416 196608 54.6686 16.2343 820.362 505.863 1397.35 1397.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 479.5 6.4e-05 1024 0.018 4425 210944 55.2687 16.7793 1054.85 522.037 1649.16 1649.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 479.5 6.4e-05 1024 0.018 4425 209920 55.5092 16.8239 944.227 522.473 1539.27 1539.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 479.5 6.4e-05 1024 0.018 4425 209920 55.4021 16.8028 611.728 522.533 1206.69 1206.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 479.5 6.4e-05 1024 0.018 4425 211968 55.4275 16.8368 1014.47 523.426 1610.4 1610.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 479.5 6.4e-05 1024 0.018 4425 208896 55.112 16.7219 644.212 519.369 1235.64 1235.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 479.5 6.4e-05 1024 0.018 4425 207872 55.3859 16.7559 1061.89 519.756 1654.01 1654.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 479.5 6.4e-05 1024 0.018 4425 207872 55.2912 16.735 676.274 519.481 1268 1268.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 479.5 6.4e-05 1024 0.018 4425 208896 55.5291 16.7878 1057.85 522.577 1652.98 1653.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 479.5 6.4e-05 1024 0.018 4425 204800 55.3294 16.661 669.98 517.159 1259.35 1259.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 479.5 6.4e-05 1024 0.018 4425 207360 55.5159 16.7526 1179.62 519.831 1771.94 1772.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 479.5 6.4e-05 1024 0.018 4425 202752 56.0236 16.7361 831.804 519.931 1424.71 1424.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 479.5 6.4e-05 1024 0.018 4425 209920 55.387 16.8079 1162.11 522.477 1757.01 1757.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 479.5 6.4e-05 1024 0.018 4425 204800 56.0384 16.79 799.295 522.576 1394.92 1395.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 479.5 6.4e-05 1024 0.018 4425 208896 55.0823 16.7138 1407.12 519.355 1998.49 1998.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 479.5 6.4e-05 1024 0.018 4425 196608 55.5708 16.4375 891.183 511.25 1474.68 1474.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 479.5 6.4e-05 1024 0.018 4425 211200 55.5943 16.8858 1416.16 524.23 2013.09 2013.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 479.5 6.4e-05 1024 0.018 4425 204800 55.2834 16.6523 921.759 515.77 1509.68 1509.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 479.5 6.4e-05 1024 0.018 4425 207872 55.2652 16.736 1351.67 519.39 1943.28 1943.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 479.5 6.4e-05 1024 0.018 4425 200704 56.2035 16.8305 863.38 519.423 1456.06 1456.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 479.5 6.4e-05 1024 0.018 4425 199680 55.9854 16.6359 1267.32 515.774 1855.94 1856.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 479.5 6.4e-05 1024 0.018 4425 199680 55.9508 16.9915 840.502 515.519 1429.19 1429.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 479.5 6.4e-05 1024 0.018 4425 204800 55.363 16.6543 1238.36 516.682 1827.3 1827.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 479.5 6.4e-05 1024 0.018 4425 196608 54.6885 16.2345 836.524 505.728 1413.4 1413.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 479.5 6.4e-05 1024 0.018 4416 215040 54.6091 16.7772 940.56 522.052 1534.22 1534.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 479.5 6.4e-05 1024 0.018 4416 212992 55.0372 16.7926 600.305 522.165 1194.53 1194.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 479.5 6.4e-05 1024 0.018 4416 215040 54.7679 16.8271 962.568 522.056 1556.44 1556.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 479.5 6.4e-05 1024 0.018 4416 215040 54.6559 16.8018 619.849 522.103 1213.63 1213.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 479.5 6.4e-05 1024 0.018 4416 215040 55.0203 16.837 1038.14 523.927 1634.14 1634.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 479.5 6.4e-05 1024 0.018 4416 208896 55.0861 16.7117 651.868 519.372 1243.26 1243.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 479.5 6.4e-05 1024 0.018 4416 211456 54.9541 16.7587 1013.57 519.758 1605.27 1605.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 479.5 6.4e-05 1024 0.018 4416 207872 55.2823 16.736 634.752 519.275 1226.27 1226.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 479.5 6.4e-05 1024 0.018 4416 204288 55.8789 16.7526 514.431 519.364 1106.65 1106.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 479.5 6.4e-05 1024 0.018 4416 212992 55.0343 16.7977 985.765 522.072 1579.9 1580.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 479.5 6.4e-05 1024 0.018 4416 204800 55.3163 16.6529 609.469 516.67 1198.33 1198.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 479.5 6.4e-05 1024 0.018 4416 196608 55.6099 16.4282 491.322 511.623 1075.21 1075.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 479.5 6.4e-05 1024 0.018 4416 211968 54.7994 16.7526 1462.23 519.717 2053.72 2053.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 479.5 6.4e-05 1024 0.018 4416 211968 54.7251 16.7438 931.633 519.436 1522.76 1522.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 479.5 6.4e-05 1024 0.018 4416 207360 55.4675 16.8751 757.549 520.024 1350.14 1350.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 479.5 6.4e-05 1024 0.018 4416 215040 54.6643 16.8038 1387.63 522.597 1981.91 1982.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 479.5 6.4e-05 1024 0.018 4416 215040 54.593 16.7854 928.646 522.208 1522.45 1522.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 479.5 6.4e-05 1024 0.018 4416 199680 55.9459 16.6526 727.357 515.892 1316.07 1316.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 479.5 6.4e-05 1024 0.018 4416 208896 55.0735 16.71 1284.61 519.368 1875.98 1876.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 479.5 6.4e-05 1024 0.018 4416 196608 55.5941 16.4311 790.231 511.269 1373.75 1373.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 479.5 6.4e-05 1024 0.018 4416 202752 55.9738 16.7231 705.38 520.117 1298.42 1298.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 479.5 6.4e-05 1024 0.018 4416 211200 55.5832 16.8776 1276.21 523.849 1872.74 1872.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 479.5 6.4e-05 1024 0.018 4416 204800 55.2918 16.6564 858.259 515.78 1446.21 1446.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 479.5 6.4e-05 1024 0.018 4416 192000 57.101 16.6705 672.019 515.957 1261.97 1262.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 479.5 6.4e-05 1024 0.018 4416 207872 55.2757 16.7404 1216.4 519.883 1808.52 1808.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 479.5 6.4e-05 1024 0.018 4416 200704 56.2362 16.7199 823.795 519.983 1416.95 1417.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 479.5 6.4e-05 1024 0.018 4416 193536 57.3576 16.7442 656.315 520.188 1250.82 1250.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 479.5 6.4e-05 1024 0.018 4416 207360 54.9085 16.6769 1173.22 515.285 1760.32 1760.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 479.5 6.4e-05 1024 0.018 4416 199680 55.963 16.9326 823.474 515.87 1412.45 1412.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 479.5 6.4e-05 1024 0.018 4416 184320 54.7289 15.9604 629.747 494.876 1195.53 1195.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 479.5 6.4e-05 1024 0.018 4416 204800 55.3559 16.6823 1185.38 517.058 1774.72 1774.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 479.5 6.4e-05 1024 0.018 4416 196608 54.6519 16.2406 773.129 506.192 1350.44 1350.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 479.5 6.4e-05 1024 0.018 4416 172032 56.5 15.9237 605.949 495.498 1174.1 1174.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 479.5 6.4e-05 1024 0.018 4440 210944 55.2677 16.7837 945.753 522.474 1540.5 1540.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 479.5 6.4e-05 1024 0.018 4440 208896 55.5057 17.4334 601.576 522.15 1196.89 1197.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 479.5 6.4e-05 1024 0.018 4440 212480 55.2338 16.8223 1066.63 521.927 1660.84 1661.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 479.5 6.4e-05 1024 0.018 4440 209920 55.3728 16.9548 684.135 522.233 1278.92 1279.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 479.5 6.4e-05 1024 0.018 4440 207360 54.9276 16.6351 555.332 515.591 1142.71 1142.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 479.5 6.4e-05 1024 0.018 4440 211968 55.3855 16.8401 997.092 523.812 1593.35 1593.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 479.5 6.4e-05 1024 0.018 4440 208896 55.0724 16.7201 644.195 519.372 1235.59 1235.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 479.5 6.4e-05 1024 0.018 4440 202752 56.0231 16.7421 516.842 524.428 1114.26 1114.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 479.5 6.4e-05 1024 0.018 4440 207872 55.3814 16.9536 1420.15 519.806 2012.51 2012.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 479.5 6.4e-05 1024 0.018 4440 207872 55.3158 16.7336 888.739 519.83 1480.85 1481.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 479.5 6.4e-05 1024 0.018 4440 204288 55.8784 17.2273 711.279 519.894 1304.5 1304.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 479.5 6.4e-05 1024 0.018 4440 208896 55.4897 16.7813 1304.07 522.446 1899.02 1899.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 479.5 6.4e-05 1024 0.018 4440 204800 55.3157 16.6953 786.018 517.048 1375.3 1375.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 479.5 6.4e-05 1024 0.018 4440 196608 55.6034 16.4525 620.028 511.69 1204 1204.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 479.5 6.4e-05 1024 0.018 4440 207360 55.4796 16.7649 1345.77 519.342 1937.59 1937.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 479.5 6.4e-05 1024 0.018 4440 202752 56.0155 16.7649 854.198 519.943 1447.14 1447.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 479.5 6.4e-05 1024 0.018 4440 207360 55.4884 16.8508 768.899 519.534 1360.99 1361.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 479.5 6.4e-05 1024 0.018 4440 202752 55.9927 16.7327 672.838 519.635 1265.42 1265.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 479.5 6.4e-05 1024 0.018 4440 209920 55.3985 16.8079 1272.42 522.102 1866.96 1867.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 479.5 6.4e-05 1024 0.018 4440 204800 56.0391 16.7821 847.008 522.7 1442.75 1442.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 479.5 6.4e-05 1024 0.018 4440 199680 55.9406 16.8919 695.049 515.324 1283.43 1283.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 479.5 6.4e-05 1024 0.018 4440 204800 56.1214 16.7964 693.195 522.419 1288.76 1288.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 479.5 6.4e-05 1024 0.018 4440 208896 55.12 16.7183 1180.07 519.442 1771.58 1771.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 479.5 6.4e-05 1024 0.018 4440 196608 55.5756 16.8435 802.678 511.836 1387.16 1387.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 479.5 6.4e-05 1024 0.018 4440 202752 56.0078 16.7284 685.479 519.602 1278.04 1278.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 479.5 6.4e-05 1024 0.018 4440 172032 56.4671 15.9249 545.055 495.456 1113.12 1113.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 479.5 6.4e-05 1024 0.018 4440 211200 55.5998 16.8899 1251.37 524.221 1848.31 1848.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 479.5 6.4e-05 1024 0.018 4440 204800 55.2965 16.6487 829.076 515.747 1416.99 1417.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 479.5 6.4e-05 1024 0.018 4440 192000 57.0938 16.6676 671.309 516.018 1261.31 1261.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 479.5 6.4e-05 1024 0.018 4440 204800 55.1847 16.64 660.301 516.038 1248.39 1248.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 479.5 6.4e-05 1024 0.018 4416 208896 55.4549 16.7854 997.507 522.035 1592.01 1592.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 479.5 6.4e-05 1024 0.018 4416 208896 55.5051 16.7861 650.033 522.511 1245.06 1245.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 479.5 6.4e-05 1024 0.018 4416 202752 55.9032 16.7178 522.575 519.808 1115.23 1115.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 479.5 6.4e-05 1024 0.018 4416 209920 55.4685 16.8264 979.01 522.122 1573.65 1573.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 479.5 6.4e-05 1024 0.018 4416 209920 55.3732 16.8179 643.488 522.467 1238.37 1238.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 479.5 6.4e-05 1024 0.018 4416 199680 55.9836 16.6383 503.62 515.728 1092.2 1092.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 479.5 6.4e-05 1024 0.018 4416 208896 55.7556 16.8509 1383.58 523.437 1979.85 1980.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 479.5 6.4e-05 1024 0.018 4416 202752 55.8965 17.181 839.22 519.753 1432.27 1432.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 479.5 6.4e-05 1024 0.018 4416 202752 56.0342 16.9682 679.619 519.909 1272.76 1272.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 479.5 6.4e-05 1024 0.018 4416 196608 55.5963 17.7308 557.334 511.694 1142.58 1142.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 479.5 6.4e-05 1024 0.018 4416 207872 55.357 16.7481 1271.99 519.322 1863.63 1863.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 479.5 6.4e-05 1024 0.018 4416 207872 55.2979 16.7449 802.647 519.89 1394.81 1394.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 479.5 6.4e-05 1024 0.018 4416 204288 55.8587 16.7529 646.894 519.467 1239.2 1239.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 479.5 6.4e-05 1024 0.018 4416 200704 56.2115 16.7189 573.532 519.547 1166.24 1166.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 479.5 6.4e-05 1024 0.018 4416 208896 55.4957 16.7793 1200.39 522.569 1795.47 1795.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 479.5 6.4e-05 1024 0.018 4416 204800 55.3571 16.6494 745.12 517.099 1334.45 1334.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 479.5 6.4e-05 1024 0.018 4416 196608 55.6 16.4302 584.59 511.649 1168.49 1168.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 479.5 6.4e-05 1024 0.018 4416 196608 54.6839 16.237 517.311 505.922 1094.37 1094.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 479.5 6.4e-05 1024 0.018 4416 207360 55.4738 16.7506 1182.95 519.873 1775.28 1775.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 479.5 6.4e-05 1024 0.018 4416 202752 56.0039 16.7404 812.557 519.512 1405.03 1405.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 479.5 6.4e-05 1024 0.018 4416 207360 55.4671 16.7629 705.947 520.063 1298.46 1298.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 479.5 6.4e-05 1024 0.018 4416 202752 55.9715 16.7252 691.643 519.634 1284.19 1284.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 479.5 6.4e-05 1024 0.018 4416 209920 55.3891 16.8059 1180.33 522.537 1775.28 1775.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 479.5 6.4e-05 1024 0.018 4416 204800 56.0319 16.7831 836.063 522.195 1431.3 1431.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 479.5 6.4e-05 1024 0.018 4416 199680 55.9447 16.6266 676.632 515.521 1264.94 1265.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 479.5 6.4e-05 1024 0.018 4416 204800 56.1185 16.7936 647.309 522.787 1243.23 1243.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 479.5 6.4e-05 1024 0.018 4450 204800 56.0101 16.7807 1021.06 522.417 1616.5 1616.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 479.5 6.4e-05 1024 0.018 4450 204800 56.0644 16.8735 664.301 522.571 1260.03 1260.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 479.5 6.4e-05 1024 0.018 4450 202752 55.9081 16.7137 541.018 519.868 1133.73 1133.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 479.5 6.4e-05 1024 0.018 4450 204800 56.2173 16.8524 968.898 522.484 1564.67 1564.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 479.5 6.4e-05 1024 0.018 4450 204800 56.1013 16.8182 623.508 522.104 1218.75 1218.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 479.5 6.4e-05 1024 0.018 4450 199680 55.961 16.7514 509.585 515.644 1098.17 1098.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 479.5 6.4e-05 1024 0.018 4450 204800 56.0435 16.8906 448.955 522.207 1044.32 1044.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 479.5 6.4e-05 1024 0.018 4450 205824 56.177 16.8353 1347.01 523.355 1943.6 1943.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 479.5 6.4e-05 1024 0.018 4450 202752 55.9254 16.7199 820.429 519.743 1413.04 1413.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 479.5 6.4e-05 1024 0.018 4450 202752 56.0101 16.7384 670.028 519.388 1262.38 1262.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 479.5 6.4e-05 1024 0.018 4450 196608 55.5953 16.4311 554.122 511.261 1137.63 1137.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 479.5 6.4e-05 1024 0.018 4450 200704 56.3543 16.7457 1209.18 519.334 1801.84 1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 479.5 6.4e-05 1024 0.018 4450 200704 56.2558 16.769 765.355 519.763 1358.36 1358.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 479.5 6.4e-05 1024 0.018 4450 193536 57.3394 16.7596 602.785 519.472 1196.58 1196.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 479.5 6.4e-05 1024 0.018 4450 200704 56.2277 16.7556 563.773 519.537 1156.52 1156.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 479.5 6.4e-05 1024 0.018 4450 204800 56.0431 16.7843 1184.58 522.513 1780.14 1780.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 479.5 6.4e-05 1024 0.018 4450 196608 56.5274 16.7236 735.131 516.66 1325.27 1325.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 479.5 6.4e-05 1024 0.018 4450 196608 55.6052 16.5901 605.516 511.201 1189.13 1189.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 479.5 6.4e-05 1024 0.018 4450 180224 57.0963 16.2408 484.589 505.935 1064.08 1064.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 479.5 6.4e-05 1024 0.018 4450 202752 56.127 16.7608 1218.67 519.827 1811.62 1811.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 479.5 6.4e-05 1024 0.018 4450 202752 56.0216 16.7383 867.423 519.941 1460.34 1460.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 479.5 6.4e-05 1024 0.018 4450 193536 57.3634 17.057 688.824 520.106 1283.57 1283.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 479.5 6.4e-05 1024 0.018 4450 202752 55.9971 16.7258 682.725 520.273 1275.95 1276.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 479.5 6.4e-05 1024 0.018 4450 184320 54.7381 15.9617 570.87 494.896 1136.69 1136.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 479.5 6.4e-05 1024 0.018 4450 204800 56.0936 16.8045 1200.69 522.182 1796 1796.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 479.5 6.4e-05 1024 0.018 4450 204800 56.0496 16.785 826.61 522.155 1421.82 1421.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 479.5 6.4e-05 1024 0.018 4450 199680 55.9159 16.637 687.236 515.529 1275.54 1275.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 479.5 6.4e-05 1024 0.018 4450 204800 56.1318 16.7932 651.935 522.865 1247.95 1248.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 479.5 6.4e-05 1024 0.018 4450 179200 59.1502 16.6523 548.803 515.721 1140.55 1140.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 479.5 6.4e-05 1024 0.018 4440 206848 55.7515 17.5002 962.214 522.028 1557.72 1557.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 479.5 6.4e-05 1024 0.018 4440 204800 56.0827 16.8837 627.743 522.508 1223.44 1223.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 479.5 6.4e-05 1024 0.018 4440 202752 55.9374 16.7199 506.99 519.81 1099.69 1099.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 479.5 6.4e-05 1024 0.018 4440 196608 56.5069 17.2356 425.095 516.663 1015.72 1015.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 479.5 6.4e-05 1024 0.018 4440 207360 55.835 16.8243 1354.73 522.398 1950.02 1950.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 479.5 6.4e-05 1024 0.018 4440 204800 56.1102 16.8041 828.066 522.543 1423.75 1423.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 479.5 6.4e-05 1024 0.018 4440 199680 56.0122 16.6372 659.911 515.285 1248.07 1248.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 479.5 6.4e-05 1024 0.018 4440 204800 56.0355 16.7772 574.197 522.704 1169.94 1170.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 479.5 6.4e-05 1024 0.018 4440 208896 55.7606 16.8788 1256.78 523.864 1853.51 1853.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 479.5 6.4e-05 1024 0.018 4440 202752 55.8981 16.7155 764.819 519.878 1357.53 1357.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 479.5 6.4e-05 1024 0.018 4440 202752 56.0311 16.7342 625.071 519.869 1217.92 1218.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 479.5 6.4e-05 1024 0.018 4440 196608 55.5929 16.4278 545.735 511.75 1129.73 1129.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 479.5 6.4e-05 1024 0.018 4440 199680 55.9286 16.6353 481.897 515.967 1070.65 1070.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 479.5 6.4e-05 1024 0.018 4440 204288 55.8543 16.7604 1164.88 519.328 1757.06 1757.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 479.5 6.4e-05 1024 0.018 4440 200704 56.2629 16.74 727.039 519.306 1319.57 1319.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 479.5 6.4e-05 1024 0.018 4440 204288 55.8615 16.7612 621.973 519.9 1214.72 1214.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 479.5 6.4e-05 1024 0.018 4440 200704 56.227 16.7219 535.945 519.914 1129.03 1129.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 479.5 6.4e-05 1024 0.018 4440 179200 57.2483 16.2537 424.071 505.678 1003.47 1003.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 479.5 6.4e-05 1024 0.018 4440 204800 56.0731 16.7829 1076.38 522.142 1671.6 1671.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 479.5 6.4e-05 1024 0.018 4440 196608 56.5136 16.6543 681.981 516.601 1271.99 1272.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 479.5 6.4e-05 1024 0.018 4440 196608 55.6076 16.4227 563.694 511.265 1147.22 1147.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 479.5 6.4e-05 1024 0.018 4440 180224 57.0797 16.237 462.079 505.928 1041.55 1041.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 479.5 6.4e-05 1024 0.018 4440 204800 56.1258 16.7956 483.077 522.911 1079.13 1079.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 479.5 6.4e-05 1024 0.018 4416 215040 54.5904 16.7813 983.229 522.47 1577.3 1577.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 479.5 6.4e-05 1024 0.018 4416 212992 55.0207 16.7825 627.413 522.15 1221.59 1221.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 479.5 6.4e-05 1024 0.018 4416 208896 55.1033 16.7096 511.152 519.804 1103 1103.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 479.5 6.4e-05 1024 0.018 4416 204800 55.3362 16.6868 431.663 516.575 1020.49 1020.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 479.5 6.4e-05 1024 0.018 4416 215040 54.712 16.8222 1338.99 522.037 1932.79 1932.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 479.5 6.4e-05 1024 0.018 4416 215040 54.6489 16.8157 821.221 522.604 1415.51 1415.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 479.5 6.4e-05 1024 0.018 4416 207360 54.9271 16.8001 651.117 515.364 1238.44 1238.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 479.5 6.4e-05 1024 0.018 4416 215040 54.5955 16.7889 580.683 522.203 1174.48 1174.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 479.5 6.4e-05 1024 0.018 4416 204800 55.3046 16.6492 505.428 515.884 1093.48 1093.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 479.5 6.4e-05 1024 0.018 4416 215040 54.9624 16.8714 1243.26 523.432 1838.75 1838.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 479.5 6.4e-05 1024 0.018 4416 208896 55.0958 16.7147 755.929 519.457 1347.42 1347.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 479.5 6.4e-05 1024 0.018 4416 211968 54.7388 16.7427 626.367 519.32 1217.39 1217.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 479.5 6.4e-05 1024 0.018 4416 196608 55.5803 16.425 515.143 511.751 1099.12 1099.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 479.5 6.4e-05 1024 0.018 4416 199680 55.9198 16.6338 461.659 515.451 1049.88 1050.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 479.5 6.4e-05 1024 0.018 4416 211456 54.9568 16.751 1138.04 519.757 1729.73 1729.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 479.5 6.4e-05 1024 0.018 4416 207872 55.3107 16.7362 709.196 519.915 1301.38 1301.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 479.5 6.4e-05 1024 0.018 4416 204288 55.8778 17.314 592.921 519.551 1185.88 1186.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 479.5 6.4e-05 1024 0.018 4416 200704 56.2476 16.7199 511.905 520.038 1105.13 1105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 479.5 6.4e-05 1024 0.018 4416 197120 54.6181 16.2468 445.997 505.2 1022.28 1022.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 479.5 6.4e-05 1024 0.018 4416 212992 55.0144 16.7787 1099.76 522.074 1693.85 1694.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 479.5 6.4e-05 1024 0.018 4416 204800 55.3375 17.1708 686.284 517.163 1276.17 1276.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 479.5 6.4e-05 1024 0.018 4416 196608 55.5879 16.427 542.414 511.754 1126.4 1126.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 479.5 6.4e-05 1024 0.018 4416 196608 54.671 16.3195 486.905 505.927 1064.04 1064.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 479.5 6.4e-05 1024 0.018 4416 204800 56.1262 16.8001 467.268 522.407 1062.82 1062.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 479.5 6.4e-05 1024 0.018 4416 172032 56.4779 15.9273 361.293 495.47 929.39 929.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 479.5 6.4e-05 1024 0.018 4480 210944 55.5089 16.8346 966.476 523.759 1562.8 1562.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 479.5 6.4e-05 1024 0.018 4480 208896 55.4264 16.7824 1094 521.925 1688.36 1688.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 479.5 6.4e-05 1024 0.018 4480 208896 55.4916 16.7873 708.941 522.576 1304.02 1304.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 479.5 6.4e-05 1024 0.018 4480 202752 55.9254 16.7178 558.861 519.378 1151.1 1151.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 479.5 6.4e-05 1024 0.018 4480 204800 55.3271 16.6546 505.65 517.105 1094.96 1095.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 479.5 6.4e-05 1024 0.018 4480 204800 56.0447 16.81 463.605 522.283 1058.96 1059.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 479.5 6.4e-05 1024 0.018 4480 196608 55.6068 16.4245 411.211 511.748 995.215 995.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 479.5 6.4e-05 1024 0.018 4480 200704 56.2465 16.7178 396.36 520.038 989.591 989.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 479.5 6.4e-05 1024 0.018 4480 196608 54.6888 16.2324 368.006 506.336 945.49 945.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 479.5 6.4e-05 1024 0.018 4440 200704 56.2334 16.7178 361.278 519.547 954.002 954.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 479.5 6.4e-05 1024 0.018 4416 200704 56.2394 16.7281 351.705 520.026 944.92 945.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 479.5 6.4e-05 1024 0.018 4450 179200 57.2414 16.2489 325.263 505.125 904.099 904.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 479.5 6.4e-05 1024 0.018 4416 197120 54.6197 16.2468 354.158 505.272 930.518 930.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 479.5 6.4e-05 1024 0.018 4416 204800 55.3132 16.6503 416.102 517.034 1005.32 1005.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 479.5 6.4e-05 1024 0.018 4416 184320 54.5883 15.9272 575.423 495.644 1141.81 1141.98
