# AXI4 Lite implementation

Simple implementation of AXI4 Lite communication protocol in Verilog. 
