Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 17 16:21:47 2022
| Host         : Mongoose_Razer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
| Design       : soc_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   580 |
|    Minimum number of control sets                        |   580 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1545 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   580 |
| >= 0 to < 4        |    60 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    48 |
| >= 8 to < 10       |   169 |
| >= 10 to < 12      |    32 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     5 |
| >= 16              |   178 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1232 |          343 |
| No           | No                    | Yes                    |            1238 |          417 |
| No           | Yes                   | No                     |             416 |          143 |
| Yes          | No                    | No                     |            1203 |          336 |
| Yes          | No                    | Yes                    |            6378 |         2410 |
| Yes          | Yes                   | No                     |             932 |          271 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                                                                                                             Enable Signal                                                                                                                                                            |                                                                                                                                                                    Set/Reset Signal                                                                                                                                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                           |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                  |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                  |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp0[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_6                                                                                                                                                                                                                                                                         |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |
| ~u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp1[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_10                                                                                                                                                                                                                                                                        |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[7]_i_1__0_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_10                                                                                                                                                                                                                                                                        |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp3[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_10                                                                                                                                                                                                                                                                        |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[47]_i_1__1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                               |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                  |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                          |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                          |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wptr[6]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_10                                                                                                                                                                                                                                                                        |                1 |              1 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                          |                1 |              1 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_0                                                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                      |                1 |              2 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[7]_i_1__0_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                2 |              2 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_4                                                                                                                                                                                                                                                                         |                2 |              2 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                      |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                           |                1 |              2 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/rx_data_d[31]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[55]_i_1__0_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[39]_i_1__1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_axi_bus_m32_bridge_0/ref_clk_IBUF_BUFG      |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/FPGA_PAD[18]                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/FPGA_PAD[18]                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_1/ff1/q_reg_0                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_rst_sync_0/ff1/q_reg_0                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/FPGA_PAD[18]                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/pop_rdq                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_0/ff1/q_reg_0                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                      |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_rst_sync_2/ff1/FPGA_PAD[18]                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                1 |              3 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                               |                1 |              3 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_cnt11                                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_4                                                                                                                                                                                                                                                                         |                1 |              3 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |              3 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                               |                1 |              3 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                               |                1 |              3 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[23]_i_1__1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                1 |              3 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_0                                                                                                                                                                                                                                                                         |                1 |              3 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_len[3]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wlen_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[63]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[51]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[55]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                           |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/bcnt_dec81                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dcnt[3]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqvld[3]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                4 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[59]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrd_len[0]                                                                                                                                                                                                                                                           | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                          |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_0                                                                                                                                                                                                                                                                         |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wcmd_vld                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/txdq_buf[6]_i_1__0_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/txdq_vld                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_REMPTY_SCALAFIFO_to_ASFIFO_0/E[0]                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf[35]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/txdq_buf[6]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf[39]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf[47]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf[43]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/cmd_loc_reg[3]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                4 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_bqvld1[3]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/cmd_loc[3]_i_1_n_0                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                4 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_cqvld[3]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_dqvld[3]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rcmd_vld                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_sqvld[3]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                          | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqvld[4]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_sqbuf[14]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_REMPTY_SCALAFIFO_to_ASFIFO_0/E[1]                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                2 |              5 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[23]_i_1__1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                2 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_dqvld1[4]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_sqbuf[4]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_sqbuf[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                2 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_sqbuf[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              5 |
| ~u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                2 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                1 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/pop_wdq                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/txdq_buf[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf6[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf3[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf2[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                           |                2 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf0[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf1[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                 |                1 |              6 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_4                                                                                                                                                                                                                                                                         |                2 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wsram_rd                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf4[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf5[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_addr[5]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                2 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqbuf7[17]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[55]_i_1__0_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                1 |              6 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[39]_i_1__1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                1 |              6 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[7]_i_1__0_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                2 |              6 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/rx_data_d[31]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                2 |              6 |
| ~u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                5 |              6 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/txdq_buf[13]_i_1__0_n_0                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[47]_i_1__1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                1 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_slave/axim32_bvalid                                                                                                                                                                                                                                                                                                            | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                               |                2 |              7 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_dcnt[6]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_7                                                                                                                                                                                                                                                                         |                2 |              7 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_cnt[6]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                                               |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wsram_wptr[6]_i_1__0_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wptr[6]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                3 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/txdq_buf[20]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wsram_rptr[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/E[0]                                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rmem_dcnt0[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wsram_wptr[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rsram_rd                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/sram_rd                                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                3 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/txdq_buf[27]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wmem_dcnt0[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt7[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rsram_wr                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_slave/axis_wready_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                                                           |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_bcnt                                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rmem_raddr[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_raddr[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf1[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf2[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf3[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf4[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf5[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf7[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf6_reg[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf8[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf9[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf3[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[31]_i_1__0_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                4 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdq1_vld[7]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdq_vld[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_buf[15]_i_1__1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf10[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/pkt_cnt[7]_i_1__0_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_vld[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdq_vld                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/pkt_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt5[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt3[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt1[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                  |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf5[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf0[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf4[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf3[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg_0[0]                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_vld[7]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf7[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/axim_arvalid_reg[0]                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_rx2sys_0/I_SCALAFIFO_0/LAST_DATA_reg[1]                                                                                                                                                                                                                       | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_rx2sys_0/I_SCALAFIFO_0/LAST_DATA_reg[0]                                                                                                                                                                                                                       | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[63]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/p_189_in                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf1[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_tqvld[7]_i_1__0_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                           | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                           | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                           | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                            | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                           | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[15]_i_1_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                           | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[23]_i_1_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[31]_i_1_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[39]_i_1_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[47]_i_1_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[55]_i_1_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[63]_i_1_n_0                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_bqvld[7]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wmem_wdata_s[7]_i_1_n_0                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                           | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                1 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                           | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[47]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[55]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[71]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[87]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[95]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[103]                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[111]                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[119]                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wbe_buf0_out[79]                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[39]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[23]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[31]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf6[15]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf8_reg[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf0[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf11[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf12[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf13[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf14[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf1[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf2[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_buf2[7]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf4[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf5[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf6[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf7[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf9[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/data_buf[63]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/p_122_in                                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/tran_cnt                                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf0[7]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf11[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf10[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf14[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf13[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_buf12[7]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |              8 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf2[23]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf4[23]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q1[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf0[23]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf3[23]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_dqbuf1[23]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q3[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q4[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q0[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q5[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q2[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                         |                3 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt0[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q6[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt2[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt4[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_cnt6[6]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_q7[16]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                                                         |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf7[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf6[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf4[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf2[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf1[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/txdq_buf[29]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                            |                2 |             10 |
| ~u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/txdq_buf[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf0[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf5[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                      |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wrq_buf3[9]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                4 |             11 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wsram_wr                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |             11 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                                                                        |                9 |             12 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                |                2 |             12 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                |                2 |             12 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                8 |             12 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data[31]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                4 |             12 |
| ~u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                7 |             12 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf41_out[5]                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf2[12]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf7[12]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf1[12]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf0[12]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/data_bcnt[4]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf31_out[5]                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                3 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rd_tqbuf51_out[5]                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_axim_rdata_0/rd_tqvld_reg[7][0]                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               10 |             13 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                6 |             14 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp1[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_7                                                                                                                                                                                                                                                                         |                5 |             14 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp3[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_7                                                                                                                                                                                                                                                                         |                2 |             14 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wptr[6]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_7                                                                                                                                                                                                                                                                         |                2 |             14 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                             |                8 |             15 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                6 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                       |                7 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                       |                9 |             16 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                       |                2 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                      |                4 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                      |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                5 |             17 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                5 |             17 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                3 |             18 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                |                4 |             18 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/cpu_tx_info[18]_i_1_n_0                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |             19 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q6[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                8 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q5[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                7 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q3[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q4[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q2[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q1[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_data[31]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_2                                                                                                                                                                                                                                                                         |                5 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q0[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rdata_q7[19]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             21 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/req_buf[17]                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               10 |             21 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |               11 |             22 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                                                                      |               10 |             22 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                7 |             23 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             24 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                       |                3 |             24 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_REMPTY_SCALAFIFO_to_ASFIFO_0/E[1]                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_4                                                                                                                                                                                                                                                                         |                6 |             24 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                6 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                7 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                       |                5 |             25 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                       |                6 |             26 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                       |                5 |             26 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/rx_data_d[31]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |                6 |             27 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |               12 |             27 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_9                                                                                                                                                                                                                                                                         |                8 |             28 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp1[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_9                                                                                                                                                                                                                                                                         |                9 |             28 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wptr[6]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_8                                                                                                                                                                                                                                                                         |                4 |             28 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/S_AXI_AREADY_I_reg_0[0]                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                7 |             28 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cdc_0/I_async_fifo_sys2tx_0/I_REMPTY_SCALAFIFO_to_ASFIFO_0/E[0]                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_4                                                                                                                                                                                                                                                                         |                8 |             28 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp3[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_8                                                                                                                                                                                                                                                                         |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                4 |             28 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                4 |             28 |
|  u_clk_gen_0/inst/clk_out3                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                               |                5 |             28 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             28 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_8                                                                                                                                                                                                                                                                         |               10 |             29 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp1[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_8                                                                                                                                                                                                                                                                         |                8 |             29 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp3[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_9                                                                                                                                                                                                                                                                         |                4 |             29 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/mem_wptr[6]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_9                                                                                                                                                                                                                                                                         |                4 |             29 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                5 |             29 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             29 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                8 |             29 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_1                                                                                                                                                                                                                                                                         |               13 |             30 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/rx_data_r[63]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_7                                                                                                                                                                                                                                                                         |               10 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                |                5 |             31 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_3                                                                                                                                                                                                                                                                         |                8 |             31 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                           |               10 |             32 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                                                         |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                  |               14 |             32 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/tx_cnt11                                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_5                                                                                                                                                                                                                                                                         |               10 |             32 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_slave/reg2_2                                                                                                                                                                                                                                                                                                                   | u_axi_slave/axis_wready_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_slave/reg3_3                                                                                                                                                                                                                                                                                                                   | u_axi_slave/axis_wready_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                6 |             32 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_slave/reg1_1                                                                                                                                                                                                                                                                                                                   | u_axi_slave/axis_wready_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_slave/reg_rden__0                                                                                                                                                                                                                                                                                                              | u_axi_slave/axis_wready_i_1_n_0                                                                                                                                                                                                                                                                                                                       |               11 |             32 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_slave/reg0_0                                                                                                                                                                                                                                                                                                                   | u_axi_slave/axis_wready_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                6 |             32 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                8 |             33 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_7                                                                                                                                                                                                                                                                         |               13 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                           |               10 |             34 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                       |               12 |             34 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_4                                                                                                                                                                                                                                                                         |                9 |             36 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_5                                                                                                                                                                                                                                                                         |                8 |             38 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/cpus_ack0                                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               15 |             38 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |                5 |             40 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/rx_data_r[63]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_6                                                                                                                                                                                                                                                                         |                9 |             41 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_0/ff1/q_reg_0                                                                                                                                                                                                                                                                         |               12 |             43 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               18 |             44 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/pop_wcmd                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                9 |             45 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                      |               18 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/pop_rcmd                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               11 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rcmd_q2[57]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               12 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rcmd_q3                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               11 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rcmd_q1[57]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               13 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wcmd_q3                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |                9 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wcmd_q1[57]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               14 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/rcmd_q0[57]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               14 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wcmd_q0[57]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               14 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wcmd_q2[57]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               14 |             46 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                       |               13 |             47 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               13 |             47 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/E[0]                                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               27 |             48 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/cpum_info[58]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               16 |             48 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               10 |             49 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             49 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             49 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |                9 |             49 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf1[57]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               16 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_cqbuf2[57]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               16 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/pop_rdcq                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               11 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_cqbuf0[57]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               11 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf0[57]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               10 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_cqbuf3                                                                                                                                                                                                                                                            | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               15 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               19 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf2[57]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               14 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s32m64_0/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                       |               18 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/rd_cqbuf3                                                                                                                                                                                                                                                            | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               16 |             50 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_cqbuf1[57]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               19 |             50 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_3                                                                                                                                                                                                                                                                         |               14 |             54 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/pop_wrcq                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               15 |             58 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/set_treq                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               14 |             59 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             61 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_2                                                                                                                                                                                                                                                                         |               11 |             61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i        |                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               27 |             63 |
|  u_clk_gen_0/inst/clk_out1                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_2                                                                                                                                                                                                                                                                         |               23 |             63 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_tmp0[71]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               21 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/u_wdata_buf_0/Q_REG[63]_i_1__0_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                       |               12 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_tmp3[71]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               13 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/p_1_in172_out                                                                                                                                                                                                                                                        | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               48 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/u_wdata_buf_0/Q_REG[71]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               17 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/wbe_tmp[127]_i_1_n_0                                                                                                                                                                                                                                                    | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               17 |             64 |
|  u_clk_gen_0/inst/clk_out1                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_1/ff1/q_reg_1                                                                                                                                                                                                                                                                         |               11 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_tmp2[71]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               18 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/u_rdata_buf_0/Q_REG[63]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |               15 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wdata_tmp1[71]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               19 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_pkt_0/wbe_tmp[63]_i_1_n_0                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               11 |             64 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             65 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/cpu_dbuf1[67]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               21 |             68 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/cpu_dbuf2                                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               31 |             68 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/cpu_dbuf0[67]_i_1_n_0                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               29 |             68 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp0[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_5                                                                                                                                                                                                                                                                         |               20 |             71 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/u_rx_fifo_0/Q_REG[71]_i_1__0_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                       |               12 |             72 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/afifo_wdata[71]_i_1_n_0                                                                                                                                                                                                                                                | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_0                                                                                                                                                                                                                                                                         |               21 |             72 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/data_tmp2[71]_i_1_n_0                                                                                                                                                                                                                                                  | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_6                                                                                                                                                                                                                                                                         |               22 |             72 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/afifo_wdata[71]_i_1_n_0                                                                                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               15 |             72 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               21 |             73 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_axi_dwidth_converter_s64m32_0/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               20 |             73 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/dbuf_full_reg_0[0]                                                                                                                                                                                                                                                   | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               23 |             75 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpum_ctrl_0/wsram_wr                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               16 |             78 |
|  u_axi_bus_m32_bridge_0/FPGA_PAD_IBUF_BUFG[35] | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_rx_ctrl_0/btchk_run                                                                                                                                                                                                                                                              | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_rst_gen_0/u_rst_sync_2/ff1/q_reg_4                                                                                                                                                                                                                                                                         |               18 |            101 |
|  u_clk_gen_0/inst/clk_out3                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                       |               24 |            103 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                                    |               30 |            110 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/pop_wrdq                                                                                                                                                                                                                                                             | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               35 |            132 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_dqbuf0[131]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               34 |            132 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_dqbuf1[131]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               33 |            132 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_dqbuf3[131]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               31 |            132 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_dqbuf4[131]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               36 |            132 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/cpus_wbe_pend17_out                                                                                                                                                                                                                                                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               34 |            132 |
|  u_clk_gen_0/inst/clk_out3                     | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_cpus_ctrl_0/wr_dqbuf2[131]_i_1_n_0                                                                                                                                                                                                                                               | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |               30 |            132 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      | u_axi_bus_m32_bridge_0/u_fbio_0/u_fbio_0/u_core_0/u_tx_pkt_0/q_reg                                                                                                                                                                                                                                                                                    |              198 |            612 |
|  u_clk_gen_0/inst/clk_out3                     |                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                       |              316 |           1298 |
+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


