`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/08/2024 03:48:02 AM
// Design Name: 
// Module Name: register_file
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module register_file(
    input logic             dr_mux,
    input logic             ld_reg,
    input logic             ld_data,
    input logic             sr1_mux,
    input logic     [2:0]   sr2,
    input logic     [15:0]  ir,
    
    output logic    [15:0]  sr1_out,
    output logic    [15:0]  sr2_out
    );
    
    // fill this out next, will make life less cancer
    
endmodule
