#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 25 20:30:59 2019
# Process ID: 4004
# Current directory: E:/vivado/light_stream2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12192 E:\vivado\light_stream2\light_stream2.xpr
# Log file: E:/vivado/light_stream2/vivado.log
# Journal file: E:/vivado/light_stream2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/light_stream2/light_stream2.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 20:31:44 2019...
o IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 809.832 ; gain = 193.383
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 25 20:39:55 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 20:40:56 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 20:42:27 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 25 20:45:35 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 20:46:38 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 20:48:02 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
ERROR: [VRFC 10-1491] unexpected EOF [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:163]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
ERROR: [VRFC 10-1491] unexpected EOF [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:163]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1883.316 ; gain = 14.891
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1926.961 ; gain = 0.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2027.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:60]
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'test_level' [E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2344.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'light_stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj light_stream_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/light_stream2/light_stream2.srcs/sources_1/new/light_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_stream
INFO: [VRFC 10-311] analyzing module light_stream1
INFO: [VRFC 10-311] analyzing module test_posedge
INFO: [VRFC 10-311] analyzing module test_edge
INFO: [VRFC 10-311] analyzing module cal_interval
INFO: [VRFC 10-311] analyzing module cal_level
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 451ed089fd6843c2be1134d1275605f8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot light_stream_behav xil_defaultlib.light_stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_posedge
Compiling module xil_defaultlib.test_edge
Compiling module xil_defaultlib.cal_level
Compiling module xil_defaultlib.cal_interval
Compiling module xil_defaultlib.light_stream1
Compiling module xil_defaultlib.light_stream
Compiling module xil_defaultlib.glbl
Built simulation snapshot light_stream_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/light_stream2/light_stream2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "light_stream_behav -key {Behavioral:sim_1:Functional:light_stream} -tclbatch {light_stream.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source light_stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'light_stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2344.680 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado/light_stream2/light_stream2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Apr 25 21:28:10 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 4
[Thu Apr 25 21:29:14 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 21:30:38 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 21:32:12 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.680 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado/light_stream2/light_stream2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Apr 25 21:35:12 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 21:36:13 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 21:37:44 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2953.281 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2953.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3077.449 ; gain = 732.770
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado/light_stream2/light_stream2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Apr 25 21:45:48 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 21:47:00 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/vivado/light_stream2/light_stream2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Apr 25 21:49:06 2019] Launched synth_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 21:50:00 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 21:51:29 2019] Launched impl_1...
Run output will be captured here: E:/vivado/light_stream2/light_stream2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {n25q64-3.3v-spi-x1_x2_x4}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
write_cfgmem  -format mcs -size 8 -interface SPIx1 -loadbit {up 0x00000000 "E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit" } -checksum -force -disablebitswap -file "E:/vivado/light_stream2/light_stream2.mcs"
Command: write_cfgmem -format mcs -size 8 -interface SPIx1 -loadbit {up 0x00000000 "E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit" } -checksum -force -disablebitswap -file E:/vivado/light_stream2/light_stream2.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit
Writing file E:/vivado/light_stream2/light_stream2.mcs
Writing log file E:/vivado/light_stream2/light_stream2.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX1
Size               8M
Start Address      0x00000000
End Address        0x007FFFFF
Checksum           0x5E3266E9
Fill Value         0xFF

Addr1         Addr2         Date                    File(s)                                                                Checksum
0x00000000    0x0021728B    Apr 25 21:52:30 2019    E:/vivado/light_stream2/light_stream2.runs/impl_1/light_stream1.bit    0x0003805D
File Checksum Total                                                                                                        0x0003805D
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
boot_hw_device  [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtoolstcl 44-664] Will wait up to 180 seconds for booting to complete.
INFO: [Labtools 27-32] Done pin status: HIGH
boot_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3189.844 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.FILES [list "E:/vivado/light_stream2/light_stream2.mcs" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a35t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
Mfg ID : 20   Memory Type : ba   Memory Capacity : 17   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:04 ; elapsed = 00:01:12 . Memory (MB): peak = 3189.844 ; gain = 0.000
endgroup
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project tube_test E:/vivado/tube_test -part xc7a35tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3192.047 ; gain = 0.000
file mkdir E:/vivado/tube_test/tube_test.srcs/sources_1/new
close [ open E:/vivado/tube_test/tube_test.srcs/sources_1/new/tube_test.v w ]
add_files E:/vivado/tube_test/tube_test.srcs/sources_1/new/tube_test.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Apr 25 22:34:26 2019] Launched synth_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Apr 25 22:35:12 2019] Launched impl_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3192.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

place_ports a B4
set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
place_ports b A4
place_ports c A3
place_ports d B1
place_ports dn0_k1 A1
place_ports dp B3
startgroup
set_property package_pin "" [get_ports [list  dn0_k1]]
place_ports e A1
endgroup
startgroup
set_property package_pin "" [get_ports [list  dp]]
place_ports f B3
endgroup
place_ports g B2
place_ports dn0_k1 G2
place_ports dp D5
set_property IOSTANDARD LVCMOS33 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list g]]
set_property IOSTANDARD LVCMOS33 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c]]
set_property IOSTANDARD LVCMOS33 [get_ports [list d]]
set_property IOSTANDARD LVCMOS33 [get_ports [list dn0_k1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list dp]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e]]
set_property IOSTANDARD LVCMOS33 [get_ports [list f]]
file mkdir E:/vivado/tube_test/tube_test.srcs/constrs_1/new
close [ open E:/vivado/tube_test/tube_test.srcs/constrs_1/new/tubu_test.xdc w ]
add_files -fileset constrs_1 E:/vivado/tube_test/tube_test.srcs/constrs_1/new/tubu_test.xdc
set_property target_constrs_file E:/vivado/tube_test/tube_test.srcs/constrs_1/new/tubu_test.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3192.047 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Apr 25 22:41:30 2019] Launched synth_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/synth_1/runme.log
[Thu Apr 25 22:41:30 2019] Launched impl_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/vivado/tube_test/tube_test.srcs/constrs_1/new/tubu_test.xdc]
Finished Parsing XDC File [E:/vivado/tube_test/tube_test.srcs/constrs_1/new/tubu_test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3192.047 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 25 22:44:27 2019] Launched synth_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Apr 25 22:47:09 2019] Launched impl_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 25 22:48:46 2019] Launched synth_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Apr 25 22:50:33 2019] Launched impl_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 22:53:04 2019] Launched impl_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {E:/vivado/tube_test/tube_test.runs/impl_1/tube_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/tube_test/tube_test.runs/impl_1/tube_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 25 22:55:15 2019] Launched synth_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Apr 25 22:56:53 2019] Launched impl_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 22:58:21 2019] Launched impl_1...
Run output will be captured here: E:/vivado/tube_test/tube_test.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/vivado/tube_test/tube_test.runs/impl_1/tube_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 23:01:46 2019...
