// Seed: 819751992
module module_0 (
    input wor id_0
    , id_10,
    output supply0 id_1,
    input wand id_2,
    output uwire id_3,
    output uwire id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8
);
  assign id_3 = 1;
  assign id_3 = id_8 == 1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri0 id_7
);
  assign id_4 = 1'b0;
  module_0(
      id_2, id_0, id_5, id_0, id_6, id_3, id_5, id_5, id_3
  );
endmodule
