# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T12_signedUnsignedTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T12_signedUnsignedTb
# -- Compiling architecture sim of T12_signedUnsignedTb
# 
# 
vsim -gui work.t12_signedunsignedtb
# vsim -gui work.t12_signedunsignedtb 
# Start time: 11:17:56 on Jun 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.t12_signedunsignedtb(sim)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/t12_signedunsignedtb/UnsCnt \
sim:/t12_signedunsignedtb/SigCnt
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T12_signedUnsignedTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity T12_SignedUnsignedTb
# -- Compiling architecture sim of T12_SignedUnsignedTb
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.t12_signedunsignedtb(sim)
