// Seed: 3420883424
module module_0 (
    input logic id_0,
    input id_1
);
  logic id_2;
  reg   id_3;
  always @(posedge 1) begin
    id_3 <= 1;
  end
  assign id_2 = 1'd0;
  logic id_4;
endmodule
