# SPDX-FileCopyrightText: 2025 Hugh Walsh
#
# SPDX-License-Identifier: MIT

# This file: src/abe/rad/rad_cdc_sync/__init__.py

"""RAD clock domain crossing synchronizer module.

This package contains the RTL implementation, formal verification, and
design verification testbench for the rad_cdc_sync (clock domain crossing
synchronizer) design.

Subpackages:
- rtl: RTL implementation (SystemVerilog)
- formal: Formal verification properties and tests
- dv: Design verification testbench (cocotb/pyuvm)
"""
