
---------- Begin Simulation Statistics ----------
final_tick                                40396379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228640                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   357041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.15                       # Real time elapsed on the host
host_tick_rate                              544814232                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16952983                       # Number of instructions simulated
sim_ops                                      26473531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040396                       # Number of seconds simulated
sim_ticks                                 40396379000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               78                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     78                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.079276                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149699                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469160                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2722                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           91                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       48080991                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.123773                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764210                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          257                       # TLB misses on write requests
system.cpu0.numCycles                        80792758                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32711767                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6952983                       # Number of instructions committed
system.cpu1.committedOps                     10110070                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.619856                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1348190                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1307553                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       252867                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    5037627                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        19653                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       66857000                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086060                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1615178                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          276                       # TLB misses on write requests
system.cpu1.numCycles                        80792660                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3514393     34.76%     34.78% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.78% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.80% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               752322      7.44%     42.24% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.24% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.24% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.24% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.25% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.25% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.26% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.26% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.29% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.42%     42.72% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               272197      2.69%     45.41% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           754404      7.46%     52.87% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4764653     47.13%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                10110070                       # Class of committed instruction
system.cpu1.tickCycles                       13935660                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       914944                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1830938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1003350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        12268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2006765                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          12268                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             278586                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       742624                       # Transaction distribution
system.membus.trans_dist::CleanEvict           172320                       # Transaction distribution
system.membus.trans_dist::ReadExReq            637408                       # Transaction distribution
system.membus.trans_dist::ReadExResp           637407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        278586                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2746931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2746931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2746931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    106151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    106151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               106151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            915994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  915994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              915994                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5138041500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4808018750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4690074                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4690074                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4690074                       # number of overall hits
system.cpu0.icache.overall_hits::total        4690074                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        74072                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         74072                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        74072                       # number of overall misses
system.cpu0.icache.overall_misses::total        74072                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1957792500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1957792500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1957792500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1957792500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764146                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764146                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764146                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764146                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015548                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015548                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015548                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015548                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26430.938816                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26430.938816                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26430.938816                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26430.938816                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74056                       # number of writebacks
system.cpu0.icache.writebacks::total            74056                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74072                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74072                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74072                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74072                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1883720500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1883720500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1883720500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1883720500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015548                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015548                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015548                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015548                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25430.938816                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25430.938816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25430.938816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25430.938816                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74056                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4690074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4690074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        74072                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        74072                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1957792500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1957792500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764146                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764146                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015548                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015548                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26430.938816                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26430.938816                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74072                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74072                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1883720500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1883720500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015548                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015548                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25430.938816                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25430.938816                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999662                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764146                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74072                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.317772                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999662                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38187240                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38187240                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810203                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810203                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810260                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810260                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290620                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290620                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290677                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290677                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  25030187000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25030187000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  25030187000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25030187000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100937                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100937                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138336                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138336                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138356                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138356                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86126.856376                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86126.856376                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86109.967421                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86109.967421                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       120658                       # number of writebacks
system.cpu0.dcache.writebacks::total           120658                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10304                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10304                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10304                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10304                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280316                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280373                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280373                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  23998670000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  23998670000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  24002698500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  24002698500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85612.915424                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85612.915424                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85609.878626                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85609.878626                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280357                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192710                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192710                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269901                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  23456447000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23456447000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462611                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462611                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184534                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184534                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86907.595748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86907.595748                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  23086789000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  23086789000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183529                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86006.418782                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86006.418782                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617493                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617493                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20719                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1573740000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1573740000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032464                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032464                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75956.368551                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75956.368551                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8834                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8834                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    911881000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    911881000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76725.368111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76725.368111                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      4028500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4028500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 70675.438596                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 70675.438596                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999683                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090633                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.456613                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999683                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087869                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087869                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1603998                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1603998                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1603998                       # number of overall hits
system.cpu1.icache.overall_hits::total        1603998                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11113                       # number of overall misses
system.cpu1.icache.overall_misses::total        11113                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    274969500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    274969500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    274969500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    274969500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1615111                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1615111                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1615111                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1615111                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006881                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006881                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006881                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006881                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24743.048682                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24743.048682                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24743.048682                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24743.048682                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11097                       # number of writebacks
system.cpu1.icache.writebacks::total            11097                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11113                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11113                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    263856500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    263856500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    263856500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    263856500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006881                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006881                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006881                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006881                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23743.048682                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23743.048682                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23743.048682                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23743.048682                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11097                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1603998                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1603998                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    274969500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    274969500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1615111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1615111                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24743.048682                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24743.048682                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    263856500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    263856500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23743.048682                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23743.048682                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999646                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1615111                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11113                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           145.335283                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999646                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12932001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12932001                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5066284                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5066284                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5066284                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5066284                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1015013                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1015013                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1015013                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1015013                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  69220184500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  69220184500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  69220184500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  69220184500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6081297                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6081297                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6081297                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6081297                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166907                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166907                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166907                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166907                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68196.352658                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68196.352658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68196.352658                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68196.352658                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       631097                       # number of writebacks
system.cpu1.dcache.writebacks::total           631097                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       377156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       377156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       377156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       377156                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637857                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637857                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637857                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637857                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54762281500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54762281500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54762281500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54762281500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104888                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85853.540057                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85853.540057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85853.540057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85853.540057                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637840                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1044879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044879                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    333866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    333866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1054253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1054253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008892                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35616.172392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35616.172392                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    310628000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    310628000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.008575                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008575                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34361.504425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34361.504425                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4021405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4021405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1005639                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1005639                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68886318500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68886318500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5027044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5027044                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200046                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200046                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68500.046736                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68500.046736                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       376822                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       376822                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       628817                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       628817                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  54451653500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  54451653500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86593.799945                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86593.799945                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999668                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5704140                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637856                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.942677                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999668                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         49288232                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        49288232                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               62162                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                8193                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7729                       # number of demand (read+write) hits
system.l2.demand_hits::total                    87421                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              62162                       # number of overall hits
system.l2.overall_hits::.cpu0.data               8193                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9337                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7729                       # number of overall hits
system.l2.overall_hits::total                   87421                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11910                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            272180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            630128                       # number of demand (read+write) misses
system.l2.demand_misses::total                 915994                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11910                       # number of overall misses
system.l2.overall_misses::.cpu0.data           272180                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1776                       # number of overall misses
system.l2.overall_misses::.cpu1.data           630128                       # number of overall misses
system.l2.overall_misses::total                915994                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1050559500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  23488600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53720073000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      78403199000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1050559500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  23488600500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143966000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53720073000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     78403199000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637857                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1003415                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637857                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1003415                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.160790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.970778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.159813                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987883                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.912877                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.160790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.970778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.159813                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987883                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.912877                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88208.186398                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86298.039900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81061.936937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85252.635972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85593.572665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88208.186398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86298.039900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81061.936937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85252.635972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85593.572665                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              742624                       # number of writebacks
system.l2.writebacks::total                    742624                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        11910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       272180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       630128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            915994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       272180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       630128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           915994                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    931459500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  20766800500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    126206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47418803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69243269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    931459500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  20766800500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    126206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47418803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69243269000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.160790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.970778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.159813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.987883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.912877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.160790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.970778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.159813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.987883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.912877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78208.186398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76298.039900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71061.936937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75252.651842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75593.583582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78208.186398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76298.039900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71061.936937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75252.651842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75593.583582                       # average overall mshr miss latency
system.l2.replacements                         924797                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       751755                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           751755                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       751755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       751755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        85153                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            85153                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        85153                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        85153                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2415                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2415                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3294                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          10003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         627405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              637408                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    872455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  53490948000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54363403000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       628817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            640702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.841649                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87219.334200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85257.446147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85288.234537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        10003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       627405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         637408                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    772425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  47216908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47989333000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.841649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77219.334200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75257.462086                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75288.250226                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         62162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11910                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1050559500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143966000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1194525500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          85185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.160790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.159813                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.160662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88208.186398                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81061.936937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87280.834429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    931459500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    126206000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1057665500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.160790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.159813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78208.186398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71061.936937                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77280.834429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       262177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          264900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  22616145500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    229125000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22845270500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.976494                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.301217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954498                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86262.889193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84144.326111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86241.111740                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       262177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       264900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  19994375500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    201895000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20196270500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.976494                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.301217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.954498                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76262.889193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 74144.326111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76241.111740                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.176008                       # Cycle average of tags in use
system.l2.tags.total_refs                     2004349                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    925821                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.164942                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.649741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.777328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      123.257847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.085692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      876.405400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.120369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.855865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999195                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          803                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16979941                       # Number of tag accesses
system.l2.tags.data_accesses                 16979941                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        762240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      17419520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        113664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40328192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           58623616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       762240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       113664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        875904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47527936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47527936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         272180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         630128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              915994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       742624                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             742624                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18869018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        431214887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2813718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        998312052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1451209674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18869018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2813718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21682735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1176539511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1176539511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1176539511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18869018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       431214887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2813718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       998312052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2627749185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    742609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    272003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    630107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000194744500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46179                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46179                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2429861                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             697691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      915994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     742624                       # Number of write requests accepted
system.mem_ctrls.readBursts                    915994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   742624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             72287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            101693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             72309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            71350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             52635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             52947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            52170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41168                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14248736250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4578980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             31419911250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15558.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34308.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   804923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  684275                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                915994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               742624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  498122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  338294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   78364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  52351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  47788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    627.374554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   405.357514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.153868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31394     18.56%     18.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23124     13.67%     32.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8678      5.13%     37.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7103      4.20%     41.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5322      3.15%     44.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5496      3.25%     47.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4922      2.91%     50.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4475      2.65%     53.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        78658     46.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169172                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.831092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.294713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.293430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          46056     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            56      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            14      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           15      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46179                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.080405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.073646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.497829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44709     96.82%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              423      0.92%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              302      0.65%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              403      0.87%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              248      0.54%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               80      0.17%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46179                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               58610944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47524928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                58623616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47527936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1450.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1176.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1451.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1176.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40396364000                       # Total gap between requests
system.mem_ctrls.avgGap                      24355.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       762240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     17408192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       113664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40326848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47524928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18869017.938464235514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 430934465.685649693012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2813717.536415825598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 998278781.372954130173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1176465049.008476734161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       272180                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       630128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       742624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    439835750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   9497751500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     53354000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21428970000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1016583157000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36929.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34895.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30041.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34007.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1368906.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            594640620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            316051395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3214742160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1937335140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3188752320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17283725820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        957493440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27492740895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        680.574387                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2174523250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1348880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36872975750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            613268880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            325956345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3324041280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1938916800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3188752320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17326655940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        921341760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27638933325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        684.193336                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2107558000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1348880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36939941000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            362713                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1494379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        85153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          348615                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           640702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          640701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         85185                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       222200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1913553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3010179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9480192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     25665984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     81212992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              117780608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          924797                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47527936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1928212                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006362                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.079510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1915944     99.36%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12268      0.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1928212                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1840290500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         957081402                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16676984                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420588442                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111167878                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40396379000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
