
Basic_State_Machine_Embedded.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008410  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08008598  08008598  00018598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086e0  080086e0  000218a8  2**0
                  CONTENTS
  4 .ARM          00000000  080086e0  080086e0  000218a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080086e0  080086e0  000218a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086e0  080086e0  000186e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080086e4  080086e4  000186e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000018a8  20000000  080086e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000175c  200018a8  08009f90  000218a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003004  08009f90  00023004  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000218a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b99  00000000  00000000  000218d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000358a  00000000  00000000  00038471  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  0003ba00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013b0  00000000  00000000  0003cf08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001974e  00000000  00000000  0003e2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b47  00000000  00000000  00057a06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094cde  00000000  00000000  0007154d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010622b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005948  00000000  00000000  0010627c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200018a8 	.word	0x200018a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008580 	.word	0x08008580

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200018ac 	.word	0x200018ac
 80001c4:	08008580 	.word	0x08008580

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <strlen>:
 80001dc:	4603      	mov	r3, r0
 80001de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e2:	2a00      	cmp	r2, #0
 80001e4:	d1fb      	bne.n	80001de <strlen+0x2>
 80001e6:	1a18      	subs	r0, r3, r0
 80001e8:	3801      	subs	r0, #1
 80001ea:	4770      	bx	lr

080001ec <Save_delay>:
 					Entry_flag;

 uint8_t Receive_Buffer[255];

 void Save_delay(void)
 {
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 	for(int i=0;i<=500000;i++)
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
 80001f6:	e002      	b.n	80001fe <Save_delay+0x12>
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	3301      	adds	r3, #1
 80001fc:	607b      	str	r3, [r7, #4]
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4a04      	ldr	r2, [pc, #16]	; (8000214 <Save_delay+0x28>)
 8000202:	4293      	cmp	r3, r2
 8000204:	ddf8      	ble.n	80001f8 <Save_delay+0xc>
 	{

 	}
 }
 8000206:	bf00      	nop
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	0007a120 	.word	0x0007a120

08000218 <Manual_delay>:

void Manual_delay(void)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
	for(int i=0;i<=50000;i++)
 800021e:	2300      	movs	r3, #0
 8000220:	607b      	str	r3, [r7, #4]
 8000222:	e002      	b.n	800022a <Manual_delay+0x12>
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	3301      	adds	r3, #1
 8000228:	607b      	str	r3, [r7, #4]
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	f24c 3250 	movw	r2, #50000	; 0xc350
 8000230:	4293      	cmp	r3, r2
 8000232:	ddf7      	ble.n	8000224 <Manual_delay+0xc>
	{

	}
}
 8000234:	bf00      	nop
 8000236:	bf00      	nop
 8000238:	370c      	adds	r7, #12
 800023a:	46bd      	mov	sp, r7
 800023c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000240:	4770      	bx	lr
	...

08000244 <Lan_Interrupt_Service>:

void Lan_Interrupt_Service(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	if(getSn_IR(0) & (1 << 2))
 8000248:	f44f 7002 	mov.w	r0, #520	; 0x208
 800024c:	f002 fd36 	bl	8002cbc <WIZCHIP_READ>
 8000250:	4603      	mov	r3, r0
 8000252:	f003 0304 	and.w	r3, r3, #4
 8000256:	2b00      	cmp	r3, #0
 8000258:	d00f      	beq.n	800027a <Lan_Interrupt_Service+0x36>
	{
		recv(0,Receive_Buffer,255);
 800025a:	22ff      	movs	r2, #255	; 0xff
 800025c:	4913      	ldr	r1, [pc, #76]	; (80002ac <Lan_Interrupt_Service+0x68>)
 800025e:	2000      	movs	r0, #0
 8000260:	f001 ff16 	bl	8002090 <recv>
//		if(Receive_Buffer==PING_ACK_CMD)
//		{
//			//Set State Idle State
//		}

		memset(Receive_Buffer,0,sizeof Receive_Buffer);// clear the receiving buffer
 8000264:	22ff      	movs	r2, #255	; 0xff
 8000266:	2100      	movs	r1, #0
 8000268:	4810      	ldr	r0, [pc, #64]	; (80002ac <Lan_Interrupt_Service+0x68>)
 800026a:	f008 f831 	bl	80082d0 <memset>
		setSn_IR(0, 0x04);
 800026e:	2104      	movs	r1, #4
 8000270:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000274:	f002 fd6e 	bl	8002d54 <WIZCHIP_WRITE>

	else
	{
		setSn_IR(0, 0x1F);/// decimal 31 .. for more info check W5500 datasheet, Page 48
	}
}
 8000278:	e015      	b.n	80002a6 <Lan_Interrupt_Service+0x62>
	else if(getSn_IR(0) & (1 << 1))
 800027a:	f44f 7002 	mov.w	r0, #520	; 0x208
 800027e:	f002 fd1d 	bl	8002cbc <WIZCHIP_READ>
 8000282:	4603      	mov	r3, r0
 8000284:	f003 0302 	and.w	r3, r3, #2
 8000288:	2b00      	cmp	r3, #0
 800028a:	d007      	beq.n	800029c <Lan_Interrupt_Service+0x58>
		Ethernet_Connect();
 800028c:	f000 fc3c 	bl	8000b08 <Ethernet_Connect>
		setSn_IR(0, 0x02);
 8000290:	2102      	movs	r1, #2
 8000292:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000296:	f002 fd5d 	bl	8002d54 <WIZCHIP_WRITE>
}
 800029a:	e004      	b.n	80002a6 <Lan_Interrupt_Service+0x62>
		setSn_IR(0, 0x1F);/// decimal 31 .. for more info check W5500 datasheet, Page 48
 800029c:	211f      	movs	r1, #31
 800029e:	f44f 7002 	mov.w	r0, #520	; 0x208
 80002a2:	f002 fd57 	bl	8002d54 <WIZCHIP_WRITE>
}
 80002a6:	bf00      	nop
 80002a8:	bd80      	pop	{r7, pc}
 80002aa:	bf00      	nop
 80002ac:	200018e4 	.word	0x200018e4

080002b0 <WR_Interrupt_Service>:

void WR_Interrupt_Service(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,WR_TRIG_LED_Pin,GPIO_PIN_SET);
 80002b4:	2201      	movs	r2, #1
 80002b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002be:	f003 ffc5 	bl	800424c <HAL_GPIO_WritePin>
	Manual_delay();
 80002c2:	f7ff ffa9 	bl	8000218 <Manual_delay>
	HAL_GPIO_WritePin(GPIOA,WR_TRIG_LED_Pin,GPIO_PIN_RESET);
 80002c6:	2200      	movs	r2, #0
 80002c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002d0:	f003 ffbc 	bl	800424c <HAL_GPIO_WritePin>
	WR_Counts++;
 80002d4:	4b25      	ldr	r3, [pc, #148]	; (800036c <WR_Interrupt_Service+0xbc>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	3301      	adds	r3, #1
 80002da:	4a24      	ldr	r2, [pc, #144]	; (800036c <WR_Interrupt_Service+0xbc>)
 80002dc:	6013      	str	r3, [r2, #0]
	if(Lt_Rt_flag==0)
 80002de:	4b24      	ldr	r3, [pc, #144]	; (8000370 <WR_Interrupt_Service+0xc0>)
 80002e0:	881b      	ldrh	r3, [r3, #0]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d121      	bne.n	800032a <WR_Interrupt_Service+0x7a>
	{
		switch(WR_Counts)
 80002e6:	4b21      	ldr	r3, [pc, #132]	; (800036c <WR_Interrupt_Service+0xbc>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d002      	beq.n	80002f4 <WR_Interrupt_Service+0x44>
 80002ee:	2b02      	cmp	r3, #2
 80002f0:	d00d      	beq.n	800030e <WR_Interrupt_Service+0x5e>
 80002f2:	e01b      	b.n	800032c <WR_Interrupt_Service+0x7c>
		{
		case(1):
				//send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
		        Timer2_Start();
 80002f4:	f000 fcce 	bl	8000c94 <Timer2_Start>
				WR_Instant=Timer2_GetTimer();
 80002f8:	f000 fd1e 	bl	8000d38 <Timer2_GetTimer>
 80002fc:	4603      	mov	r3, r0
 80002fe:	461a      	mov	r2, r3
 8000300:	4b1c      	ldr	r3, [pc, #112]	; (8000374 <WR_Interrupt_Service+0xc4>)
 8000302:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WR_Ring,&WR_Instant);
 8000304:	491b      	ldr	r1, [pc, #108]	; (8000374 <WR_Interrupt_Service+0xc4>)
 8000306:	481c      	ldr	r0, [pc, #112]	; (8000378 <WR_Interrupt_Service+0xc8>)
 8000308:	f001 fad4 	bl	80018b4 <RingWriteElement>
				break;
 800030c:	e00e      	b.n	800032c <WR_Interrupt_Service+0x7c>
		case(2):
				send(0, (uint8_t *)GRAB_START_CMD,strlen(GRAB_START_CMD));
 800030e:	220b      	movs	r2, #11
 8000310:	491a      	ldr	r1, [pc, #104]	; (800037c <WR_Interrupt_Service+0xcc>)
 8000312:	2000      	movs	r0, #0
 8000314:	f001 fdc2 	bl	8001e9c <send>
				Entry_flag=1;
 8000318:	4b19      	ldr	r3, [pc, #100]	; (8000380 <WR_Interrupt_Service+0xd0>)
 800031a:	2201      	movs	r2, #1
 800031c:	801a      	strh	r2, [r3, #0]
				Rt_Lt_flag=1;
 800031e:	4b19      	ldr	r3, [pc, #100]	; (8000384 <WR_Interrupt_Service+0xd4>)
 8000320:	2201      	movs	r2, #1
 8000322:	801a      	strh	r2, [r3, #0]
				Timer6_Start();
 8000324:	f000 fcc0 	bl	8000ca8 <Timer6_Start>
				break;
 8000328:	e000      	b.n	800032c <WR_Interrupt_Service+0x7c>
		}
	}
 800032a:	bf00      	nop

	if(Entry_flag==1)
 800032c:	4b14      	ldr	r3, [pc, #80]	; (8000380 <WR_Interrupt_Service+0xd0>)
 800032e:	881b      	ldrh	r3, [r3, #0]
 8000330:	2b01      	cmp	r3, #1
 8000332:	d109      	bne.n	8000348 <WR_Interrupt_Service+0x98>
	{
		WR_Instant=Timer2_GetTimer();
 8000334:	f000 fd00 	bl	8000d38 <Timer2_GetTimer>
 8000338:	4603      	mov	r3, r0
 800033a:	461a      	mov	r2, r3
 800033c:	4b0d      	ldr	r3, [pc, #52]	; (8000374 <WR_Interrupt_Service+0xc4>)
 800033e:	601a      	str	r2, [r3, #0]
		RingWriteElement(&WR_Ring,&WR_Instant);
 8000340:	490c      	ldr	r1, [pc, #48]	; (8000374 <WR_Interrupt_Service+0xc4>)
 8000342:	480d      	ldr	r0, [pc, #52]	; (8000378 <WR_Interrupt_Service+0xc8>)
 8000344:	f001 fab6 	bl	80018b4 <RingWriteElement>
	}

	if(count<=TIMEOOUTPERIOD  || WR_Counts>=2 )
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <WR_Interrupt_Service+0xd8>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	2b78      	cmp	r3, #120	; 0x78
 800034e:	d903      	bls.n	8000358 <WR_Interrupt_Service+0xa8>
 8000350:	4b06      	ldr	r3, [pc, #24]	; (800036c <WR_Interrupt_Service+0xbc>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d906      	bls.n	8000366 <WR_Interrupt_Service+0xb6>
	{
		Timer6_Stop();
 8000358:	f000 fcb2 	bl	8000cc0 <Timer6_Stop>
		count=0;
 800035c:	4b0a      	ldr	r3, [pc, #40]	; (8000388 <WR_Interrupt_Service+0xd8>)
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 8000362:	f000 fca1 	bl	8000ca8 <Timer6_Start>
	}
}
 8000366:	bf00      	nop
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	200018c4 	.word	0x200018c4
 8000370:	200018dc 	.word	0x200018dc
 8000374:	200018d0 	.word	0x200018d0
 8000378:	20002784 	.word	0x20002784
 800037c:	08008598 	.word	0x08008598
 8000380:	200018e0 	.word	0x200018e0
 8000384:	200018de 	.word	0x200018de
 8000388:	20001cfc 	.word	0x20001cfc

0800038c <FCT_Interrupt_Service>:


void FCT_Interrupt_Service(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC,FCT_TRIG_LED_Pin,GPIO_PIN_SET);
 8000390:	2201      	movs	r2, #1
 8000392:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000396:	4871      	ldr	r0, [pc, #452]	; (800055c <FCT_Interrupt_Service+0x1d0>)
 8000398:	f003 ff58 	bl	800424c <HAL_GPIO_WritePin>
	Manual_delay();
 800039c:	f7ff ff3c 	bl	8000218 <Manual_delay>
	HAL_GPIO_WritePin(GPIOC,FCT_TRIG_LED_Pin,GPIO_PIN_RESET);
 80003a0:	2200      	movs	r2, #0
 80003a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003a6:	486d      	ldr	r0, [pc, #436]	; (800055c <FCT_Interrupt_Service+0x1d0>)
 80003a8:	f003 ff50 	bl	800424c <HAL_GPIO_WritePin>
	FCT_Counts++;
 80003ac:	4b6c      	ldr	r3, [pc, #432]	; (8000560 <FCT_Interrupt_Service+0x1d4>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	3301      	adds	r3, #1
 80003b2:	4a6b      	ldr	r2, [pc, #428]	; (8000560 <FCT_Interrupt_Service+0x1d4>)
 80003b4:	6013      	str	r3, [r2, #0]
	if(Lt_Rt_flag==1)
 80003b6:	4b6b      	ldr	r3, [pc, #428]	; (8000564 <FCT_Interrupt_Service+0x1d8>)
 80003b8:	881b      	ldrh	r3, [r3, #0]
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d15c      	bne.n	8000478 <FCT_Interrupt_Service+0xec>
	{
		FCT_Instant=Timer2_GetTimer();
 80003be:	f000 fcbb 	bl	8000d38 <Timer2_GetTimer>
 80003c2:	4603      	mov	r3, r0
 80003c4:	461a      	mov	r2, r3
 80003c6:	4b68      	ldr	r3, [pc, #416]	; (8000568 <FCT_Interrupt_Service+0x1dc>)
 80003c8:	601a      	str	r2, [r3, #0]
		RingWriteElement(&FCT_Ring,&FCT_Instant);
 80003ca:	4967      	ldr	r1, [pc, #412]	; (8000568 <FCT_Interrupt_Service+0x1dc>)
 80003cc:	4867      	ldr	r0, [pc, #412]	; (800056c <FCT_Interrupt_Service+0x1e0>)
 80003ce:	f001 fa71 	bl	80018b4 <RingWriteElement>

		//HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_RESET);//test
		//Laser ON
		HAL_GPIO_WritePin(GPIOA,LA_TRIG_LED_Pin,GPIO_PIN_SET);
 80003d2:	2201      	movs	r2, #1
 80003d4:	2110      	movs	r1, #16
 80003d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003da:	f003 ff37 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,LA_OP_Pin,GPIO_PIN_RESET);
 80003de:	2200      	movs	r2, #0
 80003e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003e4:	4862      	ldr	r0, [pc, #392]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 80003e6:	f003 ff31 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LA_OP1_Pin,GPIO_PIN_RESET);
 80003ea:	2200      	movs	r2, #0
 80003ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003f4:	f003 ff2a 	bl	800424c <HAL_GPIO_WritePin>
		Manual_delay();
 80003f8:	f7ff ff0e 	bl	8000218 <Manual_delay>

		//Camera ON
		HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2180      	movs	r1, #128	; 0x80
 8000400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000404:	f003 ff22 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_SET);
 8000408:	2201      	movs	r2, #1
 800040a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800040e:	4858      	ldr	r0, [pc, #352]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 8000410:	f003 ff1c 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_SET);
 8000414:	2201      	movs	r2, #1
 8000416:	f44f 7180 	mov.w	r1, #256	; 0x100
 800041a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800041e:	f003 ff15 	bl	800424c <HAL_GPIO_WritePin>
		//HAL_Delay(200);

		//Camera OFF
		//Manual_delay();
		Manual_delay();
 8000422:	f7ff fef9 	bl	8000218 <Manual_delay>
		HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_RESET);
 8000426:	2200      	movs	r2, #0
 8000428:	2180      	movs	r1, #128	; 0x80
 800042a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800042e:	f003 ff0d 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_RESET);
 8000432:	2200      	movs	r2, #0
 8000434:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000438:	484d      	ldr	r0, [pc, #308]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 800043a:	f003 ff07 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000444:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000448:	f003 ff00 	bl	800424c <HAL_GPIO_WritePin>
		Manual_delay();
 800044c:	f7ff fee4 	bl	8000218 <Manual_delay>

		//Laser OFF
		HAL_GPIO_WritePin(GPIOA,LA_TRIG_LED_Pin,GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2110      	movs	r1, #16
 8000454:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000458:	f003 fef8 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,LA_OP_Pin,GPIO_PIN_SET);
 800045c:	2201      	movs	r2, #1
 800045e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000462:	4843      	ldr	r0, [pc, #268]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 8000464:	f003 fef2 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LA_OP1_Pin,GPIO_PIN_SET);
 8000468:	2201      	movs	r2, #1
 800046a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800046e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000472:	f003 feeb 	bl	800424c <HAL_GPIO_WritePin>
 8000476:	e05f      	b.n	8000538 <FCT_Interrupt_Service+0x1ac>

	}
	else if(Rt_Lt_flag==1)
 8000478:	4b3e      	ldr	r3, [pc, #248]	; (8000574 <FCT_Interrupt_Service+0x1e8>)
 800047a:	881b      	ldrh	r3, [r3, #0]
 800047c:	2b01      	cmp	r3, #1
 800047e:	d15b      	bne.n	8000538 <FCT_Interrupt_Service+0x1ac>
	{
		FCT_Instant=Timer2_GetTimer();
 8000480:	f000 fc5a 	bl	8000d38 <Timer2_GetTimer>
 8000484:	4603      	mov	r3, r0
 8000486:	461a      	mov	r2, r3
 8000488:	4b37      	ldr	r3, [pc, #220]	; (8000568 <FCT_Interrupt_Service+0x1dc>)
 800048a:	601a      	str	r2, [r3, #0]
		RingWriteElement(&FCT_Ring,&FCT_Instant);
 800048c:	4936      	ldr	r1, [pc, #216]	; (8000568 <FCT_Interrupt_Service+0x1dc>)
 800048e:	4837      	ldr	r0, [pc, #220]	; (800056c <FCT_Interrupt_Service+0x1e0>)
 8000490:	f001 fa10 	bl	80018b4 <RingWriteElement>

		//HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_RESET);//test
		//Laser ON
		HAL_GPIO_WritePin(GPIOA,LA_TRIG_LED_Pin,GPIO_PIN_SET);
 8000494:	2201      	movs	r2, #1
 8000496:	2110      	movs	r1, #16
 8000498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800049c:	f003 fed6 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,LA_OP_Pin,GPIO_PIN_RESET);
 80004a0:	2200      	movs	r2, #0
 80004a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004a6:	4832      	ldr	r0, [pc, #200]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 80004a8:	f003 fed0 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LA_OP1_Pin,GPIO_PIN_RESET);
 80004ac:	2200      	movs	r2, #0
 80004ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004b6:	f003 fec9 	bl	800424c <HAL_GPIO_WritePin>
		Manual_delay();
 80004ba:	f7ff fead 	bl	8000218 <Manual_delay>

		//Camera ON
		HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004c6:	f003 fec1 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_SET);
 80004ca:	2201      	movs	r2, #1
 80004cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004d0:	4827      	ldr	r0, [pc, #156]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 80004d2:	f003 febb 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_SET);
 80004d6:	2201      	movs	r2, #1
 80004d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004e0:	f003 feb4 	bl	800424c <HAL_GPIO_WritePin>
		//HAL_Delay(200);

		//Camera OFF
		//Manual_delay();
		Manual_delay();
 80004e4:	f7ff fe98 	bl	8000218 <Manual_delay>
		HAL_GPIO_WritePin(GPIOA,CA_TRIG_LED_Pin,GPIO_PIN_RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2180      	movs	r1, #128	; 0x80
 80004ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004f0:	f003 feac 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,CA_OP_Pin,GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004fa:	481d      	ldr	r0, [pc, #116]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 80004fc:	f003 fea6 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,CA_OP1_Pin,GPIO_PIN_RESET);
 8000500:	2200      	movs	r2, #0
 8000502:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000506:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800050a:	f003 fe9f 	bl	800424c <HAL_GPIO_WritePin>
		Manual_delay();
 800050e:	f7ff fe83 	bl	8000218 <Manual_delay>

		//Laser OFF
		HAL_GPIO_WritePin(GPIOA,LA_TRIG_LED_Pin,GPIO_PIN_RESET);
 8000512:	2200      	movs	r2, #0
 8000514:	2110      	movs	r1, #16
 8000516:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800051a:	f003 fe97 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,LA_OP_Pin,GPIO_PIN_SET);
 800051e:	2201      	movs	r2, #1
 8000520:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000524:	4812      	ldr	r0, [pc, #72]	; (8000570 <FCT_Interrupt_Service+0x1e4>)
 8000526:	f003 fe91 	bl	800424c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA,LA_OP1_Pin,GPIO_PIN_SET);
 800052a:	2201      	movs	r2, #1
 800052c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000530:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000534:	f003 fe8a 	bl	800424c <HAL_GPIO_WritePin>
	}

	if(count<=TIMEOOUTPERIOD  || FCT_Counts>=2 )
 8000538:	4b0f      	ldr	r3, [pc, #60]	; (8000578 <FCT_Interrupt_Service+0x1ec>)
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	2b78      	cmp	r3, #120	; 0x78
 800053e:	d903      	bls.n	8000548 <FCT_Interrupt_Service+0x1bc>
 8000540:	4b07      	ldr	r3, [pc, #28]	; (8000560 <FCT_Interrupt_Service+0x1d4>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2b01      	cmp	r3, #1
 8000546:	d906      	bls.n	8000556 <FCT_Interrupt_Service+0x1ca>
	{
		Timer6_Stop();
 8000548:	f000 fbba 	bl	8000cc0 <Timer6_Stop>
		count=0;
 800054c:	4b0a      	ldr	r3, [pc, #40]	; (8000578 <FCT_Interrupt_Service+0x1ec>)
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 8000552:	f000 fba9 	bl	8000ca8 <Timer6_Start>
	}

}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	48000800 	.word	0x48000800
 8000560:	200018c8 	.word	0x200018c8
 8000564:	200018dc 	.word	0x200018dc
 8000568:	200018d8 	.word	0x200018d8
 800056c:	200027a4 	.word	0x200027a4
 8000570:	48000400 	.word	0x48000400
 8000574:	200018de 	.word	0x200018de
 8000578:	20001cfc 	.word	0x20001cfc

0800057c <WL_Interrupt_Service>:

void WL_Interrupt_Service(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,WL_TRIG_LED_Pin,GPIO_PIN_SET);
 8000580:	2201      	movs	r2, #1
 8000582:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000586:	482b      	ldr	r0, [pc, #172]	; (8000634 <WL_Interrupt_Service+0xb8>)
 8000588:	f003 fe60 	bl	800424c <HAL_GPIO_WritePin>
	Manual_delay();
 800058c:	f7ff fe44 	bl	8000218 <Manual_delay>
	HAL_GPIO_WritePin(GPIOB,WL_TRIG_LED_Pin,GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000596:	4827      	ldr	r0, [pc, #156]	; (8000634 <WL_Interrupt_Service+0xb8>)
 8000598:	f003 fe58 	bl	800424c <HAL_GPIO_WritePin>
	WL_Counts++;
 800059c:	4b26      	ldr	r3, [pc, #152]	; (8000638 <WL_Interrupt_Service+0xbc>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	3301      	adds	r3, #1
 80005a2:	4a25      	ldr	r2, [pc, #148]	; (8000638 <WL_Interrupt_Service+0xbc>)
 80005a4:	6013      	str	r3, [r2, #0]
	if(Rt_Lt_flag==0)
 80005a6:	4b25      	ldr	r3, [pc, #148]	; (800063c <WL_Interrupt_Service+0xc0>)
 80005a8:	881b      	ldrh	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d121      	bne.n	80005f2 <WL_Interrupt_Service+0x76>
	{
		switch(WL_Counts)
 80005ae:	4b22      	ldr	r3, [pc, #136]	; (8000638 <WL_Interrupt_Service+0xbc>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d002      	beq.n	80005bc <WL_Interrupt_Service+0x40>
 80005b6:	2b02      	cmp	r3, #2
 80005b8:	d00d      	beq.n	80005d6 <WL_Interrupt_Service+0x5a>
 80005ba:	e01b      	b.n	80005f4 <WL_Interrupt_Service+0x78>
		{
		case(1):
				//send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
				Timer2_Start();
 80005bc:	f000 fb6a 	bl	8000c94 <Timer2_Start>
				WL_Instant=Timer2_GetTimer();
 80005c0:	f000 fbba 	bl	8000d38 <Timer2_GetTimer>
 80005c4:	4603      	mov	r3, r0
 80005c6:	461a      	mov	r2, r3
 80005c8:	4b1d      	ldr	r3, [pc, #116]	; (8000640 <WL_Interrupt_Service+0xc4>)
 80005ca:	601a      	str	r2, [r3, #0]
				RingWriteElement(&WL_Ring,&WL_Instant);
 80005cc:	491c      	ldr	r1, [pc, #112]	; (8000640 <WL_Interrupt_Service+0xc4>)
 80005ce:	481d      	ldr	r0, [pc, #116]	; (8000644 <WL_Interrupt_Service+0xc8>)
 80005d0:	f001 f970 	bl	80018b4 <RingWriteElement>
				break;
 80005d4:	e00e      	b.n	80005f4 <WL_Interrupt_Service+0x78>

		case(2):
				send(0, (uint8_t *)GRAB_START_CMD,strlen(GRAB_START_CMD));
 80005d6:	220b      	movs	r2, #11
 80005d8:	491b      	ldr	r1, [pc, #108]	; (8000648 <WL_Interrupt_Service+0xcc>)
 80005da:	2000      	movs	r0, #0
 80005dc:	f001 fc5e 	bl	8001e9c <send>
				Entry_flag=1;
 80005e0:	4b1a      	ldr	r3, [pc, #104]	; (800064c <WL_Interrupt_Service+0xd0>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	801a      	strh	r2, [r3, #0]
				Lt_Rt_flag=1;
 80005e6:	4b1a      	ldr	r3, [pc, #104]	; (8000650 <WL_Interrupt_Service+0xd4>)
 80005e8:	2201      	movs	r2, #1
 80005ea:	801a      	strh	r2, [r3, #0]
				Timer6_Start();
 80005ec:	f000 fb5c 	bl	8000ca8 <Timer6_Start>
				break;
 80005f0:	e000      	b.n	80005f4 <WL_Interrupt_Service+0x78>
		}
	}
 80005f2:	bf00      	nop

	if(Entry_flag==1)
 80005f4:	4b15      	ldr	r3, [pc, #84]	; (800064c <WL_Interrupt_Service+0xd0>)
 80005f6:	881b      	ldrh	r3, [r3, #0]
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d109      	bne.n	8000610 <WL_Interrupt_Service+0x94>
	{
		WL_Instant=Timer2_GetTimer();
 80005fc:	f000 fb9c 	bl	8000d38 <Timer2_GetTimer>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <WL_Interrupt_Service+0xc4>)
 8000606:	601a      	str	r2, [r3, #0]
		RingWriteElement(&WL_Ring,&WL_Instant);
 8000608:	490d      	ldr	r1, [pc, #52]	; (8000640 <WL_Interrupt_Service+0xc4>)
 800060a:	480e      	ldr	r0, [pc, #56]	; (8000644 <WL_Interrupt_Service+0xc8>)
 800060c:	f001 f952 	bl	80018b4 <RingWriteElement>
	}

	if(count<=TIMEOOUTPERIOD  || WL_Counts>=2 )
 8000610:	4b10      	ldr	r3, [pc, #64]	; (8000654 <WL_Interrupt_Service+0xd8>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2b78      	cmp	r3, #120	; 0x78
 8000616:	d903      	bls.n	8000620 <WL_Interrupt_Service+0xa4>
 8000618:	4b07      	ldr	r3, [pc, #28]	; (8000638 <WL_Interrupt_Service+0xbc>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d906      	bls.n	800062e <WL_Interrupt_Service+0xb2>
	{
		Timer6_Stop();
 8000620:	f000 fb4e 	bl	8000cc0 <Timer6_Stop>
		count=0;
 8000624:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <WL_Interrupt_Service+0xd8>)
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
		Timer6_Start();
 800062a:	f000 fb3d 	bl	8000ca8 <Timer6_Start>
	}
}
 800062e:	bf00      	nop
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	48000400 	.word	0x48000400
 8000638:	200018cc 	.word	0x200018cc
 800063c:	200018de 	.word	0x200018de
 8000640:	200018d4 	.word	0x200018d4
 8000644:	200027c4 	.word	0x200027c4
 8000648:	08008598 	.word	0x08008598
 800064c:	200018e0 	.word	0x200018e0
 8000650:	200018dc 	.word	0x200018dc
 8000654:	20001cfc 	.word	0x20001cfc

08000658 <Send_WR_Samples>:
 buff_size	WR_Ring_Unit,
 			WL_Ring_Unit,
 			FCT_Ring_Unit;

void Send_WR_Samples()
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
	WR_Roller = ((BUFFERSIZE-1)-(WR_Ring.place + 1) +1);
 800065e:	4b2c      	ldr	r3, [pc, #176]	; (8000710 <Send_WR_Samples+0xb8>)
 8000660:	699b      	ldr	r3, [r3, #24]
 8000662:	b2db      	uxtb	r3, r3
 8000664:	f1c3 0331 	rsb	r3, r3, #49	; 0x31
 8000668:	b2da      	uxtb	r2, r3
 800066a:	4b2a      	ldr	r3, [pc, #168]	; (8000714 <Send_WR_Samples+0xbc>)
 800066c:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<WR_Roller;Iter++)
 800066e:	2300      	movs	r3, #0
 8000670:	607b      	str	r3, [r7, #4]
 8000672:	e041      	b.n	80006f8 <Send_WR_Samples+0xa0>
	{
		RingReadElement(&WR_Ring,&WR_Ring_Unit);
 8000674:	4928      	ldr	r1, [pc, #160]	; (8000718 <Send_WR_Samples+0xc0>)
 8000676:	4826      	ldr	r0, [pc, #152]	; (8000710 <Send_WR_Samples+0xb8>)
 8000678:	f001 f96c 	bl	8001954 <RingReadElement>
		itoa(WR_Ring_Unit,WR_Ring_Bulletin,10);
 800067c:	4b26      	ldr	r3, [pc, #152]	; (8000718 <Send_WR_Samples+0xc0>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	220a      	movs	r2, #10
 8000682:	4926      	ldr	r1, [pc, #152]	; (800071c <Send_WR_Samples+0xc4>)
 8000684:	4618      	mov	r0, r3
 8000686:	f007 fe03 	bl	8008290 <itoa>
		unsigned char* WR_Packet;
		WR_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(WR_Ring_Bulletin) + 2);
 800068a:	4824      	ldr	r0, [pc, #144]	; (800071c <Send_WR_Samples+0xc4>)
 800068c:	f7ff fda6 	bl	80001dc <strlen>
 8000690:	4603      	mov	r3, r0
 8000692:	330b      	adds	r3, #11
 8000694:	4618      	mov	r0, r3
 8000696:	f007 fdfd 	bl	8008294 <malloc>
 800069a:	4603      	mov	r3, r0
 800069c:	603b      	str	r3, [r7, #0]
		strcpy(WR_Packet,LOG_WRITE_CMD);
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	491f      	ldr	r1, [pc, #124]	; (8000720 <Send_WR_Samples+0xc8>)
 80006a2:	461a      	mov	r2, r3
 80006a4:	460b      	mov	r3, r1
 80006a6:	cb03      	ldmia	r3!, {r0, r1}
 80006a8:	6010      	str	r0, [r2, #0]
 80006aa:	6051      	str	r1, [r2, #4]
 80006ac:	881b      	ldrh	r3, [r3, #0]
 80006ae:	8113      	strh	r3, [r2, #8]
		strcat(WR_Packet,WR_Ring_Bulletin);
 80006b0:	491a      	ldr	r1, [pc, #104]	; (800071c <Send_WR_Samples+0xc4>)
 80006b2:	6838      	ldr	r0, [r7, #0]
 80006b4:	f007 ff04 	bl	80084c0 <strcat>
		strcat(WR_Packet,"#1");
 80006b8:	6838      	ldr	r0, [r7, #0]
 80006ba:	f7ff fd8f 	bl	80001dc <strlen>
 80006be:	4603      	mov	r3, r0
 80006c0:	461a      	mov	r2, r3
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	4413      	add	r3, r2
 80006c6:	4a17      	ldr	r2, [pc, #92]	; (8000724 <Send_WR_Samples+0xcc>)
 80006c8:	8811      	ldrh	r1, [r2, #0]
 80006ca:	7892      	ldrb	r2, [r2, #2]
 80006cc:	8019      	strh	r1, [r3, #0]
 80006ce:	709a      	strb	r2, [r3, #2]

		send(0, (buff_size *)WR_Packet,strlen(WR_Packet));
 80006d0:	6838      	ldr	r0, [r7, #0]
 80006d2:	f7ff fd83 	bl	80001dc <strlen>
 80006d6:	4603      	mov	r3, r0
 80006d8:	b29b      	uxth	r3, r3
 80006da:	461a      	mov	r2, r3
 80006dc:	6839      	ldr	r1, [r7, #0]
 80006de:	2000      	movs	r0, #0
 80006e0:	f001 fbdc 	bl	8001e9c <send>
		free(WR_Packet);
 80006e4:	6838      	ldr	r0, [r7, #0]
 80006e6:	f007 fddd 	bl	80082a4 <free>
		WR_Packet=NULL;
 80006ea:	2300      	movs	r3, #0
 80006ec:	603b      	str	r3, [r7, #0]
		Save_delay();
 80006ee:	f7ff fd7d 	bl	80001ec <Save_delay>
	for(int Iter=0;Iter<WR_Roller;Iter++)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <Send_WR_Samples+0xbc>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	461a      	mov	r2, r3
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	4293      	cmp	r3, r2
 8000702:	dbb7      	blt.n	8000674 <Send_WR_Samples+0x1c>
		//HAL_Delay(100);
	}
}
 8000704:	bf00      	nop
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20002784 	.word	0x20002784
 8000714:	20001a46 	.word	0x20001a46
 8000718:	20001a4c 	.word	0x20001a4c
 800071c:	200019e4 	.word	0x200019e4
 8000720:	080085a4 	.word	0x080085a4
 8000724:	080085b0 	.word	0x080085b0

08000728 <Send_FCT_Samples>:

void Send_FCT_Samples()
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
	FCT_Roller = ((BUFFERSIZE-1)-(FCT_Ring.place + 1) + 1);
 800072e:	4b2c      	ldr	r3, [pc, #176]	; (80007e0 <Send_FCT_Samples+0xb8>)
 8000730:	699b      	ldr	r3, [r3, #24]
 8000732:	b2db      	uxtb	r3, r3
 8000734:	f1c3 0331 	rsb	r3, r3, #49	; 0x31
 8000738:	b2da      	uxtb	r2, r3
 800073a:	4b2a      	ldr	r3, [pc, #168]	; (80007e4 <Send_FCT_Samples+0xbc>)
 800073c:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<FCT_Roller;Iter++)
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	e041      	b.n	80007c8 <Send_FCT_Samples+0xa0>
	{
		RingReadElement(&FCT_Ring,&FCT_Ring_Unit);
 8000744:	4928      	ldr	r1, [pc, #160]	; (80007e8 <Send_FCT_Samples+0xc0>)
 8000746:	4826      	ldr	r0, [pc, #152]	; (80007e0 <Send_FCT_Samples+0xb8>)
 8000748:	f001 f904 	bl	8001954 <RingReadElement>
		itoa(FCT_Ring_Unit,FCT_Ring_Bulletin,10);
 800074c:	4b26      	ldr	r3, [pc, #152]	; (80007e8 <Send_FCT_Samples+0xc0>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	220a      	movs	r2, #10
 8000752:	4926      	ldr	r1, [pc, #152]	; (80007ec <Send_FCT_Samples+0xc4>)
 8000754:	4618      	mov	r0, r3
 8000756:	f007 fd9b 	bl	8008290 <itoa>
		unsigned char* FCT_Packet;
		FCT_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(FCT_Ring_Bulletin)+2);
 800075a:	4824      	ldr	r0, [pc, #144]	; (80007ec <Send_FCT_Samples+0xc4>)
 800075c:	f7ff fd3e 	bl	80001dc <strlen>
 8000760:	4603      	mov	r3, r0
 8000762:	330b      	adds	r3, #11
 8000764:	4618      	mov	r0, r3
 8000766:	f007 fd95 	bl	8008294 <malloc>
 800076a:	4603      	mov	r3, r0
 800076c:	603b      	str	r3, [r7, #0]
		strcpy(FCT_Packet,LOG_WRITE_CMD);
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	491f      	ldr	r1, [pc, #124]	; (80007f0 <Send_FCT_Samples+0xc8>)
 8000772:	461a      	mov	r2, r3
 8000774:	460b      	mov	r3, r1
 8000776:	cb03      	ldmia	r3!, {r0, r1}
 8000778:	6010      	str	r0, [r2, #0]
 800077a:	6051      	str	r1, [r2, #4]
 800077c:	881b      	ldrh	r3, [r3, #0]
 800077e:	8113      	strh	r3, [r2, #8]
		strcat(FCT_Packet,FCT_Ring_Bulletin);
 8000780:	491a      	ldr	r1, [pc, #104]	; (80007ec <Send_FCT_Samples+0xc4>)
 8000782:	6838      	ldr	r0, [r7, #0]
 8000784:	f007 fe9c 	bl	80084c0 <strcat>
		strcat(FCT_Packet,"#1");
 8000788:	6838      	ldr	r0, [r7, #0]
 800078a:	f7ff fd27 	bl	80001dc <strlen>
 800078e:	4603      	mov	r3, r0
 8000790:	461a      	mov	r2, r3
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	4413      	add	r3, r2
 8000796:	4a17      	ldr	r2, [pc, #92]	; (80007f4 <Send_FCT_Samples+0xcc>)
 8000798:	8811      	ldrh	r1, [r2, #0]
 800079a:	7892      	ldrb	r2, [r2, #2]
 800079c:	8019      	strh	r1, [r3, #0]
 800079e:	709a      	strb	r2, [r3, #2]

		send(0, (buff_size *)FCT_Packet,strlen(FCT_Packet));
 80007a0:	6838      	ldr	r0, [r7, #0]
 80007a2:	f7ff fd1b 	bl	80001dc <strlen>
 80007a6:	4603      	mov	r3, r0
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	461a      	mov	r2, r3
 80007ac:	6839      	ldr	r1, [r7, #0]
 80007ae:	2000      	movs	r0, #0
 80007b0:	f001 fb74 	bl	8001e9c <send>
		free(FCT_Packet);
 80007b4:	6838      	ldr	r0, [r7, #0]
 80007b6:	f007 fd75 	bl	80082a4 <free>
		FCT_Packet=NULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	603b      	str	r3, [r7, #0]
		Save_delay();
 80007be:	f7ff fd15 	bl	80001ec <Save_delay>
	for(int Iter=0;Iter<FCT_Roller;Iter++)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	3301      	adds	r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <Send_FCT_Samples+0xbc>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	461a      	mov	r2, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4293      	cmp	r3, r2
 80007d2:	dbb7      	blt.n	8000744 <Send_FCT_Samples+0x1c>
	}
}
 80007d4:	bf00      	nop
 80007d6:	bf00      	nop
 80007d8:	3708      	adds	r7, #8
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	200027a4 	.word	0x200027a4
 80007e4:	20001a48 	.word	0x20001a48
 80007e8:	20001a54 	.word	0x20001a54
 80007ec:	20001a18 	.word	0x20001a18
 80007f0:	080085a4 	.word	0x080085a4
 80007f4:	080085b0 	.word	0x080085b0

080007f8 <Send_WL_Samples>:


void Send_WL_Samples()
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
	WL_Roller = ((BUFFERSIZE-1)-(WL_Ring.place + 1) + 1);
 80007fe:	4b2c      	ldr	r3, [pc, #176]	; (80008b0 <Send_WL_Samples+0xb8>)
 8000800:	699b      	ldr	r3, [r3, #24]
 8000802:	b2db      	uxtb	r3, r3
 8000804:	f1c3 0331 	rsb	r3, r3, #49	; 0x31
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b2a      	ldr	r3, [pc, #168]	; (80008b4 <Send_WL_Samples+0xbc>)
 800080c:	701a      	strb	r2, [r3, #0]
	for(int Iter=0;Iter<WL_Roller;Iter++)
 800080e:	2300      	movs	r3, #0
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	e041      	b.n	8000898 <Send_WL_Samples+0xa0>
	{
		RingReadElement(&WL_Ring,&WL_Ring_Unit);
 8000814:	4928      	ldr	r1, [pc, #160]	; (80008b8 <Send_WL_Samples+0xc0>)
 8000816:	4826      	ldr	r0, [pc, #152]	; (80008b0 <Send_WL_Samples+0xb8>)
 8000818:	f001 f89c 	bl	8001954 <RingReadElement>
		itoa(WL_Ring_Unit,WL_Ring_Bulletin,10);
 800081c:	4b26      	ldr	r3, [pc, #152]	; (80008b8 <Send_WL_Samples+0xc0>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	220a      	movs	r2, #10
 8000822:	4926      	ldr	r1, [pc, #152]	; (80008bc <Send_WL_Samples+0xc4>)
 8000824:	4618      	mov	r0, r3
 8000826:	f007 fd33 	bl	8008290 <itoa>
		unsigned char* WL_Packet;
		WL_Packet = malloc(strlen(LOG_WRITE_CMD)+strlen(WL_Ring_Bulletin)+2);
 800082a:	4824      	ldr	r0, [pc, #144]	; (80008bc <Send_WL_Samples+0xc4>)
 800082c:	f7ff fcd6 	bl	80001dc <strlen>
 8000830:	4603      	mov	r3, r0
 8000832:	330b      	adds	r3, #11
 8000834:	4618      	mov	r0, r3
 8000836:	f007 fd2d 	bl	8008294 <malloc>
 800083a:	4603      	mov	r3, r0
 800083c:	603b      	str	r3, [r7, #0]
		strcpy(WL_Packet,LOG_WRITE_CMD);
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	491f      	ldr	r1, [pc, #124]	; (80008c0 <Send_WL_Samples+0xc8>)
 8000842:	461a      	mov	r2, r3
 8000844:	460b      	mov	r3, r1
 8000846:	cb03      	ldmia	r3!, {r0, r1}
 8000848:	6010      	str	r0, [r2, #0]
 800084a:	6051      	str	r1, [r2, #4]
 800084c:	881b      	ldrh	r3, [r3, #0]
 800084e:	8113      	strh	r3, [r2, #8]
		strcat(WL_Packet,WL_Ring_Bulletin);
 8000850:	491a      	ldr	r1, [pc, #104]	; (80008bc <Send_WL_Samples+0xc4>)
 8000852:	6838      	ldr	r0, [r7, #0]
 8000854:	f007 fe34 	bl	80084c0 <strcat>
		strcat(WL_Packet,"#1");
 8000858:	6838      	ldr	r0, [r7, #0]
 800085a:	f7ff fcbf 	bl	80001dc <strlen>
 800085e:	4603      	mov	r3, r0
 8000860:	461a      	mov	r2, r3
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	4413      	add	r3, r2
 8000866:	4a17      	ldr	r2, [pc, #92]	; (80008c4 <Send_WL_Samples+0xcc>)
 8000868:	8811      	ldrh	r1, [r2, #0]
 800086a:	7892      	ldrb	r2, [r2, #2]
 800086c:	8019      	strh	r1, [r3, #0]
 800086e:	709a      	strb	r2, [r3, #2]

		send(0, (buff_size *)WL_Packet,strlen(WL_Packet));
 8000870:	6838      	ldr	r0, [r7, #0]
 8000872:	f7ff fcb3 	bl	80001dc <strlen>
 8000876:	4603      	mov	r3, r0
 8000878:	b29b      	uxth	r3, r3
 800087a:	461a      	mov	r2, r3
 800087c:	6839      	ldr	r1, [r7, #0]
 800087e:	2000      	movs	r0, #0
 8000880:	f001 fb0c 	bl	8001e9c <send>
		free(WL_Packet);
 8000884:	6838      	ldr	r0, [r7, #0]
 8000886:	f007 fd0d 	bl	80082a4 <free>
		WL_Packet=NULL;
 800088a:	2300      	movs	r3, #0
 800088c:	603b      	str	r3, [r7, #0]
		Save_delay();
 800088e:	f7ff fcad 	bl	80001ec <Save_delay>
	for(int Iter=0;Iter<WL_Roller;Iter++)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	3301      	adds	r3, #1
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <Send_WL_Samples+0xbc>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	461a      	mov	r2, r3
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	4293      	cmp	r3, r2
 80008a2:	dbb7      	blt.n	8000814 <Send_WL_Samples+0x1c>
		//HAL_Delay(100);
	}
}
 80008a4:	bf00      	nop
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	200027c4 	.word	0x200027c4
 80008b4:	20001a47 	.word	0x20001a47
 80008b8:	20001a50 	.word	0x20001a50
 80008bc:	20001a0c 	.word	0x20001a0c
 80008c0:	080085a4 	.word	0x080085a4
 80008c4:	080085b0 	.word	0x080085b0

080008c8 <Send_Data>:

void Send_Data()
{
 80008c8:	b598      	push	{r3, r4, r7, lr}
 80008ca:	af00      	add	r7, sp, #0
	//send(0, (uint8_t *)GRAB_STOP_CMD,strlen(GRAB_STOP_CMD));

	//send(0, (uint8_t *)LOG_START_CMD,strlen(LOG_START_CMD));
	send(0, (uint8_t *)LOG_WR_CMD,strlen(LOG_WR_CMD));
 80008cc:	220f      	movs	r2, #15
 80008ce:	4949      	ldr	r1, [pc, #292]	; (80009f4 <Send_Data+0x12c>)
 80008d0:	2000      	movs	r0, #0
 80008d2:	f001 fae3 	bl	8001e9c <send>
	Save_delay();
 80008d6:	f7ff fc89 	bl	80001ec <Save_delay>
	Send_WR_Samples();//send WR Samples
 80008da:	f7ff febd 	bl	8000658 <Send_WR_Samples>
	Save_delay();
 80008de:	f7ff fc85 	bl	80001ec <Save_delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 80008e2:	220c      	movs	r2, #12
 80008e4:	4944      	ldr	r1, [pc, #272]	; (80009f8 <Send_Data+0x130>)
 80008e6:	2000      	movs	r0, #0
 80008e8:	f001 fad8 	bl	8001e9c <send>
	Save_delay();
 80008ec:	f7ff fc7e 	bl	80001ec <Save_delay>

	send(0, (uint8_t *)LOG_FCT_CMD,strlen(LOG_FCT_CMD));
 80008f0:	2210      	movs	r2, #16
 80008f2:	4942      	ldr	r1, [pc, #264]	; (80009fc <Send_Data+0x134>)
 80008f4:	2000      	movs	r0, #0
 80008f6:	f001 fad1 	bl	8001e9c <send>
	Save_delay();
 80008fa:	f7ff fc77 	bl	80001ec <Save_delay>
	Send_FCT_Samples();//send  Samples
 80008fe:	f7ff ff13 	bl	8000728 <Send_FCT_Samples>
	Save_delay();
 8000902:	f7ff fc73 	bl	80001ec <Save_delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 8000906:	220c      	movs	r2, #12
 8000908:	493b      	ldr	r1, [pc, #236]	; (80009f8 <Send_Data+0x130>)
 800090a:	2000      	movs	r0, #0
 800090c:	f001 fac6 	bl	8001e9c <send>
	Save_delay();
 8000910:	f7ff fc6c 	bl	80001ec <Save_delay>
	send(0, (uint8_t *)LOG_WL_CMD,strlen(LOG_WL_CMD));
 8000914:	220f      	movs	r2, #15
 8000916:	493a      	ldr	r1, [pc, #232]	; (8000a00 <Send_Data+0x138>)
 8000918:	2000      	movs	r0, #0
 800091a:	f001 fabf 	bl	8001e9c <send>
	Save_delay();
 800091e:	f7ff fc65 	bl	80001ec <Save_delay>
	Send_WL_Samples();
 8000922:	f7ff ff69 	bl	80007f8 <Send_WL_Samples>
	Save_delay();
 8000926:	f7ff fc61 	bl	80001ec <Save_delay>
	send(0, (uint8_t *)LOG_END_WRITE_CMD,strlen(LOG_END_WRITE_CMD));
 800092a:	220c      	movs	r2, #12
 800092c:	4932      	ldr	r1, [pc, #200]	; (80009f8 <Send_Data+0x130>)
 800092e:	2000      	movs	r0, #0
 8000930:	f001 fab4 	bl	8001e9c <send>


	itoa(WR_Counts,WR_Count_Bulletin,10);
 8000934:	4b33      	ldr	r3, [pc, #204]	; (8000a04 <Send_Data+0x13c>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	220a      	movs	r2, #10
 800093a:	4933      	ldr	r1, [pc, #204]	; (8000a08 <Send_Data+0x140>)
 800093c:	4618      	mov	r0, r3
 800093e:	f007 fca7 	bl	8008290 <itoa>
	send(0, (buff_size *)strcat(WR_Count_Bulletin,","),strlen(WR_Count_Bulletin));
 8000942:	4831      	ldr	r0, [pc, #196]	; (8000a08 <Send_Data+0x140>)
 8000944:	f7ff fc4a 	bl	80001dc <strlen>
 8000948:	4603      	mov	r3, r0
 800094a:	461a      	mov	r2, r3
 800094c:	4b2e      	ldr	r3, [pc, #184]	; (8000a08 <Send_Data+0x140>)
 800094e:	4413      	add	r3, r2
 8000950:	492e      	ldr	r1, [pc, #184]	; (8000a0c <Send_Data+0x144>)
 8000952:	461a      	mov	r2, r3
 8000954:	460b      	mov	r3, r1
 8000956:	881b      	ldrh	r3, [r3, #0]
 8000958:	8013      	strh	r3, [r2, #0]
 800095a:	4c2b      	ldr	r4, [pc, #172]	; (8000a08 <Send_Data+0x140>)
 800095c:	482a      	ldr	r0, [pc, #168]	; (8000a08 <Send_Data+0x140>)
 800095e:	f7ff fc3d 	bl	80001dc <strlen>
 8000962:	4603      	mov	r3, r0
 8000964:	b29b      	uxth	r3, r3
 8000966:	461a      	mov	r2, r3
 8000968:	4621      	mov	r1, r4
 800096a:	2000      	movs	r0, #0
 800096c:	f001 fa96 	bl	8001e9c <send>

	Save_delay();
 8000970:	f7ff fc3c 	bl	80001ec <Save_delay>
	itoa(FCT_Counts,FCT_Count_Bulletin,10);
 8000974:	4b26      	ldr	r3, [pc, #152]	; (8000a10 <Send_Data+0x148>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	220a      	movs	r2, #10
 800097a:	4926      	ldr	r1, [pc, #152]	; (8000a14 <Send_Data+0x14c>)
 800097c:	4618      	mov	r0, r3
 800097e:	f007 fc87 	bl	8008290 <itoa>
	send(0, (buff_size *)strcat(FCT_Count_Bulletin,","),strlen(FCT_Count_Bulletin));
 8000982:	4824      	ldr	r0, [pc, #144]	; (8000a14 <Send_Data+0x14c>)
 8000984:	f7ff fc2a 	bl	80001dc <strlen>
 8000988:	4603      	mov	r3, r0
 800098a:	461a      	mov	r2, r3
 800098c:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <Send_Data+0x14c>)
 800098e:	4413      	add	r3, r2
 8000990:	491e      	ldr	r1, [pc, #120]	; (8000a0c <Send_Data+0x144>)
 8000992:	461a      	mov	r2, r3
 8000994:	460b      	mov	r3, r1
 8000996:	881b      	ldrh	r3, [r3, #0]
 8000998:	8013      	strh	r3, [r2, #0]
 800099a:	4c1e      	ldr	r4, [pc, #120]	; (8000a14 <Send_Data+0x14c>)
 800099c:	481d      	ldr	r0, [pc, #116]	; (8000a14 <Send_Data+0x14c>)
 800099e:	f7ff fc1d 	bl	80001dc <strlen>
 80009a2:	4603      	mov	r3, r0
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	461a      	mov	r2, r3
 80009a8:	4621      	mov	r1, r4
 80009aa:	2000      	movs	r0, #0
 80009ac:	f001 fa76 	bl	8001e9c <send>

	Save_delay();
 80009b0:	f7ff fc1c 	bl	80001ec <Save_delay>
	itoa(WL_Counts,WL_Count_Bulletin,10);
 80009b4:	4b18      	ldr	r3, [pc, #96]	; (8000a18 <Send_Data+0x150>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	220a      	movs	r2, #10
 80009ba:	4918      	ldr	r1, [pc, #96]	; (8000a1c <Send_Data+0x154>)
 80009bc:	4618      	mov	r0, r3
 80009be:	f007 fc67 	bl	8008290 <itoa>
	send(0, (buff_size *)strcat(WL_Count_Bulletin,","),strlen(WL_Count_Bulletin));
 80009c2:	4816      	ldr	r0, [pc, #88]	; (8000a1c <Send_Data+0x154>)
 80009c4:	f7ff fc0a 	bl	80001dc <strlen>
 80009c8:	4603      	mov	r3, r0
 80009ca:	461a      	mov	r2, r3
 80009cc:	4b13      	ldr	r3, [pc, #76]	; (8000a1c <Send_Data+0x154>)
 80009ce:	4413      	add	r3, r2
 80009d0:	490e      	ldr	r1, [pc, #56]	; (8000a0c <Send_Data+0x144>)
 80009d2:	461a      	mov	r2, r3
 80009d4:	460b      	mov	r3, r1
 80009d6:	881b      	ldrh	r3, [r3, #0]
 80009d8:	8013      	strh	r3, [r2, #0]
 80009da:	4c10      	ldr	r4, [pc, #64]	; (8000a1c <Send_Data+0x154>)
 80009dc:	480f      	ldr	r0, [pc, #60]	; (8000a1c <Send_Data+0x154>)
 80009de:	f7ff fbfd 	bl	80001dc <strlen>
 80009e2:	4603      	mov	r3, r0
 80009e4:	b29b      	uxth	r3, r3
 80009e6:	461a      	mov	r2, r3
 80009e8:	4621      	mov	r1, r4
 80009ea:	2000      	movs	r0, #0
 80009ec:	f001 fa56 	bl	8001e9c <send>


	//send(0, (uint8_t *)LOG_STOP_CMD,strlen(LOG_STOP_CMD));
}
 80009f0:	bf00      	nop
 80009f2:	bd98      	pop	{r3, r4, r7, pc}
 80009f4:	080085b4 	.word	0x080085b4
 80009f8:	080085c4 	.word	0x080085c4
 80009fc:	080085d4 	.word	0x080085d4
 8000a00:	080085e8 	.word	0x080085e8
 8000a04:	200018c4 	.word	0x200018c4
 8000a08:	20001a24 	.word	0x20001a24
 8000a0c:	080085f8 	.word	0x080085f8
 8000a10:	200018c8 	.word	0x200018c8
 8000a14:	20001a3c 	.word	0x20001a3c
 8000a18:	200018cc 	.word	0x200018cc
 8000a1c:	20001a30 	.word	0x20001a30

08000a20 <cs_sel>:
uint8_t  IntStatus;
uint8_t  Sock_Rx_Flag;
uint8_t  Sock_Disconnect_Flag;

void cs_sel(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LAN_CS_GPIO_Port, LAN_CS_Pin, GPIO_PIN_RESET); //CS LOW
 8000a24:	2200      	movs	r2, #0
 8000a26:	2101      	movs	r1, #1
 8000a28:	4802      	ldr	r0, [pc, #8]	; (8000a34 <cs_sel+0x14>)
 8000a2a:	f003 fc0f 	bl	800424c <HAL_GPIO_WritePin>
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	48000400 	.word	0x48000400

08000a38 <cs_desel>:

void cs_desel(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LAN_CS_GPIO_Port, LAN_CS_Pin, GPIO_PIN_SET); //CS HIGH
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	2101      	movs	r1, #1
 8000a40:	4802      	ldr	r0, [pc, #8]	; (8000a4c <cs_desel+0x14>)
 8000a42:	f003 fc03 	bl	800424c <HAL_GPIO_WritePin>
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	48000400 	.word	0x48000400

08000a50 <Init_Ethernet>:


void Init_Ethernet(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b088      	sub	sp, #32
 8000a54:	af00      	add	r7, sp, #0
	uint8_t bufSize[] = {2, 2, 2, 2};
 8000a56:	f04f 3302 	mov.w	r3, #33686018	; 0x2020202
 8000a5a:	61fb      	str	r3, [r7, #28]

	reg_wizchip_cs_cbfunc(cs_sel, cs_desel);
 8000a5c:	4922      	ldr	r1, [pc, #136]	; (8000ae8 <Init_Ethernet+0x98>)
 8000a5e:	4823      	ldr	r0, [pc, #140]	; (8000aec <Init_Ethernet+0x9c>)
 8000a60:	f002 fc20 	bl	80032a4 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(spi_rb, spi_wb);
 8000a64:	4922      	ldr	r1, [pc, #136]	; (8000af0 <Init_Ethernet+0xa0>)
 8000a66:	4823      	ldr	r0, [pc, #140]	; (8000af4 <Init_Ethernet+0xa4>)
 8000a68:	f002 fc42 	bl	80032f0 <reg_wizchip_spi_cbfunc>

	wizchip_init(bufSize, bufSize);
 8000a6c:	f107 021c 	add.w	r2, r7, #28
 8000a70:	f107 031c 	add.w	r3, r7, #28
 8000a74:	4611      	mov	r1, r2
 8000a76:	4618      	mov	r0, r3
 8000a78:	f002 fd90 	bl	800359c <wizchip_init>
	wiz_NetInfo netInfo = { .mac = {0x00, 0x08, 0xdc, 0xab, 0xcd, 0xef}, // Mac address
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
 8000a88:	611a      	str	r2, [r3, #16]
 8000a8a:	f8c3 2013 	str.w	r2, [r3, #19]
 8000a8e:	4a1a      	ldr	r2, [pc, #104]	; (8000af8 <Init_Ethernet+0xa8>)
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a96:	6018      	str	r0, [r3, #0]
 8000a98:	3304      	adds	r3, #4
 8000a9a:	8019      	strh	r1, [r3, #0]
 8000a9c:	4a17      	ldr	r2, [pc, #92]	; (8000afc <Init_Ethernet+0xac>)
 8000a9e:	f107 030a 	add.w	r3, r7, #10
 8000aa2:	6810      	ldr	r0, [r2, #0]
 8000aa4:	6018      	str	r0, [r3, #0]
 8000aa6:	4a16      	ldr	r2, [pc, #88]	; (8000b00 <Init_Ethernet+0xb0>)
 8000aa8:	f107 030e 	add.w	r3, r7, #14
 8000aac:	6810      	ldr	r0, [r2, #0]
 8000aae:	6018      	str	r0, [r3, #0]
 8000ab0:	4a14      	ldr	r2, [pc, #80]	; (8000b04 <Init_Ethernet+0xb4>)
 8000ab2:	f107 0312 	add.w	r3, r7, #18
 8000ab6:	6810      	ldr	r0, [r2, #0]
 8000ab8:	6018      	str	r0, [r3, #0]
	 .ip = {192, 168, 1, 204},    // IP address
	 .sn = {255, 255, 255, 0},    // Subnet mask
	 .gw = {192, 168, 1, 1}};    // Gateway address

	wizchip_setnetinfo(&netInfo);
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	4618      	mov	r0, r3
 8000abe:	f002 ffdb 	bl	8003a78 <wizchip_setnetinfo>
	wizchip_getnetinfo(&netInfo);
 8000ac2:	1d3b      	adds	r3, r7, #4
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f003 f817 	bl	8003af8 <wizchip_getnetinfo>

	setSn_IMR(0, 0x06);
 8000aca:	2106      	movs	r1, #6
 8000acc:	f642 4008 	movw	r0, #11272	; 0x2c08
 8000ad0:	f002 f940 	bl	8002d54 <WIZCHIP_WRITE>
	WIZCHIP_WRITE(SIMR,0x01);
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8000ada:	f002 f93b 	bl	8002d54 <WIZCHIP_WRITE>
}
 8000ade:	bf00      	nop
 8000ae0:	3720      	adds	r7, #32
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	08000a39 	.word	0x08000a39
 8000aec:	08000a21 	.word	0x08000a21
 8000af0:	08000bf9 	.word	0x08000bf9
 8000af4:	08000bd5 	.word	0x08000bd5
 8000af8:	080085fc 	.word	0x080085fc
 8000afc:	08008604 	.word	0x08008604
 8000b00:	08008608 	.word	0x08008608
 8000b04:	0800860c 	.word	0x0800860c

08000b08 <Ethernet_Connect>:

void Ethernet_Connect(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
	Init_Ethernet();
 8000b0c:	f7ff ffa0 	bl	8000a50 <Init_Ethernet>


	while(Connect_Reply !=SOCK_OK)
 8000b10:	e012      	b.n	8000b38 <Ethernet_Connect+0x30>
	{
		socket(0, Sn_MR_TCP, PORT_ADDR, SF_TCP_NODELAY);
 8000b12:	2320      	movs	r3, #32
 8000b14:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
 8000b18:	2101      	movs	r1, #1
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f000 ff5e 	bl	80019dc <socket>
		Refresh_Watchdog();
 8000b20:	f000 f822 	bl	8000b68 <Refresh_Watchdog>
		Connect_Reply = connect(0,server_Add,PORT_ADDR);
 8000b24:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
 8000b28:	490d      	ldr	r1, [pc, #52]	; (8000b60 <Ethernet_Connect+0x58>)
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f001 f8da 	bl	8001ce4 <connect>
 8000b30:	4603      	mov	r3, r0
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <Ethernet_Connect+0x5c>)
 8000b36:	701a      	strb	r2, [r3, #0]
	while(Connect_Reply !=SOCK_OK)
 8000b38:	4b0a      	ldr	r3, [pc, #40]	; (8000b64 <Ethernet_Connect+0x5c>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d1e8      	bne.n	8000b12 <Ethernet_Connect+0xa>
	}

	if(Connect_Reply == 1)
 8000b40:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <Ethernet_Connect+0x5c>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d102      	bne.n	8000b4e <Ethernet_Connect+0x46>
	{
		Connect_Reply = 0;
 8000b48:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <Ethernet_Connect+0x5c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	701a      	strb	r2, [r3, #0]
	}
	HAL_Delay(500);
 8000b4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b52:	f003 f8a1 	bl	8003c98 <HAL_Delay>
	Refresh_Watchdog();
 8000b56:	f000 f807 	bl	8000b68 <Refresh_Watchdog>

}
 8000b5a:	bf00      	nop
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	20000000 	.word	0x20000000
 8000b64:	20001a58 	.word	0x20001a58

08000b68 <Refresh_Watchdog>:

void Refresh_Watchdog(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
	IWDG->KR  = 0x0000AAAA;
 8000b6c:	4b04      	ldr	r3, [pc, #16]	; (8000b80 <Refresh_Watchdog+0x18>)
 8000b6e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000b72:	601a      	str	r2, [r3, #0]
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	40003000 	.word	0x40003000

08000b84 <Get_event>:
#include"event.h"

struct EventStruct test_Events = {NULL_Event,NULL_Event};

myEvents Get_event()
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

	return test_Events.Next_Event;
 8000b88:	4b03      	ldr	r3, [pc, #12]	; (8000b98 <Get_event+0x14>)
 8000b8a:	785b      	ldrb	r3, [r3, #1]
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	20001a5c 	.word	0x20001a5c

08000b9c <Set_event>:

void Set_event(myEvents N_E)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
	test_Events.Next_Event = N_E;
 8000ba6:	4a04      	ldr	r2, [pc, #16]	; (8000bb8 <Set_event+0x1c>)
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
 8000baa:	7053      	strb	r3, [r2, #1]
}
 8000bac:	bf00      	nop
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	20001a5c 	.word	0x20001a5c

08000bbc <Reset_event>:



void Reset_event()
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
	test_Events.Next_Event=NULL_Event;
 8000bc0:	4b03      	ldr	r3, [pc, #12]	; (8000bd0 <Reset_event+0x14>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	705a      	strb	r2, [r3, #1]
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	20001a5c 	.word	0x20001a5c

08000bd4 <spi_rb>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t spi_rb(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
	uint8_t rbuf;
	HAL_SPI_Receive(&hspi3, &rbuf, 1, 0xffffffff);
 8000bda:	1df9      	adds	r1, r7, #7
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	2201      	movs	r2, #1
 8000be2:	4804      	ldr	r0, [pc, #16]	; (8000bf4 <spi_rb+0x20>)
 8000be4:	f005 fd8d 	bl	8006702 <HAL_SPI_Receive>
	return rbuf;
 8000be8:	79fb      	ldrb	r3, [r7, #7]
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20001ae4 	.word	0x20001ae4

08000bf8 <spi_wb>:

void spi_wb(uint8_t b)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi3, &b, 1, 0xffffffff);
 8000c02:	1df9      	adds	r1, r7, #7
 8000c04:	f04f 33ff 	mov.w	r3, #4294967295
 8000c08:	2201      	movs	r2, #1
 8000c0a:	4803      	ldr	r0, [pc, #12]	; (8000c18 <spi_wb+0x20>)
 8000c0c:	f005 fc0b 	bl	8006426 <HAL_SPI_Transmit>
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20001ae4 	.word	0x20001ae4

08000c1c <Timer2_Stop>:

void Timer2_Stop()
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_DeInit(&htim2);
 8000c20:	4803      	ldr	r0, [pc, #12]	; (8000c30 <Timer2_Stop+0x14>)
 8000c22:	f006 fac4 	bl	80071ae <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_Stop(&htim2);
 8000c26:	4802      	ldr	r0, [pc, #8]	; (8000c30 <Timer2_Stop+0x14>)
 8000c28:	f006 fb6a 	bl	8007300 <HAL_TIM_Base_Stop>
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20001b48 	.word	0x20001b48

08000c34 <Timer2_DeInitilized>:

void Timer2_DeInitilized()
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
	HAL_TIM_Base_DeInit(&htim2);
 8000c38:	4806      	ldr	r0, [pc, #24]	; (8000c54 <Timer2_DeInitilized+0x20>)
 8000c3a:	f006 fab8 	bl	80071ae <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim6);
 8000c3e:	4806      	ldr	r0, [pc, #24]	; (8000c58 <Timer2_DeInitilized+0x24>)
 8000c40:	f006 fab5 	bl	80071ae <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim16);
 8000c44:	4805      	ldr	r0, [pc, #20]	; (8000c5c <Timer2_DeInitilized+0x28>)
 8000c46:	f006 fab2 	bl	80071ae <HAL_TIM_Base_DeInit>
	HAL_TIM_Base_DeInit(&htim17);
 8000c4a:	4805      	ldr	r0, [pc, #20]	; (8000c60 <Timer2_DeInitilized+0x2c>)
 8000c4c:	f006 faaf 	bl	80071ae <HAL_TIM_Base_DeInit>
}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20001b48 	.word	0x20001b48
 8000c58:	20001b94 	.word	0x20001b94
 8000c5c:	20001be0 	.word	0x20001be0
 8000c60:	20001c2c 	.word	0x20001c2c

08000c64 <Timer2_Initilized>:

void Timer2_Initilized()
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim2);
 8000c68:	4806      	ldr	r0, [pc, #24]	; (8000c84 <Timer2_Initilized+0x20>)
 8000c6a:	f006 fa49 	bl	8007100 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Init(&htim6);
 8000c6e:	4806      	ldr	r0, [pc, #24]	; (8000c88 <Timer2_Initilized+0x24>)
 8000c70:	f006 fa46 	bl	8007100 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Init(&htim16);
 8000c74:	4805      	ldr	r0, [pc, #20]	; (8000c8c <Timer2_Initilized+0x28>)
 8000c76:	f006 fa43 	bl	8007100 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Init(&htim17);
 8000c7a:	4805      	ldr	r0, [pc, #20]	; (8000c90 <Timer2_Initilized+0x2c>)
 8000c7c:	f006 fa40 	bl	8007100 <HAL_TIM_Base_Init>
}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20001b48 	.word	0x20001b48
 8000c88:	20001b94 	.word	0x20001b94
 8000c8c:	20001be0 	.word	0x20001be0
 8000c90:	20001c2c 	.word	0x20001c2c

08000c94 <Timer2_Start>:

void Timer2_Start()
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);
 8000c98:	4802      	ldr	r0, [pc, #8]	; (8000ca4 <Timer2_Start+0x10>)
 8000c9a:	f006 fae5 	bl	8007268 <HAL_TIM_Base_Start>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20001b48 	.word	0x20001b48

08000ca8 <Timer6_Start>:

void Timer6_Start()
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim6);
 8000cac:	4803      	ldr	r0, [pc, #12]	; (8000cbc <Timer6_Start+0x14>)
 8000cae:	f006 fa27 	bl	8007100 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim6);
 8000cb2:	4802      	ldr	r0, [pc, #8]	; (8000cbc <Timer6_Start+0x14>)
 8000cb4:	f006 fb4c 	bl	8007350 <HAL_TIM_Base_Start_IT>
}
 8000cb8:	bf00      	nop
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20001b94 	.word	0x20001b94

08000cc0 <Timer6_Stop>:

void Timer6_Stop()
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim6);
 8000cc4:	4803      	ldr	r0, [pc, #12]	; (8000cd4 <Timer6_Stop+0x14>)
 8000cc6:	f006 fb97 	bl	80073f8 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_DeInit(&htim6);
 8000cca:	4802      	ldr	r0, [pc, #8]	; (8000cd4 <Timer6_Stop+0x14>)
 8000ccc:	f006 fa6f 	bl	80071ae <HAL_TIM_Base_DeInit>
}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20001b94 	.word	0x20001b94

08000cd8 <Timer16_Start>:

void Timer16_Start()
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim16);
 8000cdc:	4803      	ldr	r0, [pc, #12]	; (8000cec <Timer16_Start+0x14>)
 8000cde:	f006 fa0f 	bl	8007100 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim16);
 8000ce2:	4802      	ldr	r0, [pc, #8]	; (8000cec <Timer16_Start+0x14>)
 8000ce4:	f006 fb34 	bl	8007350 <HAL_TIM_Base_Start_IT>
}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20001be0 	.word	0x20001be0

08000cf0 <Timer16_Stop>:

void Timer16_Stop()
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim16);
 8000cf4:	4803      	ldr	r0, [pc, #12]	; (8000d04 <Timer16_Stop+0x14>)
 8000cf6:	f006 fb7f 	bl	80073f8 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_DeInit(&htim16);
 8000cfa:	4802      	ldr	r0, [pc, #8]	; (8000d04 <Timer16_Stop+0x14>)
 8000cfc:	f006 fa57 	bl	80071ae <HAL_TIM_Base_DeInit>
}
 8000d00:	bf00      	nop
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	20001be0 	.word	0x20001be0

08000d08 <Timer17_Start>:

void Timer17_Start()
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Init(&htim17);
 8000d0c:	4803      	ldr	r0, [pc, #12]	; (8000d1c <Timer17_Start+0x14>)
 8000d0e:	f006 f9f7 	bl	8007100 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&htim17);
 8000d12:	4802      	ldr	r0, [pc, #8]	; (8000d1c <Timer17_Start+0x14>)
 8000d14:	f006 fb1c 	bl	8007350 <HAL_TIM_Base_Start_IT>
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20001c2c 	.word	0x20001c2c

08000d20 <Timer17_Stop>:

void Timer17_Stop()
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim17);
 8000d24:	4803      	ldr	r0, [pc, #12]	; (8000d34 <Timer17_Stop+0x14>)
 8000d26:	f006 fb67 	bl	80073f8 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_DeInit(&htim17);
 8000d2a:	4802      	ldr	r0, [pc, #8]	; (8000d34 <Timer17_Stop+0x14>)
 8000d2c:	f006 fa3f 	bl	80071ae <HAL_TIM_Base_DeInit>
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20001c2c 	.word	0x20001c2c

08000d38 <Timer2_GetTimer>:

int Timer2_GetTimer()
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
	uint32_t Tim_val = __HAL_TIM_GetCounter(&htim2);
 8000d3e:	4b05      	ldr	r3, [pc, #20]	; (8000d54 <Timer2_GetTimer+0x1c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d44:	607b      	str	r3, [r7, #4]
	return Tim_val;
 8000d46:	687b      	ldr	r3, [r7, #4]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	20001b48 	.word	0x20001b48

08000d58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b098      	sub	sp, #96	; 0x60
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d5e:	f002 ff35 	bl	8003bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d62:	f000 f939 	bl	8000fd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d66:	f000 fba1 	bl	80014ac <MX_GPIO_Init>
  MX_RTC_Init();
 8000d6a:	f000 f9a1 	bl	80010b0 <MX_RTC_Init>
  MX_SPI2_Init();
 8000d6e:	f000 fa17 	bl	80011a0 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000d72:	f000 fa53 	bl	800121c <MX_SPI3_Init>
  MX_TIM2_Init();
 8000d76:	f000 fa8f 	bl	8001298 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000d7a:	f000 fb63 	bl	8001444 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000d7e:	f000 fad9 	bl	8001334 <MX_TIM6_Init>
  MX_TIM16_Init();
 8000d82:	f000 fb0f 	bl	80013a4 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000d86:	f000 fb35 	bl	80013f4 <MX_TIM17_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_RTC_GetTime(RtcHandle, &sTime, RTC_FORMAT_BIN);
 8000d8a:	1d3b      	adds	r3, r7, #4
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4888      	ldr	r0, [pc, #544]	; (8000fb4 <main+0x25c>)
 8000d92:	f004 fff3 	bl	8005d7c <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(RtcHandle, &sDate, RTC_FORMAT_BIN);
 8000d96:	463b      	mov	r3, r7
 8000d98:	2200      	movs	r2, #0
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4885      	ldr	r0, [pc, #532]	; (8000fb4 <main+0x25c>)
 8000d9e:	f005 f8f2 	bl	8005f86 <HAL_RTC_GetDate>
	  //mseconds = (sTime.SubSeconds * 1000) / (sTime.SecondFraction + 1);

	  switch(Get_state())
 8000da2:	f001 fb75 	bl	8002490 <Get_state>
 8000da6:	4603      	mov	r3, r0
 8000da8:	3b01      	subs	r3, #1
 8000daa:	2b07      	cmp	r3, #7
 8000dac:	d8ed      	bhi.n	8000d8a <main+0x32>
 8000dae:	a201      	add	r2, pc, #4	; (adr r2, 8000db4 <main+0x5c>)
 8000db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000db4:	08000dd5 	.word	0x08000dd5
 8000db8:	08000e05 	.word	0x08000e05
 8000dbc:	08000e1b 	.word	0x08000e1b
 8000dc0:	08000e3b 	.word	0x08000e3b
 8000dc4:	08000f37 	.word	0x08000f37
 8000dc8:	08000f55 	.word	0x08000f55
 8000dcc:	08000f73 	.word	0x08000f73
 8000dd0:	08000f83 	.word	0x08000f83
	  	  {
	  	  case Initilisation_State:
	  		  Initilisation_State_Handler();
 8000dd4:	f001 fb78 	bl	80024c8 <Initilisation_State_Handler>

	  		  if(Get_event()==Health_Event)
 8000dd8:	f7ff fed4 	bl	8000b84 <Get_event>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	f040 80d7 	bne.w	8000f92 <main+0x23a>
	  		  {
		  		  ctlwizchip(CW_GET_PHYLINK, (void*) &Phy_TCP_IP);
 8000de4:	4974      	ldr	r1, [pc, #464]	; (8000fb8 <main+0x260>)
 8000de6:	200f      	movs	r0, #15
 8000de8:	f002 faae 	bl	8003348 <ctlwizchip>
		  		  //if((Phy_TCP_IP==PHY_LINK_OFF) || (PortStatus==SOCKERR_SOCKSTATUS))
		  		  if(Phy_TCP_IP==PHY_LINK_OFF)
 8000dec:	4b72      	ldr	r3, [pc, #456]	; (8000fb8 <main+0x260>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d103      	bne.n	8000dfc <main+0xa4>
		  		  {
		  			  Set_state(Initilisation_State);
 8000df4:	2001      	movs	r0, #1
 8000df6:	f001 fb57 	bl	80024a8 <Set_state>
		  		  else
		  		  {
		  			Set_state (Health_State);//Health_State_Handler();
		  		  }
	  		  }
	  		  break;
 8000dfa:	e0ca      	b.n	8000f92 <main+0x23a>
		  			Set_state (Health_State);//Health_State_Handler();
 8000dfc:	2002      	movs	r0, #2
 8000dfe:	f001 fb53 	bl	80024a8 <Set_state>
	  		  break;
 8000e02:	e0c6      	b.n	8000f92 <main+0x23a>

	  	  case Health_State:
	  		  Health_State_Handler();
 8000e04:	f001 fb8c 	bl	8002520 <Health_State_Handler>
	  		  if(Get_event()==Reset_Event)
 8000e08:	f7ff febc 	bl	8000b84 <Get_event>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	f040 80c1 	bne.w	8000f96 <main+0x23e>
	  		  {
	  			  Reset_State_Handler();
 8000e14:	f001 fbd6 	bl	80025c4 <Reset_State_Handler>
	  		  }
	  		  break;
 8000e18:	e0bd      	b.n	8000f96 <main+0x23e>

	  	  case Reset_State:
	  		  if(Get_event()==Idle_Event)
 8000e1a:	f7ff feb3 	bl	8000b84 <Get_event>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b03      	cmp	r3, #3
 8000e22:	f040 80ba 	bne.w	8000f9a <main+0x242>
	  		  {
	  			  Idle_State_Handler();
 8000e26:	f001 fc23 	bl	8002670 <Idle_State_Handler>
	  			  Timer16_Stop();
 8000e2a:	f7ff ff61 	bl	8000cf0 <Timer16_Stop>
	  			  tim16_count=0;
 8000e2e:	4b63      	ldr	r3, [pc, #396]	; (8000fbc <main+0x264>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
	  			  Timer16_Start();
 8000e34:	f7ff ff50 	bl	8000cd8 <Timer16_Start>
	  		  }
	  		  break;
 8000e38:	e0af      	b.n	8000f9a <main+0x242>

	  	  case Idle_State:
	  		  if(Get_event()==WRSide_Train_Detect_Event)
 8000e3a:	f7ff fea3 	bl	8000b84 <Get_event>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b04      	cmp	r3, #4
 8000e42:	d102      	bne.n	8000e4a <main+0xf2>
	  		  {
	  			  WRSide_Train_Presence_State_Handler();
 8000e44:	f001 fc1e 	bl	8002684 <WRSide_Train_Presence_State_Handler>
 8000e48:	e006      	b.n	8000e58 <main+0x100>
	  		  }
	  		  else if (Get_event()==WLSide_Train_Detect_Event)
 8000e4a:	f7ff fe9b 	bl	8000b84 <Get_event>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b05      	cmp	r3, #5
 8000e52:	d101      	bne.n	8000e58 <main+0x100>
	  		  {
	  			  WLSide_Train_Presence_State_Handler();
 8000e54:	f001 fc2c 	bl	80026b0 <WLSide_Train_Presence_State_Handler>
	  			  //sprintf(message1, "Time: %2.2u:%2.2u:%2.2u\n\r", sTime.Hours, sTime.Minutes, sTime.Seconds);
	  			  //send(0, (uint32_t *)message1,strlen(message1));
	  			  //sprintf(message, "Date: %2.2u-%2.2u-%4.4u\n\r", sDate.Date, sDate.Month, sDate.Year + YearStart,sTime.);
	  			  //send(0, (uint32_t *)message,strlen(message));
	  			  //HAL_Delay(1000);
	  		  if (tim16_count>TIM16TIMEOOUTPERIOD)
 8000e58:	4b58      	ldr	r3, [pc, #352]	; (8000fbc <main+0x264>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	2b0a      	cmp	r3, #10
 8000e5e:	f240 809e 	bls.w	8000f9e <main+0x246>
	  		  {
	  			  memset(Recv_Ping,0,sizeof Recv_Ping);
 8000e62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e66:	2100      	movs	r1, #0
 8000e68:	4855      	ldr	r0, [pc, #340]	; (8000fc0 <main+0x268>)
 8000e6a:	f007 fa31 	bl	80082d0 <memset>
	  			  recv(0, Recv_Ping,2048);
 8000e6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e72:	4953      	ldr	r1, [pc, #332]	; (8000fc0 <main+0x268>)
 8000e74:	2000      	movs	r0, #0
 8000e76:	f001 f90b 	bl	8002090 <recv>
	  			  if(strcmp(Abox_not_ready,Recv_Ping)!=0)
 8000e7a:	4951      	ldr	r1, [pc, #324]	; (8000fc0 <main+0x268>)
 8000e7c:	4851      	ldr	r0, [pc, #324]	; (8000fc4 <main+0x26c>)
 8000e7e:	f7ff f9a3 	bl	80001c8 <strcmp>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d004      	beq.n	8000e92 <main+0x13a>
	  			  {
	  				  send(0, (uint8_t *)PING_CMD,strlen(PING_CMD));
 8000e88:	2209      	movs	r2, #9
 8000e8a:	494f      	ldr	r1, [pc, #316]	; (8000fc8 <main+0x270>)
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f001 f805 	bl	8001e9c <send>
	  			  }
	  			  Timer16_Stop();
 8000e92:	f7ff ff2d 	bl	8000cf0 <Timer16_Stop>
	  			  tim16_count=0;
 8000e96:	4b49      	ldr	r3, [pc, #292]	; (8000fbc <main+0x264>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
	  			  Timer16_Start();
 8000e9c:	f7ff ff1c 	bl	8000cd8 <Timer16_Start>
	  			  Timer17_Start();
 8000ea0:	f7ff ff32 	bl	8000d08 <Timer17_Start>

	  			  while(tim17_count<TIM17TIMEOOUTPERIOD)
 8000ea4:	e028      	b.n	8000ef8 <main+0x1a0>
	  			  {
	  				  recv(0, Recv_Ping,2048);
 8000ea6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000eaa:	4945      	ldr	r1, [pc, #276]	; (8000fc0 <main+0x268>)
 8000eac:	2000      	movs	r0, #0
 8000eae:	f001 f8ef 	bl	8002090 <recv>
	  				  if(Get_event()==WRSide_Train_Detect_Event)
 8000eb2:	f7ff fe67 	bl	8000b84 <Get_event>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b04      	cmp	r3, #4
 8000eba:	d102      	bne.n	8000ec2 <main+0x16a>
	  				  {
	  					  WRSide_Train_Presence_State_Handler();
 8000ebc:	f001 fbe2 	bl	8002684 <WRSide_Train_Presence_State_Handler>
	  					  break;
 8000ec0:	e01e      	b.n	8000f00 <main+0x1a8>
	  				  }
	  				  else if (Get_event()==WLSide_Train_Detect_Event)
 8000ec2:	f7ff fe5f 	bl	8000b84 <Get_event>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b05      	cmp	r3, #5
 8000eca:	d102      	bne.n	8000ed2 <main+0x17a>
	  				  {
	  					  WLSide_Train_Presence_State_Handler();
 8000ecc:	f001 fbf0 	bl	80026b0 <WLSide_Train_Presence_State_Handler>
	  					  break;
 8000ed0:	e016      	b.n	8000f00 <main+0x1a8>
	  				  }
	  				  if(strcmp(Abox_not_ready,Recv_Ping)==0)
 8000ed2:	493b      	ldr	r1, [pc, #236]	; (8000fc0 <main+0x268>)
 8000ed4:	483b      	ldr	r0, [pc, #236]	; (8000fc4 <main+0x26c>)
 8000ed6:	f7ff f977 	bl	80001c8 <strcmp>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d10b      	bne.n	8000ef8 <main+0x1a0>
	  				  {
	  					  Timer17_Stop();
 8000ee0:	f7ff ff1e 	bl	8000d20 <Timer17_Stop>
	  					  tim17_count=0;
 8000ee4:	4b39      	ldr	r3, [pc, #228]	; (8000fcc <main+0x274>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
	  					  Set_state(Health_State);
 8000eea:	2002      	movs	r0, #2
 8000eec:	f001 fadc 	bl	80024a8 <Set_state>
	  					  Set_event(Reset_Event);
 8000ef0:	2002      	movs	r0, #2
 8000ef2:	f7ff fe53 	bl	8000b9c <Set_event>
	  					  break;
 8000ef6:	e003      	b.n	8000f00 <main+0x1a8>
	  			  while(tim17_count<TIM17TIMEOOUTPERIOD)
 8000ef8:	4b34      	ldr	r3, [pc, #208]	; (8000fcc <main+0x274>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	d9d2      	bls.n	8000ea6 <main+0x14e>
	  				  }
	  			  }
	  			  if(strcmp(Ping_ack,Recv_Ping)!=0 && (Get_state()!=Health_State))
 8000f00:	492f      	ldr	r1, [pc, #188]	; (8000fc0 <main+0x268>)
 8000f02:	4833      	ldr	r0, [pc, #204]	; (8000fd0 <main+0x278>)
 8000f04:	f7ff f960 	bl	80001c8 <strcmp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00d      	beq.n	8000f2a <main+0x1d2>
 8000f0e:	f001 fabf 	bl	8002490 <Get_state>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d008      	beq.n	8000f2a <main+0x1d2>
	  			  {
	  				  Timer17_Stop();
 8000f18:	f7ff ff02 	bl	8000d20 <Timer17_Stop>
	  				  tim17_count=0;
 8000f1c:	4b2b      	ldr	r3, [pc, #172]	; (8000fcc <main+0x274>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
	  				  Set_state(Initilisation_State);
 8000f22:	2001      	movs	r0, #1
 8000f24:	f001 fac0 	bl	80024a8 <Set_state>
	  				  break;
 8000f28:	e042      	b.n	8000fb0 <main+0x258>
	  			  }
	  			  Timer17_Stop();
 8000f2a:	f7ff fef9 	bl	8000d20 <Timer17_Stop>
	  			  tim17_count=0;
 8000f2e:	4b27      	ldr	r3, [pc, #156]	; (8000fcc <main+0x274>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
	  		  }
	  		  break;
 8000f34:	e033      	b.n	8000f9e <main+0x246>

//			  itoa(count,Count_Bulletin,10);
//			  send(0, (uint32_t *)strcat(Count_Bulletin,","), strlen(Count_Bulletin));
//			  HAL_Delay(1000);

			  if (count>TIMEOOUTPERIOD)
 8000f36:	4b27      	ldr	r3, [pc, #156]	; (8000fd4 <main+0x27c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b78      	cmp	r3, #120	; 0x78
 8000f3c:	d902      	bls.n	8000f44 <main+0x1ec>
			  {
				  Set_event(Train_Exit_Event);
 8000f3e:	2006      	movs	r0, #6
 8000f40:	f7ff fe2c 	bl	8000b9c <Set_event>
			  }

	  		  if(Get_event()==Train_Exit_Event)
 8000f44:	f7ff fe1e 	bl	8000b84 <Get_event>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b06      	cmp	r3, #6
 8000f4c:	d129      	bne.n	8000fa2 <main+0x24a>
	  		  {
	  			  Train_Exit_State_Handler();
 8000f4e:	f001 fbc5 	bl	80026dc <Train_Exit_State_Handler>
	  		  }
	  		  break;
 8000f52:	e026      	b.n	8000fa2 <main+0x24a>

//			  itoa(count,Count_Bulletin1,10);
//			  send(0, (uint32_t *)strcat(Count_Bulletin1,","), strlen(Count_Bulletin1));
//			  HAL_Delay(1000);

			  if (count>TIMEOOUTPERIOD)
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <main+0x27c>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2b78      	cmp	r3, #120	; 0x78
 8000f5a:	d902      	bls.n	8000f62 <main+0x20a>
			  {
				  Set_event(Train_Exit_Event);
 8000f5c:	2006      	movs	r0, #6
 8000f5e:	f7ff fe1d 	bl	8000b9c <Set_event>
			  }

	  		  if(Get_event()==Train_Exit_Event)
 8000f62:	f7ff fe0f 	bl	8000b84 <Get_event>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b06      	cmp	r3, #6
 8000f6a:	d11c      	bne.n	8000fa6 <main+0x24e>
	  		  {
	  			  Train_Exit_State_Handler();
 8000f6c:	f001 fbb6 	bl	80026dc <Train_Exit_State_Handler>
	  		  }
	  		  break;
 8000f70:	e019      	b.n	8000fa6 <main+0x24e>

	  	  case Train_Exit_State:
	  		  if(Get_event()==Log_Data_Event)
 8000f72:	f7ff fe07 	bl	8000b84 <Get_event>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b07      	cmp	r3, #7
 8000f7a:	d116      	bne.n	8000faa <main+0x252>
	  		  {
	  			  Log_Data_State_Handler();
 8000f7c:	f001 fbc2 	bl	8002704 <Log_Data_State_Handler>
	  		  }
	  		  break;
 8000f80:	e013      	b.n	8000faa <main+0x252>

	  	  case Log_Data_State:
	  		  if(Get_event()==Reset_Event)
 8000f82:	f7ff fdff 	bl	8000b84 <Get_event>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d110      	bne.n	8000fae <main+0x256>
	  		  {
	  			  Reset_State_Handler();
 8000f8c:	f001 fb1a 	bl	80025c4 <Reset_State_Handler>
	  		  }
	  		  break;
 8000f90:	e00d      	b.n	8000fae <main+0x256>
	  		  break;
 8000f92:	bf00      	nop
 8000f94:	e6f9      	b.n	8000d8a <main+0x32>
	  		  break;
 8000f96:	bf00      	nop
 8000f98:	e6f7      	b.n	8000d8a <main+0x32>
	  		  break;
 8000f9a:	bf00      	nop
 8000f9c:	e6f5      	b.n	8000d8a <main+0x32>
	  		  break;
 8000f9e:	bf00      	nop
 8000fa0:	e6f3      	b.n	8000d8a <main+0x32>
	  		  break;
 8000fa2:	bf00      	nop
 8000fa4:	e6f1      	b.n	8000d8a <main+0x32>
	  		  break;
 8000fa6:	bf00      	nop
 8000fa8:	e6ef      	b.n	8000d8a <main+0x32>
	  		  break;
 8000faa:	bf00      	nop
 8000fac:	e6ed      	b.n	8000d8a <main+0x32>
	  		  break;
 8000fae:	bf00      	nop
	  HAL_RTC_GetTime(RtcHandle, &sTime, RTC_FORMAT_BIN);
 8000fb0:	e6eb      	b.n	8000d8a <main+0x32>
 8000fb2:	bf00      	nop
 8000fb4:	20001a60 	.word	0x20001a60
 8000fb8:	20001a59 	.word	0x20001a59
 8000fbc:	20001d00 	.word	0x20001d00
 8000fc0:	20001d0c 	.word	0x20001d0c
 8000fc4:	20000804 	.word	0x20000804
 8000fc8:	08008610 	.word	0x08008610
 8000fcc:	20001d04 	.word	0x20001d04
 8000fd0:	20000004 	.word	0x20000004
 8000fd4:	20001cfc 	.word	0x20001cfc

08000fd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b09c      	sub	sp, #112	; 0x70
 8000fdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fde:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000fe2:	2228      	movs	r2, #40	; 0x28
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f007 f972 	bl	80082d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ffc:	1d3b      	adds	r3, r7, #4
 8000ffe:	2230      	movs	r2, #48	; 0x30
 8001000:	2100      	movs	r1, #0
 8001002:	4618      	mov	r0, r3
 8001004:	f007 f964 	bl	80082d0 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001008:	f003 f950 	bl	80042ac <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800100c:	4b27      	ldr	r3, [pc, #156]	; (80010ac <SystemClock_Config+0xd4>)
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	4a26      	ldr	r2, [pc, #152]	; (80010ac <SystemClock_Config+0xd4>)
 8001012:	f023 0318 	bic.w	r3, r3, #24
 8001016:	6213      	str	r3, [r2, #32]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001018:	2305      	movs	r3, #5
 800101a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800101c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001020:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 8001022:	2304      	movs	r3, #4
 8001024:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001026:	2301      	movs	r3, #1
 8001028:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800102a:	2301      	movs	r3, #1
 800102c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102e:	2302      	movs	r3, #2
 8001030:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001032:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001036:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL14;
 8001038:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800103c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001042:	4618      	mov	r0, r3
 8001044:	f003 f952 	bl	80042ec <HAL_RCC_OscConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800104e:	f000 fbdd 	bl	800180c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001052:	230f      	movs	r3, #15
 8001054:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001056:	2302      	movs	r3, #2
 8001058:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800105e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001062:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001068:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800106c:	2102      	movs	r1, #2
 800106e:	4618      	mov	r0, r3
 8001070:	f004 f97a 	bl	8005368 <HAL_RCC_ClockConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800107a:	f000 fbc7 	bl	800180c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_TIM16
 800107e:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8001082:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM17;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001084:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001088:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 800108a:	2300      	movs	r3, #0
 800108c:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 800108e:	2300      	movs	r3, #0
 8001090:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001092:	1d3b      	adds	r3, r7, #4
 8001094:	4618      	mov	r0, r3
 8001096:	f004 fb9f 	bl	80057d8 <HAL_RCCEx_PeriphCLKConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80010a0:	f000 fbb4 	bl	800180c <Error_Handler>
  }
}
 80010a4:	bf00      	nop
 80010a6:	3770      	adds	r7, #112	; 0x70
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40021000 	.word	0x40021000

080010b0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80010c4:	2300      	movs	r3, #0
 80010c6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010c8:	4b33      	ldr	r3, [pc, #204]	; (8001198 <MX_RTC_Init+0xe8>)
 80010ca:	4a34      	ldr	r2, [pc, #208]	; (800119c <MX_RTC_Init+0xec>)
 80010cc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010ce:	4b32      	ldr	r3, [pc, #200]	; (8001198 <MX_RTC_Init+0xe8>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80010d4:	4b30      	ldr	r3, [pc, #192]	; (8001198 <MX_RTC_Init+0xe8>)
 80010d6:	227f      	movs	r2, #127	; 0x7f
 80010d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80010da:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <MX_RTC_Init+0xe8>)
 80010dc:	22ff      	movs	r2, #255	; 0xff
 80010de:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80010e0:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <MX_RTC_Init+0xe8>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80010e6:	4b2c      	ldr	r3, [pc, #176]	; (8001198 <MX_RTC_Init+0xe8>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80010ec:	4b2a      	ldr	r3, [pc, #168]	; (8001198 <MX_RTC_Init+0xe8>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80010f2:	4829      	ldr	r0, [pc, #164]	; (8001198 <MX_RTC_Init+0xe8>)
 80010f4:	f004 fcf4 	bl	8005ae0 <HAL_RTC_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80010fe:	f000 fb85 	bl	800180c <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0xBEBE)
 8001102:	2101      	movs	r1, #1
 8001104:	4824      	ldr	r0, [pc, #144]	; (8001198 <MX_RTC_Init+0xe8>)
 8001106:	f005 f8cb 	bl	80062a0 <HAL_RTCEx_BKUPRead>
 800110a:	4603      	mov	r3, r0
 800110c:	f64b 62be 	movw	r2, #48830	; 0xbebe
 8001110:	4293      	cmp	r3, r2
 8001112:	d03c      	beq.n	800118e <MX_RTC_Init+0xde>
     {
     // Write Back Up Register 1 Data
     HAL_PWR_EnableBkUpAccess();
 8001114:	f003 f8ca 	bl	80042ac <HAL_PWR_EnableBkUpAccess>
     // Writes a data in a RTC Backup data Register 1
     HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0xBEBE);
 8001118:	f64b 62be 	movw	r2, #48830	; 0xbebe
 800111c:	2101      	movs	r1, #1
 800111e:	481e      	ldr	r0, [pc, #120]	; (8001198 <MX_RTC_Init+0xe8>)
 8001120:	f005 f8a4 	bl	800626c <HAL_RTCEx_BKUPWrite>
     HAL_PWR_DisableBkUpAccess();
 8001124:	f003 f8d2 	bl	80042cc <HAL_PWR_DisableBkUpAccess>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 15;
 8001128:	230f      	movs	r3, #15
 800112a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 16;
 800112c:	2310      	movs	r3, #16
 800112e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001134:	2300      	movs	r3, #0
 8001136:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800113c:	1d3b      	adds	r3, r7, #4
 800113e:	2200      	movs	r2, #0
 8001140:	4619      	mov	r1, r3
 8001142:	4815      	ldr	r0, [pc, #84]	; (8001198 <MX_RTC_Init+0xe8>)
 8001144:	f004 fd5d 	bl	8005c02 <HAL_RTC_SetTime>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800114e:	f000 fb5d 	bl	800180c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8001152:	2303      	movs	r3, #3
 8001154:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8001156:	2303      	movs	r3, #3
 8001158:	707b      	strb	r3, [r7, #1]
  sDate.Date = 30;
 800115a:	231e      	movs	r3, #30
 800115c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 23;
 800115e:	2317      	movs	r3, #23
 8001160:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001162:	463b      	mov	r3, r7
 8001164:	2200      	movs	r2, #0
 8001166:	4619      	mov	r1, r3
 8001168:	480b      	ldr	r0, [pc, #44]	; (8001198 <MX_RTC_Init+0xe8>)
 800116a:	f004 fe65 	bl	8005e38 <HAL_RTC_SetDate>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8001174:	f000 fb4a 	bl	800180c <Error_Handler>
  }
  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8001178:	2200      	movs	r2, #0
 800117a:	2100      	movs	r1, #0
 800117c:	4806      	ldr	r0, [pc, #24]	; (8001198 <MX_RTC_Init+0xe8>)
 800117e:	f004 ffe1 	bl	8006144 <HAL_RTCEx_SetWakeUpTimer>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d003      	beq.n	8001190 <MX_RTC_Init+0xe0>
  {
    Error_Handler();
 8001188:	f000 fb40 	bl	800180c <Error_Handler>
 800118c:	e000      	b.n	8001190 <MX_RTC_Init+0xe0>
        return;
 800118e:	bf00      	nop
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20001a60 	.word	0x20001a60
 800119c:	40002800 	.word	0x40002800

080011a0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	; (8001214 <MX_SPI2_Init+0x74>)
 80011a6:	4a1c      	ldr	r2, [pc, #112]	; (8001218 <MX_SPI2_Init+0x78>)
 80011a8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011aa:	4b1a      	ldr	r3, [pc, #104]	; (8001214 <MX_SPI2_Init+0x74>)
 80011ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011b0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <MX_SPI2_Init+0x74>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011b8:	4b16      	ldr	r3, [pc, #88]	; (8001214 <MX_SPI2_Init+0x74>)
 80011ba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80011be:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011c0:	4b14      	ldr	r3, [pc, #80]	; (8001214 <MX_SPI2_Init+0x74>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011c6:	4b13      	ldr	r3, [pc, #76]	; (8001214 <MX_SPI2_Init+0x74>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_SPI2_Init+0x74>)
 80011ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011d2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <MX_SPI2_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_SPI2_Init+0x74>)
 80011dc:	2200      	movs	r2, #0
 80011de:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_SPI2_Init+0x74>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <MX_SPI2_Init+0x74>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80011ec:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_SPI2_Init+0x74>)
 80011ee:	2207      	movs	r2, #7
 80011f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <MX_SPI2_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <MX_SPI2_Init+0x74>)
 80011fa:	2208      	movs	r2, #8
 80011fc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_SPI2_Init+0x74>)
 8001200:	f005 f866 	bl	80062d0 <HAL_SPI_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800120a:	f000 faff 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20001a80 	.word	0x20001a80
 8001218:	40003800 	.word	0x40003800

0800121c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001220:	4b1b      	ldr	r3, [pc, #108]	; (8001290 <MX_SPI3_Init+0x74>)
 8001222:	4a1c      	ldr	r2, [pc, #112]	; (8001294 <MX_SPI3_Init+0x78>)
 8001224:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001226:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <MX_SPI3_Init+0x74>)
 8001228:	f44f 7282 	mov.w	r2, #260	; 0x104
 800122c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800122e:	4b18      	ldr	r3, [pc, #96]	; (8001290 <MX_SPI3_Init+0x74>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001234:	4b16      	ldr	r3, [pc, #88]	; (8001290 <MX_SPI3_Init+0x74>)
 8001236:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800123a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800123c:	4b14      	ldr	r3, [pc, #80]	; (8001290 <MX_SPI3_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001242:	4b13      	ldr	r3, [pc, #76]	; (8001290 <MX_SPI3_Init+0x74>)
 8001244:	2200      	movs	r2, #0
 8001246:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001248:	4b11      	ldr	r3, [pc, #68]	; (8001290 <MX_SPI3_Init+0x74>)
 800124a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800124e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001250:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <MX_SPI3_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001256:	4b0e      	ldr	r3, [pc, #56]	; (8001290 <MX_SPI3_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800125c:	4b0c      	ldr	r3, [pc, #48]	; (8001290 <MX_SPI3_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001262:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <MX_SPI3_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <MX_SPI3_Init+0x74>)
 800126a:	2207      	movs	r2, #7
 800126c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800126e:	4b08      	ldr	r3, [pc, #32]	; (8001290 <MX_SPI3_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001274:	4b06      	ldr	r3, [pc, #24]	; (8001290 <MX_SPI3_Init+0x74>)
 8001276:	2208      	movs	r2, #8
 8001278:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800127a:	4805      	ldr	r0, [pc, #20]	; (8001290 <MX_SPI3_Init+0x74>)
 800127c:	f005 f828 	bl	80062d0 <HAL_SPI_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001286:	f000 fac1 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20001ae4 	.word	0x20001ae4
 8001294:	40003c00 	.word	0x40003c00

08001298 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ac:	1d3b      	adds	r3, r7, #4
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <MX_TIM2_Init+0x98>)
 80012b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 70-1;
 80012be:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <MX_TIM2_Init+0x98>)
 80012c0:	2245      	movs	r2, #69	; 0x45
 80012c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <MX_TIM2_Init+0x98>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF-1;
 80012ca:	4b19      	ldr	r3, [pc, #100]	; (8001330 <MX_TIM2_Init+0x98>)
 80012cc:	f06f 0201 	mvn.w	r2, #1
 80012d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d2:	4b17      	ldr	r3, [pc, #92]	; (8001330 <MX_TIM2_Init+0x98>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012d8:	4b15      	ldr	r3, [pc, #84]	; (8001330 <MX_TIM2_Init+0x98>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012de:	4814      	ldr	r0, [pc, #80]	; (8001330 <MX_TIM2_Init+0x98>)
 80012e0:	f005 ff0e 	bl	8007100 <HAL_TIM_Base_Init>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012ea:	f000 fa8f 	bl	800180c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	4619      	mov	r1, r3
 80012fa:	480d      	ldr	r0, [pc, #52]	; (8001330 <MX_TIM2_Init+0x98>)
 80012fc:	f006 f9ca 	bl	8007694 <HAL_TIM_ConfigClockSource>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001306:	f000 fa81 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800130a:	2300      	movs	r3, #0
 800130c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	; (8001330 <MX_TIM2_Init+0x98>)
 8001318:	f006 fbc0 	bl	8007a9c <HAL_TIMEx_MasterConfigSynchronization>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001322:	f000 fa73 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	3720      	adds	r7, #32
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20001b48 	.word	0x20001b48

08001334 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001344:	4b15      	ldr	r3, [pc, #84]	; (800139c <MX_TIM6_Init+0x68>)
 8001346:	4a16      	ldr	r2, [pc, #88]	; (80013a0 <MX_TIM6_Init+0x6c>)
 8001348:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 6999;
 800134a:	4b14      	ldr	r3, [pc, #80]	; (800139c <MX_TIM6_Init+0x68>)
 800134c:	f641 3257 	movw	r2, #6999	; 0x1b57
 8001350:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <MX_TIM6_Init+0x68>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001358:	4b10      	ldr	r3, [pc, #64]	; (800139c <MX_TIM6_Init+0x68>)
 800135a:	f242 720f 	movw	r2, #9999	; 0x270f
 800135e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001360:	4b0e      	ldr	r3, [pc, #56]	; (800139c <MX_TIM6_Init+0x68>)
 8001362:	2280      	movs	r2, #128	; 0x80
 8001364:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001366:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_TIM6_Init+0x68>)
 8001368:	f005 feca 	bl	8007100 <HAL_TIM_Base_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001372:	f000 fa4b 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	4619      	mov	r1, r3
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <MX_TIM6_Init+0x68>)
 8001384:	f006 fb8a 	bl	8007a9c <HAL_TIMEx_MasterConfigSynchronization>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800138e:	f000 fa3d 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	20001b94 	.word	0x20001b94
 80013a0:	40001000 	.word	0x40001000

080013a4 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80013a8:	4b10      	ldr	r3, [pc, #64]	; (80013ec <MX_TIM16_Init+0x48>)
 80013aa:	4a11      	ldr	r2, [pc, #68]	; (80013f0 <MX_TIM16_Init+0x4c>)
 80013ac:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 6999;
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <MX_TIM16_Init+0x48>)
 80013b0:	f641 3257 	movw	r2, #6999	; 0x1b57
 80013b4:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b6:	4b0d      	ldr	r3, [pc, #52]	; (80013ec <MX_TIM16_Init+0x48>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9999;
 80013bc:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <MX_TIM16_Init+0x48>)
 80013be:	f242 720f 	movw	r2, #9999	; 0x270f
 80013c2:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_TIM16_Init+0x48>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <MX_TIM16_Init+0x48>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013d0:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_TIM16_Init+0x48>)
 80013d2:	2280      	movs	r2, #128	; 0x80
 80013d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_TIM16_Init+0x48>)
 80013d8:	f005 fe92 	bl	8007100 <HAL_TIM_Base_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 80013e2:	f000 fa13 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20001be0 	.word	0x20001be0
 80013f0:	40014400 	.word	0x40014400

080013f4 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80013f8:	4b10      	ldr	r3, [pc, #64]	; (800143c <MX_TIM17_Init+0x48>)
 80013fa:	4a11      	ldr	r2, [pc, #68]	; (8001440 <MX_TIM17_Init+0x4c>)
 80013fc:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 6999;
 80013fe:	4b0f      	ldr	r3, [pc, #60]	; (800143c <MX_TIM17_Init+0x48>)
 8001400:	f641 3257 	movw	r2, #6999	; 0x1b57
 8001404:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001406:	4b0d      	ldr	r3, [pc, #52]	; (800143c <MX_TIM17_Init+0x48>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 800140c:	4b0b      	ldr	r3, [pc, #44]	; (800143c <MX_TIM17_Init+0x48>)
 800140e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001412:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001414:	4b09      	ldr	r3, [pc, #36]	; (800143c <MX_TIM17_Init+0x48>)
 8001416:	2200      	movs	r2, #0
 8001418:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 800141a:	4b08      	ldr	r3, [pc, #32]	; (800143c <MX_TIM17_Init+0x48>)
 800141c:	2200      	movs	r2, #0
 800141e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <MX_TIM17_Init+0x48>)
 8001422:	2280      	movs	r2, #128	; 0x80
 8001424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001426:	4805      	ldr	r0, [pc, #20]	; (800143c <MX_TIM17_Init+0x48>)
 8001428:	f005 fe6a 	bl	8007100 <HAL_TIM_Base_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8001432:	f000 f9eb 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20001c2c 	.word	0x20001c2c
 8001440:	40014800 	.word	0x40014800

08001444 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001448:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 800144a:	4a17      	ldr	r2, [pc, #92]	; (80014a8 <MX_USART2_UART_Init+0x64>)
 800144c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800144e:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001450:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001454:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001456:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001458:	2200      	movs	r2, #0
 800145a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 800145e:	2200      	movs	r2, #0
 8001460:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001464:	2200      	movs	r2, #0
 8001466:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 800146a:	220c      	movs	r2, #12
 800146c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146e:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001470:	2200      	movs	r2, #0
 8001472:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001474:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001476:	2200      	movs	r2, #0
 8001478:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 800147c:	2200      	movs	r2, #0
 800147e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001482:	2210      	movs	r2, #16
 8001484:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001488:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800148c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <MX_USART2_UART_Init+0x60>)
 8001490:	f006 fb88 	bl	8007ba4 <HAL_UART_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800149a:	f000 f9b7 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20001c78 	.word	0x20001c78
 80014a8:	40004400 	.word	0x40004400

080014ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08a      	sub	sp, #40	; 0x28
 80014b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
 80014be:	60da      	str	r2, [r3, #12]
 80014c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014c2:	4b70      	ldr	r3, [pc, #448]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	4a6f      	ldr	r2, [pc, #444]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014cc:	6153      	str	r3, [r2, #20]
 80014ce:	4b6d      	ldr	r3, [pc, #436]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014d0:	695b      	ldr	r3, [r3, #20]
 80014d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80014d6:	613b      	str	r3, [r7, #16]
 80014d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014da:	4b6a      	ldr	r3, [pc, #424]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	4a69      	ldr	r2, [pc, #420]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014e4:	6153      	str	r3, [r2, #20]
 80014e6:	4b67      	ldr	r3, [pc, #412]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014e8:	695b      	ldr	r3, [r3, #20]
 80014ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	4b64      	ldr	r3, [pc, #400]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	4a63      	ldr	r2, [pc, #396]	; (8001684 <MX_GPIO_Init+0x1d8>)
 80014f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014fc:	6153      	str	r3, [r2, #20]
 80014fe:	4b61      	ldr	r3, [pc, #388]	; (8001684 <MX_GPIO_Init+0x1d8>)
 8001500:	695b      	ldr	r3, [r3, #20]
 8001502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800150a:	4b5e      	ldr	r3, [pc, #376]	; (8001684 <MX_GPIO_Init+0x1d8>)
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	4a5d      	ldr	r2, [pc, #372]	; (8001684 <MX_GPIO_Init+0x1d8>)
 8001510:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001514:	6153      	str	r3, [r2, #20]
 8001516:	4b5b      	ldr	r3, [pc, #364]	; (8001684 <MX_GPIO_Init+0x1d8>)
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800151e:	607b      	str	r3, [r7, #4]
 8001520:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FCT_TRIG_LED_GPIO_Port, FCT_TRIG_LED_Pin, GPIO_PIN_RESET);
 8001522:	2200      	movs	r2, #0
 8001524:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001528:	4857      	ldr	r0, [pc, #348]	; (8001688 <MX_GPIO_Init+0x1dc>)
 800152a:	f002 fe8f 	bl	800424c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LA_TRIG_LED_Pin|CA_TRIG_LED_Pin|WR_TRIG_LED_Pin, GPIO_PIN_RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	f241 0190 	movw	r1, #4240	; 0x1090
 8001534:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001538:	f002 fe88 	bl	800424c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LAN_CS_Pin|CA_OP_Pin|LA_OP_Pin, GPIO_PIN_SET);
 800153c:	2201      	movs	r2, #1
 800153e:	f240 3101 	movw	r1, #769	; 0x301
 8001542:	4852      	ldr	r0, [pc, #328]	; (800168c <MX_GPIO_Init+0x1e0>)
 8001544:	f002 fe82 	bl	800424c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|WL_TRIG_LED_Pin, GPIO_PIN_RESET);
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 4110 	mov.w	r1, #36864	; 0x9000
 800154e:	484f      	ldr	r0, [pc, #316]	; (800168c <MX_GPIO_Init+0x1e0>)
 8001550:	f002 fe7c 	bl	800424c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CA_OP1_Pin|LA_OP1_Pin|LAN_RESET_Pin, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	f44f 4103 	mov.w	r1, #33536	; 0x8300
 800155a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800155e:	f002 fe75 	bl	800424c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : FCT_TRIG_LED_Pin */
  GPIO_InitStruct.Pin = FCT_TRIG_LED_Pin;
 8001562:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800156c:	2302      	movs	r3, #2
 800156e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FCT_TRIG_LED_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4619      	mov	r1, r3
 800157a:	4843      	ldr	r0, [pc, #268]	; (8001688 <MX_GPIO_Init+0x1dc>)
 800157c:	f002 fcf4 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : WR_IP_Pin WL_IP_Pin F_IP_Pin */
  GPIO_InitStruct.Pin = WR_IP_Pin|WL_IP_Pin|F_IP_Pin;
 8001580:	2323      	movs	r3, #35	; 0x23
 8001582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001584:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001588:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800158a:	2301      	movs	r3, #1
 800158c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158e:	f107 0314 	add.w	r3, r7, #20
 8001592:	4619      	mov	r1, r3
 8001594:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001598:	f002 fce6 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LA_TRIG_LED_Pin CA_TRIG_LED_Pin CA_OP1_Pin LA_OP1_Pin
                           LAN_RESET_Pin */
  GPIO_InitStruct.Pin = LA_TRIG_LED_Pin|CA_TRIG_LED_Pin|CA_OP1_Pin|LA_OP1_Pin
 800159c:	f248 3390 	movw	r3, #33680	; 0x8390
 80015a0:	617b      	str	r3, [r7, #20]
                          |LAN_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a2:	2301      	movs	r3, #1
 80015a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015aa:	2300      	movs	r3, #0
 80015ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ae:	f107 0314 	add.w	r3, r7, #20
 80015b2:	4619      	mov	r1, r3
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b8:	f002 fcd6 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LAN_CS_Pin */
  GPIO_InitStruct.Pin = LAN_CS_Pin;
 80015bc:	2301      	movs	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c0:	2301      	movs	r3, #1
 80015c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015c4:	2301      	movs	r3, #1
 80015c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c8:	2300      	movs	r3, #0
 80015ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LAN_CS_GPIO_Port, &GPIO_InitStruct);
 80015cc:	f107 0314 	add.w	r3, r7, #20
 80015d0:	4619      	mov	r1, r3
 80015d2:	482e      	ldr	r0, [pc, #184]	; (800168c <MX_GPIO_Init+0x1e0>)
 80015d4:	f002 fcc8 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LAN_INT_Pin */
  GPIO_InitStruct.Pin = LAN_INT_Pin;
 80015d8:	2304      	movs	r3, #4
 80015da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015dc:	2300      	movs	r3, #0
 80015de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LAN_INT_GPIO_Port, &GPIO_InitStruct);
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	4619      	mov	r1, r3
 80015ea:	4828      	ldr	r0, [pc, #160]	; (800168c <MX_GPIO_Init+0x1e0>)
 80015ec:	f002 fcbc 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 CA_OP_Pin LA_OP_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|CA_OP_Pin|LA_OP_Pin;
 80015f0:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 80015f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f6:	2301      	movs	r3, #1
 80015f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fe:	2300      	movs	r3, #0
 8001600:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4619      	mov	r1, r3
 8001608:	4820      	ldr	r0, [pc, #128]	; (800168c <MX_GPIO_Init+0x1e0>)
 800160a:	f002 fcad 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : WL_TRIG_LED_Pin */
  GPIO_InitStruct.Pin = WL_TRIG_LED_Pin;
 800160e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001614:	2301      	movs	r3, #1
 8001616:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001618:	2302      	movs	r3, #2
 800161a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161c:	2300      	movs	r3, #0
 800161e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WL_TRIG_LED_GPIO_Port, &GPIO_InitStruct);
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	4619      	mov	r1, r3
 8001626:	4819      	ldr	r0, [pc, #100]	; (800168c <MX_GPIO_Init+0x1e0>)
 8001628:	f002 fc9e 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : WR_TRIG_LED_Pin */
  GPIO_InitStruct.Pin = WR_TRIG_LED_Pin;
 800162c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001632:	2301      	movs	r3, #1
 8001634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001636:	2302      	movs	r3, #2
 8001638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WR_TRIG_LED_GPIO_Port, &GPIO_InitStruct);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001648:	f002 fc8e 	bl	8003f68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800164c:	2200      	movs	r2, #0
 800164e:	2100      	movs	r1, #0
 8001650:	2006      	movs	r0, #6
 8001652:	f002 fc44 	bl	8003ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001656:	2006      	movs	r0, #6
 8001658:	f002 fc5d 	bl	8003f16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800165c:	2200      	movs	r2, #0
 800165e:	2100      	movs	r1, #0
 8001660:	2007      	movs	r0, #7
 8001662:	f002 fc3c 	bl	8003ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001666:	2007      	movs	r0, #7
 8001668:	f002 fc55 	bl	8003f16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	2100      	movs	r1, #0
 8001670:	2017      	movs	r0, #23
 8001672:	f002 fc34 	bl	8003ede <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001676:	2017      	movs	r0, #23
 8001678:	f002 fc4d 	bl	8003f16 <HAL_NVIC_EnableIRQ>

}
 800167c:	bf00      	nop
 800167e:	3728      	adds	r7, #40	; 0x28
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40021000 	.word	0x40021000
 8001688:	48000800 	.word	0x48000800
 800168c:	48000400 	.word	0x48000400

08001690 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed
   */

  switch(GPIO_Pin)
 800169a:	88fb      	ldrh	r3, [r7, #6]
 800169c:	3b01      	subs	r3, #1
 800169e:	2b1f      	cmp	r3, #31
 80016a0:	f200 80a6 	bhi.w	80017f0 <HAL_GPIO_EXTI_Callback+0x160>
 80016a4:	a201      	add	r2, pc, #4	; (adr r2, 80016ac <HAL_GPIO_EXTI_Callback+0x1c>)
 80016a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016aa:	bf00      	nop
 80016ac:	0800172d 	.word	0x0800172d
 80016b0:	08001775 	.word	0x08001775
 80016b4:	080017f1 	.word	0x080017f1
 80016b8:	080017e5 	.word	0x080017e5
 80016bc:	080017f1 	.word	0x080017f1
 80016c0:	080017f1 	.word	0x080017f1
 80016c4:	080017f1 	.word	0x080017f1
 80016c8:	080017f1 	.word	0x080017f1
 80016cc:	080017f1 	.word	0x080017f1
 80016d0:	080017f1 	.word	0x080017f1
 80016d4:	080017f1 	.word	0x080017f1
 80016d8:	080017f1 	.word	0x080017f1
 80016dc:	080017f1 	.word	0x080017f1
 80016e0:	080017f1 	.word	0x080017f1
 80016e4:	080017f1 	.word	0x080017f1
 80016e8:	080017f1 	.word	0x080017f1
 80016ec:	080017f1 	.word	0x080017f1
 80016f0:	080017f1 	.word	0x080017f1
 80016f4:	080017f1 	.word	0x080017f1
 80016f8:	080017f1 	.word	0x080017f1
 80016fc:	080017f1 	.word	0x080017f1
 8001700:	080017f1 	.word	0x080017f1
 8001704:	080017f1 	.word	0x080017f1
 8001708:	080017f1 	.word	0x080017f1
 800170c:	080017f1 	.word	0x080017f1
 8001710:	080017f1 	.word	0x080017f1
 8001714:	080017f1 	.word	0x080017f1
 8001718:	080017f1 	.word	0x080017f1
 800171c:	080017f1 	.word	0x080017f1
 8001720:	080017f1 	.word	0x080017f1
 8001724:	080017f1 	.word	0x080017f1
 8001728:	080017bd 	.word	0x080017bd
  {
  case WR_IP_Pin:
	  send(0, (buff_size *)" WRCall_MCU,",strlen(" WRCall_MCU,"));
 800172c:	220c      	movs	r2, #12
 800172e:	4932      	ldr	r1, [pc, #200]	; (80017f8 <HAL_GPIO_EXTI_Callback+0x168>)
 8001730:	2000      	movs	r0, #0
 8001732:	f000 fbb3 	bl	8001e9c <send>
	  switch(Get_state()){
 8001736:	f000 feab 	bl	8002490 <Get_state>
 800173a:	4603      	mov	r3, r0
 800173c:	2b06      	cmp	r3, #6
 800173e:	d00c      	beq.n	800175a <HAL_GPIO_EXTI_Callback+0xca>
 8001740:	2b06      	cmp	r3, #6
 8001742:	dc0d      	bgt.n	8001760 <HAL_GPIO_EXTI_Callback+0xd0>
 8001744:	2b04      	cmp	r3, #4
 8001746:	d002      	beq.n	800174e <HAL_GPIO_EXTI_Callback+0xbe>
 8001748:	2b05      	cmp	r3, #5
 800174a:	d003      	beq.n	8001754 <HAL_GPIO_EXTI_Callback+0xc4>
 800174c:	e008      	b.n	8001760 <HAL_GPIO_EXTI_Callback+0xd0>
	  case Idle_State:
		  Set_event(WRSide_Train_Detect_Event);
 800174e:	2004      	movs	r0, #4
 8001750:	f7ff fa24 	bl	8000b9c <Set_event>
	  case WRSide_Train_Presence_State:
		  WR_Interrupt_Service();
 8001754:	f7fe fdac 	bl	80002b0 <WR_Interrupt_Service>
		  break;
 8001758:	e002      	b.n	8001760 <HAL_GPIO_EXTI_Callback+0xd0>
	  case WLSide_Train_Presence_State:
		  WR_Interrupt_Service();
 800175a:	f7fe fda9 	bl	80002b0 <WR_Interrupt_Service>
		  break;
 800175e:	bf00      	nop
	  }

	  if (WR_Counts==WL_Counts)//(Counts of WL_Counts==WR_Counts)
 8001760:	4b26      	ldr	r3, [pc, #152]	; (80017fc <HAL_GPIO_EXTI_Callback+0x16c>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b26      	ldr	r3, [pc, #152]	; (8001800 <HAL_GPIO_EXTI_Callback+0x170>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	429a      	cmp	r2, r3
 800176a:	d13e      	bne.n	80017ea <HAL_GPIO_EXTI_Callback+0x15a>
	  {
		  Set_event(Train_Exit_Event);
 800176c:	2006      	movs	r0, #6
 800176e:	f7ff fa15 	bl	8000b9c <Set_event>
	  }
	  break;
 8001772:	e03a      	b.n	80017ea <HAL_GPIO_EXTI_Callback+0x15a>

  case WL_IP_Pin:
	  send(0, (buff_size *)" WLCall_MCU,",strlen(" WLCall_MCU,"));
 8001774:	220c      	movs	r2, #12
 8001776:	4923      	ldr	r1, [pc, #140]	; (8001804 <HAL_GPIO_EXTI_Callback+0x174>)
 8001778:	2000      	movs	r0, #0
 800177a:	f000 fb8f 	bl	8001e9c <send>
	  switch(Get_state()){
 800177e:	f000 fe87 	bl	8002490 <Get_state>
 8001782:	4603      	mov	r3, r0
 8001784:	2b06      	cmp	r3, #6
 8001786:	d00c      	beq.n	80017a2 <HAL_GPIO_EXTI_Callback+0x112>
 8001788:	2b06      	cmp	r3, #6
 800178a:	dc0d      	bgt.n	80017a8 <HAL_GPIO_EXTI_Callback+0x118>
 800178c:	2b04      	cmp	r3, #4
 800178e:	d002      	beq.n	8001796 <HAL_GPIO_EXTI_Callback+0x106>
 8001790:	2b05      	cmp	r3, #5
 8001792:	d003      	beq.n	800179c <HAL_GPIO_EXTI_Callback+0x10c>
 8001794:	e008      	b.n	80017a8 <HAL_GPIO_EXTI_Callback+0x118>
	  case Idle_State:
		  Set_event(WLSide_Train_Detect_Event);
 8001796:	2005      	movs	r0, #5
 8001798:	f7ff fa00 	bl	8000b9c <Set_event>
	  case WRSide_Train_Presence_State:
		  WL_Interrupt_Service();
 800179c:	f7fe feee 	bl	800057c <WL_Interrupt_Service>
		  break;
 80017a0:	e002      	b.n	80017a8 <HAL_GPIO_EXTI_Callback+0x118>
	  case WLSide_Train_Presence_State:
		  WL_Interrupt_Service();
 80017a2:	f7fe feeb 	bl	800057c <WL_Interrupt_Service>
		  break;
 80017a6:	bf00      	nop
	  }

	  if (WR_Counts==WL_Counts)
 80017a8:	4b14      	ldr	r3, [pc, #80]	; (80017fc <HAL_GPIO_EXTI_Callback+0x16c>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	4b14      	ldr	r3, [pc, #80]	; (8001800 <HAL_GPIO_EXTI_Callback+0x170>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d11c      	bne.n	80017ee <HAL_GPIO_EXTI_Callback+0x15e>
	  {
		  Set_event(Train_Exit_Event);
 80017b4:	2006      	movs	r0, #6
 80017b6:	f7ff f9f1 	bl	8000b9c <Set_event>
	  }

	  break;
 80017ba:	e018      	b.n	80017ee <HAL_GPIO_EXTI_Callback+0x15e>


  case F_IP_Pin:
	  send(0, (buff_size *)" FCall_MCU,",strlen(" FCall_MCU,"));
 80017bc:	220b      	movs	r2, #11
 80017be:	4912      	ldr	r1, [pc, #72]	; (8001808 <HAL_GPIO_EXTI_Callback+0x178>)
 80017c0:	2000      	movs	r0, #0
 80017c2:	f000 fb6b 	bl	8001e9c <send>
	  switch(Get_state())
 80017c6:	f000 fe63 	bl	8002490 <Get_state>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b05      	cmp	r3, #5
 80017ce:	d002      	beq.n	80017d6 <HAL_GPIO_EXTI_Callback+0x146>
 80017d0:	2b06      	cmp	r3, #6
 80017d2:	d003      	beq.n	80017dc <HAL_GPIO_EXTI_Callback+0x14c>
		  break;
	  case WLSide_Train_Presence_State:
		  FCT_Interrupt_Service();
		  break;
	  }
	  break;
 80017d4:	e00c      	b.n	80017f0 <HAL_GPIO_EXTI_Callback+0x160>
		  FCT_Interrupt_Service();
 80017d6:	f7fe fdd9 	bl	800038c <FCT_Interrupt_Service>
		  break;
 80017da:	e002      	b.n	80017e2 <HAL_GPIO_EXTI_Callback+0x152>
		  FCT_Interrupt_Service();
 80017dc:	f7fe fdd6 	bl	800038c <FCT_Interrupt_Service>
		  break;
 80017e0:	bf00      	nop
	  break;
 80017e2:	e005      	b.n	80017f0 <HAL_GPIO_EXTI_Callback+0x160>

  case LAN_INT_Pin:

	  Lan_Interrupt_Service();
 80017e4:	f7fe fd2e 	bl	8000244 <Lan_Interrupt_Service>
	  break;
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_EXTI_Callback+0x160>
	  break;
 80017ea:	bf00      	nop
 80017ec:	e000      	b.n	80017f0 <HAL_GPIO_EXTI_Callback+0x160>
	  break;
 80017ee:	bf00      	nop
  }
}
 80017f0:	bf00      	nop
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	0800861c 	.word	0x0800861c
 80017fc:	200018c4 	.word	0x200018c4
 8001800:	200018cc 	.word	0x200018cc
 8001804:	0800862c 	.word	0x0800862c
 8001808:	0800863c 	.word	0x0800863c

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001810:	bf00      	nop
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <RingInit>:
uint32_t RingGetDataCnt (RingBuffer_t* buffer){
	return buffer -> size - RingGetSpace(buffer);
}

/* DONE: Add null pointer exceptions. */
RingStatus_t RingInit (RingBuffer_t* buffer, void* arrayBuffer, size_t bufferSize, size_t elementSize){
 800181a:	b580      	push	{r7, lr}
 800181c:	b084      	sub	sp, #16
 800181e:	af00      	add	r7, sp, #0
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
 8001826:	603b      	str	r3, [r7, #0]
	if(NULL == buffer) return NO_PTR;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d102      	bne.n	8001834 <RingInit+0x1a>
 800182e:	f06f 0302 	mvn.w	r3, #2
 8001832:	e03b      	b.n	80018ac <RingInit+0x92>
	if(NULL == arrayBuffer) return NO_PTR;
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d102      	bne.n	8001840 <RingInit+0x26>
 800183a:	f06f 0302 	mvn.w	r3, #2
 800183e:	e035      	b.n	80018ac <RingInit+0x92>

	memset(buffer, 0, sizeof(RingBuffer_t));
 8001840:	2220      	movs	r2, #32
 8001842:	2100      	movs	r1, #0
 8001844:	68f8      	ldr	r0, [r7, #12]
 8001846:	f006 fd43 	bl	80082d0 <memset>

	if(arrayBuffer == NULL) return NO_PTR;
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d102      	bne.n	8001856 <RingInit+0x3c>
 8001850:	f06f 0302 	mvn.w	r3, #2
 8001854:	e02a      	b.n	80018ac <RingInit+0x92>
	if(bufferSize <= 0) return NO_DATA;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d102      	bne.n	8001862 <RingInit+0x48>
 800185c:	f06f 0301 	mvn.w	r3, #1
 8001860:	e024      	b.n	80018ac <RingInit+0x92>

	buffer -> buffer = arrayBuffer;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	68ba      	ldr	r2, [r7, #8]
 8001866:	61da      	str	r2, [r3, #28]
	buffer -> size = bufferSize;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	601a      	str	r2, [r3, #0]
	buffer -> place = buffer -> size - 1;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	1e5a      	subs	r2, r3, #1
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	619a      	str	r2, [r3, #24]
	buffer -> writePtr = 0;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2200      	movs	r2, #0
 800187c:	611a      	str	r2, [r3, #16]
	buffer -> readPtr = 0;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2200      	movs	r2, #0
 8001882:	615a      	str	r2, [r3, #20]
	buffer -> elementSize = elementSize;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	605a      	str	r2, [r3, #4]
	buffer -> sizeB = buffer -> elementSize * buffer -> size;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	6812      	ldr	r2, [r2, #0]
 8001892:	fb03 f202 	mul.w	r2, r3, r2
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	609a      	str	r2, [r3, #8]

	memset(buffer -> buffer, 0, buffer -> sizeB);
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	69d8      	ldr	r0, [r3, #28]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	461a      	mov	r2, r3
 80018a4:	2100      	movs	r1, #0
 80018a6:	f006 fd13 	bl	80082d0 <memset>
	return OK;
 80018aa:	2301      	movs	r3, #1
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <RingWriteElement>:
		return NO_PTR;
	}
	return RingInit(buffer, ptr, bufferSize, elementSize);
}

RingStatus_t RingWriteElement (RingBuffer_t* buffer, void* data){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
	RingStatus_t retval = OK;
 80018be:	2301      	movs	r3, #1
 80018c0:	77fb      	strb	r3, [r7, #31]

	if(buffer == NULL) return NO_PTR;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d102      	bne.n	80018ce <RingWriteElement+0x1a>
 80018c8:	f06f 0302 	mvn.w	r3, #2
 80018cc:	e03e      	b.n	800194c <RingWriteElement+0x98>
	if(data == NULL) return NO_PTR;
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d102      	bne.n	80018da <RingWriteElement+0x26>
 80018d4:	f06f 0302 	mvn.w	r3, #2
 80018d8:	e038      	b.n	800194c <RingWriteElement+0x98>
	if(buffer -> buffer == NULL) return NO_PTR;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d102      	bne.n	80018e8 <RingWriteElement+0x34>
 80018e2:	f06f 0302 	mvn.w	r3, #2
 80018e6:	e031      	b.n	800194c <RingWriteElement+0x98>

	uint32_t tempHead = buffer -> writePtr;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	691b      	ldr	r3, [r3, #16]
 80018ec:	61bb      	str	r3, [r7, #24]
	uint32_t tempTail = buffer -> readPtr;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	617b      	str	r3, [r7, #20]
	size_t elSize = buffer -> elementSize;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	613b      	str	r3, [r7, #16]
	size_t bufferSize = buffer -> sizeB;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	60fb      	str	r3, [r7, #12]

	void* wrPtr;
	wrPtr = buffer -> buffer + tempHead;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69da      	ldr	r2, [r3, #28]
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	4413      	add	r3, r2
 8001908:	60bb      	str	r3, [r7, #8]

	tempHead = MODULO_BUF(tempHead + elSize, bufferSize);
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	4413      	add	r3, r2
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	fbb3 f2f2 	udiv	r2, r3, r2
 8001916:	68f9      	ldr	r1, [r7, #12]
 8001918:	fb01 f202 	mul.w	r2, r1, r2
 800191c:	1a9b      	subs	r3, r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
	if(tempHead != tempTail){
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	429a      	cmp	r2, r3
 8001926:	d00d      	beq.n	8001944 <RingWriteElement+0x90>
		memcpy(wrPtr, data, elSize);
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	6839      	ldr	r1, [r7, #0]
 800192c:	68b8      	ldr	r0, [r7, #8]
 800192e:	f006 fcc1 	bl	80082b4 <memcpy>
		buffer -> writePtr = tempHead;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	611a      	str	r2, [r3, #16]
		buffer -> place --;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	1e5a      	subs	r2, r3, #1
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	619a      	str	r2, [r3, #24]
 8001942:	e001      	b.n	8001948 <RingWriteElement+0x94>
	}else{
		retval = NO_PLACE;
 8001944:	23ff      	movs	r3, #255	; 0xff
 8001946:	77fb      	strb	r3, [r7, #31]
	}
	return retval;
 8001948:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3720      	adds	r7, #32
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}

08001954 <RingReadElement>:
	}

	return retval;
}

RingStatus_t RingReadElement (RingBuffer_t* buffer, void* data){
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
	RingStatus_t retval = OK;
 800195e:	2301      	movs	r3, #1
 8001960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t tempHead = buffer -> writePtr;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691b      	ldr	r3, [r3, #16]
 8001968:	623b      	str	r3, [r7, #32]
	uint32_t tempTail = buffer -> readPtr;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	695b      	ldr	r3, [r3, #20]
 800196e:	61fb      	str	r3, [r7, #28]
	uint32_t tempPlace = buffer -> place;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	61bb      	str	r3, [r7, #24]
	size_t bufferSize = buffer -> sizeB;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	617b      	str	r3, [r7, #20]
	size_t elSize = buffer -> elementSize;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	613b      	str	r3, [r7, #16]
	void* wrPtr;
	wrPtr = buffer -> buffer + tempTail;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69da      	ldr	r2, [r3, #28]
 8001986:	69fb      	ldr	r3, [r7, #28]
 8001988:	4413      	add	r3, r2
 800198a:	60fb      	str	r3, [r7, #12]

	if(tempHead != tempTail){
 800198c:	6a3a      	ldr	r2, [r7, #32]
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	429a      	cmp	r2, r3
 8001992:	d019      	beq.n	80019c8 <RingReadElement+0x74>
		memcpy(data, wrPtr, elSize);
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	68f9      	ldr	r1, [r7, #12]
 8001998:	6838      	ldr	r0, [r7, #0]
 800199a:	f006 fc8b 	bl	80082b4 <memcpy>
		tempTail = MODULO_BUF(tempTail + elSize, bufferSize);
 800199e:	69fa      	ldr	r2, [r7, #28]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	4413      	add	r3, r2
 80019a4:	697a      	ldr	r2, [r7, #20]
 80019a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80019aa:	6979      	ldr	r1, [r7, #20]
 80019ac:	fb01 f202 	mul.w	r2, r1, r2
 80019b0:	1a9b      	subs	r3, r3, r2
 80019b2:	61fb      	str	r3, [r7, #28]
		tempPlace++;
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	3301      	adds	r3, #1
 80019b8:	61bb      	str	r3, [r7, #24]
		buffer -> readPtr = tempTail;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	69fa      	ldr	r2, [r7, #28]
 80019be:	615a      	str	r2, [r3, #20]
		buffer -> place = tempPlace;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	619a      	str	r2, [r3, #24]
 80019c6:	e002      	b.n	80019ce <RingReadElement+0x7a>
	}else{
		retval = NO_DATA;
 80019c8:	23fe      	movs	r3, #254	; 0xfe
 80019ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return retval;
 80019ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3728      	adds	r7, #40	; 0x28
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80019dc:	b590      	push	{r4, r7, lr}
 80019de:	b085      	sub	sp, #20
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4604      	mov	r4, r0
 80019e4:	4608      	mov	r0, r1
 80019e6:	4611      	mov	r1, r2
 80019e8:	461a      	mov	r2, r3
 80019ea:	4623      	mov	r3, r4
 80019ec:	71fb      	strb	r3, [r7, #7]
 80019ee:	4603      	mov	r3, r0
 80019f0:	71bb      	strb	r3, [r7, #6]
 80019f2:	460b      	mov	r3, r1
 80019f4:	80bb      	strh	r3, [r7, #4]
 80019f6:	4613      	mov	r3, r2
 80019f8:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d902      	bls.n	8001a06 <socket+0x2a>
 8001a00:	f04f 33ff 	mov.w	r3, #4294967295
 8001a04:	e0f2      	b.n	8001bec <socket+0x210>
	switch(protocol)
 8001a06:	79bb      	ldrb	r3, [r7, #6]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d005      	beq.n	8001a18 <socket+0x3c>
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	dd11      	ble.n	8001a34 <socket+0x58>
 8001a10:	3b02      	subs	r3, #2
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d80e      	bhi.n	8001a34 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8001a16:	e011      	b.n	8001a3c <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8001a18:	f107 030c 	add.w	r3, r7, #12
 8001a1c:	2204      	movs	r2, #4
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8001a24:	f001 f9e4 	bl	8002df0 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d105      	bne.n	8001a3a <socket+0x5e>
 8001a2e:	f06f 0302 	mvn.w	r3, #2
 8001a32:	e0db      	b.n	8001bec <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8001a34:	f06f 0304 	mvn.w	r3, #4
 8001a38:	e0d8      	b.n	8001bec <socket+0x210>
	    break;
 8001a3a:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8001a3c:	78fb      	ldrb	r3, [r7, #3]
 8001a3e:	f003 0304 	and.w	r3, r3, #4
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <socket+0x70>
 8001a46:	f06f 0305 	mvn.w	r3, #5
 8001a4a:	e0cf      	b.n	8001bec <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8001a4c:	78fb      	ldrb	r3, [r7, #3]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d025      	beq.n	8001a9e <socket+0xc2>
	{
   	switch(protocol)
 8001a52:	79bb      	ldrb	r3, [r7, #6]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d002      	beq.n	8001a5e <socket+0x82>
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d008      	beq.n	8001a6e <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001a5c:	e024      	b.n	8001aa8 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001a5e:	78fb      	ldrb	r3, [r7, #3]
 8001a60:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d11c      	bne.n	8001aa2 <socket+0xc6>
 8001a68:	f06f 0305 	mvn.w	r3, #5
 8001a6c:	e0be      	b.n	8001bec <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 8001a6e:	78fb      	ldrb	r3, [r7, #3]
 8001a70:	f003 0320 	and.w	r3, r3, #32
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d006      	beq.n	8001a86 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001a78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	db02      	blt.n	8001a86 <socket+0xaa>
 8001a80:	f06f 0305 	mvn.w	r3, #5
 8001a84:	e0b2      	b.n	8001bec <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 8001a86:	78fb      	ldrb	r3, [r7, #3]
 8001a88:	f003 0310 	and.w	r3, r3, #16
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d00a      	beq.n	8001aa6 <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001a90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	db06      	blt.n	8001aa6 <socket+0xca>
 8001a98:	f06f 0305 	mvn.w	r3, #5
 8001a9c:	e0a6      	b.n	8001bec <socket+0x210>
   	}
   }
 8001a9e:	bf00      	nop
 8001aa0:	e002      	b.n	8001aa8 <socket+0xcc>
   	      break;
 8001aa2:	bf00      	nop
 8001aa4:	e000      	b.n	8001aa8 <socket+0xcc>
   	      break;
 8001aa6:	bf00      	nop
	close(sn);
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 f8ac 	bl	8001c08 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001abe:	f023 030f 	bic.w	r3, r3, #15
 8001ac2:	b25a      	sxtb	r2, r3
 8001ac4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	b25b      	sxtb	r3, r3
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f001 f940 	bl	8002d54 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8001ad4:	88bb      	ldrh	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d110      	bne.n	8001afc <socket+0x120>
	{
	   port = sock_any_port++;
 8001ada:	4b46      	ldr	r3, [pc, #280]	; (8001bf4 <socket+0x218>)
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	1c5a      	adds	r2, r3, #1
 8001ae0:	b291      	uxth	r1, r2
 8001ae2:	4a44      	ldr	r2, [pc, #272]	; (8001bf4 <socket+0x218>)
 8001ae4:	8011      	strh	r1, [r2, #0]
 8001ae6:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001ae8:	4b42      	ldr	r3, [pc, #264]	; (8001bf4 <socket+0x218>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d103      	bne.n	8001afc <socket+0x120>
 8001af4:	4b3f      	ldr	r3, [pc, #252]	; (8001bf4 <socket+0x218>)
 8001af6:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001afa:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8001afc:	79fb      	ldrb	r3, [r7, #7]
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	3301      	adds	r3, #1
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001b08:	461a      	mov	r2, r3
 8001b0a:	88bb      	ldrh	r3, [r7, #4]
 8001b0c:	0a1b      	lsrs	r3, r3, #8
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	4619      	mov	r1, r3
 8001b14:	4610      	mov	r0, r2
 8001b16:	f001 f91d 	bl	8002d54 <WIZCHIP_WRITE>
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	3301      	adds	r3, #1
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b26:	461a      	mov	r2, r3
 8001b28:	88bb      	ldrh	r3, [r7, #4]
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4610      	mov	r0, r2
 8001b30:	f001 f910 	bl	8002d54 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8001b34:	79fb      	ldrb	r3, [r7, #7]
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	3301      	adds	r3, #1
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001b40:	2101      	movs	r1, #1
 8001b42:	4618      	mov	r0, r3
 8001b44:	f001 f906 	bl	8002d54 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001b48:	bf00      	nop
 8001b4a:	79fb      	ldrb	r3, [r7, #7]
 8001b4c:	009b      	lsls	r3, r3, #2
 8001b4e:	3301      	adds	r3, #1
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001b56:	4618      	mov	r0, r3
 8001b58:	f001 f8b0 	bl	8002cbc <WIZCHIP_READ>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1f3      	bne.n	8001b4a <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8001b62:	79fb      	ldrb	r3, [r7, #7]
 8001b64:	2201      	movs	r2, #1
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	43db      	mvns	r3, r3
 8001b6e:	b21a      	sxth	r2, r3
 8001b70:	4b21      	ldr	r3, [pc, #132]	; (8001bf8 <socket+0x21c>)
 8001b72:	881b      	ldrh	r3, [r3, #0]
 8001b74:	b21b      	sxth	r3, r3
 8001b76:	4013      	ands	r3, r2
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	; (8001bf8 <socket+0x21c>)
 8001b7e:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8001b80:	78fb      	ldrb	r3, [r7, #3]
 8001b82:	f003 0201 	and.w	r2, r3, #1
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	b21a      	sxth	r2, r3
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <socket+0x21c>)
 8001b90:	881b      	ldrh	r3, [r3, #0]
 8001b92:	b21b      	sxth	r3, r3
 8001b94:	4313      	orrs	r3, r2
 8001b96:	b21b      	sxth	r3, r3
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <socket+0x21c>)
 8001b9c:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	b21b      	sxth	r3, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	b21a      	sxth	r2, r3
 8001bac:	4b13      	ldr	r3, [pc, #76]	; (8001bfc <socket+0x220>)
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	b21b      	sxth	r3, r3
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	b21b      	sxth	r3, r3
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	4b10      	ldr	r3, [pc, #64]	; (8001bfc <socket+0x220>)
 8001bba:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	4a10      	ldr	r2, [pc, #64]	; (8001c00 <socket+0x224>)
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	4a0e      	ldr	r2, [pc, #56]	; (8001c04 <socket+0x228>)
 8001bca:	2100      	movs	r1, #0
 8001bcc:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8001bce:	bf00      	nop
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f001 f86d 	bl	8002cbc <WIZCHIP_READ>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d0f3      	beq.n	8001bd0 <socket+0x1f4>
   return (int8_t)sn;
 8001be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8001bec:	4618      	mov	r0, r3
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd90      	pop	{r4, r7, pc}
 8001bf4:	20001004 	.word	0x20001004
 8001bf8:	2000250c 	.word	0x2000250c
 8001bfc:	2000250e 	.word	0x2000250e
 8001c00:	20002510 	.word	0x20002510
 8001c04:	20002524 	.word	0x20002524

08001c08 <close>:

int8_t close(uint8_t sn)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	2b08      	cmp	r3, #8
 8001c16:	d902      	bls.n	8001c1e <close+0x16>
 8001c18:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1c:	e055      	b.n	8001cca <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	3301      	adds	r3, #1
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c2a:	2110      	movs	r1, #16
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f001 f891 	bl	8002d54 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8001c32:	bf00      	nop
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	3301      	adds	r3, #1
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001c40:	4618      	mov	r0, r3
 8001c42:	f001 f83b 	bl	8002cbc <WIZCHIP_READ>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d1f3      	bne.n	8001c34 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	3301      	adds	r3, #1
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001c58:	211f      	movs	r1, #31
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f001 f87a 	bl	8002d54 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8001c60:	79fb      	ldrb	r3, [r7, #7]
 8001c62:	2201      	movs	r2, #1
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	b21b      	sxth	r3, r3
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	b21a      	sxth	r2, r3
 8001c6e:	4b19      	ldr	r3, [pc, #100]	; (8001cd4 <close+0xcc>)
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	b21b      	sxth	r3, r3
 8001c74:	4013      	ands	r3, r2
 8001c76:	b21b      	sxth	r3, r3
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	4b16      	ldr	r3, [pc, #88]	; (8001cd4 <close+0xcc>)
 8001c7c:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	2201      	movs	r2, #1
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	b21b      	sxth	r3, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	b21a      	sxth	r2, r3
 8001c8c:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <close+0xd0>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	b21b      	sxth	r3, r3
 8001c92:	4013      	ands	r3, r2
 8001c94:	b21b      	sxth	r3, r3
 8001c96:	b29a      	uxth	r2, r3
 8001c98:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <close+0xd0>)
 8001c9a:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	4a0f      	ldr	r2, [pc, #60]	; (8001cdc <close+0xd4>)
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	4a0d      	ldr	r2, [pc, #52]	; (8001ce0 <close+0xd8>)
 8001caa:	2100      	movs	r1, #0
 8001cac:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8001cae:	bf00      	nop
 8001cb0:	79fb      	ldrb	r3, [r7, #7]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 fffd 	bl	8002cbc <WIZCHIP_READ>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d1f3      	bne.n	8001cb0 <close+0xa8>
	return SOCK_OK;
 8001cc8:	2301      	movs	r3, #1
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2000250c 	.word	0x2000250c
 8001cd8:	2000250e 	.word	0x2000250e
 8001cdc:	20002510 	.word	0x20002510
 8001ce0:	20002524 	.word	0x20002524

08001ce4 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	4603      	mov	r3, r0
 8001cec:	6039      	str	r1, [r7, #0]
 8001cee:	71fb      	strb	r3, [r7, #7]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	2b08      	cmp	r3, #8
 8001cf8:	d902      	bls.n	8001d00 <connect+0x1c>
 8001cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cfe:	e0c6      	b.n	8001e8e <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001d00:	79fb      	ldrb	r3, [r7, #7]
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	3301      	adds	r3, #1
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 ffd7 	bl	8002cbc <WIZCHIP_READ>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	f003 030f 	and.w	r3, r3, #15
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d002      	beq.n	8001d1e <connect+0x3a>
 8001d18:	f06f 0304 	mvn.w	r3, #4
 8001d1c:	e0b7      	b.n	8001e8e <connect+0x1aa>
   CHECK_SOCKINIT();
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	3301      	adds	r3, #1
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 ffc6 	bl	8002cbc <WIZCHIP_READ>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b13      	cmp	r3, #19
 8001d34:	d002      	beq.n	8001d3c <connect+0x58>
 8001d36:	f06f 0302 	mvn.w	r3, #2
 8001d3a:	e0a8      	b.n	8001e8e <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	683a      	ldr	r2, [r7, #0]
 8001d48:	3201      	adds	r2, #1
 8001d4a:	7812      	ldrb	r2, [r2, #0]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	021b      	lsls	r3, r3, #8
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	3202      	adds	r2, #2
 8001d58:	7812      	ldrb	r2, [r2, #0]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	021b      	lsls	r3, r3, #8
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	3203      	adds	r2, #3
 8001d66:	7812      	ldrb	r2, [r2, #0]
 8001d68:	4413      	add	r3, r2
 8001d6a:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d72:	d002      	beq.n	8001d7a <connect+0x96>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d102      	bne.n	8001d80 <connect+0x9c>
 8001d7a:	f06f 030b 	mvn.w	r3, #11
 8001d7e:	e086      	b.n	8001e8e <connect+0x1aa>
   }

	if(port == 0) return SOCKERR_PORTZERO;
 8001d80:	88bb      	ldrh	r3, [r7, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d102      	bne.n	8001d8c <connect+0xa8>
 8001d86:	f06f 030a 	mvn.w	r3, #10
 8001d8a:	e080      	b.n	8001e8e <connect+0x1aa>
	setSn_DIPR(sn,addr);
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	3301      	adds	r3, #1
 8001d92:	00db      	lsls	r3, r3, #3
 8001d94:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001d98:	2204      	movs	r2, #4
 8001d9a:	6839      	ldr	r1, [r7, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f001 f887 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	3301      	adds	r3, #1
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001dae:	461a      	mov	r2, r3
 8001db0:	88bb      	ldrh	r3, [r7, #4]
 8001db2:	0a1b      	lsrs	r3, r3, #8
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	4619      	mov	r1, r3
 8001dba:	4610      	mov	r0, r2
 8001dbc:	f000 ffca 	bl	8002d54 <WIZCHIP_WRITE>
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	00db      	lsls	r3, r3, #3
 8001dc8:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001dcc:	461a      	mov	r2, r3
 8001dce:	88bb      	ldrh	r3, [r7, #4]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	f000 ffbd 	bl	8002d54 <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	3301      	adds	r3, #1
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001de6:	2104      	movs	r1, #4
 8001de8:	4618      	mov	r0, r3
 8001dea:	f000 ffb3 	bl	8002d54 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001dee:	bf00      	nop
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	3301      	adds	r3, #1
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f000 ff5d 	bl	8002cbc <WIZCHIP_READ>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d1f3      	bne.n	8001df0 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8001e08:	4b23      	ldr	r3, [pc, #140]	; (8001e98 <connect+0x1b4>)
 8001e0a:	881b      	ldrh	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	fa42 f303 	asr.w	r3, r2, r3
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d02b      	beq.n	8001e74 <connect+0x190>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	e036      	b.n	8001e8e <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
//	    Refresh_Watchdog();
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	3301      	adds	r3, #1
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 ff45 	bl	8002cbc <WIZCHIP_READ>
 8001e32:	4603      	mov	r3, r0
 8001e34:	f003 0308 	and.w	r3, r3, #8
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d00c      	beq.n	8001e56 <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	3301      	adds	r3, #1
 8001e42:	00db      	lsls	r3, r3, #3
 8001e44:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001e48:	2108      	movs	r1, #8
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 ff82 	bl	8002d54 <WIZCHIP_WRITE>
			return SOCKERR_TIMEOUT;
 8001e50:	f06f 030c 	mvn.w	r3, #12
 8001e54:	e01b      	b.n	8001e8e <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001e62:	4618      	mov	r0, r3
 8001e64:	f000 ff2a 	bl	8002cbc <WIZCHIP_READ>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d102      	bne.n	8001e74 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 8001e6e:	f06f 0303 	mvn.w	r3, #3
 8001e72:	e00c      	b.n	8001e8e <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	3301      	adds	r3, #1
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001e80:	4618      	mov	r0, r3
 8001e82:	f000 ff1b 	bl	8002cbc <WIZCHIP_READ>
 8001e86:	4603      	mov	r3, r0
 8001e88:	2b17      	cmp	r3, #23
 8001e8a:	d1c9      	bne.n	8001e20 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 8001e8c:	2301      	movs	r3, #1
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	2000250c 	.word	0x2000250c

08001e9c <send>:
	return SOCK_OK;
}


int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	6039      	str	r1, [r7, #0]
 8001ea6:	71fb      	strb	r3, [r7, #7]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 8001eb4:	79fb      	ldrb	r3, [r7, #7]
 8001eb6:	2b08      	cmp	r3, #8
 8001eb8:	d902      	bls.n	8001ec0 <send+0x24>
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebe:	e0de      	b.n	800207e <send+0x1e2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	00db      	lsls	r3, r3, #3
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 fef7 	bl	8002cbc <WIZCHIP_READ>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	f003 030f 	and.w	r3, r3, #15
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d002      	beq.n	8001ede <send+0x42>
 8001ed8:	f06f 0304 	mvn.w	r3, #4
 8001edc:	e0cf      	b.n	800207e <send+0x1e2>
   CHECK_SOCKDATA();
 8001ede:	88bb      	ldrh	r3, [r7, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d102      	bne.n	8001eea <send+0x4e>
 8001ee4:	f06f 030d 	mvn.w	r3, #13
 8001ee8:	e0c9      	b.n	800207e <send+0x1e2>
   tmp = getSn_SR(sn);
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	3301      	adds	r3, #1
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f000 fee0 	bl	8002cbc <WIZCHIP_READ>
 8001efc:	4603      	mov	r3, r0
 8001efe:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8001f00:	7bfb      	ldrb	r3, [r7, #15]
 8001f02:	2b17      	cmp	r3, #23
 8001f04:	d005      	beq.n	8001f12 <send+0x76>
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	2b1c      	cmp	r3, #28
 8001f0a:	d002      	beq.n	8001f12 <send+0x76>
 8001f0c:	f06f 0306 	mvn.w	r3, #6
 8001f10:	e0b5      	b.n	800207e <send+0x1e2>
   if( sock_is_sending & (1<<sn) )
 8001f12:	4b5d      	ldr	r3, [pc, #372]	; (8002088 <send+0x1ec>)
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	fa42 f303 	asr.w	r3, r2, r3
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d039      	beq.n	8001f9a <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	00db      	lsls	r3, r3, #3
 8001f2e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 fec2 	bl	8002cbc <WIZCHIP_READ>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	f003 031f 	and.w	r3, r3, #31
 8001f3e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	f003 0310 	and.w	r3, r3, #16
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d019      	beq.n	8001f7e <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	3301      	adds	r3, #1
 8001f50:	00db      	lsls	r3, r3, #3
 8001f52:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001f56:	2110      	movs	r1, #16
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f000 fefb 	bl	8002d54 <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	2201      	movs	r2, #1
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	b21b      	sxth	r3, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	b21a      	sxth	r2, r3
 8001f6c:	4b46      	ldr	r3, [pc, #280]	; (8002088 <send+0x1ec>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	b21b      	sxth	r3, r3
 8001f72:	4013      	ands	r3, r2
 8001f74:	b21b      	sxth	r3, r3
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	4b43      	ldr	r3, [pc, #268]	; (8002088 <send+0x1ec>)
 8001f7a:	801a      	strh	r2, [r3, #0]
 8001f7c:	e00d      	b.n	8001f9a <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 8001f7e:	7bfb      	ldrb	r3, [r7, #15]
 8001f80:	f003 0308 	and.w	r3, r3, #8
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d006      	beq.n	8001f96 <send+0xfa>
      {
         close(sn);
 8001f88:	79fb      	ldrb	r3, [r7, #7]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fe3c 	bl	8001c08 <close>
         return SOCKERR_TIMEOUT;
 8001f90:	f06f 030c 	mvn.w	r3, #12
 8001f94:	e073      	b.n	800207e <send+0x1e2>
      }
      else return SOCK_BUSY;
 8001f96:	2300      	movs	r3, #0
 8001f98:	e071      	b.n	800207e <send+0x1e2>
   }
   freesize = getSn_TxMAX(sn);
 8001f9a:	79fb      	ldrb	r3, [r7, #7]
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	00db      	lsls	r3, r3, #3
 8001fa2:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f000 fe88 	bl	8002cbc <WIZCHIP_READ>
 8001fac:	4603      	mov	r3, r0
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	029b      	lsls	r3, r3, #10
 8001fb2:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8001fb4:	88ba      	ldrh	r2, [r7, #4]
 8001fb6:	89bb      	ldrh	r3, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d901      	bls.n	8001fc0 <send+0x124>
 8001fbc:	89bb      	ldrh	r3, [r7, #12]
 8001fbe:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f000 ffd4 	bl	8002f70 <getSn_TX_FSR>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	00db      	lsls	r3, r3, #3
 8001fd4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f000 fe6f 	bl	8002cbc <WIZCHIP_READ>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8001fe2:	7bfb      	ldrb	r3, [r7, #15]
 8001fe4:	2b17      	cmp	r3, #23
 8001fe6:	d009      	beq.n	8001ffc <send+0x160>
 8001fe8:	7bfb      	ldrb	r3, [r7, #15]
 8001fea:	2b1c      	cmp	r3, #28
 8001fec:	d006      	beq.n	8001ffc <send+0x160>
      {
         close(sn);
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fe09 	bl	8001c08 <close>
         return SOCKERR_SOCKSTATUS;
 8001ff6:	f06f 0306 	mvn.w	r3, #6
 8001ffa:	e040      	b.n	800207e <send+0x1e2>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8001ffc:	4b23      	ldr	r3, [pc, #140]	; (800208c <send+0x1f0>)
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	461a      	mov	r2, r3
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	fa42 f303 	asr.w	r3, r2, r3
 8002008:	f003 0301 	and.w	r3, r3, #1
 800200c:	2b00      	cmp	r3, #0
 800200e:	d005      	beq.n	800201c <send+0x180>
 8002010:	88ba      	ldrh	r2, [r7, #4]
 8002012:	89bb      	ldrh	r3, [r7, #12]
 8002014:	429a      	cmp	r2, r3
 8002016:	d901      	bls.n	800201c <send+0x180>
 8002018:	2300      	movs	r3, #0
 800201a:	e030      	b.n	800207e <send+0x1e2>
      if(len <= freesize) break;
 800201c:	88ba      	ldrh	r2, [r7, #4]
 800201e:	89bb      	ldrh	r3, [r7, #12]
 8002020:	429a      	cmp	r2, r3
 8002022:	d900      	bls.n	8002026 <send+0x18a>
      freesize = getSn_TX_FSR(sn);
 8002024:	e7cc      	b.n	8001fc0 <send+0x124>
      if(len <= freesize) break;
 8002026:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8002028:	88ba      	ldrh	r2, [r7, #4]
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	6839      	ldr	r1, [r7, #0]
 800202e:	4618      	mov	r0, r3
 8002030:	f001 f834 	bl	800309c <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	3301      	adds	r3, #1
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002040:	2120      	movs	r1, #32
 8002042:	4618      	mov	r0, r3
 8002044:	f000 fe86 	bl	8002d54 <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8002048:	bf00      	nop
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	3301      	adds	r3, #1
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002056:	4618      	mov	r0, r3
 8002058:	f000 fe30 	bl	8002cbc <WIZCHIP_READ>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f3      	bne.n	800204a <send+0x1ae>
   sock_is_sending |= (1 << sn);
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	2201      	movs	r2, #1
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	b21a      	sxth	r2, r3
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <send+0x1ec>)
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	b21b      	sxth	r3, r3
 8002072:	4313      	orrs	r3, r2
 8002074:	b21b      	sxth	r3, r3
 8002076:	b29a      	uxth	r2, r3
 8002078:	4b03      	ldr	r3, [pc, #12]	; (8002088 <send+0x1ec>)
 800207a:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 800207c:	88bb      	ldrh	r3, [r7, #4]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	2000250e 	.word	0x2000250e
 800208c:	2000250c 	.word	0x2000250c

08002090 <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 8002090:	b590      	push	{r4, r7, lr}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	6039      	str	r1, [r7, #0]
 800209a:	71fb      	strb	r3, [r7, #7]
 800209c:	4613      	mov	r3, r2
 800209e:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80020a0:	2300      	movs	r3, #0
 80020a2:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	2b08      	cmp	r3, #8
 80020ac:	d902      	bls.n	80020b4 <recv+0x24>
 80020ae:	f04f 33ff 	mov.w	r3, #4294967295
 80020b2:	e0c6      	b.n	8002242 <recv+0x1b2>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80020b4:	79fb      	ldrb	r3, [r7, #7]
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	3301      	adds	r3, #1
 80020ba:	00db      	lsls	r3, r3, #3
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 fdfd 	bl	8002cbc <WIZCHIP_READ>
 80020c2:	4603      	mov	r3, r0
 80020c4:	f003 030f 	and.w	r3, r3, #15
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d002      	beq.n	80020d2 <recv+0x42>
 80020cc:	f06f 0304 	mvn.w	r3, #4
 80020d0:	e0b7      	b.n	8002242 <recv+0x1b2>
   CHECK_SOCKDATA();
 80020d2:	88bb      	ldrh	r3, [r7, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d102      	bne.n	80020de <recv+0x4e>
 80020d8:	f06f 030d 	mvn.w	r3, #13
 80020dc:	e0b1      	b.n	8002242 <recv+0x1b2>
   
   recvsize = getSn_RxMAX(sn);
 80020de:	79fb      	ldrb	r3, [r7, #7]
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	3301      	adds	r3, #1
 80020e4:	00db      	lsls	r3, r3, #3
 80020e6:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 fde6 	bl	8002cbc <WIZCHIP_READ>
 80020f0:	4603      	mov	r3, r0
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	029b      	lsls	r3, r3, #10
 80020f6:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 80020f8:	89ba      	ldrh	r2, [r7, #12]
 80020fa:	88bb      	ldrh	r3, [r7, #4]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d201      	bcs.n	8002104 <recv+0x74>
 8002100:	89bb      	ldrh	r3, [r7, #12]
 8002102:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 8002104:	79fb      	ldrb	r3, [r7, #7]
 8002106:	4618      	mov	r0, r3
 8002108:	f000 ff7d 	bl	8003006 <getSn_RX_RSR>
 800210c:	4603      	mov	r3, r0
 800210e:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	3301      	adds	r3, #1
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800211c:	4618      	mov	r0, r3
 800211e:	f000 fdcd 	bl	8002cbc <WIZCHIP_READ>
 8002122:	4603      	mov	r3, r0
 8002124:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8002126:	7bfb      	ldrb	r3, [r7, #15]
 8002128:	2b17      	cmp	r3, #23
 800212a:	d026      	beq.n	800217a <recv+0xea>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 800212c:	7bfb      	ldrb	r3, [r7, #15]
 800212e:	2b1c      	cmp	r3, #28
 8002130:	d11c      	bne.n	800216c <recv+0xdc>
            {
               if(recvsize != 0) break;
 8002132:	89bb      	ldrh	r3, [r7, #12]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d157      	bne.n	80021e8 <recv+0x158>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002138:	79fb      	ldrb	r3, [r7, #7]
 800213a:	4618      	mov	r0, r3
 800213c:	f000 ff18 	bl	8002f70 <getSn_TX_FSR>
 8002140:	4603      	mov	r3, r0
 8002142:	461c      	mov	r4, r3
 8002144:	79fb      	ldrb	r3, [r7, #7]
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	3301      	adds	r3, #1
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8002150:	4618      	mov	r0, r3
 8002152:	f000 fdb3 	bl	8002cbc <WIZCHIP_READ>
 8002156:	4603      	mov	r3, r0
 8002158:	029b      	lsls	r3, r3, #10
 800215a:	429c      	cmp	r4, r3
 800215c:	d10d      	bne.n	800217a <recv+0xea>
               {
                  close(sn);
 800215e:	79fb      	ldrb	r3, [r7, #7]
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff fd51 	bl	8001c08 <close>
                  return SOCKERR_SOCKSTATUS;
 8002166:	f06f 0306 	mvn.w	r3, #6
 800216a:	e06a      	b.n	8002242 <recv+0x1b2>
               }
            }
            else
            {
               close(sn);
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fd4a 	bl	8001c08 <close>
               return SOCKERR_SOCKSTATUS;
 8002174:	f06f 0306 	mvn.w	r3, #6
 8002178:	e063      	b.n	8002242 <recv+0x1b2>
            }
         }
        if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 800217a:	4b34      	ldr	r3, [pc, #208]	; (800224c <recv+0x1bc>)
 800217c:	881b      	ldrh	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	fa42 f303 	asr.w	r3, r2, r3
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d004      	beq.n	8002198 <recv+0x108>
 800218e:	89bb      	ldrh	r3, [r7, #12]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d101      	bne.n	8002198 <recv+0x108>
 8002194:	2300      	movs	r3, #0
 8002196:	e054      	b.n	8002242 <recv+0x1b2>
     	ctlwizchip(CW_GET_PHYLINK, (void*) &Physical_Connection); // gets physical status of the TCPIP
 8002198:	492d      	ldr	r1, [pc, #180]	; (8002250 <recv+0x1c0>)
 800219a:	200f      	movs	r0, #15
 800219c:	f001 f8d4 	bl	8003348 <ctlwizchip>

     	if(Physical_Connection==PHY_LINK_OFF)
 80021a0:	4b2b      	ldr	r3, [pc, #172]	; (8002250 <recv+0x1c0>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d021      	beq.n	80021ec <recv+0x15c>
     	{
     		break;
     	}

         if(recvsize != 0) break;
 80021a8:	89bb      	ldrh	r3, [r7, #12]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d120      	bne.n	80021f0 <recv+0x160>
         if(recvsize == 0) break;
 80021ae:	89bb      	ldrh	r3, [r7, #12]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d01f      	beq.n	80021f4 <recv+0x164>

 		  uint8_t  server_Address[4] = {192,168,1,111};
 80021b4:	4b27      	ldr	r3, [pc, #156]	; (8002254 <recv+0x1c4>)
 80021b6:	60bb      	str	r3, [r7, #8]
 		  Refresh_Watchdog();
 80021b8:	f7fe fcd6 	bl	8000b68 <Refresh_Watchdog>
 		  connect(0,server_Address,9099);
 80021bc:	f107 0308 	add.w	r3, r7, #8
 80021c0:	f242 328b 	movw	r2, #9099	; 0x238b
 80021c4:	4619      	mov	r1, r3
 80021c6:	2000      	movs	r0, #0
 80021c8:	f7ff fd8c 	bl	8001ce4 <connect>
 		  remote1 = getsockopt(0,SO_STATUS, &remotePort1);
 80021cc:	4a22      	ldr	r2, [pc, #136]	; (8002258 <recv+0x1c8>)
 80021ce:	210a      	movs	r1, #10
 80021d0:	2000      	movs	r0, #0
 80021d2:	f000 f845 	bl	8002260 <getsockopt>
 80021d6:	4603      	mov	r3, r0
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	4b20      	ldr	r3, [pc, #128]	; (800225c <recv+0x1cc>)
 80021dc:	701a      	strb	r2, [r3, #0]
 		  if(remotePort1==28)
 80021de:	4b1e      	ldr	r3, [pc, #120]	; (8002258 <recv+0x1c8>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	2b1c      	cmp	r3, #28
 80021e4:	d008      	beq.n	80021f8 <recv+0x168>
      {
 80021e6:	e78d      	b.n	8002104 <recv+0x74>
               if(recvsize != 0) break;
 80021e8:	bf00      	nop
 80021ea:	e006      	b.n	80021fa <recv+0x16a>
     		break;
 80021ec:	bf00      	nop
 80021ee:	e004      	b.n	80021fa <recv+0x16a>
         if(recvsize != 0) break;
 80021f0:	bf00      	nop
 80021f2:	e002      	b.n	80021fa <recv+0x16a>
         if(recvsize == 0) break;
 80021f4:	bf00      	nop
 80021f6:	e000      	b.n	80021fa <recv+0x16a>
 		  {
 			  break;
 80021f8:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 80021fa:	89ba      	ldrh	r2, [r7, #12]
 80021fc:	88bb      	ldrh	r3, [r7, #4]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d201      	bcs.n	8002206 <recv+0x176>
 8002202:	89bb      	ldrh	r3, [r7, #12]
 8002204:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 8002206:	88ba      	ldrh	r2, [r7, #4]
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	6839      	ldr	r1, [r7, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f000 ffa1 	bl	8003154 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);    //Sn_CR_RECV - Update RX buffer pointer and receive data
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	3301      	adds	r3, #1
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800221e:	2140      	movs	r1, #64	; 0x40
 8002220:	4618      	mov	r0, r3
 8002222:	f000 fd97 	bl	8002d54 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002226:	bf00      	nop
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	3301      	adds	r3, #1
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002234:	4618      	mov	r0, r3
 8002236:	f000 fd41 	bl	8002cbc <WIZCHIP_READ>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f3      	bne.n	8002228 <recv+0x198>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002240:	88bb      	ldrh	r3, [r7, #4]
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	bd90      	pop	{r4, r7, pc}
 800224a:	bf00      	nop
 800224c:	2000250c 	.word	0x2000250c
 8002250:	20002520 	.word	0x20002520
 8002254:	6f01a8c0 	.word	0x6f01a8c0
 8002258:	20002522 	.word	0x20002522
 800225c:	20002521 	.word	0x20002521

08002260 <getsockopt>:
   }   
   return SOCK_OK;
}

int8_t  getsockopt(uint8_t sn, sockopt_type sotype, void* arg)
{
 8002260:	b590      	push	{r4, r7, lr}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	603a      	str	r2, [r7, #0]
 800226a:	71fb      	strb	r3, [r7, #7]
 800226c:	460b      	mov	r3, r1
 800226e:	71bb      	strb	r3, [r7, #6]
   CHECK_SOCKNUM();
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	2b08      	cmp	r3, #8
 8002274:	d902      	bls.n	800227c <getsockopt+0x1c>
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
 800227a:	e101      	b.n	8002480 <getsockopt+0x220>
   switch(sotype)
 800227c:	79bb      	ldrb	r3, [r7, #6]
 800227e:	2b0c      	cmp	r3, #12
 8002280:	f200 80fa 	bhi.w	8002478 <getsockopt+0x218>
 8002284:	a201      	add	r2, pc, #4	; (adr r2, 800228c <getsockopt+0x2c>)
 8002286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228a:	bf00      	nop
 800228c:	080022c1 	.word	0x080022c1
 8002290:	080022dd 	.word	0x080022dd
 8002294:	080022f9 	.word	0x080022f9
 8002298:	08002315 	.word	0x08002315
 800229c:	0800234f 	.word	0x0800234f
 80022a0:	08002367 	.word	0x08002367
 80022a4:	08002479 	.word	0x08002479
 80022a8:	080023a1 	.word	0x080023a1
 80022ac:	080023db 	.word	0x080023db
 80022b0:	080023ed 	.word	0x080023ed
 80022b4:	080023ff 	.word	0x080023ff
 80022b8:	0800241b 	.word	0x0800241b
 80022bc:	08002453 	.word	0x08002453
   {
      case SO_FLAG:
         *(uint8_t*)arg = getSn_MR(sn) & 0xF0;
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	3301      	adds	r3, #1
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 fcf7 	bl	8002cbc <WIZCHIP_READ>
 80022ce:	4603      	mov	r3, r0
 80022d0:	f023 030f 	bic.w	r3, r3, #15
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	701a      	strb	r2, [r3, #0]
         break;
 80022da:	e0d0      	b.n	800247e <getsockopt+0x21e>
      case SO_TTL:
         *(uint8_t*) arg = getSn_TTL(sn);
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	3301      	adds	r3, #1
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	f503 53b0 	add.w	r3, r3, #5632	; 0x1600
 80022e8:	4618      	mov	r0, r3
 80022ea:	f000 fce7 	bl	8002cbc <WIZCHIP_READ>
 80022ee:	4603      	mov	r3, r0
 80022f0:	461a      	mov	r2, r3
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	701a      	strb	r2, [r3, #0]
         break;
 80022f6:	e0c2      	b.n	800247e <getsockopt+0x21e>
      case SO_TOS:
         *(uint8_t*) arg = getSn_TOS(sn);
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	3301      	adds	r3, #1
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
 8002304:	4618      	mov	r0, r3
 8002306:	f000 fcd9 	bl	8002cbc <WIZCHIP_READ>
 800230a:	4603      	mov	r3, r0
 800230c:	461a      	mov	r2, r3
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	701a      	strb	r2, [r3, #0]
         break;
 8002312:	e0b4      	b.n	800247e <getsockopt+0x21e>
      case SO_MSS:   
         *(uint16_t*) arg = getSn_MSSR(sn);
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	3301      	adds	r3, #1
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002320:	4618      	mov	r0, r3
 8002322:	f000 fccb 	bl	8002cbc <WIZCHIP_READ>
 8002326:	4603      	mov	r3, r0
 8002328:	b29b      	uxth	r3, r3
 800232a:	021b      	lsls	r3, r3, #8
 800232c:	b29c      	uxth	r4, r3
 800232e:	79fb      	ldrb	r3, [r7, #7]
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	3301      	adds	r3, #1
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800233a:	4618      	mov	r0, r3
 800233c:	f000 fcbe 	bl	8002cbc <WIZCHIP_READ>
 8002340:	4603      	mov	r3, r0
 8002342:	b29b      	uxth	r3, r3
 8002344:	4423      	add	r3, r4
 8002346:	b29a      	uxth	r2, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	801a      	strh	r2, [r3, #0]
         break;
 800234c:	e097      	b.n	800247e <getsockopt+0x21e>
      case SO_DESTIP:
         getSn_DIPR(sn, (uint8_t*)arg);
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	3301      	adds	r3, #1
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800235a:	2204      	movs	r2, #4
 800235c:	6839      	ldr	r1, [r7, #0]
 800235e:	4618      	mov	r0, r3
 8002360:	f000 fd46 	bl	8002df0 <WIZCHIP_READ_BUF>
         break;
 8002364:	e08b      	b.n	800247e <getsockopt+0x21e>
      case SO_DESTPORT:  
         *(uint16_t*) arg = getSn_DPORT(sn);
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	3301      	adds	r3, #1
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002372:	4618      	mov	r0, r3
 8002374:	f000 fca2 	bl	8002cbc <WIZCHIP_READ>
 8002378:	4603      	mov	r3, r0
 800237a:	b29b      	uxth	r3, r3
 800237c:	021b      	lsls	r3, r3, #8
 800237e:	b29c      	uxth	r4, r3
 8002380:	79fb      	ldrb	r3, [r7, #7]
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	3301      	adds	r3, #1
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800238c:	4618      	mov	r0, r3
 800238e:	f000 fc95 	bl	8002cbc <WIZCHIP_READ>
 8002392:	4603      	mov	r3, r0
 8002394:	b29b      	uxth	r3, r3
 8002396:	4423      	add	r3, r4
 8002398:	b29a      	uxth	r2, r3
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	801a      	strh	r2, [r3, #0]
         break;
 800239e:	e06e      	b.n	800247e <getsockopt+0x21e>
   #if _WIZCHIP_ > 5200   
      case SO_KEEPALIVEAUTO:
         CHECK_SOCKMODE(Sn_MR_TCP);
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	3301      	adds	r3, #1
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	4618      	mov	r0, r3
 80023aa:	f000 fc87 	bl	8002cbc <WIZCHIP_READ>
 80023ae:	4603      	mov	r3, r0
 80023b0:	f003 030f 	and.w	r3, r3, #15
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d002      	beq.n	80023be <getsockopt+0x15e>
 80023b8:	f06f 0304 	mvn.w	r3, #4
 80023bc:	e060      	b.n	8002480 <getsockopt+0x220>
         *(uint16_t*) arg = getSn_KPALVTR(sn);
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	3301      	adds	r3, #1
 80023c4:	00db      	lsls	r3, r3, #3
 80023c6:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 fc76 	bl	8002cbc <WIZCHIP_READ>
 80023d0:	4603      	mov	r3, r0
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	801a      	strh	r2, [r3, #0]
         break;
 80023d8:	e051      	b.n	800247e <getsockopt+0x21e>
   #endif      
      case SO_SENDBUF:
         *(uint16_t*) arg = getSn_TX_FSR(sn);
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 fdc7 	bl	8002f70 <getSn_TX_FSR>
 80023e2:	4603      	mov	r3, r0
 80023e4:	461a      	mov	r2, r3
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	801a      	strh	r2, [r3, #0]
         break;
 80023ea:	e048      	b.n	800247e <getsockopt+0x21e>
      case SO_RECVBUF:
         *(uint16_t*) arg = getSn_RX_RSR(sn);
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 fe09 	bl	8003006 <getSn_RX_RSR>
 80023f4:	4603      	mov	r3, r0
 80023f6:	461a      	mov	r2, r3
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	801a      	strh	r2, [r3, #0]
         break;
 80023fc:	e03f      	b.n	800247e <getsockopt+0x21e>
      case SO_STATUS:
         *(uint8_t*) arg = getSn_SR(sn);
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	3301      	adds	r3, #1
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800240a:	4618      	mov	r0, r3
 800240c:	f000 fc56 	bl	8002cbc <WIZCHIP_READ>
 8002410:	4603      	mov	r3, r0
 8002412:	461a      	mov	r2, r3
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	701a      	strb	r2, [r3, #0]
         break;
 8002418:	e031      	b.n	800247e <getsockopt+0x21e>
      case SO_REMAINSIZE:
         if(getSn_MR(sn) & Sn_MR_TCP)
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	3301      	adds	r3, #1
 8002420:	00db      	lsls	r3, r3, #3
 8002422:	4618      	mov	r0, r3
 8002424:	f000 fc4a 	bl	8002cbc <WIZCHIP_READ>
 8002428:	4603      	mov	r3, r0
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	d008      	beq.n	8002444 <getsockopt+0x1e4>
            *(uint16_t*)arg = getSn_RX_RSR(sn);
 8002432:	79fb      	ldrb	r3, [r7, #7]
 8002434:	4618      	mov	r0, r3
 8002436:	f000 fde6 	bl	8003006 <getSn_RX_RSR>
 800243a:	4603      	mov	r3, r0
 800243c:	461a      	mov	r2, r3
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	801a      	strh	r2, [r3, #0]
         else
            *(uint16_t*)arg = sock_remained_size[sn];
         break;
 8002442:	e01c      	b.n	800247e <getsockopt+0x21e>
            *(uint16_t*)arg = sock_remained_size[sn];
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	4a10      	ldr	r2, [pc, #64]	; (8002488 <getsockopt+0x228>)
 8002448:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	801a      	strh	r2, [r3, #0]
         break;
 8002450:	e015      	b.n	800247e <getsockopt+0x21e>
      case SO_PACKINFO:
         //CHECK_SOCKMODE(Sn_MR_TCP);
#if _WIZCHIP_ != 5300
         if((getSn_MR(sn) == Sn_MR_TCP))
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	3301      	adds	r3, #1
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fc2e 	bl	8002cbc <WIZCHIP_READ>
 8002460:	4603      	mov	r3, r0
 8002462:	2b01      	cmp	r3, #1
 8002464:	d102      	bne.n	800246c <getsockopt+0x20c>
             return SOCKERR_SOCKMODE;
 8002466:	f06f 0304 	mvn.w	r3, #4
 800246a:	e009      	b.n	8002480 <getsockopt+0x220>
#endif
         *(uint8_t*)arg = sock_pack_info[sn];
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	4a07      	ldr	r2, [pc, #28]	; (800248c <getsockopt+0x22c>)
 8002470:	5cd2      	ldrb	r2, [r2, r3]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	701a      	strb	r2, [r3, #0]
         break;
 8002476:	e002      	b.n	800247e <getsockopt+0x21e>
      default:
         return SOCKERR_SOCKOPT;
 8002478:	f06f 0301 	mvn.w	r3, #1
 800247c:	e000      	b.n	8002480 <getsockopt+0x220>
   }
   return SOCK_OK;
 800247e:	2301      	movs	r3, #1
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	20002510 	.word	0x20002510
 800248c:	20002524 	.word	0x20002524

08002490 <Get_state>:


struct StatesStruct test_states={Initilisation_State, NULL_State}; // current state defined as initilisation state, next state defined as NULL state

myStates Get_state()
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
	return	 test_states.Current_State;
 8002494:	4b03      	ldr	r3, [pc, #12]	; (80024a4 <Get_state+0x14>)
 8002496:	781b      	ldrb	r3, [r3, #0]
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	20001008 	.word	0x20001008

080024a8 <Set_state>:

void Set_state(myStates N_S)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	4603      	mov	r3, r0
 80024b0:	71fb      	strb	r3, [r7, #7]
test_states.Current_State = N_S;
 80024b2:	4a04      	ldr	r2, [pc, #16]	; (80024c4 <Set_state+0x1c>)
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	7013      	strb	r3, [r2, #0]
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	20001008 	.word	0x20001008

080024c8 <Initilisation_State_Handler>:
 extern uint8_t remotePort;
 extern uint32_t PortStatus;
 extern uint8_t remote;

void Initilisation_State_Handler()
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
	Set_state(Initilisation_State);
 80024cc:	2001      	movs	r0, #1
 80024ce:	f7ff ffeb 	bl	80024a8 <Set_state>
	Reset_event();
 80024d2:	f7fe fb73 	bl	8000bbc <Reset_event>
	Init_Ethernet();
 80024d6:	f7fe fabb 	bl	8000a50 <Init_Ethernet>
	ctlwizchip(CW_GET_PHYLINK, (void*) &Phy_TCP_IP); // gets physical status of the TCPIP
 80024da:	490f      	ldr	r1, [pc, #60]	; (8002518 <Initilisation_State_Handler+0x50>)
 80024dc:	200f      	movs	r0, #15
 80024de:	f000 ff33 	bl	8003348 <ctlwizchip>

	if(Phy_TCP_IP==PHY_LINK_OFF)
 80024e2:	4b0d      	ldr	r3, [pc, #52]	; (8002518 <Initilisation_State_Handler+0x50>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d103      	bne.n	80024f2 <Initilisation_State_Handler+0x2a>
	{
		Set_state(Initilisation_State);
 80024ea:	2001      	movs	r0, #1
 80024ec:	f7ff ffdc 	bl	80024a8 <Set_state>
		Refresh_Watchdog();
		Ethernet_Connect();
		send(0, (uint8_t *)SYS_INIT_CMD,strlen(SYS_INIT_CMD));
		Set_event(Health_Event);
	}
}
 80024f0:	e00f      	b.n	8002512 <Initilisation_State_Handler+0x4a>
	else if(Phy_TCP_IP==PHY_LINK_ON)
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <Initilisation_State_Handler+0x50>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d10b      	bne.n	8002512 <Initilisation_State_Handler+0x4a>
		Refresh_Watchdog();
 80024fa:	f7fe fb35 	bl	8000b68 <Refresh_Watchdog>
		Ethernet_Connect();
 80024fe:	f7fe fb03 	bl	8000b08 <Ethernet_Connect>
		send(0, (uint8_t *)SYS_INIT_CMD,strlen(SYS_INIT_CMD));
 8002502:	2209      	movs	r2, #9
 8002504:	4905      	ldr	r1, [pc, #20]	; (800251c <Initilisation_State_Handler+0x54>)
 8002506:	2000      	movs	r0, #0
 8002508:	f7ff fcc8 	bl	8001e9c <send>
		Set_event(Health_Event);
 800250c:	2001      	movs	r0, #1
 800250e:	f7fe fb45 	bl	8000b9c <Set_event>
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20001a59 	.word	0x20001a59
 800251c:	08008648 	.word	0x08008648

08002520 <Health_State_Handler>:
void Health_State_Handler()
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
	//Set_state(Health_State);
	Reset_event();
 8002524:	f7fe fb4a 	bl	8000bbc <Reset_event>

	memset(Recv_Cmd,0,sizeof Recv_Cmd);
 8002528:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800252c:	2100      	movs	r1, #0
 800252e:	4821      	ldr	r0, [pc, #132]	; (80025b4 <Health_State_Handler+0x94>)
 8002530:	f005 fece 	bl	80082d0 <memset>
	if(Phy_TCP_IP==PHY_LINK_OFF)
 8002534:	4b20      	ldr	r3, [pc, #128]	; (80025b8 <Health_State_Handler+0x98>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d103      	bne.n	8002544 <Health_State_Handler+0x24>
	{
		Set_state(Initilisation_State);
 800253c:	2001      	movs	r0, #1
 800253e:	f7ff ffb3 	bl	80024a8 <Set_state>
				break;
			}
		}
		Set_event(Reset_Event);
	}
}
 8002542:	e035      	b.n	80025b0 <Health_State_Handler+0x90>
	else if(Phy_TCP_IP==PHY_LINK_ON)
 8002544:	4b1c      	ldr	r3, [pc, #112]	; (80025b8 <Health_State_Handler+0x98>)
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b01      	cmp	r3, #1
 800254a:	d131      	bne.n	80025b0 <Health_State_Handler+0x90>
		memset(Recv_Cmd,0,sizeof Recv_Cmd);
 800254c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002550:	2100      	movs	r1, #0
 8002552:	4818      	ldr	r0, [pc, #96]	; (80025b4 <Health_State_Handler+0x94>)
 8002554:	f005 febc 	bl	80082d0 <memset>
		while(strcmp(Recv_Cmd,Abox_Ready)!=0)
 8002558:	e01c      	b.n	8002594 <Health_State_Handler+0x74>
			memset(Recv_Cmd,0,sizeof Recv_Cmd);
 800255a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800255e:	2100      	movs	r1, #0
 8002560:	4814      	ldr	r0, [pc, #80]	; (80025b4 <Health_State_Handler+0x94>)
 8002562:	f005 feb5 	bl	80082d0 <memset>
			PortStatus=recv(0, Recv_Cmd,2048);
 8002566:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800256a:	4912      	ldr	r1, [pc, #72]	; (80025b4 <Health_State_Handler+0x94>)
 800256c:	2000      	movs	r0, #0
 800256e:	f7ff fd8f 	bl	8002090 <recv>
 8002572:	4603      	mov	r3, r0
 8002574:	461a      	mov	r2, r3
 8002576:	4b11      	ldr	r3, [pc, #68]	; (80025bc <Health_State_Handler+0x9c>)
 8002578:	601a      	str	r2, [r3, #0]
			ctlwizchip(CW_GET_PHYLINK, (void*) &Phy_TCP_IP);
 800257a:	490f      	ldr	r1, [pc, #60]	; (80025b8 <Health_State_Handler+0x98>)
 800257c:	200f      	movs	r0, #15
 800257e:	f000 fee3 	bl	8003348 <ctlwizchip>
			if(PortStatus==SOCKERR_SOCKSTATUS)
 8002582:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <Health_State_Handler+0x9c>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f113 0f07 	cmn.w	r3, #7
 800258a:	d00b      	beq.n	80025a4 <Health_State_Handler+0x84>
			if(Phy_TCP_IP==PHY_LINK_OFF)
 800258c:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <Health_State_Handler+0x98>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d009      	beq.n	80025a8 <Health_State_Handler+0x88>
		while(strcmp(Recv_Cmd,Abox_Ready)!=0)
 8002594:	490a      	ldr	r1, [pc, #40]	; (80025c0 <Health_State_Handler+0xa0>)
 8002596:	4807      	ldr	r0, [pc, #28]	; (80025b4 <Health_State_Handler+0x94>)
 8002598:	f7fd fe16 	bl	80001c8 <strcmp>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1db      	bne.n	800255a <Health_State_Handler+0x3a>
 80025a2:	e002      	b.n	80025aa <Health_State_Handler+0x8a>
				break;
 80025a4:	bf00      	nop
 80025a6:	e000      	b.n	80025aa <Health_State_Handler+0x8a>
				break;
 80025a8:	bf00      	nop
		Set_event(Reset_Event);
 80025aa:	2002      	movs	r0, #2
 80025ac:	f7fe faf6 	bl	8000b9c <Set_event>
}
 80025b0:	bf00      	nop
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	200027e4 	.word	0x200027e4
 80025b8:	20001a59 	.word	0x20001a59
 80025bc:	20001d08 	.word	0x20001d08
 80025c0:	2000100c 	.word	0x2000100c

080025c4 <Reset_State_Handler>:

void Reset_State_Handler()
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
	Set_state(Reset_State);
 80025c8:	2003      	movs	r0, #3
 80025ca:	f7ff ff6d 	bl	80024a8 <Set_state>
	Reset_event();
 80025ce:	f7fe faf5 	bl	8000bbc <Reset_event>
	//Reset the RingBuffers
	RingInit(&WR_Ring,&WR_Samples[0],BUFFERSIZE,sizeof(buff_size));
 80025d2:	2304      	movs	r3, #4
 80025d4:	2232      	movs	r2, #50	; 0x32
 80025d6:	4919      	ldr	r1, [pc, #100]	; (800263c <Reset_State_Handler+0x78>)
 80025d8:	4819      	ldr	r0, [pc, #100]	; (8002640 <Reset_State_Handler+0x7c>)
 80025da:	f7ff f91e 	bl	800181a <RingInit>
	RingInit(&WL_Ring,&WL_Samples[0],BUFFERSIZE,sizeof(buff_size));
 80025de:	2304      	movs	r3, #4
 80025e0:	2232      	movs	r2, #50	; 0x32
 80025e2:	4918      	ldr	r1, [pc, #96]	; (8002644 <Reset_State_Handler+0x80>)
 80025e4:	4818      	ldr	r0, [pc, #96]	; (8002648 <Reset_State_Handler+0x84>)
 80025e6:	f7ff f918 	bl	800181a <RingInit>
	RingInit(&FCT_Ring,&FCT_Samples[0],BUFFERSIZE,sizeof(buff_size));
 80025ea:	2304      	movs	r3, #4
 80025ec:	2232      	movs	r2, #50	; 0x32
 80025ee:	4917      	ldr	r1, [pc, #92]	; (800264c <Reset_State_Handler+0x88>)
 80025f0:	4817      	ldr	r0, [pc, #92]	; (8002650 <Reset_State_Handler+0x8c>)
 80025f2:	f7ff f912 	bl	800181a <RingInit>
	//Reset the Counts
	WR_Counts=0;
 80025f6:	4b17      	ldr	r3, [pc, #92]	; (8002654 <Reset_State_Handler+0x90>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
	WL_Counts=0;
 80025fc:	4b16      	ldr	r3, [pc, #88]	; (8002658 <Reset_State_Handler+0x94>)
 80025fe:	2200      	movs	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
	FCT_Counts=0;
 8002602:	4b16      	ldr	r3, [pc, #88]	; (800265c <Reset_State_Handler+0x98>)
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]
	//Reset the 32 bit timer 2
	Timer2_Stop(); //Timer Stopped
 8002608:	f7fe fb08 	bl	8000c1c <Timer2_Stop>
	Timer6_Stop();
 800260c:	f7fe fb58 	bl	8000cc0 <Timer6_Stop>

	Timer2_DeInitilized();//Timer DeInitilized
 8002610:	f7fe fb10 	bl	8000c34 <Timer2_DeInitilized>

	Timer2_Initilized(); //Timer Initialized
 8002614:	f7fe fb26 	bl	8000c64 <Timer2_Initilized>
	Entry_flag=0;
 8002618:	4b11      	ldr	r3, [pc, #68]	; (8002660 <Reset_State_Handler+0x9c>)
 800261a:	2200      	movs	r2, #0
 800261c:	801a      	strh	r2, [r3, #0]
	Lt_Rt_flag=0;
 800261e:	4b11      	ldr	r3, [pc, #68]	; (8002664 <Reset_State_Handler+0xa0>)
 8002620:	2200      	movs	r2, #0
 8002622:	801a      	strh	r2, [r3, #0]
	Rt_Lt_flag=0;
 8002624:	4b10      	ldr	r3, [pc, #64]	; (8002668 <Reset_State_Handler+0xa4>)
 8002626:	2200      	movs	r2, #0
 8002628:	801a      	strh	r2, [r3, #0]
	count=0;
 800262a:	4b10      	ldr	r3, [pc, #64]	; (800266c <Reset_State_Handler+0xa8>)
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
	Set_event(Idle_Event);
 8002630:	2003      	movs	r0, #3
 8002632:	f7fe fab3 	bl	8000b9c <Set_event>
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	2000252c 	.word	0x2000252c
 8002640:	20002784 	.word	0x20002784
 8002644:	200026bc 	.word	0x200026bc
 8002648:	200027c4 	.word	0x200027c4
 800264c:	200025f4 	.word	0x200025f4
 8002650:	200027a4 	.word	0x200027a4
 8002654:	200018c4 	.word	0x200018c4
 8002658:	200018cc 	.word	0x200018cc
 800265c:	200018c8 	.word	0x200018c8
 8002660:	200018e0 	.word	0x200018e0
 8002664:	200018dc 	.word	0x200018dc
 8002668:	200018de 	.word	0x200018de
 800266c:	20001cfc 	.word	0x20001cfc

08002670 <Idle_State_Handler>:

void Idle_State_Handler()
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
	//Set state to idle state
	Set_state(Idle_State);
 8002674:	2004      	movs	r0, #4
 8002676:	f7ff ff17 	bl	80024a8 <Set_state>


	//send(0, (buff_size *)" Idle,",strlen(" Idle,"));
	//reset the event
	Reset_event();
 800267a:	f7fe fa9f 	bl	8000bbc <Reset_event>
	//
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <WRSide_Train_Presence_State_Handler>:

void WRSide_Train_Presence_State_Handler()
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
	if(Get_state!=WRSide_Train_Presence_State)
 8002688:	4b07      	ldr	r3, [pc, #28]	; (80026a8 <WRSide_Train_Presence_State_Handler+0x24>)
 800268a:	2b05      	cmp	r3, #5
 800268c:	d009      	beq.n	80026a2 <WRSide_Train_Presence_State_Handler+0x1e>
	{
		//set state to WRSide Train Presence state
		Set_state(WRSide_Train_Presence_State);
 800268e:	2005      	movs	r0, #5
 8002690:	f7ff ff0a 	bl	80024a8 <Set_state>
		send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
 8002694:	2206      	movs	r2, #6
 8002696:	4905      	ldr	r1, [pc, #20]	; (80026ac <WRSide_Train_Presence_State_Handler+0x28>)
 8002698:	2000      	movs	r0, #0
 800269a:	f7ff fbff 	bl	8001e9c <send>

		//send(0, (buff_size *)" WRSide,",strlen(" WRSide,"));
		//reset the event
		Reset_event();
 800269e:	f7fe fa8d 	bl	8000bbc <Reset_event>
	}
	//tasks that need to be done on each WR trigger
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	08002491 	.word	0x08002491
 80026ac:	08008654 	.word	0x08008654

080026b0 <WLSide_Train_Presence_State_Handler>:

void WLSide_Train_Presence_State_Handler()
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
	if(Get_state!=WLSide_Train_Presence_State)
 80026b4:	4b07      	ldr	r3, [pc, #28]	; (80026d4 <WLSide_Train_Presence_State_Handler+0x24>)
 80026b6:	2b06      	cmp	r3, #6
 80026b8:	d009      	beq.n	80026ce <WLSide_Train_Presence_State_Handler+0x1e>
	{
		Set_state(WLSide_Train_Presence_State);
 80026ba:	2006      	movs	r0, #6
 80026bc:	f7ff fef4 	bl	80024a8 <Set_state>
		send(0, (uint8_t *)INIT_CMD,strlen(INIT_CMD));
 80026c0:	2206      	movs	r2, #6
 80026c2:	4905      	ldr	r1, [pc, #20]	; (80026d8 <WLSide_Train_Presence_State_Handler+0x28>)
 80026c4:	2000      	movs	r0, #0
 80026c6:	f7ff fbe9 	bl	8001e9c <send>

		//send(0, (buff_size *)" WLSide,",strlen(" WLSide,"));
		Reset_event();
 80026ca:	f7fe fa77 	bl	8000bbc <Reset_event>
	}
	//tasks that need to be done on each WL trigger
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	08002491 	.word	0x08002491
 80026d8:	08008654 	.word	0x08008654

080026dc <Train_Exit_State_Handler>:

void Train_Exit_State_Handler()
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
	Set_state(Train_Exit_State);
 80026e0:	2007      	movs	r0, #7
 80026e2:	f7ff fee1 	bl	80024a8 <Set_state>

	//send(0, (buff_size *)" Exit,",strlen(" Exit,"));
	send(0, (uint8_t *)GRAB_STOP_CMD,strlen(GRAB_STOP_CMD));
 80026e6:	220a      	movs	r2, #10
 80026e8:	4905      	ldr	r1, [pc, #20]	; (8002700 <Train_Exit_State_Handler+0x24>)
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7ff fbd6 	bl	8001e9c <send>
	Reset_event();
 80026f0:	f7fe fa64 	bl	8000bbc <Reset_event>
	//shut down the purge and close the shutters
	//set the event to Log Data event
	Set_event(Log_Data_Event);
 80026f4:	2007      	movs	r0, #7
 80026f6:	f7fe fa51 	bl	8000b9c <Set_event>
}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	0800865c 	.word	0x0800865c

08002704 <Log_Data_State_Handler>:

void Log_Data_State_Handler()
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
	Set_state(Log_Data_State);
 8002708:	2008      	movs	r0, #8
 800270a:	f7ff fecd 	bl	80024a8 <Set_state>

	//send(0, (buff_size *)" Log,",strlen(" Log,"));
	Reset_event();
 800270e:	f7fe fa55 	bl	8000bbc <Reset_event>
	send(0, (uint8_t *)LOG_START_CMD,strlen(LOG_START_CMD));
 8002712:	220a      	movs	r2, #10
 8002714:	4909      	ldr	r1, [pc, #36]	; (800273c <Log_Data_State_Handler+0x38>)
 8002716:	2000      	movs	r0, #0
 8002718:	f7ff fbc0 	bl	8001e9c <send>
	Save_delay();
 800271c:	f7fd fd66 	bl	80001ec <Save_delay>
	Send_Data();
 8002720:	f7fe f8d2 	bl	80008c8 <Send_Data>
	Save_delay();
 8002724:	f7fd fd62 	bl	80001ec <Save_delay>
	send(0, (uint8_t *)LOG_STOP_CMD,strlen(LOG_STOP_CMD));
 8002728:	2209      	movs	r2, #9
 800272a:	4905      	ldr	r1, [pc, #20]	; (8002740 <Log_Data_State_Handler+0x3c>)
 800272c:	2000      	movs	r0, #0
 800272e:	f7ff fbb5 	bl	8001e9c <send>
	Set_event(Reset_Event);
 8002732:	2002      	movs	r0, #2
 8002734:	f7fe fa32 	bl	8000b9c <Set_event>
}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}
 800273c:	08008668 	.word	0x08008668
 8002740:	08008674 	.word	0x08008674

08002744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	4b0f      	ldr	r3, [pc, #60]	; (8002788 <HAL_MspInit+0x44>)
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	4a0e      	ldr	r2, [pc, #56]	; (8002788 <HAL_MspInit+0x44>)
 8002750:	f043 0301 	orr.w	r3, r3, #1
 8002754:	6193      	str	r3, [r2, #24]
 8002756:	4b0c      	ldr	r3, [pc, #48]	; (8002788 <HAL_MspInit+0x44>)
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	f003 0301 	and.w	r3, r3, #1
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002762:	4b09      	ldr	r3, [pc, #36]	; (8002788 <HAL_MspInit+0x44>)
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	4a08      	ldr	r2, [pc, #32]	; (8002788 <HAL_MspInit+0x44>)
 8002768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800276c:	61d3      	str	r3, [r2, #28]
 800276e:	4b06      	ldr	r3, [pc, #24]	; (8002788 <HAL_MspInit+0x44>)
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002776:	603b      	str	r3, [r7, #0]
 8002778:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40021000 	.word	0x40021000

0800278c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a0d      	ldr	r2, [pc, #52]	; (80027d0 <HAL_RTC_MspInit+0x44>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d111      	bne.n	80027c2 <HAL_RTC_MspInit+0x36>
 800279e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027a2:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	fa93 f3a3 	rbit	r3, r3
 80027aa:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027ac:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80027ae:	fab3 f383 	clz	r3, r3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	461a      	mov	r2, r3
 80027b6:	4b07      	ldr	r3, [pc, #28]	; (80027d4 <HAL_RTC_MspInit+0x48>)
 80027b8:	4413      	add	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	461a      	mov	r2, r3
 80027be:	2301      	movs	r3, #1
 80027c0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80027c2:	bf00      	nop
 80027c4:	3714      	adds	r7, #20
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40002800 	.word	0x40002800
 80027d4:	10908100 	.word	0x10908100

080027d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08c      	sub	sp, #48	; 0x30
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 031c 	add.w	r3, r7, #28
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a3d      	ldr	r2, [pc, #244]	; (80028ec <HAL_SPI_MspInit+0x114>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d147      	bne.n	800288a <HAL_SPI_MspInit+0xb2>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80027fa:	4b3d      	ldr	r3, [pc, #244]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	4a3c      	ldr	r2, [pc, #240]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002804:	61d3      	str	r3, [r2, #28]
 8002806:	4b3a      	ldr	r3, [pc, #232]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800280e:	61bb      	str	r3, [r7, #24]
 8002810:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002812:	4b37      	ldr	r3, [pc, #220]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	4a36      	ldr	r2, [pc, #216]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002818:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800281c:	6153      	str	r3, [r2, #20]
 800281e:	4b34      	ldr	r3, [pc, #208]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	4b31      	ldr	r3, [pc, #196]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	4a30      	ldr	r2, [pc, #192]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002834:	6153      	str	r3, [r2, #20]
 8002836:	4b2e      	ldr	r3, [pc, #184]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PA10     ------> SPI2_MISO
    PA11     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002842:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002846:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002848:	2302      	movs	r3, #2
 800284a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284c:	2300      	movs	r3, #0
 800284e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002850:	2303      	movs	r3, #3
 8002852:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002854:	2305      	movs	r3, #5
 8002856:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002858:	f107 031c 	add.w	r3, r7, #28
 800285c:	4619      	mov	r1, r3
 800285e:	4825      	ldr	r0, [pc, #148]	; (80028f4 <HAL_SPI_MspInit+0x11c>)
 8002860:	f001 fb82 	bl	8003f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002864:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002872:	2303      	movs	r3, #3
 8002874:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002876:	2305      	movs	r3, #5
 8002878:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287a:	f107 031c 	add.w	r3, r7, #28
 800287e:	4619      	mov	r1, r3
 8002880:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002884:	f001 fb70 	bl	8003f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002888:	e02c      	b.n	80028e4 <HAL_SPI_MspInit+0x10c>
  else if(hspi->Instance==SPI3)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a1a      	ldr	r2, [pc, #104]	; (80028f8 <HAL_SPI_MspInit+0x120>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d127      	bne.n	80028e4 <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002894:	4b16      	ldr	r3, [pc, #88]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	4a15      	ldr	r2, [pc, #84]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 800289a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800289e:	61d3      	str	r3, [r2, #28]
 80028a0:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 80028a2:	69db      	ldr	r3, [r3, #28]
 80028a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ac:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	4a0f      	ldr	r2, [pc, #60]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 80028b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b6:	6153      	str	r3, [r2, #20]
 80028b8:	4b0d      	ldr	r3, [pc, #52]	; (80028f0 <HAL_SPI_MspInit+0x118>)
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80028c4:	2338      	movs	r3, #56	; 0x38
 80028c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c8:	2302      	movs	r3, #2
 80028ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028d0:	2303      	movs	r3, #3
 80028d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80028d4:	2306      	movs	r3, #6
 80028d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d8:	f107 031c 	add.w	r3, r7, #28
 80028dc:	4619      	mov	r1, r3
 80028de:	4805      	ldr	r0, [pc, #20]	; (80028f4 <HAL_SPI_MspInit+0x11c>)
 80028e0:	f001 fb42 	bl	8003f68 <HAL_GPIO_Init>
}
 80028e4:	bf00      	nop
 80028e6:	3730      	adds	r7, #48	; 0x30
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40003800 	.word	0x40003800
 80028f0:	40021000 	.word	0x40021000
 80028f4:	48000400 	.word	0x48000400
 80028f8:	40003c00 	.word	0x40003c00

080028fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800290c:	d10c      	bne.n	8002928 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800290e:	4b2f      	ldr	r3, [pc, #188]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	4a2e      	ldr	r2, [pc, #184]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	61d3      	str	r3, [r2, #28]
 800291a:	4b2c      	ldr	r3, [pc, #176]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002926:	e04c      	b.n	80029c2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a28      	ldr	r2, [pc, #160]	; (80029d0 <HAL_TIM_Base_MspInit+0xd4>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d114      	bne.n	800295c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002932:	4b26      	ldr	r3, [pc, #152]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 8002934:	69db      	ldr	r3, [r3, #28]
 8002936:	4a25      	ldr	r2, [pc, #148]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 8002938:	f043 0310 	orr.w	r3, r3, #16
 800293c:	61d3      	str	r3, [r2, #28]
 800293e:	4b23      	ldr	r3, [pc, #140]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 8002940:	69db      	ldr	r3, [r3, #28]
 8002942:	f003 0310 	and.w	r3, r3, #16
 8002946:	613b      	str	r3, [r7, #16]
 8002948:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	2100      	movs	r1, #0
 800294e:	2036      	movs	r0, #54	; 0x36
 8002950:	f001 fac5 	bl	8003ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002954:	2036      	movs	r0, #54	; 0x36
 8002956:	f001 fade 	bl	8003f16 <HAL_NVIC_EnableIRQ>
}
 800295a:	e032      	b.n	80029c2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM16)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a1c      	ldr	r2, [pc, #112]	; (80029d4 <HAL_TIM_Base_MspInit+0xd8>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d114      	bne.n	8002990 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002966:	4b19      	ldr	r3, [pc, #100]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	4a18      	ldr	r2, [pc, #96]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 800296c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002970:	6193      	str	r3, [r2, #24]
 8002972:	4b16      	ldr	r3, [pc, #88]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297a:	60fb      	str	r3, [r7, #12]
 800297c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800297e:	2200      	movs	r2, #0
 8002980:	2100      	movs	r1, #0
 8002982:	2019      	movs	r0, #25
 8002984:	f001 faab 	bl	8003ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002988:	2019      	movs	r0, #25
 800298a:	f001 fac4 	bl	8003f16 <HAL_NVIC_EnableIRQ>
}
 800298e:	e018      	b.n	80029c2 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM17)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a10      	ldr	r2, [pc, #64]	; (80029d8 <HAL_TIM_Base_MspInit+0xdc>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d113      	bne.n	80029c2 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800299a:	4b0c      	ldr	r3, [pc, #48]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	4a0b      	ldr	r2, [pc, #44]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 80029a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029a4:	6193      	str	r3, [r2, #24]
 80029a6:	4b09      	ldr	r3, [pc, #36]	; (80029cc <HAL_TIM_Base_MspInit+0xd0>)
 80029a8:	699b      	ldr	r3, [r3, #24]
 80029aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029ae:	60bb      	str	r3, [r7, #8]
 80029b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 80029b2:	2200      	movs	r2, #0
 80029b4:	2100      	movs	r1, #0
 80029b6:	201a      	movs	r0, #26
 80029b8:	f001 fa91 	bl	8003ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 80029bc:	201a      	movs	r0, #26
 80029be:	f001 faaa 	bl	8003f16 <HAL_NVIC_EnableIRQ>
}
 80029c2:	bf00      	nop
 80029c4:	3718      	adds	r7, #24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	40021000 	.word	0x40021000
 80029d0:	40001000 	.word	0x40001000
 80029d4:	40014400 	.word	0x40014400
 80029d8:	40014800 	.word	0x40014800

080029dc <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ec:	d106      	bne.n	80029fc <HAL_TIM_Base_MspDeInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspDeInit 0 */

  /* USER CODE END TIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 80029ee:	4b1b      	ldr	r3, [pc, #108]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	4a1a      	ldr	r2, [pc, #104]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 80029f4:	f023 0301 	bic.w	r3, r3, #1
 80029f8:	61d3      	str	r3, [r2, #28]
  /* USER CODE BEGIN TIM17_MspDeInit 1 */

  /* USER CODE END TIM17_MspDeInit 1 */
  }

}
 80029fa:	e02b      	b.n	8002a54 <HAL_TIM_Base_MspDeInit+0x78>
  else if(htim_base->Instance==TIM6)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a17      	ldr	r2, [pc, #92]	; (8002a60 <HAL_TIM_Base_MspDeInit+0x84>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d109      	bne.n	8002a1a <HAL_TIM_Base_MspDeInit+0x3e>
    __HAL_RCC_TIM6_CLK_DISABLE();
 8002a06:	4b15      	ldr	r3, [pc, #84]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	4a14      	ldr	r2, [pc, #80]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 8002a0c:	f023 0310 	bic.w	r3, r3, #16
 8002a10:	61d3      	str	r3, [r2, #28]
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 8002a12:	2036      	movs	r0, #54	; 0x36
 8002a14:	f001 fa8d 	bl	8003f32 <HAL_NVIC_DisableIRQ>
}
 8002a18:	e01c      	b.n	8002a54 <HAL_TIM_Base_MspDeInit+0x78>
  else if(htim_base->Instance==TIM16)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a11      	ldr	r2, [pc, #68]	; (8002a64 <HAL_TIM_Base_MspDeInit+0x88>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d109      	bne.n	8002a38 <HAL_TIM_Base_MspDeInit+0x5c>
    __HAL_RCC_TIM16_CLK_DISABLE();
 8002a24:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	4a0c      	ldr	r2, [pc, #48]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 8002a2a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002a2e:	6193      	str	r3, [r2, #24]
    HAL_NVIC_DisableIRQ(TIM1_UP_TIM16_IRQn);
 8002a30:	2019      	movs	r0, #25
 8002a32:	f001 fa7e 	bl	8003f32 <HAL_NVIC_DisableIRQ>
}
 8002a36:	e00d      	b.n	8002a54 <HAL_TIM_Base_MspDeInit+0x78>
  else if(htim_base->Instance==TIM17)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <HAL_TIM_Base_MspDeInit+0x8c>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d108      	bne.n	8002a54 <HAL_TIM_Base_MspDeInit+0x78>
    __HAL_RCC_TIM17_CLK_DISABLE();
 8002a42:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	4a05      	ldr	r2, [pc, #20]	; (8002a5c <HAL_TIM_Base_MspDeInit+0x80>)
 8002a48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a4c:	6193      	str	r3, [r2, #24]
    HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002a4e:	201a      	movs	r0, #26
 8002a50:	f001 fa6f 	bl	8003f32 <HAL_NVIC_DisableIRQ>
}
 8002a54:	bf00      	nop
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40001000 	.word	0x40001000
 8002a64:	40014400 	.word	0x40014400
 8002a68:	40014800 	.word	0x40014800

08002a6c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08a      	sub	sp, #40	; 0x28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a74:	f107 0314 	add.w	r3, r7, #20
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a17      	ldr	r2, [pc, #92]	; (8002ae8 <HAL_UART_MspInit+0x7c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d128      	bne.n	8002ae0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a8e:	4b17      	ldr	r3, [pc, #92]	; (8002aec <HAL_UART_MspInit+0x80>)
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	4a16      	ldr	r2, [pc, #88]	; (8002aec <HAL_UART_MspInit+0x80>)
 8002a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a98:	61d3      	str	r3, [r2, #28]
 8002a9a:	4b14      	ldr	r3, [pc, #80]	; (8002aec <HAL_UART_MspInit+0x80>)
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa2:	613b      	str	r3, [r7, #16]
 8002aa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa6:	4b11      	ldr	r3, [pc, #68]	; (8002aec <HAL_UART_MspInit+0x80>)
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	4a10      	ldr	r2, [pc, #64]	; (8002aec <HAL_UART_MspInit+0x80>)
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ab0:	6153      	str	r3, [r2, #20]
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <HAL_UART_MspInit+0x80>)
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002abe:	230c      	movs	r3, #12
 8002ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac2:	2302      	movs	r3, #2
 8002ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aca:	2303      	movs	r3, #3
 8002acc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ace:	2307      	movs	r3, #7
 8002ad0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad2:	f107 0314 	add.w	r3, r7, #20
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002adc:	f001 fa44 	bl	8003f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ae0:	bf00      	nop
 8002ae2:	3728      	adds	r7, #40	; 0x28
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40004400 	.word	0x40004400
 8002aec:	40021000 	.word	0x40021000

08002af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002afe:	b480      	push	{r7}
 8002b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b02:	e7fe      	b.n	8002b02 <HardFault_Handler+0x4>

08002b04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b08:	e7fe      	b.n	8002b08 <MemManage_Handler+0x4>

08002b0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b0e:	e7fe      	b.n	8002b0e <BusFault_Handler+0x4>

08002b10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b14:	e7fe      	b.n	8002b14 <UsageFault_Handler+0x4>

08002b16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b16:	b480      	push	{r7}
 8002b18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b1a:	bf00      	nop
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b32:	b480      	push	{r7}
 8002b34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b36:	bf00      	nop
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr

08002b40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b44:	f001 f888 	bl	8003c58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b48:	bf00      	nop
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002b50:	2001      	movs	r0, #1
 8002b52:	f001 fb93 	bl	800427c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002b5e:	2002      	movs	r0, #2
 8002b60:	f001 fb8c 	bl	800427c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002b64:	bf00      	nop
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002b6c:	2020      	movs	r0, #32
 8002b6e:	f001 fb85 	bl	800427c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	if ((TIM16->SR & 0x0001))
 8002b7c:	4b0a      	ldr	r3, [pc, #40]	; (8002ba8 <TIM1_UP_TIM16_IRQHandler+0x30>)
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00a      	beq.n	8002b9e <TIM1_UP_TIM16_IRQHandler+0x26>
	{
		TIM16->SR &= ~(1 << 0);		           //Reset the update interrupt flag
 8002b88:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <TIM1_UP_TIM16_IRQHandler+0x30>)
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	4a06      	ldr	r2, [pc, #24]	; (8002ba8 <TIM1_UP_TIM16_IRQHandler+0x30>)
 8002b8e:	f023 0301 	bic.w	r3, r3, #1
 8002b92:	6113      	str	r3, [r2, #16]
		tim16_count++;
 8002b94:	4b05      	ldr	r3, [pc, #20]	; (8002bac <TIM1_UP_TIM16_IRQHandler+0x34>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	4a04      	ldr	r2, [pc, #16]	; (8002bac <TIM1_UP_TIM16_IRQHandler+0x34>)
 8002b9c:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002b9e:	4804      	ldr	r0, [pc, #16]	; (8002bb0 <TIM1_UP_TIM16_IRQHandler+0x38>)
 8002ba0:	f004 fc59 	bl	8007456 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40014400 	.word	0x40014400
 8002bac:	20001d00 	.word	0x20001d00
 8002bb0:	20001be0 	.word	0x20001be0

08002bb4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	if ((TIM17->SR & 0x0001))
 8002bb8:	4b0a      	ldr	r3, [pc, #40]	; (8002be4 <TIM1_TRG_COM_TIM17_IRQHandler+0x30>)
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d00a      	beq.n	8002bda <TIM1_TRG_COM_TIM17_IRQHandler+0x26>
	{
		TIM17->SR &= ~(1 << 0);		           //Reset the update interrupt flag
 8002bc4:	4b07      	ldr	r3, [pc, #28]	; (8002be4 <TIM1_TRG_COM_TIM17_IRQHandler+0x30>)
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	4a06      	ldr	r2, [pc, #24]	; (8002be4 <TIM1_TRG_COM_TIM17_IRQHandler+0x30>)
 8002bca:	f023 0301 	bic.w	r3, r3, #1
 8002bce:	6113      	str	r3, [r2, #16]
		tim17_count++;
 8002bd0:	4b05      	ldr	r3, [pc, #20]	; (8002be8 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	4a04      	ldr	r2, [pc, #16]	; (8002be8 <TIM1_TRG_COM_TIM17_IRQHandler+0x34>)
 8002bd8:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002bda:	4804      	ldr	r0, [pc, #16]	; (8002bec <TIM1_TRG_COM_TIM17_IRQHandler+0x38>)
 8002bdc:	f004 fc3b 	bl	8007456 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002be0:	bf00      	nop
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40014800 	.word	0x40014800
 8002be8:	20001d04 	.word	0x20001d04
 8002bec:	20001c2c 	.word	0x20001c2c

08002bf0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ((TIM6->SR & 0x0001))
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	; (8002c20 <TIM6_DAC_IRQHandler+0x30>)
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d00a      	beq.n	8002c16 <TIM6_DAC_IRQHandler+0x26>
	{
		TIM6->SR &= ~(1 << 0);		           //Reset the update interrupt flag
 8002c00:	4b07      	ldr	r3, [pc, #28]	; (8002c20 <TIM6_DAC_IRQHandler+0x30>)
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	4a06      	ldr	r2, [pc, #24]	; (8002c20 <TIM6_DAC_IRQHandler+0x30>)
 8002c06:	f023 0301 	bic.w	r3, r3, #1
 8002c0a:	6113      	str	r3, [r2, #16]
		count++;
 8002c0c:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <TIM6_DAC_IRQHandler+0x34>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	4a04      	ldr	r2, [pc, #16]	; (8002c24 <TIM6_DAC_IRQHandler+0x34>)
 8002c14:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002c16:	4804      	ldr	r0, [pc, #16]	; (8002c28 <TIM6_DAC_IRQHandler+0x38>)
 8002c18:	f004 fc1d 	bl	8007456 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002c1c:	bf00      	nop
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	40001000 	.word	0x40001000
 8002c24:	20001cfc 	.word	0x20001cfc
 8002c28:	20001b94 	.word	0x20001b94

08002c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c34:	4a14      	ldr	r2, [pc, #80]	; (8002c88 <_sbrk+0x5c>)
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <_sbrk+0x60>)
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c40:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <_sbrk+0x64>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <_sbrk+0x64>)
 8002c4a:	4a12      	ldr	r2, [pc, #72]	; (8002c94 <_sbrk+0x68>)
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <_sbrk+0x64>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4413      	add	r3, r2
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d207      	bcs.n	8002c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c5c:	f005 fad6 	bl	800820c <__errno>
 8002c60:	4603      	mov	r3, r0
 8002c62:	220c      	movs	r2, #12
 8002c64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c66:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6a:	e009      	b.n	8002c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c6c:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <_sbrk+0x64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c72:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <_sbrk+0x64>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	4a05      	ldr	r2, [pc, #20]	; (8002c90 <_sbrk+0x64>)
 8002c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20004000 	.word	0x20004000
 8002c8c:	00000400 	.word	0x00000400
 8002c90:	20002fe4 	.word	0x20002fe4
 8002c94:	20003008 	.word	0x20003008

08002c98 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c9c:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <SystemInit+0x20>)
 8002c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca2:	4a05      	ldr	r2, [pc, #20]	; (8002cb8 <SystemInit+0x20>)
 8002ca4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ca8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8002cc4:	4b22      	ldr	r3, [pc, #136]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002cca:	4b21      	ldr	r3, [pc, #132]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002cd0:	4b1f      	ldr	r3, [pc, #124]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <WIZCHIP_READ+0x24>
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d114      	bne.n	8002d0a <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002ce0:	4b1b      	ldr	r3, [pc, #108]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002ce2:	6a1b      	ldr	r3, [r3, #32]
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	0c12      	lsrs	r2, r2, #16
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	4610      	mov	r0, r2
 8002cec:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002cee:	4b18      	ldr	r3, [pc, #96]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002cf0:	6a1b      	ldr	r3, [r3, #32]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	0a12      	lsrs	r2, r2, #8
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002cfc:	4b14      	ldr	r3, [pc, #80]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002cfe:	6a1b      	ldr	r3, [r3, #32]
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	4610      	mov	r0, r2
 8002d06:	4798      	blx	r3
 8002d08:	e011      	b.n	8002d2e <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	0c1b      	lsrs	r3, r3, #16
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	0a1b      	lsrs	r3, r3, #8
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002d20:	4b0b      	ldr	r3, [pc, #44]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d24:	f107 020c 	add.w	r2, r7, #12
 8002d28:	2103      	movs	r1, #3
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8002d2e:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	4798      	blx	r3
 8002d34:	4603      	mov	r3, r0
 8002d36:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8002d38:	4b05      	ldr	r3, [pc, #20]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002d3e:	4b04      	ldr	r3, [pc, #16]	; (8002d50 <WIZCHIP_READ+0x94>)
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	4798      	blx	r3
   return ret;
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20001810 	.word	0x20001810

08002d54 <WIZCHIP_WRITE>:

void WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];
   WIZCHIP_CRITICAL_ENTER();
 8002d60:	4b22      	ldr	r3, [pc, #136]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002d66:	4b21      	ldr	r3, [pc, #132]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f043 0304 	orr.w	r3, r3, #4
 8002d72:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002d74:	4b1d      	ldr	r3, [pc, #116]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d119      	bne.n	8002db0 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002d7c:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	0c12      	lsrs	r2, r2, #16
 8002d84:	b2d2      	uxtb	r2, r2
 8002d86:	4610      	mov	r0, r2
 8002d88:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002d8a:	4b18      	ldr	r3, [pc, #96]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	0a12      	lsrs	r2, r2, #8
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	4610      	mov	r0, r2
 8002d96:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002d98:	4b14      	ldr	r3, [pc, #80]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	b2d2      	uxtb	r2, r2
 8002da0:	4610      	mov	r0, r2
 8002da2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8002da4:	4b11      	ldr	r3, [pc, #68]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	78fa      	ldrb	r2, [r7, #3]
 8002daa:	4610      	mov	r0, r2
 8002dac:	4798      	blx	r3
 8002dae:	e013      	b.n	8002dd8 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	0c1b      	lsrs	r3, r3, #16
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	0a1b      	lsrs	r3, r3, #8
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8002dc6:	78fb      	ldrb	r3, [r7, #3]
 8002dc8:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8002dca:	4b08      	ldr	r3, [pc, #32]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dce:	f107 020c 	add.w	r2, r7, #12
 8002dd2:	2104      	movs	r1, #4
 8002dd4:	4610      	mov	r0, r2
 8002dd6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002dde:	4b03      	ldr	r3, [pc, #12]	; (8002dec <WIZCHIP_WRITE+0x98>)
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	4798      	blx	r3
}
 8002de4:	bf00      	nop
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	20001810 	.word	0x20001810

08002df0 <WIZCHIP_READ_BUF>:
         
void WIZCHIP_READ_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002df0:	b590      	push	{r4, r7, lr}
 8002df2:	b087      	sub	sp, #28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002dfe:	4b2b      	ldr	r3, [pc, #172]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002e04:	4b29      	ldr	r3, [pc, #164]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002e0a:	4b28      	ldr	r3, [pc, #160]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <WIZCHIP_READ_BUF+0x2a>
 8002e12:	4b26      	ldr	r3, [pc, #152]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d126      	bne.n	8002e68 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002e1a:	4b24      	ldr	r3, [pc, #144]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	0c12      	lsrs	r2, r2, #16
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	4610      	mov	r0, r2
 8002e26:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002e28:	4b20      	ldr	r3, [pc, #128]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e2a:	6a1b      	ldr	r3, [r3, #32]
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	0a12      	lsrs	r2, r2, #8
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	4610      	mov	r0, r2
 8002e34:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002e36:	4b1d      	ldr	r3, [pc, #116]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	4610      	mov	r0, r2
 8002e40:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002e42:	2300      	movs	r3, #0
 8002e44:	82fb      	strh	r3, [r7, #22]
 8002e46:	e00a      	b.n	8002e5e <WIZCHIP_READ_BUF+0x6e>
		pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8002e48:	4b18      	ldr	r3, [pc, #96]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	8afa      	ldrh	r2, [r7, #22]
 8002e4e:	68b9      	ldr	r1, [r7, #8]
 8002e50:	188c      	adds	r4, r1, r2
 8002e52:	4798      	blx	r3
 8002e54:	4603      	mov	r3, r0
 8002e56:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8002e58:	8afb      	ldrh	r3, [r7, #22]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	82fb      	strh	r3, [r7, #22]
 8002e5e:	8afa      	ldrh	r2, [r7, #22]
 8002e60:	88fb      	ldrh	r3, [r7, #6]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d3f0      	bcc.n	8002e48 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002e66:	e017      	b.n	8002e98 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	0c1b      	lsrs	r3, r3, #16
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	0a1b      	lsrs	r3, r3, #8
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002e7e:	4b0b      	ldr	r3, [pc, #44]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e82:	f107 0210 	add.w	r2, r7, #16
 8002e86:	2103      	movs	r1, #3
 8002e88:	4610      	mov	r0, r2
 8002e8a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8002e8c:	4b07      	ldr	r3, [pc, #28]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e90:	88fa      	ldrh	r2, [r7, #6]
 8002e92:	4611      	mov	r1, r2
 8002e94:	68b8      	ldr	r0, [r7, #8]
 8002e96:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002e98:	4b04      	ldr	r3, [pc, #16]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002e9e:	4b03      	ldr	r3, [pc, #12]	; (8002eac <WIZCHIP_READ_BUF+0xbc>)
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	4798      	blx	r3
}
 8002ea4:	bf00      	nop
 8002ea6:	371c      	adds	r7, #28
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd90      	pop	{r4, r7, pc}
 8002eac:	20001810 	.word	0x20001810

08002eb0 <WIZCHIP_WRITE_BUF>:


void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8002ebe:	4b2b      	ldr	r3, [pc, #172]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	4798      	blx	r3
   WIZCHIP.CS._select();
 8002ec4:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f043 0304 	orr.w	r3, r3, #4
 8002ed0:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8002ed2:	4b26      	ldr	r3, [pc, #152]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d126      	bne.n	8002f28 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8002eda:	4b24      	ldr	r3, [pc, #144]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002edc:	6a1b      	ldr	r3, [r3, #32]
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	0c12      	lsrs	r2, r2, #16
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8002ee8:	4b20      	ldr	r3, [pc, #128]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002eea:	6a1b      	ldr	r3, [r3, #32]
 8002eec:	68fa      	ldr	r2, [r7, #12]
 8002eee:	0a12      	lsrs	r2, r2, #8
 8002ef0:	b2d2      	uxtb	r2, r2
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8002ef6:	4b1d      	ldr	r3, [pc, #116]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	b2d2      	uxtb	r2, r2
 8002efe:	4610      	mov	r0, r2
 8002f00:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002f02:	2300      	movs	r3, #0
 8002f04:	82fb      	strh	r3, [r7, #22]
 8002f06:	e00a      	b.n	8002f1e <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8002f08:	4b18      	ldr	r3, [pc, #96]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002f0a:	6a1b      	ldr	r3, [r3, #32]
 8002f0c:	8afa      	ldrh	r2, [r7, #22]
 8002f0e:	68b9      	ldr	r1, [r7, #8]
 8002f10:	440a      	add	r2, r1
 8002f12:	7812      	ldrb	r2, [r2, #0]
 8002f14:	4610      	mov	r0, r2
 8002f16:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8002f18:	8afb      	ldrh	r3, [r7, #22]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	82fb      	strh	r3, [r7, #22]
 8002f1e:	8afa      	ldrh	r2, [r7, #22]
 8002f20:	88fb      	ldrh	r3, [r7, #6]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d3f0      	bcc.n	8002f08 <WIZCHIP_WRITE_BUF+0x58>
 8002f26:	e017      	b.n	8002f58 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else 														// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	0c1b      	lsrs	r3, r3, #16
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	0a1b      	lsrs	r3, r3, #8
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8002f3e:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f42:	f107 0210 	add.w	r2, r7, #16
 8002f46:	2103      	movs	r1, #3
 8002f48:	4610      	mov	r0, r2
 8002f4a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8002f4c:	4b07      	ldr	r3, [pc, #28]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f50:	88fa      	ldrh	r2, [r7, #6]
 8002f52:	4611      	mov	r1, r2
 8002f54:	68b8      	ldr	r0, [r7, #8]
 8002f56:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8002f58:	4b04      	ldr	r3, [pc, #16]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8002f5e:	4b03      	ldr	r3, [pc, #12]	; (8002f6c <WIZCHIP_WRITE_BUF+0xbc>)
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	4798      	blx	r3
}
 8002f64:	bf00      	nop
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	20001810 	.word	0x20001810

08002f70 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8002f70:	b590      	push	{r4, r7, lr}
 8002f72:	b085      	sub	sp, #20
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	81fb      	strh	r3, [r7, #14]
 8002f7e:	2300      	movs	r3, #0
 8002f80:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002f82:	79fb      	ldrb	r3, [r7, #7]
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	3301      	adds	r3, #1
 8002f88:	00db      	lsls	r3, r3, #3
 8002f8a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fe94 	bl	8002cbc <WIZCHIP_READ>
 8002f94:	4603      	mov	r3, r0
 8002f96:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002f98:	89bb      	ldrh	r3, [r7, #12]
 8002f9a:	021b      	lsls	r3, r3, #8
 8002f9c:	b29c      	uxth	r4, r3
 8002f9e:	79fb      	ldrb	r3, [r7, #7]
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fe86 	bl	8002cbc <WIZCHIP_READ>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	4423      	add	r3, r4
 8002fb6:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8002fb8:	89bb      	ldrh	r3, [r7, #12]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d01a      	beq.n	8002ff4 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	00db      	lsls	r3, r3, #3
 8002fc6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff fe76 	bl	8002cbc <WIZCHIP_READ>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8002fd4:	89fb      	ldrh	r3, [r7, #14]
 8002fd6:	021b      	lsls	r3, r3, #8
 8002fd8:	b29c      	uxth	r4, r3
 8002fda:	79fb      	ldrb	r3, [r7, #7]
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	3301      	adds	r3, #1
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7ff fe68 	bl	8002cbc <WIZCHIP_READ>
 8002fec:	4603      	mov	r3, r0
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	4423      	add	r3, r4
 8002ff2:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8002ff4:	89fa      	ldrh	r2, [r7, #14]
 8002ff6:	89bb      	ldrh	r3, [r7, #12]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d1c2      	bne.n	8002f82 <getSn_TX_FSR+0x12>
   return val;
 8002ffc:	89fb      	ldrh	r3, [r7, #14]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	bd90      	pop	{r4, r7, pc}

08003006 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8003006:	b590      	push	{r4, r7, lr}
 8003008:	b085      	sub	sp, #20
 800300a:	af00      	add	r7, sp, #0
 800300c:	4603      	mov	r3, r0
 800300e:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8003010:	2300      	movs	r3, #0
 8003012:	81fb      	strh	r3, [r7, #14]
 8003014:	2300      	movs	r3, #0
 8003016:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	3301      	adds	r3, #1
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff fe49 	bl	8002cbc <WIZCHIP_READ>
 800302a:	4603      	mov	r3, r0
 800302c:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800302e:	89bb      	ldrh	r3, [r7, #12]
 8003030:	021b      	lsls	r3, r3, #8
 8003032:	b29c      	uxth	r4, r3
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	3301      	adds	r3, #1
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff fe3b 	bl	8002cbc <WIZCHIP_READ>
 8003046:	4603      	mov	r3, r0
 8003048:	b29b      	uxth	r3, r3
 800304a:	4423      	add	r3, r4
 800304c:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800304e:	89bb      	ldrh	r3, [r7, #12]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d01a      	beq.n	800308a <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8003054:	79fb      	ldrb	r3, [r7, #7]
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	3301      	adds	r3, #1
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff fe2b 	bl	8002cbc <WIZCHIP_READ>
 8003066:	4603      	mov	r3, r0
 8003068:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800306a:	89fb      	ldrh	r3, [r7, #14]
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	b29c      	uxth	r4, r3
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	3301      	adds	r3, #1
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fe1d 	bl	8002cbc <WIZCHIP_READ>
 8003082:	4603      	mov	r3, r0
 8003084:	b29b      	uxth	r3, r3
 8003086:	4423      	add	r3, r4
 8003088:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800308a:	89fa      	ldrh	r2, [r7, #14]
 800308c:	89bb      	ldrh	r3, [r7, #12]
 800308e:	429a      	cmp	r2, r3
 8003090:	d1c2      	bne.n	8003018 <getSn_RX_RSR+0x12>
   return val;
 8003092:	89fb      	ldrh	r3, [r7, #14]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	bd90      	pop	{r4, r7, pc}

0800309c <wiz_send_data>:


void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 800309c:	b590      	push	{r4, r7, lr}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	6039      	str	r1, [r7, #0]
 80030a6:	71fb      	strb	r3, [r7, #7]
 80030a8:	4613      	mov	r3, r2
 80030aa:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80030ac:	2300      	movs	r3, #0
 80030ae:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80030b0:	2300      	movs	r3, #0
 80030b2:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80030b4:	88bb      	ldrh	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d048      	beq.n	800314c <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 80030ba:	79fb      	ldrb	r3, [r7, #7]
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	3301      	adds	r3, #1
 80030c0:	00db      	lsls	r3, r3, #3
 80030c2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff fdf8 	bl	8002cbc <WIZCHIP_READ>
 80030cc:	4603      	mov	r3, r0
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	b29c      	uxth	r4, r3
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	3301      	adds	r3, #1
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fdeb 	bl	8002cbc <WIZCHIP_READ>
 80030e6:	4603      	mov	r3, r0
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	4423      	add	r3, r4
 80030ec:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 80030ee:	89fb      	ldrh	r3, [r7, #14]
 80030f0:	021b      	lsls	r3, r3, #8
 80030f2:	79fa      	ldrb	r2, [r7, #7]
 80030f4:	0092      	lsls	r2, r2, #2
 80030f6:	3202      	adds	r2, #2
 80030f8:	00d2      	lsls	r2, r2, #3
 80030fa:	4413      	add	r3, r2
 80030fc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 80030fe:	88bb      	ldrh	r3, [r7, #4]
 8003100:	461a      	mov	r2, r3
 8003102:	6839      	ldr	r1, [r7, #0]
 8003104:	68b8      	ldr	r0, [r7, #8]
 8003106:	f7ff fed3 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   ptr += len;
 800310a:	89fa      	ldrh	r2, [r7, #14]
 800310c:	88bb      	ldrh	r3, [r7, #4]
 800310e:	4413      	add	r3, r2
 8003110:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	3301      	adds	r3, #1
 8003118:	00db      	lsls	r3, r3, #3
 800311a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800311e:	461a      	mov	r2, r3
 8003120:	89fb      	ldrh	r3, [r7, #14]
 8003122:	0a1b      	lsrs	r3, r3, #8
 8003124:	b29b      	uxth	r3, r3
 8003126:	b2db      	uxtb	r3, r3
 8003128:	4619      	mov	r1, r3
 800312a:	4610      	mov	r0, r2
 800312c:	f7ff fe12 	bl	8002d54 <WIZCHIP_WRITE>
 8003130:	79fb      	ldrb	r3, [r7, #7]
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	3301      	adds	r3, #1
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 800313c:	461a      	mov	r2, r3
 800313e:	89fb      	ldrh	r3, [r7, #14]
 8003140:	b2db      	uxtb	r3, r3
 8003142:	4619      	mov	r1, r3
 8003144:	4610      	mov	r0, r2
 8003146:	f7ff fe05 	bl	8002d54 <WIZCHIP_WRITE>
 800314a:	e000      	b.n	800314e <wiz_send_data+0xb2>
   if(len == 0)  return;
 800314c:	bf00      	nop
}
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	bd90      	pop	{r4, r7, pc}

08003154 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8003154:	b590      	push	{r4, r7, lr}
 8003156:	b085      	sub	sp, #20
 8003158:	af00      	add	r7, sp, #0
 800315a:	4603      	mov	r3, r0
 800315c:	6039      	str	r1, [r7, #0]
 800315e:	71fb      	strb	r3, [r7, #7]
 8003160:	4613      	mov	r3, r2
 8003162:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8003164:	2300      	movs	r3, #0
 8003166:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8003168:	2300      	movs	r3, #0
 800316a:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 800316c:	88bb      	ldrh	r3, [r7, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d048      	beq.n	8003204 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	3301      	adds	r3, #1
 8003178:	00db      	lsls	r3, r3, #3
 800317a:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800317e:	4618      	mov	r0, r3
 8003180:	f7ff fd9c 	bl	8002cbc <WIZCHIP_READ>
 8003184:	4603      	mov	r3, r0
 8003186:	b29b      	uxth	r3, r3
 8003188:	021b      	lsls	r3, r3, #8
 800318a:	b29c      	uxth	r4, r3
 800318c:	79fb      	ldrb	r3, [r7, #7]
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	3301      	adds	r3, #1
 8003192:	00db      	lsls	r3, r3, #3
 8003194:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fd8f 	bl	8002cbc <WIZCHIP_READ>
 800319e:	4603      	mov	r3, r0
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	4423      	add	r3, r4
 80031a4:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80031a6:	89fb      	ldrh	r3, [r7, #14]
 80031a8:	021b      	lsls	r3, r3, #8
 80031aa:	79fa      	ldrb	r2, [r7, #7]
 80031ac:	0092      	lsls	r2, r2, #2
 80031ae:	3203      	adds	r2, #3
 80031b0:	00d2      	lsls	r2, r2, #3
 80031b2:	4413      	add	r3, r2
 80031b4:	60bb      	str	r3, [r7, #8]

   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80031b6:	88bb      	ldrh	r3, [r7, #4]
 80031b8:	461a      	mov	r2, r3
 80031ba:	6839      	ldr	r1, [r7, #0]
 80031bc:	68b8      	ldr	r0, [r7, #8]
 80031be:	f7ff fe17 	bl	8002df0 <WIZCHIP_READ_BUF>
   ptr += len;
 80031c2:	89fa      	ldrh	r2, [r7, #14]
 80031c4:	88bb      	ldrh	r3, [r7, #4]
 80031c6:	4413      	add	r3, r2
 80031c8:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80031ca:	79fb      	ldrb	r3, [r7, #7]
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	3301      	adds	r3, #1
 80031d0:	00db      	lsls	r3, r3, #3
 80031d2:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80031d6:	461a      	mov	r2, r3
 80031d8:	89fb      	ldrh	r3, [r7, #14]
 80031da:	0a1b      	lsrs	r3, r3, #8
 80031dc:	b29b      	uxth	r3, r3
 80031de:	b2db      	uxtb	r3, r3
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f7ff fdb6 	bl	8002d54 <WIZCHIP_WRITE>
 80031e8:	79fb      	ldrb	r3, [r7, #7]
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	3301      	adds	r3, #1
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80031f4:	461a      	mov	r2, r3
 80031f6:	89fb      	ldrh	r3, [r7, #14]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	4619      	mov	r1, r3
 80031fc:	4610      	mov	r0, r2
 80031fe:	f7ff fda9 	bl	8002d54 <WIZCHIP_WRITE>
 8003202:	e000      	b.n	8003206 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8003204:	bf00      	nop
}
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	bd90      	pop	{r4, r7, pc}

0800320c <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
 8003210:	bf00      	nop
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800321a:	b480      	push	{r7}
 800321c:	af00      	add	r7, sp, #0
 800321e:	bf00      	nop
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
 800322c:	bf00      	nop
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8003236:	b480      	push	{r7}
 8003238:	af00      	add	r7, sp, #0
 800323a:	bf00      	nop
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	b2db      	uxtb	r3, r3
 8003252:	4618      	mov	r0, r3
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800325e:	b480      	push	{r7}
 8003260:	b083      	sub	sp, #12
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
 8003266:	460b      	mov	r3, r1
 8003268:	70fb      	strb	r3, [r7, #3]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	78fa      	ldrb	r2, [r7, #3]
 800326e:	701a      	strb	r2, [r3, #0]
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
 8003280:	2300      	movs	r3, #0
 8003282:	4618      	mov	r0, r3
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	4603      	mov	r3, r0
 8003294:	71fb      	strb	r3, [r7, #7]
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
	...

080032a4 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
 80032ac:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d002      	beq.n	80032ba <reg_wizchip_cs_cbfunc+0x16>
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d106      	bne.n	80032c8 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80032ba:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <reg_wizchip_cs_cbfunc+0x40>)
 80032bc:	4a0a      	ldr	r2, [pc, #40]	; (80032e8 <reg_wizchip_cs_cbfunc+0x44>)
 80032be:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <reg_wizchip_cs_cbfunc+0x40>)
 80032c2:	4a0a      	ldr	r2, [pc, #40]	; (80032ec <reg_wizchip_cs_cbfunc+0x48>)
 80032c4:	619a      	str	r2, [r3, #24]
 80032c6:	e006      	b.n	80032d6 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80032c8:	4a06      	ldr	r2, [pc, #24]	; (80032e4 <reg_wizchip_cs_cbfunc+0x40>)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80032ce:	4a05      	ldr	r2, [pc, #20]	; (80032e4 <reg_wizchip_cs_cbfunc+0x40>)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	6193      	str	r3, [r2, #24]
   }
}
 80032d4:	bf00      	nop
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	20001810 	.word	0x20001810
 80032e8:	08003229 	.word	0x08003229
 80032ec:	08003237 	.word	0x08003237

080032f0 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80032fa:	bf00      	nop
 80032fc:	4b0f      	ldr	r3, [pc, #60]	; (800333c <reg_wizchip_spi_cbfunc+0x4c>)
 80032fe:	881b      	ldrh	r3, [r3, #0]
 8003300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0f9      	beq.n	80032fc <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d002      	beq.n	8003314 <reg_wizchip_spi_cbfunc+0x24>
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d106      	bne.n	8003322 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8003314:	4b09      	ldr	r3, [pc, #36]	; (800333c <reg_wizchip_spi_cbfunc+0x4c>)
 8003316:	4a0a      	ldr	r2, [pc, #40]	; (8003340 <reg_wizchip_spi_cbfunc+0x50>)
 8003318:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800331a:	4b08      	ldr	r3, [pc, #32]	; (800333c <reg_wizchip_spi_cbfunc+0x4c>)
 800331c:	4a09      	ldr	r2, [pc, #36]	; (8003344 <reg_wizchip_spi_cbfunc+0x54>)
 800331e:	621a      	str	r2, [r3, #32]
 8003320:	e006      	b.n	8003330 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8003322:	4a06      	ldr	r2, [pc, #24]	; (800333c <reg_wizchip_spi_cbfunc+0x4c>)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8003328:	4a04      	ldr	r2, [pc, #16]	; (800333c <reg_wizchip_spi_cbfunc+0x4c>)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	6213      	str	r3, [r2, #32]
   }
}
 800332e:	bf00      	nop
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	20001810 	.word	0x20001810
 8003340:	0800327d 	.word	0x0800327d
 8003344:	0800328d 	.word	0x0800328d

08003348 <ctlwizchip>:
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
   }
}

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8003348:	b590      	push	{r4, r7, lr}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	6039      	str	r1, [r7, #0]
 8003352:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8003354:	2300      	movs	r3, #0
 8003356:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8003358:	2300      	movs	r3, #0
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	2300      	movs	r3, #0
 800335e:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8003360:	79fb      	ldrb	r3, [r7, #7]
 8003362:	2b0f      	cmp	r3, #15
 8003364:	f200 80c2 	bhi.w	80034ec <ctlwizchip+0x1a4>
 8003368:	a201      	add	r2, pc, #4	; (adr r2, 8003370 <ctlwizchip+0x28>)
 800336a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336e:	bf00      	nop
 8003370:	080033b1 	.word	0x080033b1
 8003374:	080033b7 	.word	0x080033b7
 8003378:	080033e3 	.word	0x080033e3
 800337c:	080033d7 	.word	0x080033d7
 8003380:	080033f1 	.word	0x080033f1
 8003384:	080033fd 	.word	0x080033fd
 8003388:	0800340b 	.word	0x0800340b
 800338c:	08003431 	.word	0x08003431
 8003390:	08003457 	.word	0x08003457
 8003394:	08003491 	.word	0x08003491
 8003398:	08003497 	.word	0x08003497
 800339c:	0800349f 	.word	0x0800349f
 80033a0:	080034f3 	.word	0x080034f3
 80033a4:	080034a7 	.word	0x080034a7
 80033a8:	080034b5 	.word	0x080034b5
 80033ac:	080034d1 	.word	0x080034d1
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 80033b0:	f000 f8a8 	bl	8003504 <wizchip_sw_reset>
         break;
 80033b4:	e09e      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d004      	beq.n	80033c6 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	3308      	adds	r3, #8
 80033c4:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	4611      	mov	r1, r2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 f8e5 	bl	800359c <wizchip_init>
 80033d2:	4603      	mov	r3, r0
 80033d4:	e08f      	b.n	80034f6 <ctlwizchip+0x1ae>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	881b      	ldrh	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f000 f96a 	bl	80036b4 <wizchip_clrinterrupt>
         break;
 80033e0:	e088      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 80033e2:	f000 f99b 	bl	800371c <wizchip_getinterrupt>
 80033e6:	4603      	mov	r3, r0
 80033e8:	461a      	mov	r2, r3
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	801a      	strh	r2, [r3, #0]
         break;
 80033ee:	e081      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	881b      	ldrh	r3, [r3, #0]
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 f9b6 	bl	8003766 <wizchip_setinterruptmask>
         break;         
 80033fa:	e07b      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 80033fc:	f000 f9ce 	bl	800379c <wizchip_getinterruptmask>
 8003400:	4603      	mov	r3, r0
 8003402:	461a      	mov	r2, r3
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	801a      	strh	r2, [r3, #0]
         break;
 8003408:	e074      	b.n	80034f4 <ctlwizchip+0x1ac>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	0a1b      	lsrs	r3, r3, #8
 8003410:	b29b      	uxth	r3, r3
 8003412:	b2db      	uxtb	r3, r3
 8003414:	4619      	mov	r1, r3
 8003416:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 800341a:	f7ff fc9b 	bl	8002d54 <WIZCHIP_WRITE>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	881b      	ldrh	r3, [r3, #0]
 8003422:	b2db      	uxtb	r3, r3
 8003424:	4619      	mov	r1, r3
 8003426:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 800342a:	f7ff fc93 	bl	8002d54 <WIZCHIP_WRITE>
         break;
 800342e:	e061      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8003430:	f44f 5098 	mov.w	r0, #4864	; 0x1300
 8003434:	f7ff fc42 	bl	8002cbc <WIZCHIP_READ>
 8003438:	4603      	mov	r3, r0
 800343a:	b29b      	uxth	r3, r3
 800343c:	021b      	lsls	r3, r3, #8
 800343e:	b29c      	uxth	r4, r3
 8003440:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8003444:	f7ff fc3a 	bl	8002cbc <WIZCHIP_READ>
 8003448:	4603      	mov	r3, r0
 800344a:	b29b      	uxth	r3, r3
 800344c:	4423      	add	r3, r4
 800344e:	b29a      	uxth	r2, r3
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	801a      	strh	r2, [r3, #0]
         break;
 8003454:	e04e      	b.n	80034f4 <ctlwizchip+0x1ac>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8003456:	4b2a      	ldr	r3, [pc, #168]	; (8003500 <ctlwizchip+0x1b8>)
 8003458:	789a      	ldrb	r2, [r3, #2]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	3301      	adds	r3, #1
 8003462:	4a27      	ldr	r2, [pc, #156]	; (8003500 <ctlwizchip+0x1b8>)
 8003464:	78d2      	ldrb	r2, [r2, #3]
 8003466:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	3302      	adds	r3, #2
 800346c:	4a24      	ldr	r2, [pc, #144]	; (8003500 <ctlwizchip+0x1b8>)
 800346e:	7912      	ldrb	r2, [r2, #4]
 8003470:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	3303      	adds	r3, #3
 8003476:	4a22      	ldr	r2, [pc, #136]	; (8003500 <ctlwizchip+0x1b8>)
 8003478:	7952      	ldrb	r2, [r2, #5]
 800347a:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	3304      	adds	r3, #4
 8003480:	4a1f      	ldr	r2, [pc, #124]	; (8003500 <ctlwizchip+0x1b8>)
 8003482:	7992      	ldrb	r2, [r2, #6]
 8003484:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	3305      	adds	r3, #5
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]
         break;
 800348e:	e031      	b.n	80034f4 <ctlwizchip+0x1ac>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8003490:	f000 f9d6 	bl	8003840 <wizphy_reset>
         break;
 8003494:	e02e      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8003496:	6838      	ldr	r0, [r7, #0]
 8003498:	f000 f9f9 	bl	800388e <wizphy_setphyconf>
         break;
 800349c:	e02a      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 800349e:	6838      	ldr	r0, [r7, #0]
 80034a0:	f000 fa37 	bl	8003912 <wizphy_getphyconf>
         break;
 80034a4:	e026      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	781b      	ldrb	r3, [r3, #0]
 80034aa:	4618      	mov	r0, r3
 80034ac:	f000 fa9a 	bl	80039e4 <wizphy_setphypmode>
 80034b0:	4603      	mov	r3, r0
 80034b2:	e020      	b.n	80034f6 <ctlwizchip+0x1ae>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 80034b4:	f000 f9ab 	bl	800380e <wizphy_getphypmode>
 80034b8:	4603      	mov	r3, r0
 80034ba:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80034bc:	7dfb      	ldrb	r3, [r7, #23]
 80034be:	2bff      	cmp	r3, #255	; 0xff
 80034c0:	d102      	bne.n	80034c8 <ctlwizchip+0x180>
 80034c2:	f04f 33ff 	mov.w	r3, #4294967295
 80034c6:	e016      	b.n	80034f6 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	7dfa      	ldrb	r2, [r7, #23]
 80034cc:	701a      	strb	r2, [r3, #0]
         break;
 80034ce:	e011      	b.n	80034f4 <ctlwizchip+0x1ac>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 80034d0:	f000 f987 	bl	80037e2 <wizphy_getphylink>
 80034d4:	4603      	mov	r3, r0
 80034d6:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 80034d8:	7dfb      	ldrb	r3, [r7, #23]
 80034da:	2bff      	cmp	r3, #255	; 0xff
 80034dc:	d102      	bne.n	80034e4 <ctlwizchip+0x19c>
 80034de:	f04f 33ff 	mov.w	r3, #4294967295
 80034e2:	e008      	b.n	80034f6 <ctlwizchip+0x1ae>
         *(uint8_t*)arg = tmp;
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	7dfa      	ldrb	r2, [r7, #23]
 80034e8:	701a      	strb	r2, [r3, #0]
         break;
 80034ea:	e003      	b.n	80034f4 <ctlwizchip+0x1ac>
   #endif      
      default:
         return -1;
 80034ec:	f04f 33ff 	mov.w	r3, #4294967295
 80034f0:	e001      	b.n	80034f6 <ctlwizchip+0x1ae>
         break;
 80034f2:	bf00      	nop
   }
   return 0;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	371c      	adds	r7, #28
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd90      	pop	{r4, r7, pc}
 80034fe:	bf00      	nop
 8003500:	20001810 	.word	0x20001810

08003504 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 800350a:	1d3b      	adds	r3, r7, #4
 800350c:	2206      	movs	r2, #6
 800350e:	4619      	mov	r1, r3
 8003510:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003514:	f7ff fc6c 	bl	8002df0 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8003518:	f107 0314 	add.w	r3, r7, #20
 800351c:	2204      	movs	r2, #4
 800351e:	4619      	mov	r1, r3
 8003520:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003524:	f7ff fc64 	bl	8002df0 <WIZCHIP_READ_BUF>
 8003528:	f107 0310 	add.w	r3, r7, #16
 800352c:	2204      	movs	r2, #4
 800352e:	4619      	mov	r1, r3
 8003530:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003534:	f7ff fc5c 	bl	8002df0 <WIZCHIP_READ_BUF>
 8003538:	f107 030c 	add.w	r3, r7, #12
 800353c:	2204      	movs	r2, #4
 800353e:	4619      	mov	r1, r3
 8003540:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003544:	f7ff fc54 	bl	8002df0 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8003548:	2180      	movs	r1, #128	; 0x80
 800354a:	2000      	movs	r0, #0
 800354c:	f7ff fc02 	bl	8002d54 <WIZCHIP_WRITE>
   getMR(); // for delay
 8003550:	2000      	movs	r0, #0
 8003552:	f7ff fbb3 	bl	8002cbc <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8003556:	1d3b      	adds	r3, r7, #4
 8003558:	2206      	movs	r2, #6
 800355a:	4619      	mov	r1, r3
 800355c:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003560:	f7ff fca6 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8003564:	f107 0314 	add.w	r3, r7, #20
 8003568:	2204      	movs	r2, #4
 800356a:	4619      	mov	r1, r3
 800356c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003570:	f7ff fc9e 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8003574:	f107 0310 	add.w	r3, r7, #16
 8003578:	2204      	movs	r2, #4
 800357a:	4619      	mov	r1, r3
 800357c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003580:	f7ff fc96 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8003584:	f107 030c 	add.w	r3, r7, #12
 8003588:	2204      	movs	r2, #4
 800358a:	4619      	mov	r1, r3
 800358c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003590:	f7ff fc8e 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
}
 8003594:	bf00      	nop
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80035aa:	f7ff ffab 	bl	8003504 <wizchip_sw_reset>
   if(txsize)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d03b      	beq.n	800362c <wizchip_init+0x90>
   {
      tmp = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80035b8:	2300      	movs	r3, #0
 80035ba:	73fb      	strb	r3, [r7, #15]
 80035bc:	e015      	b.n	80035ea <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 80035be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	4413      	add	r3, r2
 80035c6:	781a      	ldrb	r2, [r3, #0]
 80035c8:	7bbb      	ldrb	r3, [r7, #14]
 80035ca:	4413      	add	r3, r2
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80035d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035d4:	2b10      	cmp	r3, #16
 80035d6:	dd02      	ble.n	80035de <wizchip_init+0x42>
 80035d8:	f04f 33ff 	mov.w	r3, #4294967295
 80035dc:	e066      	b.n	80036ac <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80035de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	3301      	adds	r3, #1
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	73fb      	strb	r3, [r7, #15]
 80035ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ee:	2b07      	cmp	r3, #7
 80035f0:	dde5      	ble.n	80035be <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80035f2:	2300      	movs	r3, #0
 80035f4:	73fb      	strb	r3, [r7, #15]
 80035f6:	e015      	b.n	8003624 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80035f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	3301      	adds	r3, #1
 8003600:	00db      	lsls	r3, r3, #3
 8003602:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8003606:	4618      	mov	r0, r3
 8003608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	4413      	add	r3, r2
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	4619      	mov	r1, r3
 8003614:	f7ff fb9e 	bl	8002d54 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003618:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800361c:	b2db      	uxtb	r3, r3
 800361e:	3301      	adds	r3, #1
 8003620:	b2db      	uxtb	r3, r3
 8003622:	73fb      	strb	r3, [r7, #15]
 8003624:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003628:	2b07      	cmp	r3, #7
 800362a:	dde5      	ble.n	80035f8 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d03b      	beq.n	80036aa <wizchip_init+0x10e>
   {
      tmp = 0;
 8003632:	2300      	movs	r3, #0
 8003634:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003636:	2300      	movs	r3, #0
 8003638:	73fb      	strb	r3, [r7, #15]
 800363a:	e015      	b.n	8003668 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 800363c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	4413      	add	r3, r2
 8003644:	781a      	ldrb	r2, [r3, #0]
 8003646:	7bbb      	ldrb	r3, [r7, #14]
 8003648:	4413      	add	r3, r2
 800364a:	b2db      	uxtb	r3, r3
 800364c:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 800364e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003652:	2b10      	cmp	r3, #16
 8003654:	dd02      	ble.n	800365c <wizchip_init+0xc0>
 8003656:	f04f 33ff 	mov.w	r3, #4294967295
 800365a:	e027      	b.n	80036ac <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800365c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003660:	b2db      	uxtb	r3, r3
 8003662:	3301      	adds	r3, #1
 8003664:	b2db      	uxtb	r3, r3
 8003666:	73fb      	strb	r3, [r7, #15]
 8003668:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800366c:	2b07      	cmp	r3, #7
 800366e:	dde5      	ble.n	800363c <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003670:	2300      	movs	r3, #0
 8003672:	73fb      	strb	r3, [r7, #15]
 8003674:	e015      	b.n	80036a2 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8003676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	3301      	adds	r3, #1
 800367e:	00db      	lsls	r3, r3, #3
 8003680:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8003684:	4618      	mov	r0, r3
 8003686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	4413      	add	r3, r2
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	4619      	mov	r1, r3
 8003692:	f7ff fb5f 	bl	8002d54 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8003696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369a:	b2db      	uxtb	r3, r3
 800369c:	3301      	adds	r3, #1
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	73fb      	strb	r3, [r7, #15]
 80036a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036a6:	2b07      	cmp	r3, #7
 80036a8:	dde5      	ble.n	8003676 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 80036be:	88fb      	ldrh	r3, [r7, #6]
 80036c0:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 80036c2:	88fb      	ldrh	r3, [r7, #6]
 80036c4:	0a1b      	lsrs	r3, r3, #8
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 80036ca:	7bfb      	ldrb	r3, [r7, #15]
 80036cc:	f023 030f 	bic.w	r3, r3, #15
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	4619      	mov	r1, r3
 80036d4:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 80036d8:	f7ff fb3c 	bl	8002d54 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 80036dc:	2300      	movs	r3, #0
 80036de:	73fb      	strb	r3, [r7, #15]
 80036e0:	e014      	b.n	800370c <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 80036e2:	7bba      	ldrb	r2, [r7, #14]
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
 80036e6:	fa42 f303 	asr.w	r3, r2, r3
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d009      	beq.n	8003706 <wizchip_clrinterrupt+0x52>
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	3301      	adds	r3, #1
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80036fe:	211f      	movs	r1, #31
 8003700:	4618      	mov	r0, r3
 8003702:	f7ff fb27 	bl	8002d54 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 8003706:	7bfb      	ldrb	r3, [r7, #15]
 8003708:	3301      	adds	r3, #1
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	7bfb      	ldrb	r3, [r7, #15]
 800370e:	2b07      	cmp	r3, #7
 8003710:	d9e7      	bls.n	80036e2 <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8003712:	bf00      	nop
 8003714:	bf00      	nop
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8003722:	2300      	movs	r3, #0
 8003724:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8003726:	2300      	movs	r3, #0
 8003728:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 800372a:	2300      	movs	r3, #0
 800372c:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 800372e:	f44f 50a8 	mov.w	r0, #5376	; 0x1500
 8003732:	f7ff fac3 	bl	8002cbc <WIZCHIP_READ>
 8003736:	4603      	mov	r3, r0
 8003738:	f023 030f 	bic.w	r3, r3, #15
 800373c:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 800373e:	f44f 50b8 	mov.w	r0, #5888	; 0x1700
 8003742:	f7ff fabb 	bl	8002cbc <WIZCHIP_READ>
 8003746:	4603      	mov	r3, r0
 8003748:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 800374a:	79bb      	ldrb	r3, [r7, #6]
 800374c:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 800374e:	88bb      	ldrh	r3, [r7, #4]
 8003750:	021b      	lsls	r3, r3, #8
 8003752:	b29a      	uxth	r2, r3
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	b29b      	uxth	r3, r3
 8003758:	4413      	add	r3, r2
 800375a:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 800375c:	88bb      	ldrh	r3, [r7, #4]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b084      	sub	sp, #16
 800376a:	af00      	add	r7, sp, #0
 800376c:	4603      	mov	r3, r0
 800376e:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8003770:	88fb      	ldrh	r3, [r7, #6]
 8003772:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8003774:	88fb      	ldrh	r3, [r7, #6]
 8003776:	0a1b      	lsrs	r3, r3, #8
 8003778:	b29b      	uxth	r3, r3
 800377a:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 800377c:	7bfb      	ldrb	r3, [r7, #15]
 800377e:	4619      	mov	r1, r3
 8003780:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 8003784:	f7ff fae6 	bl	8002d54 <WIZCHIP_WRITE>
   setSIMR(simr);
 8003788:	7bbb      	ldrb	r3, [r7, #14]
 800378a:	4619      	mov	r1, r3
 800378c:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003790:	f7ff fae0 	bl	8002d54 <WIZCHIP_WRITE>
#endif   
}
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 80037a2:	2300      	movs	r3, #0
 80037a4:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 80037a6:	2300      	movs	r3, #0
 80037a8:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80037aa:	2300      	movs	r3, #0
 80037ac:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 80037ae:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
 80037b2:	f7ff fa83 	bl	8002cbc <WIZCHIP_READ>
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 80037ba:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 80037be:	f7ff fa7d 	bl	8002cbc <WIZCHIP_READ>
 80037c2:	4603      	mov	r3, r0
 80037c4:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 80037c6:	79bb      	ldrb	r3, [r7, #6]
 80037c8:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 80037ca:	88bb      	ldrh	r3, [r7, #4]
 80037cc:	021b      	lsls	r3, r3, #8
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	79fb      	ldrb	r3, [r7, #7]
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	4413      	add	r3, r2
 80037d6:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 80037d8:	88bb      	ldrh	r3, [r7, #4]
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b082      	sub	sp, #8
 80037e6:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 80037e8:	2300      	movs	r3, #0
 80037ea:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 80037ec:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80037f0:	f7ff fa64 	bl	8002cbc <WIZCHIP_READ>
 80037f4:	4603      	mov	r3, r0
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80037fe:	2301      	movs	r3, #1
 8003800:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8003806:	4618      	mov	r0, r3
 8003808:	3708      	adds	r7, #8
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}

0800380e <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 800380e:	b580      	push	{r7, lr}
 8003810:	b082      	sub	sp, #8
 8003812:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8003814:	2300      	movs	r3, #0
 8003816:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8003818:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800381c:	f7ff fa4e 	bl	8002cbc <WIZCHIP_READ>
 8003820:	4603      	mov	r3, r0
 8003822:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003826:	2b30      	cmp	r3, #48	; 0x30
 8003828:	d102      	bne.n	8003830 <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 800382a:	2301      	movs	r3, #1
 800382c:	71fb      	strb	r3, [r7, #7]
 800382e:	e001      	b.n	8003834 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8003830:	2300      	movs	r3, #0
 8003832:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8003834:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3708      	adds	r7, #8
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8003846:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800384a:	f7ff fa37 	bl	8002cbc <WIZCHIP_READ>
 800384e:	4603      	mov	r3, r0
 8003850:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003858:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800385a:	79fb      	ldrb	r3, [r7, #7]
 800385c:	4619      	mov	r1, r3
 800385e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003862:	f7ff fa77 	bl	8002d54 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8003866:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 800386a:	f7ff fa27 	bl	8002cbc <WIZCHIP_READ>
 800386e:	4603      	mov	r3, r0
 8003870:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003878:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 800387a:	79fb      	ldrb	r3, [r7, #7]
 800387c:	4619      	mov	r1, r3
 800387e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003882:	f7ff fa67 	bl	8002d54 <WIZCHIP_WRITE>
}
 8003886:	bf00      	nop
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}

0800388e <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 800388e:	b580      	push	{r7, lr}
 8003890:	b084      	sub	sp, #16
 8003892:	af00      	add	r7, sp, #0
 8003894:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d104      	bne.n	80038ac <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 80038a2:	7bfb      	ldrb	r3, [r7, #15]
 80038a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038a8:	73fb      	strb	r3, [r7, #15]
 80038aa:	e003      	b.n	80038b4 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 80038ac:	7bfb      	ldrb	r3, [r7, #15]
 80038ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038b2:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	785b      	ldrb	r3, [r3, #1]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d104      	bne.n	80038c6 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 80038bc:	7bfb      	ldrb	r3, [r7, #15]
 80038be:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80038c2:	73fb      	strb	r3, [r7, #15]
 80038c4:	e019      	b.n	80038fa <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	78db      	ldrb	r3, [r3, #3]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d10d      	bne.n	80038ea <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	789b      	ldrb	r3, [r3, #2]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d104      	bne.n	80038e0 <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 80038d6:	7bfb      	ldrb	r3, [r7, #15]
 80038d8:	f043 0318 	orr.w	r3, r3, #24
 80038dc:	73fb      	strb	r3, [r7, #15]
 80038de:	e00c      	b.n	80038fa <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 80038e0:	7bfb      	ldrb	r3, [r7, #15]
 80038e2:	f043 0308 	orr.w	r3, r3, #8
 80038e6:	73fb      	strb	r3, [r7, #15]
 80038e8:	e007      	b.n	80038fa <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	789b      	ldrb	r3, [r3, #2]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d103      	bne.n	80038fa <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	f043 0310 	orr.w	r3, r3, #16
 80038f8:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80038fa:	7bfb      	ldrb	r3, [r7, #15]
 80038fc:	4619      	mov	r1, r3
 80038fe:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003902:	f7ff fa27 	bl	8002d54 <WIZCHIP_WRITE>
   wizphy_reset();
 8003906:	f7ff ff9b 	bl	8003840 <wizphy_reset>
}
 800390a:	bf00      	nop
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b084      	sub	sp, #16
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 800391a:	2300      	movs	r3, #0
 800391c:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 800391e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003922:	f7ff f9cb 	bl	8002cbc <WIZCHIP_READ>
 8003926:	4603      	mov	r3, r0
 8003928:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 800392a:	7bfb      	ldrb	r3, [r7, #15]
 800392c:	119b      	asrs	r3, r3, #6
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	b2da      	uxtb	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 800393a:	7bfb      	ldrb	r3, [r7, #15]
 800393c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003940:	2b20      	cmp	r3, #32
 8003942:	d001      	beq.n	8003948 <wizphy_getphyconf+0x36>
 8003944:	2b38      	cmp	r3, #56	; 0x38
 8003946:	d103      	bne.n	8003950 <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	705a      	strb	r2, [r3, #1]
         break;
 800394e:	e003      	b.n	8003958 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	705a      	strb	r2, [r3, #1]
         break;
 8003956:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8003958:	7bfb      	ldrb	r3, [r7, #15]
 800395a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800395e:	3b10      	subs	r3, #16
 8003960:	2b10      	cmp	r3, #16
 8003962:	bf8c      	ite	hi
 8003964:	2201      	movhi	r2, #1
 8003966:	2200      	movls	r2, #0
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	2a00      	cmp	r2, #0
 800396c:	d111      	bne.n	8003992 <wizphy_getphyconf+0x80>
 800396e:	2201      	movs	r2, #1
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8003978:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800397c:	2b00      	cmp	r3, #0
 800397e:	bf14      	ite	ne
 8003980:	2301      	movne	r3, #1
 8003982:	2300      	moveq	r3, #0
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <wizphy_getphyconf+0x80>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	709a      	strb	r2, [r3, #2]
         break;
 8003990:	e003      	b.n	800399a <wizphy_getphyconf+0x88>
      default:
         phyconf->speed = PHY_SPEED_10;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	709a      	strb	r2, [r3, #2]
         break;
 8003998:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 800399a:	7bfb      	ldrb	r3, [r7, #15]
 800399c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80039a0:	3b08      	subs	r3, #8
 80039a2:	2b18      	cmp	r3, #24
 80039a4:	bf8c      	ite	hi
 80039a6:	2201      	movhi	r2, #1
 80039a8:	2200      	movls	r2, #0
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	2a00      	cmp	r2, #0
 80039ae:	d111      	bne.n	80039d4 <wizphy_getphyconf+0xc2>
 80039b0:	2201      	movs	r2, #1
 80039b2:	fa02 f303 	lsl.w	r3, r2, r3
 80039b6:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 80039ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039be:	2b00      	cmp	r3, #0
 80039c0:	bf14      	ite	ne
 80039c2:	2301      	movne	r3, #1
 80039c4:	2300      	moveq	r3, #0
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d003      	beq.n	80039d4 <wizphy_getphyconf+0xc2>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	70da      	strb	r2, [r3, #3]
         break;
 80039d2:	e003      	b.n	80039dc <wizphy_getphyconf+0xca>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	70da      	strb	r2, [r3, #3]
         break;
 80039da:	bf00      	nop
   }
}
 80039dc:	bf00      	nop
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 80039ee:	2300      	movs	r3, #0
 80039f0:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80039f2:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 80039f6:	f7ff f961 	bl	8002cbc <WIZCHIP_READ>
 80039fa:	4603      	mov	r3, r0
 80039fc:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
 8003a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d102      	bne.n	8003a0e <wizphy_setphypmode+0x2a>
 8003a08:	f04f 33ff 	mov.w	r3, #4294967295
 8003a0c:	e030      	b.n	8003a70 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 8003a0e:	7bfb      	ldrb	r3, [r7, #15]
 8003a10:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8003a14:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d104      	bne.n	8003a26 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
 8003a1e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003a22:	73fb      	strb	r3, [r7, #15]
 8003a24:	e003      	b.n	8003a2e <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
 8003a28:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8003a2c:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	4619      	mov	r1, r3
 8003a32:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003a36:	f7ff f98d 	bl	8002d54 <WIZCHIP_WRITE>
   wizphy_reset();
 8003a3a:	f7ff ff01 	bl	8003840 <wizphy_reset>
   tmp = getPHYCFGR();
 8003a3e:	f44f 5038 	mov.w	r0, #11776	; 0x2e00
 8003a42:	f7ff f93b 	bl	8002cbc <WIZCHIP_READ>
 8003a46:	4603      	mov	r3, r0
 8003a48:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003a4a:	79fb      	ldrb	r3, [r7, #7]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d106      	bne.n	8003a5e <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8003a50:	7bfb      	ldrb	r3, [r7, #15]
 8003a52:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d008      	beq.n	8003a6c <wizphy_setphypmode+0x88>
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	e008      	b.n	8003a70 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <wizphy_setphypmode+0x88>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	e001      	b.n	8003a70 <wizphy_setphypmode+0x8c>
   }
   return -1;
 8003a6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3710      	adds	r7, #16
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2206      	movs	r2, #6
 8003a84:	4619      	mov	r1, r3
 8003a86:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003a8a:	f7ff fa11 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	330e      	adds	r3, #14
 8003a92:	2204      	movs	r2, #4
 8003a94:	4619      	mov	r1, r3
 8003a96:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003a9a:	f7ff fa09 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	330a      	adds	r3, #10
 8003aa2:	2204      	movs	r2, #4
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003aaa:	f7ff fa01 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3306      	adds	r3, #6
 8003ab2:	2204      	movs	r2, #4
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003aba:	f7ff f9f9 	bl	8002eb0 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	7c9a      	ldrb	r2, [r3, #18]
 8003ac2:	4b0b      	ldr	r3, [pc, #44]	; (8003af0 <wizchip_setnetinfo+0x78>)
 8003ac4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	7cda      	ldrb	r2, [r3, #19]
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <wizchip_setnetinfo+0x78>)
 8003acc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	7d1a      	ldrb	r2, [r3, #20]
 8003ad2:	4b07      	ldr	r3, [pc, #28]	; (8003af0 <wizchip_setnetinfo+0x78>)
 8003ad4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	7d5a      	ldrb	r2, [r3, #21]
 8003ada:	4b05      	ldr	r3, [pc, #20]	; (8003af0 <wizchip_setnetinfo+0x78>)
 8003adc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	7d9a      	ldrb	r2, [r3, #22]
 8003ae2:	4b04      	ldr	r3, [pc, #16]	; (8003af4 <wizchip_setnetinfo+0x7c>)
 8003ae4:	701a      	strb	r2, [r3, #0]
}
 8003ae6:	bf00      	nop
 8003ae8:	3708      	adds	r7, #8
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	20002fe8 	.word	0x20002fe8
 8003af4:	20002fec 	.word	0x20002fec

08003af8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2206      	movs	r2, #6
 8003b04:	4619      	mov	r1, r3
 8003b06:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8003b0a:	f7ff f971 	bl	8002df0 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	330e      	adds	r3, #14
 8003b12:	2204      	movs	r2, #4
 8003b14:	4619      	mov	r1, r3
 8003b16:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003b1a:	f7ff f969 	bl	8002df0 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	330a      	adds	r3, #10
 8003b22:	2204      	movs	r2, #4
 8003b24:	4619      	mov	r1, r3
 8003b26:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8003b2a:	f7ff f961 	bl	8002df0 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	3306      	adds	r3, #6
 8003b32:	2204      	movs	r2, #4
 8003b34:	4619      	mov	r1, r3
 8003b36:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8003b3a:	f7ff f959 	bl	8002df0 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 8003b3e:	4b0c      	ldr	r3, [pc, #48]	; (8003b70 <wizchip_getnetinfo+0x78>)
 8003b40:	781a      	ldrb	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8003b46:	4b0a      	ldr	r3, [pc, #40]	; (8003b70 <wizchip_getnetinfo+0x78>)
 8003b48:	785a      	ldrb	r2, [r3, #1]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 8003b4e:	4b08      	ldr	r3, [pc, #32]	; (8003b70 <wizchip_getnetinfo+0x78>)
 8003b50:	789a      	ldrb	r2, [r3, #2]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8003b56:	4b06      	ldr	r3, [pc, #24]	; (8003b70 <wizchip_getnetinfo+0x78>)
 8003b58:	78da      	ldrb	r2, [r3, #3]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 8003b5e:	4b05      	ldr	r3, [pc, #20]	; (8003b74 <wizchip_getnetinfo+0x7c>)
 8003b60:	781a      	ldrb	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	759a      	strb	r2, [r3, #22]
}
 8003b66:	bf00      	nop
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	20002fe8 	.word	0x20002fe8
 8003b74:	20002fec 	.word	0x20002fec

08003b78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bb0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b7c:	480d      	ldr	r0, [pc, #52]	; (8003bb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b7e:	490e      	ldr	r1, [pc, #56]	; (8003bb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b80:	4a0e      	ldr	r2, [pc, #56]	; (8003bbc <LoopForever+0xe>)
  movs r3, #0
 8003b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b84:	e002      	b.n	8003b8c <LoopCopyDataInit>

08003b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b8a:	3304      	adds	r3, #4

08003b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b90:	d3f9      	bcc.n	8003b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b92:	4a0b      	ldr	r2, [pc, #44]	; (8003bc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b94:	4c0b      	ldr	r4, [pc, #44]	; (8003bc4 <LoopForever+0x16>)
  movs r3, #0
 8003b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b98:	e001      	b.n	8003b9e <LoopFillZerobss>

08003b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b9c:	3204      	adds	r2, #4

08003b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ba0:	d3fb      	bcc.n	8003b9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003ba2:	f7ff f879 	bl	8002c98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003ba6:	f004 fb37 	bl	8008218 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003baa:	f7fd f8d5 	bl	8000d58 <main>

08003bae <LoopForever>:

LoopForever:
    b LoopForever
 8003bae:	e7fe      	b.n	8003bae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003bb0:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8003bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bb8:	200018a8 	.word	0x200018a8
  ldr r2, =_sidata
 8003bbc:	080086e8 	.word	0x080086e8
  ldr r2, =_sbss
 8003bc0:	200018a8 	.word	0x200018a8
  ldr r4, =_ebss
 8003bc4:	20003004 	.word	0x20003004

08003bc8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003bc8:	e7fe      	b.n	8003bc8 <ADC1_IRQHandler>
	...

08003bcc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bd0:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <HAL_Init+0x28>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a07      	ldr	r2, [pc, #28]	; (8003bf4 <HAL_Init+0x28>)
 8003bd6:	f043 0310 	orr.w	r3, r3, #16
 8003bda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bdc:	2003      	movs	r0, #3
 8003bde:	f000 f973 	bl	8003ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003be2:	2000      	movs	r0, #0
 8003be4:	f000 f808 	bl	8003bf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003be8:	f7fe fdac 	bl	8002744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40022000 	.word	0x40022000

08003bf8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c00:	4b12      	ldr	r3, [pc, #72]	; (8003c4c <HAL_InitTick+0x54>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	4b12      	ldr	r3, [pc, #72]	; (8003c50 <HAL_InitTick+0x58>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	4619      	mov	r1, r3
 8003c0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 f999 	bl	8003f4e <HAL_SYSTICK_Config>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e00e      	b.n	8003c44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2b0f      	cmp	r3, #15
 8003c2a:	d80a      	bhi.n	8003c42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	f04f 30ff 	mov.w	r0, #4294967295
 8003c34:	f000 f953 	bl	8003ede <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c38:	4a06      	ldr	r2, [pc, #24]	; (8003c54 <HAL_InitTick+0x5c>)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	e000      	b.n	8003c44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	2000180c 	.word	0x2000180c
 8003c50:	20001840 	.word	0x20001840
 8003c54:	2000183c 	.word	0x2000183c

08003c58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c5c:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <HAL_IncTick+0x20>)
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	461a      	mov	r2, r3
 8003c62:	4b06      	ldr	r3, [pc, #24]	; (8003c7c <HAL_IncTick+0x24>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4413      	add	r3, r2
 8003c68:	4a04      	ldr	r2, [pc, #16]	; (8003c7c <HAL_IncTick+0x24>)
 8003c6a:	6013      	str	r3, [r2, #0]
}
 8003c6c:	bf00      	nop
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c74:	4770      	bx	lr
 8003c76:	bf00      	nop
 8003c78:	20001840 	.word	0x20001840
 8003c7c:	20002ff0 	.word	0x20002ff0

08003c80 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  return uwTick;  
 8003c84:	4b03      	ldr	r3, [pc, #12]	; (8003c94 <HAL_GetTick+0x14>)
 8003c86:	681b      	ldr	r3, [r3, #0]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	20002ff0 	.word	0x20002ff0

08003c98 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ca0:	f7ff ffee 	bl	8003c80 <HAL_GetTick>
 8003ca4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb0:	d005      	beq.n	8003cbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cb2:	4b0a      	ldr	r3, [pc, #40]	; (8003cdc <HAL_Delay+0x44>)
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4413      	add	r3, r2
 8003cbc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003cbe:	bf00      	nop
 8003cc0:	f7ff ffde 	bl	8003c80 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d8f7      	bhi.n	8003cc0 <HAL_Delay+0x28>
  {
  }
}
 8003cd0:	bf00      	nop
 8003cd2:	bf00      	nop
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	20001840 	.word	0x20001840

08003ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f003 0307 	and.w	r3, r3, #7
 8003cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cf0:	4b0c      	ldr	r3, [pc, #48]	; (8003d24 <__NVIC_SetPriorityGrouping+0x44>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cf6:	68ba      	ldr	r2, [r7, #8]
 8003cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d12:	4a04      	ldr	r2, [pc, #16]	; (8003d24 <__NVIC_SetPriorityGrouping+0x44>)
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	60d3      	str	r3, [r2, #12]
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	e000ed00 	.word	0xe000ed00

08003d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d2c:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <__NVIC_GetPriorityGrouping+0x18>)
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	0a1b      	lsrs	r3, r3, #8
 8003d32:	f003 0307 	and.w	r3, r3, #7
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	e000ed00 	.word	0xe000ed00

08003d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	db0b      	blt.n	8003d6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d56:	79fb      	ldrb	r3, [r7, #7]
 8003d58:	f003 021f 	and.w	r2, r3, #31
 8003d5c:	4907      	ldr	r1, [pc, #28]	; (8003d7c <__NVIC_EnableIRQ+0x38>)
 8003d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d62:	095b      	lsrs	r3, r3, #5
 8003d64:	2001      	movs	r0, #1
 8003d66:	fa00 f202 	lsl.w	r2, r0, r2
 8003d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	e000e100 	.word	0xe000e100

08003d80 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	4603      	mov	r3, r0
 8003d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	db12      	blt.n	8003db8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d92:	79fb      	ldrb	r3, [r7, #7]
 8003d94:	f003 021f 	and.w	r2, r3, #31
 8003d98:	490a      	ldr	r1, [pc, #40]	; (8003dc4 <__NVIC_DisableIRQ+0x44>)
 8003d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9e:	095b      	lsrs	r3, r3, #5
 8003da0:	2001      	movs	r0, #1
 8003da2:	fa00 f202 	lsl.w	r2, r0, r2
 8003da6:	3320      	adds	r3, #32
 8003da8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003dac:	f3bf 8f4f 	dsb	sy
}
 8003db0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003db2:	f3bf 8f6f 	isb	sy
}
 8003db6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	e000e100 	.word	0xe000e100

08003dc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	4603      	mov	r3, r0
 8003dd0:	6039      	str	r1, [r7, #0]
 8003dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	db0a      	blt.n	8003df2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	b2da      	uxtb	r2, r3
 8003de0:	490c      	ldr	r1, [pc, #48]	; (8003e14 <__NVIC_SetPriority+0x4c>)
 8003de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de6:	0112      	lsls	r2, r2, #4
 8003de8:	b2d2      	uxtb	r2, r2
 8003dea:	440b      	add	r3, r1
 8003dec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003df0:	e00a      	b.n	8003e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	b2da      	uxtb	r2, r3
 8003df6:	4908      	ldr	r1, [pc, #32]	; (8003e18 <__NVIC_SetPriority+0x50>)
 8003df8:	79fb      	ldrb	r3, [r7, #7]
 8003dfa:	f003 030f 	and.w	r3, r3, #15
 8003dfe:	3b04      	subs	r3, #4
 8003e00:	0112      	lsls	r2, r2, #4
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	440b      	add	r3, r1
 8003e06:	761a      	strb	r2, [r3, #24]
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	e000e100 	.word	0xe000e100
 8003e18:	e000ed00 	.word	0xe000ed00

08003e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b089      	sub	sp, #36	; 0x24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f003 0307 	and.w	r3, r3, #7
 8003e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	f1c3 0307 	rsb	r3, r3, #7
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	bf28      	it	cs
 8003e3a:	2304      	movcs	r3, #4
 8003e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	3304      	adds	r3, #4
 8003e42:	2b06      	cmp	r3, #6
 8003e44:	d902      	bls.n	8003e4c <NVIC_EncodePriority+0x30>
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	3b03      	subs	r3, #3
 8003e4a:	e000      	b.n	8003e4e <NVIC_EncodePriority+0x32>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e50:	f04f 32ff 	mov.w	r2, #4294967295
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43da      	mvns	r2, r3
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	401a      	ands	r2, r3
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e64:	f04f 31ff 	mov.w	r1, #4294967295
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6e:	43d9      	mvns	r1, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e74:	4313      	orrs	r3, r2
         );
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3724      	adds	r7, #36	; 0x24
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
	...

08003e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e94:	d301      	bcc.n	8003e9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e96:	2301      	movs	r3, #1
 8003e98:	e00f      	b.n	8003eba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e9a:	4a0a      	ldr	r2, [pc, #40]	; (8003ec4 <SysTick_Config+0x40>)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ea2:	210f      	movs	r1, #15
 8003ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ea8:	f7ff ff8e 	bl	8003dc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003eac:	4b05      	ldr	r3, [pc, #20]	; (8003ec4 <SysTick_Config+0x40>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eb2:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <SysTick_Config+0x40>)
 8003eb4:	2207      	movs	r2, #7
 8003eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3708      	adds	r7, #8
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	e000e010 	.word	0xe000e010

08003ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff ff05 	bl	8003ce0 <__NVIC_SetPriorityGrouping>
}
 8003ed6:	bf00      	nop
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b086      	sub	sp, #24
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	607a      	str	r2, [r7, #4]
 8003eea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ef0:	f7ff ff1a 	bl	8003d28 <__NVIC_GetPriorityGrouping>
 8003ef4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	68b9      	ldr	r1, [r7, #8]
 8003efa:	6978      	ldr	r0, [r7, #20]
 8003efc:	f7ff ff8e 	bl	8003e1c <NVIC_EncodePriority>
 8003f00:	4602      	mov	r2, r0
 8003f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f06:	4611      	mov	r1, r2
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7ff ff5d 	bl	8003dc8 <__NVIC_SetPriority>
}
 8003f0e:	bf00      	nop
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b082      	sub	sp, #8
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff ff0d 	bl	8003d44 <__NVIC_EnableIRQ>
}
 8003f2a:	bf00      	nop
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	4603      	mov	r3, r0
 8003f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ff1d 	bl	8003d80 <__NVIC_DisableIRQ>
}
 8003f46:	bf00      	nop
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b082      	sub	sp, #8
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f7ff ff94 	bl	8003e84 <SysTick_Config>
 8003f5c:	4603      	mov	r3, r0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
	...

08003f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f72:	2300      	movs	r3, #0
 8003f74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f76:	e14e      	b.n	8004216 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	2101      	movs	r1, #1
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	fa01 f303 	lsl.w	r3, r1, r3
 8003f84:	4013      	ands	r3, r2
 8003f86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	f000 8140 	beq.w	8004210 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f003 0303 	and.w	r3, r3, #3
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d005      	beq.n	8003fa8 <HAL_GPIO_Init+0x40>
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f003 0303 	and.w	r3, r3, #3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d130      	bne.n	800400a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	68da      	ldr	r2, [r3, #12]
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	005b      	lsls	r3, r3, #1
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fde:	2201      	movs	r2, #1
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	4013      	ands	r3, r2
 8003fec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	091b      	lsrs	r3, r3, #4
 8003ff4:	f003 0201 	and.w	r2, r3, #1
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	4313      	orrs	r3, r2
 8004002:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	f003 0303 	and.w	r3, r3, #3
 8004012:	2b03      	cmp	r3, #3
 8004014:	d017      	beq.n	8004046 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	2203      	movs	r2, #3
 8004022:	fa02 f303 	lsl.w	r3, r2, r3
 8004026:	43db      	mvns	r3, r3
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	4013      	ands	r3, r2
 800402c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	689a      	ldr	r2, [r3, #8]
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	fa02 f303 	lsl.w	r3, r2, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	4313      	orrs	r3, r2
 800403e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d123      	bne.n	800409a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	08da      	lsrs	r2, r3, #3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	3208      	adds	r2, #8
 800405a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800405e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	220f      	movs	r2, #15
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43db      	mvns	r3, r3
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4013      	ands	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	691a      	ldr	r2, [r3, #16]
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f003 0307 	and.w	r3, r3, #7
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	693a      	ldr	r2, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	08da      	lsrs	r2, r3, #3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	3208      	adds	r2, #8
 8004094:	6939      	ldr	r1, [r7, #16]
 8004096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	005b      	lsls	r3, r3, #1
 80040a4:	2203      	movs	r2, #3
 80040a6:	fa02 f303 	lsl.w	r3, r2, r3
 80040aa:	43db      	mvns	r3, r3
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	4013      	ands	r3, r2
 80040b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f003 0203 	and.w	r2, r3, #3
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	fa02 f303 	lsl.w	r3, r2, r3
 80040c2:	693a      	ldr	r2, [r7, #16]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	693a      	ldr	r2, [r7, #16]
 80040cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 809a 	beq.w	8004210 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040dc:	4b55      	ldr	r3, [pc, #340]	; (8004234 <HAL_GPIO_Init+0x2cc>)
 80040de:	699b      	ldr	r3, [r3, #24]
 80040e0:	4a54      	ldr	r2, [pc, #336]	; (8004234 <HAL_GPIO_Init+0x2cc>)
 80040e2:	f043 0301 	orr.w	r3, r3, #1
 80040e6:	6193      	str	r3, [r2, #24]
 80040e8:	4b52      	ldr	r3, [pc, #328]	; (8004234 <HAL_GPIO_Init+0x2cc>)
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	f003 0301 	and.w	r3, r3, #1
 80040f0:	60bb      	str	r3, [r7, #8]
 80040f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80040f4:	4a50      	ldr	r2, [pc, #320]	; (8004238 <HAL_GPIO_Init+0x2d0>)
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	089b      	lsrs	r3, r3, #2
 80040fa:	3302      	adds	r3, #2
 80040fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004100:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f003 0303 	and.w	r3, r3, #3
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	220f      	movs	r2, #15
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	43db      	mvns	r3, r3
 8004112:	693a      	ldr	r2, [r7, #16]
 8004114:	4013      	ands	r3, r2
 8004116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800411e:	d013      	beq.n	8004148 <HAL_GPIO_Init+0x1e0>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a46      	ldr	r2, [pc, #280]	; (800423c <HAL_GPIO_Init+0x2d4>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d00d      	beq.n	8004144 <HAL_GPIO_Init+0x1dc>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a45      	ldr	r2, [pc, #276]	; (8004240 <HAL_GPIO_Init+0x2d8>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d007      	beq.n	8004140 <HAL_GPIO_Init+0x1d8>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a44      	ldr	r2, [pc, #272]	; (8004244 <HAL_GPIO_Init+0x2dc>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d101      	bne.n	800413c <HAL_GPIO_Init+0x1d4>
 8004138:	2303      	movs	r3, #3
 800413a:	e006      	b.n	800414a <HAL_GPIO_Init+0x1e2>
 800413c:	2305      	movs	r3, #5
 800413e:	e004      	b.n	800414a <HAL_GPIO_Init+0x1e2>
 8004140:	2302      	movs	r3, #2
 8004142:	e002      	b.n	800414a <HAL_GPIO_Init+0x1e2>
 8004144:	2301      	movs	r3, #1
 8004146:	e000      	b.n	800414a <HAL_GPIO_Init+0x1e2>
 8004148:	2300      	movs	r3, #0
 800414a:	697a      	ldr	r2, [r7, #20]
 800414c:	f002 0203 	and.w	r2, r2, #3
 8004150:	0092      	lsls	r2, r2, #2
 8004152:	4093      	lsls	r3, r2
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	4313      	orrs	r3, r2
 8004158:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800415a:	4937      	ldr	r1, [pc, #220]	; (8004238 <HAL_GPIO_Init+0x2d0>)
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	089b      	lsrs	r3, r3, #2
 8004160:	3302      	adds	r3, #2
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004168:	4b37      	ldr	r3, [pc, #220]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	43db      	mvns	r3, r3
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	4013      	ands	r3, r2
 8004176:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4313      	orrs	r3, r2
 800418a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800418c:	4a2e      	ldr	r2, [pc, #184]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004192:	4b2d      	ldr	r3, [pc, #180]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	43db      	mvns	r3, r3
 800419c:	693a      	ldr	r2, [r7, #16]
 800419e:	4013      	ands	r3, r2
 80041a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80041ae:	693a      	ldr	r2, [r7, #16]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80041b6:	4a24      	ldr	r2, [pc, #144]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041bc:	4b22      	ldr	r3, [pc, #136]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	43db      	mvns	r3, r3
 80041c6:	693a      	ldr	r2, [r7, #16]
 80041c8:	4013      	ands	r3, r2
 80041ca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80041e0:	4a19      	ldr	r2, [pc, #100]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041e6:	4b18      	ldr	r3, [pc, #96]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	43db      	mvns	r3, r3
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	4013      	ands	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d003      	beq.n	800420a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004202:	693a      	ldr	r2, [r7, #16]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	4313      	orrs	r3, r2
 8004208:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800420a:	4a0f      	ldr	r2, [pc, #60]	; (8004248 <HAL_GPIO_Init+0x2e0>)
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	3301      	adds	r3, #1
 8004214:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	fa22 f303 	lsr.w	r3, r2, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	f47f aea9 	bne.w	8003f78 <HAL_GPIO_Init+0x10>
  }
}
 8004226:	bf00      	nop
 8004228:	bf00      	nop
 800422a:	371c      	adds	r7, #28
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr
 8004234:	40021000 	.word	0x40021000
 8004238:	40010000 	.word	0x40010000
 800423c:	48000400 	.word	0x48000400
 8004240:	48000800 	.word	0x48000800
 8004244:	48000c00 	.word	0x48000c00
 8004248:	40010400 	.word	0x40010400

0800424c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	807b      	strh	r3, [r7, #2]
 8004258:	4613      	mov	r3, r2
 800425a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800425c:	787b      	ldrb	r3, [r7, #1]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004262:	887a      	ldrh	r2, [r7, #2]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004268:	e002      	b.n	8004270 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800426a:	887a      	ldrh	r2, [r7, #2]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004286:	4b08      	ldr	r3, [pc, #32]	; (80042a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004288:	695a      	ldr	r2, [r3, #20]
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	4013      	ands	r3, r2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d006      	beq.n	80042a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004292:	4a05      	ldr	r2, [pc, #20]	; (80042a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004294:	88fb      	ldrh	r3, [r7, #6]
 8004296:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004298:	88fb      	ldrh	r3, [r7, #6]
 800429a:	4618      	mov	r0, r3
 800429c:	f7fd f9f8 	bl	8001690 <HAL_GPIO_EXTI_Callback>
  }
}
 80042a0:	bf00      	nop
 80042a2:	3708      	adds	r7, #8
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	40010400 	.word	0x40010400

080042ac <HAL_PWR_EnableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 80042b0:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a04      	ldr	r2, [pc, #16]	; (80042c8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ba:	6013      	str	r3, [r2, #0]
}
 80042bc:	bf00      	nop
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	40007000 	.word	0x40007000

080042cc <HAL_PWR_DisableBkUpAccess>:
  * @note  If the HSE divided by 32 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_DBP);  
 80042d0:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <HAL_PWR_DisableBkUpAccess+0x1c>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a04      	ldr	r2, [pc, #16]	; (80042e8 <HAL_PWR_DisableBkUpAccess+0x1c>)
 80042d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042da:	6013      	str	r3, [r2, #0]
}
 80042dc:	bf00      	nop
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40007000 	.word	0x40007000

080042ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80042f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80042fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004302:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d102      	bne.n	8004312 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	f001 b823 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004312:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004316:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 817d 	beq.w	8004622 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004328:	4bbc      	ldr	r3, [pc, #752]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 030c 	and.w	r3, r3, #12
 8004330:	2b04      	cmp	r3, #4
 8004332:	d00c      	beq.n	800434e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004334:	4bb9      	ldr	r3, [pc, #740]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 030c 	and.w	r3, r3, #12
 800433c:	2b08      	cmp	r3, #8
 800433e:	d15c      	bne.n	80043fa <HAL_RCC_OscConfig+0x10e>
 8004340:	4bb6      	ldr	r3, [pc, #728]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800434c:	d155      	bne.n	80043fa <HAL_RCC_OscConfig+0x10e>
 800434e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004352:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004356:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800435a:	fa93 f3a3 	rbit	r3, r3
 800435e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
  return result;
 8004362:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004366:	fab3 f383 	clz	r3, r3
 800436a:	b2db      	uxtb	r3, r3
 800436c:	095b      	lsrs	r3, r3, #5
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f043 0301 	orr.w	r3, r3, #1
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b01      	cmp	r3, #1
 8004378:	d102      	bne.n	8004380 <HAL_RCC_OscConfig+0x94>
 800437a:	4ba8      	ldr	r3, [pc, #672]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	e015      	b.n	80043ac <HAL_RCC_OscConfig+0xc0>
 8004380:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004384:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004388:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800438c:	fa93 f3a3 	rbit	r3, r3
 8004390:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004394:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004398:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800439c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80043a0:	fa93 f3a3 	rbit	r3, r3
 80043a4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80043a8:	4b9c      	ldr	r3, [pc, #624]	; (800461c <HAL_RCC_OscConfig+0x330>)
 80043aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80043b0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80043b4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80043b8:	fa92 f2a2 	rbit	r2, r2
 80043bc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80043c0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80043c4:	fab2 f282 	clz	r2, r2
 80043c8:	b2d2      	uxtb	r2, r2
 80043ca:	f042 0220 	orr.w	r2, r2, #32
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	f002 021f 	and.w	r2, r2, #31
 80043d4:	2101      	movs	r1, #1
 80043d6:	fa01 f202 	lsl.w	r2, r1, r2
 80043da:	4013      	ands	r3, r2
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 811f 	beq.w	8004620 <HAL_RCC_OscConfig+0x334>
 80043e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f040 8116 	bne.w	8004620 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	f000 bfaf 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800440a:	d106      	bne.n	800441a <HAL_RCC_OscConfig+0x12e>
 800440c:	4b83      	ldr	r3, [pc, #524]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a82      	ldr	r2, [pc, #520]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004412:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	e036      	b.n	8004488 <HAL_RCC_OscConfig+0x19c>
 800441a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800441e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10c      	bne.n	8004444 <HAL_RCC_OscConfig+0x158>
 800442a:	4b7c      	ldr	r3, [pc, #496]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a7b      	ldr	r2, [pc, #492]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004430:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004434:	6013      	str	r3, [r2, #0]
 8004436:	4b79      	ldr	r3, [pc, #484]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a78      	ldr	r2, [pc, #480]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800443c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004440:	6013      	str	r3, [r2, #0]
 8004442:	e021      	b.n	8004488 <HAL_RCC_OscConfig+0x19c>
 8004444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004448:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004454:	d10c      	bne.n	8004470 <HAL_RCC_OscConfig+0x184>
 8004456:	4b71      	ldr	r3, [pc, #452]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a70      	ldr	r2, [pc, #448]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800445c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004460:	6013      	str	r3, [r2, #0]
 8004462:	4b6e      	ldr	r3, [pc, #440]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a6d      	ldr	r2, [pc, #436]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004468:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	e00b      	b.n	8004488 <HAL_RCC_OscConfig+0x19c>
 8004470:	4b6a      	ldr	r3, [pc, #424]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a69      	ldr	r2, [pc, #420]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004476:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	4b67      	ldr	r3, [pc, #412]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a66      	ldr	r2, [pc, #408]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004482:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004486:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004488:	4b64      	ldr	r3, [pc, #400]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800448a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448c:	f023 020f 	bic.w	r2, r3, #15
 8004490:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004494:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	495f      	ldr	r1, [pc, #380]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80044a6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d059      	beq.n	8004566 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b2:	f7ff fbe5 	bl	8003c80 <HAL_GetTick>
 80044b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ba:	e00a      	b.n	80044d2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044bc:	f7ff fbe0 	bl	8003c80 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b64      	cmp	r3, #100	; 0x64
 80044ca:	d902      	bls.n	80044d2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	f000 bf43 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
 80044d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044d6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044da:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80044de:	fa93 f3a3 	rbit	r3, r3
 80044e2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80044e6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ea:	fab3 f383 	clz	r3, r3
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	095b      	lsrs	r3, r3, #5
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	f043 0301 	orr.w	r3, r3, #1
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d102      	bne.n	8004504 <HAL_RCC_OscConfig+0x218>
 80044fe:	4b47      	ldr	r3, [pc, #284]	; (800461c <HAL_RCC_OscConfig+0x330>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	e015      	b.n	8004530 <HAL_RCC_OscConfig+0x244>
 8004504:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004508:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004510:	fa93 f3a3 	rbit	r3, r3
 8004514:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004518:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800451c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004520:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004524:	fa93 f3a3 	rbit	r3, r3
 8004528:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800452c:	4b3b      	ldr	r3, [pc, #236]	; (800461c <HAL_RCC_OscConfig+0x330>)
 800452e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004530:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004534:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004538:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800453c:	fa92 f2a2 	rbit	r2, r2
 8004540:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004544:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004548:	fab2 f282 	clz	r2, r2
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	f042 0220 	orr.w	r2, r2, #32
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	f002 021f 	and.w	r2, r2, #31
 8004558:	2101      	movs	r1, #1
 800455a:	fa01 f202 	lsl.w	r2, r1, r2
 800455e:	4013      	ands	r3, r2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d0ab      	beq.n	80044bc <HAL_RCC_OscConfig+0x1d0>
 8004564:	e05d      	b.n	8004622 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004566:	f7ff fb8b 	bl	8003c80 <HAL_GetTick>
 800456a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800456e:	e00a      	b.n	8004586 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004570:	f7ff fb86 	bl	8003c80 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b64      	cmp	r3, #100	; 0x64
 800457e:	d902      	bls.n	8004586 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	f000 bee9 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
 8004586:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800458a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800458e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004592:	fa93 f3a3 	rbit	r3, r3
 8004596:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800459a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800459e:	fab3 f383 	clz	r3, r3
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	095b      	lsrs	r3, r3, #5
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	f043 0301 	orr.w	r3, r3, #1
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d102      	bne.n	80045b8 <HAL_RCC_OscConfig+0x2cc>
 80045b2:	4b1a      	ldr	r3, [pc, #104]	; (800461c <HAL_RCC_OscConfig+0x330>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	e015      	b.n	80045e4 <HAL_RCC_OscConfig+0x2f8>
 80045b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045bc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80045c4:	fa93 f3a3 	rbit	r3, r3
 80045c8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80045cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045d0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80045d4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80045d8:	fa93 f3a3 	rbit	r3, r3
 80045dc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80045e0:	4b0e      	ldr	r3, [pc, #56]	; (800461c <HAL_RCC_OscConfig+0x330>)
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80045e8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80045ec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80045f0:	fa92 f2a2 	rbit	r2, r2
 80045f4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80045f8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80045fc:	fab2 f282 	clz	r2, r2
 8004600:	b2d2      	uxtb	r2, r2
 8004602:	f042 0220 	orr.w	r2, r2, #32
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	f002 021f 	and.w	r2, r2, #31
 800460c:	2101      	movs	r1, #1
 800460e:	fa01 f202 	lsl.w	r2, r1, r2
 8004612:	4013      	ands	r3, r2
 8004614:	2b00      	cmp	r3, #0
 8004616:	d1ab      	bne.n	8004570 <HAL_RCC_OscConfig+0x284>
 8004618:	e003      	b.n	8004622 <HAL_RCC_OscConfig+0x336>
 800461a:	bf00      	nop
 800461c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004620:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004626:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 817d 	beq.w	8004932 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004638:	4ba6      	ldr	r3, [pc, #664]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f003 030c 	and.w	r3, r3, #12
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00b      	beq.n	800465c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004644:	4ba3      	ldr	r3, [pc, #652]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f003 030c 	and.w	r3, r3, #12
 800464c:	2b08      	cmp	r3, #8
 800464e:	d172      	bne.n	8004736 <HAL_RCC_OscConfig+0x44a>
 8004650:	4ba0      	ldr	r3, [pc, #640]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d16c      	bne.n	8004736 <HAL_RCC_OscConfig+0x44a>
 800465c:	2302      	movs	r3, #2
 800465e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004662:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004666:	fa93 f3a3 	rbit	r3, r3
 800466a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800466e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004672:	fab3 f383 	clz	r3, r3
 8004676:	b2db      	uxtb	r3, r3
 8004678:	095b      	lsrs	r3, r3, #5
 800467a:	b2db      	uxtb	r3, r3
 800467c:	f043 0301 	orr.w	r3, r3, #1
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b01      	cmp	r3, #1
 8004684:	d102      	bne.n	800468c <HAL_RCC_OscConfig+0x3a0>
 8004686:	4b93      	ldr	r3, [pc, #588]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	e013      	b.n	80046b4 <HAL_RCC_OscConfig+0x3c8>
 800468c:	2302      	movs	r3, #2
 800468e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004692:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004696:	fa93 f3a3 	rbit	r3, r3
 800469a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800469e:	2302      	movs	r3, #2
 80046a0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80046a4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80046a8:	fa93 f3a3 	rbit	r3, r3
 80046ac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80046b0:	4b88      	ldr	r3, [pc, #544]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 80046b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b4:	2202      	movs	r2, #2
 80046b6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80046ba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80046be:	fa92 f2a2 	rbit	r2, r2
 80046c2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80046c6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80046ca:	fab2 f282 	clz	r2, r2
 80046ce:	b2d2      	uxtb	r2, r2
 80046d0:	f042 0220 	orr.w	r2, r2, #32
 80046d4:	b2d2      	uxtb	r2, r2
 80046d6:	f002 021f 	and.w	r2, r2, #31
 80046da:	2101      	movs	r1, #1
 80046dc:	fa01 f202 	lsl.w	r2, r1, r2
 80046e0:	4013      	ands	r3, r2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00a      	beq.n	80046fc <HAL_RCC_OscConfig+0x410>
 80046e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d002      	beq.n	80046fc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	f000 be2e 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046fc:	4b75      	ldr	r3, [pc, #468]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004704:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004708:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	21f8      	movs	r1, #248	; 0xf8
 8004712:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004716:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800471a:	fa91 f1a1 	rbit	r1, r1
 800471e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004722:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004726:	fab1 f181 	clz	r1, r1
 800472a:	b2c9      	uxtb	r1, r1
 800472c:	408b      	lsls	r3, r1
 800472e:	4969      	ldr	r1, [pc, #420]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004734:	e0fd      	b.n	8004932 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004736:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800473a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	2b00      	cmp	r3, #0
 8004744:	f000 8088 	beq.w	8004858 <HAL_RCC_OscConfig+0x56c>
 8004748:	2301      	movs	r3, #1
 800474a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004752:	fa93 f3a3 	rbit	r3, r3
 8004756:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800475a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800475e:	fab3 f383 	clz	r3, r3
 8004762:	b2db      	uxtb	r3, r3
 8004764:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004768:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	461a      	mov	r2, r3
 8004770:	2301      	movs	r3, #1
 8004772:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004774:	f7ff fa84 	bl	8003c80 <HAL_GetTick>
 8004778:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800477c:	e00a      	b.n	8004794 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800477e:	f7ff fa7f 	bl	8003c80 <HAL_GetTick>
 8004782:	4602      	mov	r2, r0
 8004784:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	2b02      	cmp	r3, #2
 800478c:	d902      	bls.n	8004794 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	f000 bde2 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
 8004794:	2302      	movs	r3, #2
 8004796:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800479e:	fa93 f3a3 	rbit	r3, r3
 80047a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80047a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047aa:	fab3 f383 	clz	r3, r3
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	095b      	lsrs	r3, r3, #5
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	f043 0301 	orr.w	r3, r3, #1
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d102      	bne.n	80047c4 <HAL_RCC_OscConfig+0x4d8>
 80047be:	4b45      	ldr	r3, [pc, #276]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	e013      	b.n	80047ec <HAL_RCC_OscConfig+0x500>
 80047c4:	2302      	movs	r3, #2
 80047c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80047ce:	fa93 f3a3 	rbit	r3, r3
 80047d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80047d6:	2302      	movs	r3, #2
 80047d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80047dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80047e0:	fa93 f3a3 	rbit	r3, r3
 80047e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80047e8:	4b3a      	ldr	r3, [pc, #232]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 80047ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ec:	2202      	movs	r2, #2
 80047ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80047f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80047f6:	fa92 f2a2 	rbit	r2, r2
 80047fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80047fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004802:	fab2 f282 	clz	r2, r2
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	f042 0220 	orr.w	r2, r2, #32
 800480c:	b2d2      	uxtb	r2, r2
 800480e:	f002 021f 	and.w	r2, r2, #31
 8004812:	2101      	movs	r1, #1
 8004814:	fa01 f202 	lsl.w	r2, r1, r2
 8004818:	4013      	ands	r3, r2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d0af      	beq.n	800477e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800481e:	4b2d      	ldr	r3, [pc, #180]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004826:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800482a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	21f8      	movs	r1, #248	; 0xf8
 8004834:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004838:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800483c:	fa91 f1a1 	rbit	r1, r1
 8004840:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004844:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004848:	fab1 f181 	clz	r1, r1
 800484c:	b2c9      	uxtb	r1, r1
 800484e:	408b      	lsls	r3, r1
 8004850:	4920      	ldr	r1, [pc, #128]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 8004852:	4313      	orrs	r3, r2
 8004854:	600b      	str	r3, [r1, #0]
 8004856:	e06c      	b.n	8004932 <HAL_RCC_OscConfig+0x646>
 8004858:	2301      	movs	r3, #1
 800485a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800485e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004862:	fa93 f3a3 	rbit	r3, r3
 8004866:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800486a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800486e:	fab3 f383 	clz	r3, r3
 8004872:	b2db      	uxtb	r3, r3
 8004874:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004878:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	461a      	mov	r2, r3
 8004880:	2300      	movs	r3, #0
 8004882:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004884:	f7ff f9fc 	bl	8003c80 <HAL_GetTick>
 8004888:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800488c:	e00a      	b.n	80048a4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800488e:	f7ff f9f7 	bl	8003c80 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	2b02      	cmp	r3, #2
 800489c:	d902      	bls.n	80048a4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	f000 bd5a 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
 80048a4:	2302      	movs	r3, #2
 80048a6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80048ae:	fa93 f3a3 	rbit	r3, r3
 80048b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80048b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048ba:	fab3 f383 	clz	r3, r3
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	095b      	lsrs	r3, r3, #5
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	f043 0301 	orr.w	r3, r3, #1
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d104      	bne.n	80048d8 <HAL_RCC_OscConfig+0x5ec>
 80048ce:	4b01      	ldr	r3, [pc, #4]	; (80048d4 <HAL_RCC_OscConfig+0x5e8>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	e015      	b.n	8004900 <HAL_RCC_OscConfig+0x614>
 80048d4:	40021000 	.word	0x40021000
 80048d8:	2302      	movs	r3, #2
 80048da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80048e2:	fa93 f3a3 	rbit	r3, r3
 80048e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80048ea:	2302      	movs	r3, #2
 80048ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80048f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80048f4:	fa93 f3a3 	rbit	r3, r3
 80048f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80048fc:	4bc8      	ldr	r3, [pc, #800]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 80048fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004900:	2202      	movs	r2, #2
 8004902:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004906:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800490a:	fa92 f2a2 	rbit	r2, r2
 800490e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004912:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004916:	fab2 f282 	clz	r2, r2
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	f042 0220 	orr.w	r2, r2, #32
 8004920:	b2d2      	uxtb	r2, r2
 8004922:	f002 021f 	and.w	r2, r2, #31
 8004926:	2101      	movs	r1, #1
 8004928:	fa01 f202 	lsl.w	r2, r1, r2
 800492c:	4013      	ands	r3, r2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1ad      	bne.n	800488e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004932:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004936:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0308 	and.w	r3, r3, #8
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 8110 	beq.w	8004b68 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004948:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800494c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d079      	beq.n	8004a4c <HAL_RCC_OscConfig+0x760>
 8004958:	2301      	movs	r3, #1
 800495a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800495e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004962:	fa93 f3a3 	rbit	r3, r3
 8004966:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800496a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800496e:	fab3 f383 	clz	r3, r3
 8004972:	b2db      	uxtb	r3, r3
 8004974:	461a      	mov	r2, r3
 8004976:	4bab      	ldr	r3, [pc, #684]	; (8004c24 <HAL_RCC_OscConfig+0x938>)
 8004978:	4413      	add	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	461a      	mov	r2, r3
 800497e:	2301      	movs	r3, #1
 8004980:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004982:	f7ff f97d 	bl	8003c80 <HAL_GetTick>
 8004986:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800498a:	e00a      	b.n	80049a2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800498c:	f7ff f978 	bl	8003c80 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	2b02      	cmp	r3, #2
 800499a:	d902      	bls.n	80049a2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	f000 bcdb 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
 80049a2:	2302      	movs	r3, #2
 80049a4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80049ac:	fa93 f3a3 	rbit	r3, r3
 80049b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80049b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80049bc:	2202      	movs	r2, #2
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	fa93 f2a3 	rbit	r2, r3
 80049ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80049d6:	601a      	str	r2, [r3, #0]
 80049d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80049e0:	2202      	movs	r2, #2
 80049e2:	601a      	str	r2, [r3, #0]
 80049e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	fa93 f2a3 	rbit	r2, r3
 80049f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80049fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049fc:	4b88      	ldr	r3, [pc, #544]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 80049fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a04:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004a08:	2102      	movs	r1, #2
 8004a0a:	6019      	str	r1, [r3, #0]
 8004a0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a10:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	fa93 f1a3 	rbit	r1, r3
 8004a1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a1e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004a22:	6019      	str	r1, [r3, #0]
  return result;
 8004a24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a28:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	fab3 f383 	clz	r3, r3
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	f003 031f 	and.w	r3, r3, #31
 8004a3e:	2101      	movs	r1, #1
 8004a40:	fa01 f303 	lsl.w	r3, r1, r3
 8004a44:	4013      	ands	r3, r2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d0a0      	beq.n	800498c <HAL_RCC_OscConfig+0x6a0>
 8004a4a:	e08d      	b.n	8004b68 <HAL_RCC_OscConfig+0x87c>
 8004a4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a50:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004a54:	2201      	movs	r2, #1
 8004a56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a5c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	fa93 f2a3 	rbit	r2, r3
 8004a66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a6a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004a6e:	601a      	str	r2, [r3, #0]
  return result;
 8004a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a74:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004a78:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a7a:	fab3 f383 	clz	r3, r3
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	461a      	mov	r2, r3
 8004a82:	4b68      	ldr	r3, [pc, #416]	; (8004c24 <HAL_RCC_OscConfig+0x938>)
 8004a84:	4413      	add	r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	461a      	mov	r2, r3
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a8e:	f7ff f8f7 	bl	8003c80 <HAL_GetTick>
 8004a92:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a96:	e00a      	b.n	8004aae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a98:	f7ff f8f2 	bl	8003c80 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d902      	bls.n	8004aae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	f000 bc55 	b.w	8005358 <HAL_RCC_OscConfig+0x106c>
 8004aae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ab2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004abe:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	fa93 f2a3 	rbit	r2, r3
 8004ac8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004acc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004ad0:	601a      	str	r2, [r3, #0]
 8004ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ad6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004ada:	2202      	movs	r2, #2
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ae2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	fa93 f2a3 	rbit	r2, r3
 8004aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004af0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004af4:	601a      	str	r2, [r3, #0]
 8004af6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004afa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004afe:	2202      	movs	r2, #2
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	fa93 f2a3 	rbit	r2, r3
 8004b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b14:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004b18:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b1a:	4b41      	ldr	r3, [pc, #260]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 8004b1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b22:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004b26:	2102      	movs	r1, #2
 8004b28:	6019      	str	r1, [r3, #0]
 8004b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b2e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	fa93 f1a3 	rbit	r1, r3
 8004b38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b3c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004b40:	6019      	str	r1, [r3, #0]
  return result;
 8004b42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b46:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	fab3 f383 	clz	r3, r3
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	f003 031f 	and.w	r3, r3, #31
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b62:	4013      	ands	r3, r2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d197      	bne.n	8004a98 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0304 	and.w	r3, r3, #4
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 81a1 	beq.w	8004ec0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b84:	4b26      	ldr	r3, [pc, #152]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d116      	bne.n	8004bbe <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b90:	4b23      	ldr	r3, [pc, #140]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 8004b92:	69db      	ldr	r3, [r3, #28]
 8004b94:	4a22      	ldr	r2, [pc, #136]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 8004b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b9a:	61d3      	str	r3, [r2, #28]
 8004b9c:	4b20      	ldr	r3, [pc, #128]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 8004b9e:	69db      	ldr	r3, [r3, #28]
 8004ba0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004ba4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ba8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004bac:	601a      	str	r2, [r3, #0]
 8004bae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bb2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004bb6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bbe:	4b1a      	ldr	r3, [pc, #104]	; (8004c28 <HAL_RCC_OscConfig+0x93c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d11a      	bne.n	8004c00 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bca:	4b17      	ldr	r3, [pc, #92]	; (8004c28 <HAL_RCC_OscConfig+0x93c>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a16      	ldr	r2, [pc, #88]	; (8004c28 <HAL_RCC_OscConfig+0x93c>)
 8004bd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bd4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bd6:	f7ff f853 	bl	8003c80 <HAL_GetTick>
 8004bda:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bde:	e009      	b.n	8004bf4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004be0:	f7ff f84e 	bl	8003c80 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	2b64      	cmp	r3, #100	; 0x64
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e3b1      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bf4:	4b0c      	ldr	r3, [pc, #48]	; (8004c28 <HAL_RCC_OscConfig+0x93c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0ef      	beq.n	8004be0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d10d      	bne.n	8004c2c <HAL_RCC_OscConfig+0x940>
 8004c10:	4b03      	ldr	r3, [pc, #12]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 8004c12:	6a1b      	ldr	r3, [r3, #32]
 8004c14:	4a02      	ldr	r2, [pc, #8]	; (8004c20 <HAL_RCC_OscConfig+0x934>)
 8004c16:	f043 0301 	orr.w	r3, r3, #1
 8004c1a:	6213      	str	r3, [r2, #32]
 8004c1c:	e03c      	b.n	8004c98 <HAL_RCC_OscConfig+0x9ac>
 8004c1e:	bf00      	nop
 8004c20:	40021000 	.word	0x40021000
 8004c24:	10908120 	.word	0x10908120
 8004c28:	40007000 	.word	0x40007000
 8004c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10c      	bne.n	8004c56 <HAL_RCC_OscConfig+0x96a>
 8004c3c:	4bc1      	ldr	r3, [pc, #772]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	4ac0      	ldr	r2, [pc, #768]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	6213      	str	r3, [r2, #32]
 8004c48:	4bbe      	ldr	r3, [pc, #760]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c4a:	6a1b      	ldr	r3, [r3, #32]
 8004c4c:	4abd      	ldr	r2, [pc, #756]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c4e:	f023 0304 	bic.w	r3, r3, #4
 8004c52:	6213      	str	r3, [r2, #32]
 8004c54:	e020      	b.n	8004c98 <HAL_RCC_OscConfig+0x9ac>
 8004c56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	2b05      	cmp	r3, #5
 8004c64:	d10c      	bne.n	8004c80 <HAL_RCC_OscConfig+0x994>
 8004c66:	4bb7      	ldr	r3, [pc, #732]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c68:	6a1b      	ldr	r3, [r3, #32]
 8004c6a:	4ab6      	ldr	r2, [pc, #728]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c6c:	f043 0304 	orr.w	r3, r3, #4
 8004c70:	6213      	str	r3, [r2, #32]
 8004c72:	4bb4      	ldr	r3, [pc, #720]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	4ab3      	ldr	r2, [pc, #716]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c78:	f043 0301 	orr.w	r3, r3, #1
 8004c7c:	6213      	str	r3, [r2, #32]
 8004c7e:	e00b      	b.n	8004c98 <HAL_RCC_OscConfig+0x9ac>
 8004c80:	4bb0      	ldr	r3, [pc, #704]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	4aaf      	ldr	r2, [pc, #700]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c86:	f023 0301 	bic.w	r3, r3, #1
 8004c8a:	6213      	str	r3, [r2, #32]
 8004c8c:	4bad      	ldr	r3, [pc, #692]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	4aac      	ldr	r2, [pc, #688]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004c92:	f023 0304 	bic.w	r3, r3, #4
 8004c96:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 8081 	beq.w	8004dac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004caa:	f7fe ffe9 	bl	8003c80 <HAL_GetTick>
 8004cae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb2:	e00b      	b.n	8004ccc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cb4:	f7fe ffe4 	bl	8003c80 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e345      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
 8004ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cd0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cdc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	fa93 f2a3 	rbit	r2, r3
 8004ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004cee:	601a      	str	r2, [r3, #0]
 8004cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cf4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004cf8:	2202      	movs	r2, #2
 8004cfa:	601a      	str	r2, [r3, #0]
 8004cfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d00:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	fa93 f2a3 	rbit	r2, r3
 8004d0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d0e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004d12:	601a      	str	r2, [r3, #0]
  return result;
 8004d14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d18:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004d1c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d1e:	fab3 f383 	clz	r3, r3
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	095b      	lsrs	r3, r3, #5
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	f043 0302 	orr.w	r3, r3, #2
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d102      	bne.n	8004d38 <HAL_RCC_OscConfig+0xa4c>
 8004d32:	4b84      	ldr	r3, [pc, #528]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	e013      	b.n	8004d60 <HAL_RCC_OscConfig+0xa74>
 8004d38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d3c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004d40:	2202      	movs	r2, #2
 8004d42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d48:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	fa93 f2a3 	rbit	r2, r3
 8004d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d56:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004d5a:	601a      	str	r2, [r3, #0]
 8004d5c:	4b79      	ldr	r3, [pc, #484]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d64:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004d68:	2102      	movs	r1, #2
 8004d6a:	6011      	str	r1, [r2, #0]
 8004d6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d70:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004d74:	6812      	ldr	r2, [r2, #0]
 8004d76:	fa92 f1a2 	rbit	r1, r2
 8004d7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d7e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004d82:	6011      	str	r1, [r2, #0]
  return result;
 8004d84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d88:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004d8c:	6812      	ldr	r2, [r2, #0]
 8004d8e:	fab2 f282 	clz	r2, r2
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d98:	b2d2      	uxtb	r2, r2
 8004d9a:	f002 021f 	and.w	r2, r2, #31
 8004d9e:	2101      	movs	r1, #1
 8004da0:	fa01 f202 	lsl.w	r2, r1, r2
 8004da4:	4013      	ands	r3, r2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d084      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x9c8>
 8004daa:	e07f      	b.n	8004eac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dac:	f7fe ff68 	bl	8003c80 <HAL_GetTick>
 8004db0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004db4:	e00b      	b.n	8004dce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004db6:	f7fe ff63 	bl	8003c80 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e2c4      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
 8004dce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dd2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dde:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	fa93 f2a3 	rbit	r2, r3
 8004de8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004df0:	601a      	str	r2, [r3, #0]
 8004df2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004df6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e02:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	fa93 f2a3 	rbit	r2, r3
 8004e0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e10:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004e14:	601a      	str	r2, [r3, #0]
  return result;
 8004e16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e1a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004e1e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e20:	fab3 f383 	clz	r3, r3
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	095b      	lsrs	r3, r3, #5
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	f043 0302 	orr.w	r3, r3, #2
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	2b02      	cmp	r3, #2
 8004e32:	d102      	bne.n	8004e3a <HAL_RCC_OscConfig+0xb4e>
 8004e34:	4b43      	ldr	r3, [pc, #268]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004e36:	6a1b      	ldr	r3, [r3, #32]
 8004e38:	e013      	b.n	8004e62 <HAL_RCC_OscConfig+0xb76>
 8004e3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e3e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004e42:	2202      	movs	r2, #2
 8004e44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e4a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	fa93 f2a3 	rbit	r2, r3
 8004e54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e58:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004e5c:	601a      	str	r2, [r3, #0]
 8004e5e:	4b39      	ldr	r3, [pc, #228]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e66:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004e6a:	2102      	movs	r1, #2
 8004e6c:	6011      	str	r1, [r2, #0]
 8004e6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e72:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004e76:	6812      	ldr	r2, [r2, #0]
 8004e78:	fa92 f1a2 	rbit	r1, r2
 8004e7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e80:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004e84:	6011      	str	r1, [r2, #0]
  return result;
 8004e86:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004e8a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004e8e:	6812      	ldr	r2, [r2, #0]
 8004e90:	fab2 f282 	clz	r2, r2
 8004e94:	b2d2      	uxtb	r2, r2
 8004e96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	f002 021f 	and.w	r2, r2, #31
 8004ea0:	2101      	movs	r1, #1
 8004ea2:	fa01 f202 	lsl.w	r2, r1, r2
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d184      	bne.n	8004db6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004eac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d105      	bne.n	8004ec0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004eb4:	4b23      	ldr	r3, [pc, #140]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	4a22      	ldr	r2, [pc, #136]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004eba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ebe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ec0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ec4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69db      	ldr	r3, [r3, #28]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f000 8242 	beq.w	8005356 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ed2:	4b1c      	ldr	r3, [pc, #112]	; (8004f44 <HAL_RCC_OscConfig+0xc58>)
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f003 030c 	and.w	r3, r3, #12
 8004eda:	2b08      	cmp	r3, #8
 8004edc:	f000 8213 	beq.w	8005306 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ee0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ee4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	69db      	ldr	r3, [r3, #28]
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	f040 8162 	bne.w	80051b6 <HAL_RCC_OscConfig+0xeca>
 8004ef2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ef6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004efa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004efe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f04:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	fa93 f2a3 	rbit	r2, r3
 8004f0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f12:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004f16:	601a      	str	r2, [r3, #0]
  return result;
 8004f18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f1c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004f20:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f22:	fab3 f383 	clz	r3, r3
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004f2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	461a      	mov	r2, r3
 8004f34:	2300      	movs	r3, #0
 8004f36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f38:	f7fe fea2 	bl	8003c80 <HAL_GetTick>
 8004f3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f40:	e00c      	b.n	8004f5c <HAL_RCC_OscConfig+0xc70>
 8004f42:	bf00      	nop
 8004f44:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f48:	f7fe fe9a 	bl	8003c80 <HAL_GetTick>
 8004f4c:	4602      	mov	r2, r0
 8004f4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d901      	bls.n	8004f5c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e1fd      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
 8004f5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f60:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004f64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f6e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	fa93 f2a3 	rbit	r2, r3
 8004f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f7c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004f80:	601a      	str	r2, [r3, #0]
  return result;
 8004f82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f86:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004f8a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f8c:	fab3 f383 	clz	r3, r3
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	095b      	lsrs	r3, r3, #5
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	f043 0301 	orr.w	r3, r3, #1
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d102      	bne.n	8004fa6 <HAL_RCC_OscConfig+0xcba>
 8004fa0:	4bb0      	ldr	r3, [pc, #704]	; (8005264 <HAL_RCC_OscConfig+0xf78>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	e027      	b.n	8004ff6 <HAL_RCC_OscConfig+0xd0a>
 8004fa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004faa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004fae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fb2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fb8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	fa93 f2a3 	rbit	r2, r3
 8004fc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fd0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004fd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004fd8:	601a      	str	r2, [r3, #0]
 8004fda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fde:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	fa93 f2a3 	rbit	r2, r3
 8004fe8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004ff0:	601a      	str	r2, [r3, #0]
 8004ff2:	4b9c      	ldr	r3, [pc, #624]	; (8005264 <HAL_RCC_OscConfig+0xf78>)
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ffa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004ffe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005002:	6011      	str	r1, [r2, #0]
 8005004:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005008:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800500c:	6812      	ldr	r2, [r2, #0]
 800500e:	fa92 f1a2 	rbit	r1, r2
 8005012:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005016:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800501a:	6011      	str	r1, [r2, #0]
  return result;
 800501c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005020:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005024:	6812      	ldr	r2, [r2, #0]
 8005026:	fab2 f282 	clz	r2, r2
 800502a:	b2d2      	uxtb	r2, r2
 800502c:	f042 0220 	orr.w	r2, r2, #32
 8005030:	b2d2      	uxtb	r2, r2
 8005032:	f002 021f 	and.w	r2, r2, #31
 8005036:	2101      	movs	r1, #1
 8005038:	fa01 f202 	lsl.w	r2, r1, r2
 800503c:	4013      	ands	r3, r2
 800503e:	2b00      	cmp	r3, #0
 8005040:	d182      	bne.n	8004f48 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005042:	4b88      	ldr	r3, [pc, #544]	; (8005264 <HAL_RCC_OscConfig+0xf78>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800504a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800504e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005056:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800505a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	430b      	orrs	r3, r1
 8005064:	497f      	ldr	r1, [pc, #508]	; (8005264 <HAL_RCC_OscConfig+0xf78>)
 8005066:	4313      	orrs	r3, r2
 8005068:	604b      	str	r3, [r1, #4]
 800506a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800506e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005072:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005076:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800507c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	fa93 f2a3 	rbit	r2, r3
 8005086:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800508a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800508e:	601a      	str	r2, [r3, #0]
  return result;
 8005090:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005094:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005098:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800509a:	fab3 f383 	clz	r3, r3
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80050a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	461a      	mov	r2, r3
 80050ac:	2301      	movs	r3, #1
 80050ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b0:	f7fe fde6 	bl	8003c80 <HAL_GetTick>
 80050b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050b8:	e009      	b.n	80050ce <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050ba:	f7fe fde1 	bl	8003c80 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d901      	bls.n	80050ce <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e144      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
 80050ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80050d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	fa93 f2a3 	rbit	r2, r3
 80050ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80050f2:	601a      	str	r2, [r3, #0]
  return result;
 80050f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050f8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80050fc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80050fe:	fab3 f383 	clz	r3, r3
 8005102:	b2db      	uxtb	r3, r3
 8005104:	095b      	lsrs	r3, r3, #5
 8005106:	b2db      	uxtb	r3, r3
 8005108:	f043 0301 	orr.w	r3, r3, #1
 800510c:	b2db      	uxtb	r3, r3
 800510e:	2b01      	cmp	r3, #1
 8005110:	d102      	bne.n	8005118 <HAL_RCC_OscConfig+0xe2c>
 8005112:	4b54      	ldr	r3, [pc, #336]	; (8005264 <HAL_RCC_OscConfig+0xf78>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	e027      	b.n	8005168 <HAL_RCC_OscConfig+0xe7c>
 8005118:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800511c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005120:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005124:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	fa93 f2a3 	rbit	r2, r3
 8005134:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005138:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800513c:	601a      	str	r2, [r3, #0]
 800513e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005142:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005146:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005150:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	fa93 f2a3 	rbit	r2, r3
 800515a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800515e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005162:	601a      	str	r2, [r3, #0]
 8005164:	4b3f      	ldr	r3, [pc, #252]	; (8005264 <HAL_RCC_OscConfig+0xf78>)
 8005166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005168:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800516c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005170:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005174:	6011      	str	r1, [r2, #0]
 8005176:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800517a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800517e:	6812      	ldr	r2, [r2, #0]
 8005180:	fa92 f1a2 	rbit	r1, r2
 8005184:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005188:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800518c:	6011      	str	r1, [r2, #0]
  return result;
 800518e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005192:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005196:	6812      	ldr	r2, [r2, #0]
 8005198:	fab2 f282 	clz	r2, r2
 800519c:	b2d2      	uxtb	r2, r2
 800519e:	f042 0220 	orr.w	r2, r2, #32
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	f002 021f 	and.w	r2, r2, #31
 80051a8:	2101      	movs	r1, #1
 80051aa:	fa01 f202 	lsl.w	r2, r1, r2
 80051ae:	4013      	ands	r3, r2
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d082      	beq.n	80050ba <HAL_RCC_OscConfig+0xdce>
 80051b4:	e0cf      	b.n	8005356 <HAL_RCC_OscConfig+0x106a>
 80051b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80051be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051c8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	fa93 f2a3 	rbit	r2, r3
 80051d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80051da:	601a      	str	r2, [r3, #0]
  return result;
 80051dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80051e4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051e6:	fab3 f383 	clz	r3, r3
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80051f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	461a      	mov	r2, r3
 80051f8:	2300      	movs	r3, #0
 80051fa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7fe fd40 	bl	8003c80 <HAL_GetTick>
 8005200:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005204:	e009      	b.n	800521a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005206:	f7fe fd3b 	bl	8003c80 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b02      	cmp	r3, #2
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e09e      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
 800521a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800521e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005222:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005226:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800522c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	fa93 f2a3 	rbit	r2, r3
 8005236:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800523e:	601a      	str	r2, [r3, #0]
  return result;
 8005240:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005244:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005248:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800524a:	fab3 f383 	clz	r3, r3
 800524e:	b2db      	uxtb	r3, r3
 8005250:	095b      	lsrs	r3, r3, #5
 8005252:	b2db      	uxtb	r3, r3
 8005254:	f043 0301 	orr.w	r3, r3, #1
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b01      	cmp	r3, #1
 800525c:	d104      	bne.n	8005268 <HAL_RCC_OscConfig+0xf7c>
 800525e:	4b01      	ldr	r3, [pc, #4]	; (8005264 <HAL_RCC_OscConfig+0xf78>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	e029      	b.n	80052b8 <HAL_RCC_OscConfig+0xfcc>
 8005264:	40021000 	.word	0x40021000
 8005268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800526c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005270:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005274:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800527a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	fa93 f2a3 	rbit	r2, r3
 8005284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005288:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800528c:	601a      	str	r2, [r3, #0]
 800528e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005292:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005296:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	fa93 f2a3 	rbit	r2, r3
 80052aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052ae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	4b2b      	ldr	r3, [pc, #172]	; (8005364 <HAL_RCC_OscConfig+0x1078>)
 80052b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052bc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80052c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80052c4:	6011      	str	r1, [r2, #0]
 80052c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052ca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80052ce:	6812      	ldr	r2, [r2, #0]
 80052d0:	fa92 f1a2 	rbit	r1, r2
 80052d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052d8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80052dc:	6011      	str	r1, [r2, #0]
  return result;
 80052de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052e2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80052e6:	6812      	ldr	r2, [r2, #0]
 80052e8:	fab2 f282 	clz	r2, r2
 80052ec:	b2d2      	uxtb	r2, r2
 80052ee:	f042 0220 	orr.w	r2, r2, #32
 80052f2:	b2d2      	uxtb	r2, r2
 80052f4:	f002 021f 	and.w	r2, r2, #31
 80052f8:	2101      	movs	r1, #1
 80052fa:	fa01 f202 	lsl.w	r2, r1, r2
 80052fe:	4013      	ands	r3, r2
 8005300:	2b00      	cmp	r3, #0
 8005302:	d180      	bne.n	8005206 <HAL_RCC_OscConfig+0xf1a>
 8005304:	e027      	b.n	8005356 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800530a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	69db      	ldr	r3, [r3, #28]
 8005312:	2b01      	cmp	r3, #1
 8005314:	d101      	bne.n	800531a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e01e      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800531a:	4b12      	ldr	r3, [pc, #72]	; (8005364 <HAL_RCC_OscConfig+0x1078>)
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005322:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005326:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800532a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800532e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6a1b      	ldr	r3, [r3, #32]
 8005336:	429a      	cmp	r2, r3
 8005338:	d10b      	bne.n	8005352 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800533a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800533e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005346:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800534e:	429a      	cmp	r2, r3
 8005350:	d001      	beq.n	8005356 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e000      	b.n	8005358 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
 8005362:	bf00      	nop
 8005364:	40021000 	.word	0x40021000

08005368 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b09e      	sub	sp, #120	; 0x78
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005372:	2300      	movs	r3, #0
 8005374:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e162      	b.n	8005646 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005380:	4b90      	ldr	r3, [pc, #576]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0307 	and.w	r3, r3, #7
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d910      	bls.n	80053b0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800538e:	4b8d      	ldr	r3, [pc, #564]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f023 0207 	bic.w	r2, r3, #7
 8005396:	498b      	ldr	r1, [pc, #556]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	4313      	orrs	r3, r2
 800539c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800539e:	4b89      	ldr	r3, [pc, #548]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0307 	and.w	r3, r3, #7
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d001      	beq.n	80053b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e14a      	b.n	8005646 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0302 	and.w	r3, r3, #2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d008      	beq.n	80053ce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053bc:	4b82      	ldr	r3, [pc, #520]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	497f      	ldr	r1, [pc, #508]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	f000 80dc 	beq.w	8005594 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d13c      	bne.n	800545e <HAL_RCC_ClockConfig+0xf6>
 80053e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053e8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80053ec:	fa93 f3a3 	rbit	r3, r3
 80053f0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80053f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053f4:	fab3 f383 	clz	r3, r3
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	f043 0301 	orr.w	r3, r3, #1
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b01      	cmp	r3, #1
 8005406:	d102      	bne.n	800540e <HAL_RCC_ClockConfig+0xa6>
 8005408:	4b6f      	ldr	r3, [pc, #444]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	e00f      	b.n	800542e <HAL_RCC_ClockConfig+0xc6>
 800540e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005412:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005414:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005416:	fa93 f3a3 	rbit	r3, r3
 800541a:	667b      	str	r3, [r7, #100]	; 0x64
 800541c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005420:	663b      	str	r3, [r7, #96]	; 0x60
 8005422:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005424:	fa93 f3a3 	rbit	r3, r3
 8005428:	65fb      	str	r3, [r7, #92]	; 0x5c
 800542a:	4b67      	ldr	r3, [pc, #412]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 800542c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005432:	65ba      	str	r2, [r7, #88]	; 0x58
 8005434:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005436:	fa92 f2a2 	rbit	r2, r2
 800543a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800543c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800543e:	fab2 f282 	clz	r2, r2
 8005442:	b2d2      	uxtb	r2, r2
 8005444:	f042 0220 	orr.w	r2, r2, #32
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	f002 021f 	and.w	r2, r2, #31
 800544e:	2101      	movs	r1, #1
 8005450:	fa01 f202 	lsl.w	r2, r1, r2
 8005454:	4013      	ands	r3, r2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d17b      	bne.n	8005552 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e0f3      	b.n	8005646 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	2b02      	cmp	r3, #2
 8005464:	d13c      	bne.n	80054e0 <HAL_RCC_ClockConfig+0x178>
 8005466:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800546a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800546c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800546e:	fa93 f3a3 	rbit	r3, r3
 8005472:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005476:	fab3 f383 	clz	r3, r3
 800547a:	b2db      	uxtb	r3, r3
 800547c:	095b      	lsrs	r3, r3, #5
 800547e:	b2db      	uxtb	r3, r3
 8005480:	f043 0301 	orr.w	r3, r3, #1
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b01      	cmp	r3, #1
 8005488:	d102      	bne.n	8005490 <HAL_RCC_ClockConfig+0x128>
 800548a:	4b4f      	ldr	r3, [pc, #316]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	e00f      	b.n	80054b0 <HAL_RCC_ClockConfig+0x148>
 8005490:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005494:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005496:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005498:	fa93 f3a3 	rbit	r3, r3
 800549c:	647b      	str	r3, [r7, #68]	; 0x44
 800549e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054a2:	643b      	str	r3, [r7, #64]	; 0x40
 80054a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054a6:	fa93 f3a3 	rbit	r3, r3
 80054aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054ac:	4b46      	ldr	r3, [pc, #280]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054b4:	63ba      	str	r2, [r7, #56]	; 0x38
 80054b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054b8:	fa92 f2a2 	rbit	r2, r2
 80054bc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80054be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054c0:	fab2 f282 	clz	r2, r2
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	f042 0220 	orr.w	r2, r2, #32
 80054ca:	b2d2      	uxtb	r2, r2
 80054cc:	f002 021f 	and.w	r2, r2, #31
 80054d0:	2101      	movs	r1, #1
 80054d2:	fa01 f202 	lsl.w	r2, r1, r2
 80054d6:	4013      	ands	r3, r2
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d13a      	bne.n	8005552 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e0b2      	b.n	8005646 <HAL_RCC_ClockConfig+0x2de>
 80054e0:	2302      	movs	r3, #2
 80054e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054e6:	fa93 f3a3 	rbit	r3, r3
 80054ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80054ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ee:	fab3 f383 	clz	r3, r3
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	095b      	lsrs	r3, r3, #5
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	f043 0301 	orr.w	r3, r3, #1
 80054fc:	b2db      	uxtb	r3, r3
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d102      	bne.n	8005508 <HAL_RCC_ClockConfig+0x1a0>
 8005502:	4b31      	ldr	r3, [pc, #196]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	e00d      	b.n	8005524 <HAL_RCC_ClockConfig+0x1bc>
 8005508:	2302      	movs	r3, #2
 800550a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800550c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800550e:	fa93 f3a3 	rbit	r3, r3
 8005512:	627b      	str	r3, [r7, #36]	; 0x24
 8005514:	2302      	movs	r3, #2
 8005516:	623b      	str	r3, [r7, #32]
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	fa93 f3a3 	rbit	r3, r3
 800551e:	61fb      	str	r3, [r7, #28]
 8005520:	4b29      	ldr	r3, [pc, #164]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005524:	2202      	movs	r2, #2
 8005526:	61ba      	str	r2, [r7, #24]
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	fa92 f2a2 	rbit	r2, r2
 800552e:	617a      	str	r2, [r7, #20]
  return result;
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	fab2 f282 	clz	r2, r2
 8005536:	b2d2      	uxtb	r2, r2
 8005538:	f042 0220 	orr.w	r2, r2, #32
 800553c:	b2d2      	uxtb	r2, r2
 800553e:	f002 021f 	and.w	r2, r2, #31
 8005542:	2101      	movs	r1, #1
 8005544:	fa01 f202 	lsl.w	r2, r1, r2
 8005548:	4013      	ands	r3, r2
 800554a:	2b00      	cmp	r3, #0
 800554c:	d101      	bne.n	8005552 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e079      	b.n	8005646 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005552:	4b1d      	ldr	r3, [pc, #116]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f023 0203 	bic.w	r2, r3, #3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	491a      	ldr	r1, [pc, #104]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005560:	4313      	orrs	r3, r2
 8005562:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005564:	f7fe fb8c 	bl	8003c80 <HAL_GetTick>
 8005568:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800556a:	e00a      	b.n	8005582 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800556c:	f7fe fb88 	bl	8003c80 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	f241 3288 	movw	r2, #5000	; 0x1388
 800557a:	4293      	cmp	r3, r2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e061      	b.n	8005646 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005582:	4b11      	ldr	r3, [pc, #68]	; (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f003 020c 	and.w	r2, r3, #12
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	429a      	cmp	r2, r3
 8005592:	d1eb      	bne.n	800556c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005594:	4b0b      	ldr	r3, [pc, #44]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0307 	and.w	r3, r3, #7
 800559c:	683a      	ldr	r2, [r7, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d214      	bcs.n	80055cc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055a2:	4b08      	ldr	r3, [pc, #32]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f023 0207 	bic.w	r2, r3, #7
 80055aa:	4906      	ldr	r1, [pc, #24]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055b2:	4b04      	ldr	r3, [pc, #16]	; (80055c4 <HAL_RCC_ClockConfig+0x25c>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f003 0307 	and.w	r3, r3, #7
 80055ba:	683a      	ldr	r2, [r7, #0]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d005      	beq.n	80055cc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e040      	b.n	8005646 <HAL_RCC_ClockConfig+0x2de>
 80055c4:	40022000 	.word	0x40022000
 80055c8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d008      	beq.n	80055ea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055d8:	4b1d      	ldr	r3, [pc, #116]	; (8005650 <HAL_RCC_ClockConfig+0x2e8>)
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	491a      	ldr	r1, [pc, #104]	; (8005650 <HAL_RCC_ClockConfig+0x2e8>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 0308 	and.w	r3, r3, #8
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d009      	beq.n	800560a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055f6:	4b16      	ldr	r3, [pc, #88]	; (8005650 <HAL_RCC_ClockConfig+0x2e8>)
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	691b      	ldr	r3, [r3, #16]
 8005602:	00db      	lsls	r3, r3, #3
 8005604:	4912      	ldr	r1, [pc, #72]	; (8005650 <HAL_RCC_ClockConfig+0x2e8>)
 8005606:	4313      	orrs	r3, r2
 8005608:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800560a:	f000 f829 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 800560e:	4601      	mov	r1, r0
 8005610:	4b0f      	ldr	r3, [pc, #60]	; (8005650 <HAL_RCC_ClockConfig+0x2e8>)
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005618:	22f0      	movs	r2, #240	; 0xf0
 800561a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800561c:	693a      	ldr	r2, [r7, #16]
 800561e:	fa92 f2a2 	rbit	r2, r2
 8005622:	60fa      	str	r2, [r7, #12]
  return result;
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	fab2 f282 	clz	r2, r2
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	40d3      	lsrs	r3, r2
 800562e:	4a09      	ldr	r2, [pc, #36]	; (8005654 <HAL_RCC_ClockConfig+0x2ec>)
 8005630:	5cd3      	ldrb	r3, [r2, r3]
 8005632:	fa21 f303 	lsr.w	r3, r1, r3
 8005636:	4a08      	ldr	r2, [pc, #32]	; (8005658 <HAL_RCC_ClockConfig+0x2f0>)
 8005638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800563a:	4b08      	ldr	r3, [pc, #32]	; (800565c <HAL_RCC_ClockConfig+0x2f4>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4618      	mov	r0, r3
 8005640:	f7fe fada 	bl	8003bf8 <HAL_InitTick>
  
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3778      	adds	r7, #120	; 0x78
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	40021000 	.word	0x40021000
 8005654:	08008680 	.word	0x08008680
 8005658:	2000180c 	.word	0x2000180c
 800565c:	2000183c 	.word	0x2000183c

08005660 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005660:	b480      	push	{r7}
 8005662:	b08b      	sub	sp, #44	; 0x2c
 8005664:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005666:	2300      	movs	r3, #0
 8005668:	61fb      	str	r3, [r7, #28]
 800566a:	2300      	movs	r3, #0
 800566c:	61bb      	str	r3, [r7, #24]
 800566e:	2300      	movs	r3, #0
 8005670:	627b      	str	r3, [r7, #36]	; 0x24
 8005672:	2300      	movs	r3, #0
 8005674:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005676:	2300      	movs	r3, #0
 8005678:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800567a:	4b29      	ldr	r3, [pc, #164]	; (8005720 <HAL_RCC_GetSysClockFreq+0xc0>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	f003 030c 	and.w	r3, r3, #12
 8005686:	2b04      	cmp	r3, #4
 8005688:	d002      	beq.n	8005690 <HAL_RCC_GetSysClockFreq+0x30>
 800568a:	2b08      	cmp	r3, #8
 800568c:	d003      	beq.n	8005696 <HAL_RCC_GetSysClockFreq+0x36>
 800568e:	e03c      	b.n	800570a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005690:	4b24      	ldr	r3, [pc, #144]	; (8005724 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005692:	623b      	str	r3, [r7, #32]
      break;
 8005694:	e03c      	b.n	8005710 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800569c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80056a0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	fa92 f2a2 	rbit	r2, r2
 80056a8:	607a      	str	r2, [r7, #4]
  return result;
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	fab2 f282 	clz	r2, r2
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	40d3      	lsrs	r3, r2
 80056b4:	4a1c      	ldr	r2, [pc, #112]	; (8005728 <HAL_RCC_GetSysClockFreq+0xc8>)
 80056b6:	5cd3      	ldrb	r3, [r2, r3]
 80056b8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80056ba:	4b19      	ldr	r3, [pc, #100]	; (8005720 <HAL_RCC_GetSysClockFreq+0xc0>)
 80056bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056be:	f003 030f 	and.w	r3, r3, #15
 80056c2:	220f      	movs	r2, #15
 80056c4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	fa92 f2a2 	rbit	r2, r2
 80056cc:	60fa      	str	r2, [r7, #12]
  return result;
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	fab2 f282 	clz	r2, r2
 80056d4:	b2d2      	uxtb	r2, r2
 80056d6:	40d3      	lsrs	r3, r2
 80056d8:	4a14      	ldr	r2, [pc, #80]	; (800572c <HAL_RCC_GetSysClockFreq+0xcc>)
 80056da:	5cd3      	ldrb	r3, [r2, r3]
 80056dc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d008      	beq.n	80056fa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80056e8:	4a0e      	ldr	r2, [pc, #56]	; (8005724 <HAL_RCC_GetSysClockFreq+0xc4>)
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	fb02 f303 	mul.w	r3, r2, r3
 80056f6:	627b      	str	r3, [r7, #36]	; 0x24
 80056f8:	e004      	b.n	8005704 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	4a0c      	ldr	r2, [pc, #48]	; (8005730 <HAL_RCC_GetSysClockFreq+0xd0>)
 80056fe:	fb02 f303 	mul.w	r3, r2, r3
 8005702:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005706:	623b      	str	r3, [r7, #32]
      break;
 8005708:	e002      	b.n	8005710 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800570a:	4b0a      	ldr	r3, [pc, #40]	; (8005734 <HAL_RCC_GetSysClockFreq+0xd4>)
 800570c:	623b      	str	r3, [r7, #32]
      break;
 800570e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005710:	6a3b      	ldr	r3, [r7, #32]
}
 8005712:	4618      	mov	r0, r3
 8005714:	372c      	adds	r7, #44	; 0x2c
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	40021000 	.word	0x40021000
 8005724:	017d7840 	.word	0x017d7840
 8005728:	08008698 	.word	0x08008698
 800572c:	080086a8 	.word	0x080086a8
 8005730:	003d0900 	.word	0x003d0900
 8005734:	007a1200 	.word	0x007a1200

08005738 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005738:	b480      	push	{r7}
 800573a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800573c:	4b03      	ldr	r3, [pc, #12]	; (800574c <HAL_RCC_GetHCLKFreq+0x14>)
 800573e:	681b      	ldr	r3, [r3, #0]
}
 8005740:	4618      	mov	r0, r3
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	2000180c 	.word	0x2000180c

08005750 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005756:	f7ff ffef 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 800575a:	4601      	mov	r1, r0
 800575c:	4b0b      	ldr	r3, [pc, #44]	; (800578c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005764:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005768:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576a:	687a      	ldr	r2, [r7, #4]
 800576c:	fa92 f2a2 	rbit	r2, r2
 8005770:	603a      	str	r2, [r7, #0]
  return result;
 8005772:	683a      	ldr	r2, [r7, #0]
 8005774:	fab2 f282 	clz	r2, r2
 8005778:	b2d2      	uxtb	r2, r2
 800577a:	40d3      	lsrs	r3, r2
 800577c:	4a04      	ldr	r2, [pc, #16]	; (8005790 <HAL_RCC_GetPCLK1Freq+0x40>)
 800577e:	5cd3      	ldrb	r3, [r2, r3]
 8005780:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005784:	4618      	mov	r0, r3
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	40021000 	.word	0x40021000
 8005790:	08008690 	.word	0x08008690

08005794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800579a:	f7ff ffcd 	bl	8005738 <HAL_RCC_GetHCLKFreq>
 800579e:	4601      	mov	r1, r0
 80057a0:	4b0b      	ldr	r3, [pc, #44]	; (80057d0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80057a8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80057ac:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	fa92 f2a2 	rbit	r2, r2
 80057b4:	603a      	str	r2, [r7, #0]
  return result;
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	fab2 f282 	clz	r2, r2
 80057bc:	b2d2      	uxtb	r2, r2
 80057be:	40d3      	lsrs	r3, r2
 80057c0:	4a04      	ldr	r2, [pc, #16]	; (80057d4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80057c2:	5cd3      	ldrb	r3, [r2, r3]
 80057c4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80057c8:	4618      	mov	r0, r3
 80057ca:	3708      	adds	r7, #8
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	40021000 	.word	0x40021000
 80057d4:	08008690 	.word	0x08008690

080057d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b092      	sub	sp, #72	; 0x48
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057e0:	2300      	movs	r3, #0
 80057e2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80057e8:	2300      	movs	r3, #0
 80057ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 80d4 	beq.w	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057fc:	4b4e      	ldr	r3, [pc, #312]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057fe:	69db      	ldr	r3, [r3, #28]
 8005800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10e      	bne.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005808:	4b4b      	ldr	r3, [pc, #300]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800580a:	69db      	ldr	r3, [r3, #28]
 800580c:	4a4a      	ldr	r2, [pc, #296]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800580e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005812:	61d3      	str	r3, [r2, #28]
 8005814:	4b48      	ldr	r3, [pc, #288]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005816:	69db      	ldr	r3, [r3, #28]
 8005818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800581c:	60bb      	str	r3, [r7, #8]
 800581e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005820:	2301      	movs	r3, #1
 8005822:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005826:	4b45      	ldr	r3, [pc, #276]	; (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800582e:	2b00      	cmp	r3, #0
 8005830:	d118      	bne.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005832:	4b42      	ldr	r3, [pc, #264]	; (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a41      	ldr	r2, [pc, #260]	; (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800583c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800583e:	f7fe fa1f 	bl	8003c80 <HAL_GetTick>
 8005842:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005844:	e008      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005846:	f7fe fa1b 	bl	8003c80 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b64      	cmp	r3, #100	; 0x64
 8005852:	d901      	bls.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e13c      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005858:	4b38      	ldr	r3, [pc, #224]	; (800593c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005860:	2b00      	cmp	r3, #0
 8005862:	d0f0      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005864:	4b34      	ldr	r3, [pc, #208]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005866:	6a1b      	ldr	r3, [r3, #32]
 8005868:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800586c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800586e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005870:	2b00      	cmp	r3, #0
 8005872:	f000 8084 	beq.w	800597e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800587e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005880:	429a      	cmp	r2, r3
 8005882:	d07c      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005884:	4b2c      	ldr	r3, [pc, #176]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005886:	6a1b      	ldr	r3, [r3, #32]
 8005888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800588c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800588e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005892:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005896:	fa93 f3a3 	rbit	r3, r3
 800589a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800589c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800589e:	fab3 f383 	clz	r3, r3
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	461a      	mov	r2, r3
 80058a6:	4b26      	ldr	r3, [pc, #152]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80058a8:	4413      	add	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	461a      	mov	r2, r3
 80058ae:	2301      	movs	r3, #1
 80058b0:	6013      	str	r3, [r2, #0]
 80058b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ba:	fa93 f3a3 	rbit	r3, r3
 80058be:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80058c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80058c2:	fab3 f383 	clz	r3, r3
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	461a      	mov	r2, r3
 80058ca:	4b1d      	ldr	r3, [pc, #116]	; (8005940 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80058cc:	4413      	add	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	461a      	mov	r2, r3
 80058d2:	2300      	movs	r3, #0
 80058d4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80058d6:	4a18      	ldr	r2, [pc, #96]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058da:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80058dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d04b      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058e6:	f7fe f9cb 	bl	8003c80 <HAL_GetTick>
 80058ea:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ec:	e00a      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058ee:	f7fe f9c7 	bl	8003c80 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d901      	bls.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e0e6      	b.n	8005ad2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8005904:	2302      	movs	r3, #2
 8005906:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800590a:	fa93 f3a3 	rbit	r3, r3
 800590e:	627b      	str	r3, [r7, #36]	; 0x24
 8005910:	2302      	movs	r3, #2
 8005912:	623b      	str	r3, [r7, #32]
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	fa93 f3a3 	rbit	r3, r3
 800591a:	61fb      	str	r3, [r7, #28]
  return result;
 800591c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800591e:	fab3 f383 	clz	r3, r3
 8005922:	b2db      	uxtb	r3, r3
 8005924:	095b      	lsrs	r3, r3, #5
 8005926:	b2db      	uxtb	r3, r3
 8005928:	f043 0302 	orr.w	r3, r3, #2
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b02      	cmp	r3, #2
 8005930:	d108      	bne.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005932:	4b01      	ldr	r3, [pc, #4]	; (8005938 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	e00d      	b.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005938:	40021000 	.word	0x40021000
 800593c:	40007000 	.word	0x40007000
 8005940:	10908100 	.word	0x10908100
 8005944:	2302      	movs	r3, #2
 8005946:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	fa93 f3a3 	rbit	r3, r3
 800594e:	617b      	str	r3, [r7, #20]
 8005950:	4b62      	ldr	r3, [pc, #392]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005954:	2202      	movs	r2, #2
 8005956:	613a      	str	r2, [r7, #16]
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	fa92 f2a2 	rbit	r2, r2
 800595e:	60fa      	str	r2, [r7, #12]
  return result;
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	fab2 f282 	clz	r2, r2
 8005966:	b2d2      	uxtb	r2, r2
 8005968:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	f002 021f 	and.w	r2, r2, #31
 8005972:	2101      	movs	r1, #1
 8005974:	fa01 f202 	lsl.w	r2, r1, r2
 8005978:	4013      	ands	r3, r2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0b7      	beq.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800597e:	4b57      	ldr	r3, [pc, #348]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	4954      	ldr	r1, [pc, #336]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800598c:	4313      	orrs	r3, r2
 800598e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005990:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005994:	2b01      	cmp	r3, #1
 8005996:	d105      	bne.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005998:	4b50      	ldr	r3, [pc, #320]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800599a:	69db      	ldr	r3, [r3, #28]
 800599c:	4a4f      	ldr	r2, [pc, #316]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800599e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0301 	and.w	r3, r3, #1
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d008      	beq.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059b0:	4b4a      	ldr	r3, [pc, #296]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b4:	f023 0203 	bic.w	r2, r3, #3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	4947      	ldr	r1, [pc, #284]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f003 0320 	and.w	r3, r3, #32
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d008      	beq.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059ce:	4b43      	ldr	r3, [pc, #268]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d2:	f023 0210 	bic.w	r2, r3, #16
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	4940      	ldr	r1, [pc, #256]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059dc:	4313      	orrs	r3, r2
 80059de:	630b      	str	r3, [r1, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059ec:	4b3b      	ldr	r3, [pc, #236]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f0:	f023 0220 	bic.w	r2, r3, #32
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	4938      	ldr	r1, [pc, #224]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d008      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005a0a:	4b34      	ldr	r3, [pc, #208]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a0e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	695b      	ldr	r3, [r3, #20]
 8005a16:	4931      	ldr	r1, [pc, #196]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d008      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005a28:	4b2c      	ldr	r3, [pc, #176]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	69db      	ldr	r3, [r3, #28]
 8005a34:	4929      	ldr	r1, [pc, #164]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d008      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8005a46:	4b25      	ldr	r3, [pc, #148]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a4a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	699b      	ldr	r3, [r3, #24]
 8005a52:	4922      	ldr	r1, [pc, #136]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005a64:	4b1d      	ldr	r3, [pc, #116]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	491a      	ldr	r1, [pc, #104]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d008      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005a82:	4b16      	ldr	r3, [pc, #88]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8e:	4913      	ldr	r1, [pc, #76]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005a90:	4313      	orrs	r3, r2
 8005a92:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d008      	beq.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005aa0:	4b0e      	ldr	r3, [pc, #56]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aa4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aac:	490b      	ldr	r1, [pc, #44]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d008      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005abe:	4b07      	ldr	r3, [pc, #28]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aca:	4904      	ldr	r1, [pc, #16]	; (8005adc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005acc:	4313      	orrs	r3, r2
 8005ace:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3748      	adds	r7, #72	; 0x48
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	40021000 	.word	0x40021000

08005ae0 <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b082      	sub	sp, #8
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e083      	b.n	8005bfa <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	7f5b      	ldrb	r3, [r3, #29]
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d105      	bne.n	8005b08 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f7fc fe42 	bl	800278c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	22ca      	movs	r2, #202	; 0xca
 8005b14:	625a      	str	r2, [r3, #36]	; 0x24
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2253      	movs	r2, #83	; 0x53
 8005b1c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 faa8 	bl	8006074 <RTC_EnterInitMode>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d008      	beq.n	8005b3c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	22ff      	movs	r2, #255	; 0xff
 8005b30:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2204      	movs	r2, #4
 8005b36:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e05e      	b.n	8005bfa <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	6812      	ldr	r2, [r2, #0]
 8005b46:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b4e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6899      	ldr	r1, [r3, #8]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	685a      	ldr	r2, [r3, #4]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	431a      	orrs	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	68d2      	ldr	r2, [r2, #12]
 8005b76:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	6919      	ldr	r1, [r3, #16]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	041a      	lsls	r2, r3, #16
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b9a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f003 0320 	and.w	r3, r3, #32
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10e      	bne.n	8005bc8 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fa3a 	bl	8006024 <HAL_RTC_WaitForSynchro>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d008      	beq.n	8005bc8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	22ff      	movs	r2, #255	; 0xff
 8005bbc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2204      	movs	r2, #4
 8005bc2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e018      	b.n	8005bfa <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005bd6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	699a      	ldr	r2, [r3, #24]
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	430a      	orrs	r2, r1
 8005be8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	22ff      	movs	r2, #255	; 0xff
 8005bf0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
  }
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c02:	b590      	push	{r4, r7, lr}
 8005c04:	b087      	sub	sp, #28
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	60f8      	str	r0, [r7, #12]
 8005c0a:	60b9      	str	r1, [r7, #8]
 8005c0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	7f1b      	ldrb	r3, [r3, #28]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d101      	bne.n	8005c1e <HAL_RTC_SetTime+0x1c>
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	e0aa      	b.n	8005d74 <HAL_RTC_SetTime+0x172>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2201      	movs	r2, #1
 8005c22:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2202      	movs	r2, #2
 8005c28:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d126      	bne.n	8005c7e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d102      	bne.n	8005c44 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	2200      	movs	r2, #0
 8005c42:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f000 fa3f 	bl	80060cc <RTC_ByteToBcd2>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	785b      	ldrb	r3, [r3, #1]
 8005c56:	4618      	mov	r0, r3
 8005c58:	f000 fa38 	bl	80060cc <RTC_ByteToBcd2>
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005c60:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	789b      	ldrb	r3, [r3, #2]
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 fa30 	bl	80060cc <RTC_ByteToBcd2>
 8005c6c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005c6e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	78db      	ldrb	r3, [r3, #3]
 8005c76:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	617b      	str	r3, [r7, #20]
 8005c7c:	e018      	b.n	8005cb0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d102      	bne.n	8005c92 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	785b      	ldrb	r3, [r3, #1]
 8005c9c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005c9e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005ca0:	68ba      	ldr	r2, [r7, #8]
 8005ca2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005ca4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	78db      	ldrb	r3, [r3, #3]
 8005caa:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005cac:	4313      	orrs	r3, r2
 8005cae:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	22ca      	movs	r2, #202	; 0xca
 8005cb6:	625a      	str	r2, [r3, #36]	; 0x24
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2253      	movs	r2, #83	; 0x53
 8005cbe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f000 f9d7 	bl	8006074 <RTC_EnterInitMode>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00b      	beq.n	8005ce4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	22ff      	movs	r2, #255	; 0xff
 8005cd2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2204      	movs	r2, #4
 8005cd8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e047      	b.n	8005d74 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005cee:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005cf2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	689a      	ldr	r2, [r3, #8]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005d02:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6899      	ldr	r1, [r3, #8]
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	68da      	ldr	r2, [r3, #12]
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	691b      	ldr	r3, [r3, #16]
 8005d12:	431a      	orrs	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	430a      	orrs	r2, r1
 8005d1a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68da      	ldr	r2, [r3, #12]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d2a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f003 0320 	and.w	r3, r3, #32
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d111      	bne.n	8005d5e <HAL_RTC_SetTime+0x15c>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	f000 f972 	bl	8006024 <HAL_RTC_WaitForSynchro>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00b      	beq.n	8005d5e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	22ff      	movs	r2, #255	; 0xff
 8005d4c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2204      	movs	r2, #4
 8005d52:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e00a      	b.n	8005d74 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	22ff      	movs	r2, #255	; 0xff
 8005d64:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005d72:	2300      	movs	r3, #0
  }
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	371c      	adds	r7, #28
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd90      	pop	{r4, r7, pc}

08005d7c <HAL_RTC_GetTime>:
  * @note   Call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values
  *         in the higher-order calendar shadow registers.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b086      	sub	sp, #24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005dae:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005db2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	0c1b      	lsrs	r3, r3, #16
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005dbe:	b2da      	uxtb	r2, r3
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	0a1b      	lsrs	r3, r3, #8
 8005dc8:	b2db      	uxtb	r3, r3
 8005dca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dce:	b2da      	uxtb	r2, r3
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	0c1b      	lsrs	r3, r3, #16
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dec:	b2da      	uxtb	r2, r3
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d11a      	bne.n	8005e2e <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f000 f983 	bl	8006108 <RTC_Bcd2ToByte>
 8005e02:	4603      	mov	r3, r0
 8005e04:	461a      	mov	r2, r3
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	785b      	ldrb	r3, [r3, #1]
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 f97a 	bl	8006108 <RTC_Bcd2ToByte>
 8005e14:	4603      	mov	r3, r0
 8005e16:	461a      	mov	r2, r3
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	789b      	ldrb	r3, [r3, #2]
 8005e20:	4618      	mov	r0, r3
 8005e22:	f000 f971 	bl	8006108 <RTC_Bcd2ToByte>
 8005e26:	4603      	mov	r3, r0
 8005e28:	461a      	mov	r2, r3
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3718      	adds	r7, #24
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e38:	b590      	push	{r4, r7, lr}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	60f8      	str	r0, [r7, #12]
 8005e40:	60b9      	str	r1, [r7, #8]
 8005e42:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005e44:	2300      	movs	r3, #0
 8005e46:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	7f1b      	ldrb	r3, [r3, #28]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d101      	bne.n	8005e54 <HAL_RTC_SetDate+0x1c>
 8005e50:	2302      	movs	r3, #2
 8005e52:	e094      	b.n	8005f7e <HAL_RTC_SetDate+0x146>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2201      	movs	r2, #1
 8005e58:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2202      	movs	r2, #2
 8005e5e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10e      	bne.n	8005e84 <HAL_RTC_SetDate+0x4c>
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	785b      	ldrb	r3, [r3, #1]
 8005e6a:	f003 0310 	and.w	r3, r3, #16
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d008      	beq.n	8005e84 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	785b      	ldrb	r3, [r3, #1]
 8005e76:	f023 0310 	bic.w	r3, r3, #16
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	330a      	adds	r3, #10
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d11c      	bne.n	8005ec4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	78db      	ldrb	r3, [r3, #3]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f000 f91c 	bl	80060cc <RTC_ByteToBcd2>
 8005e94:	4603      	mov	r3, r0
 8005e96:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	785b      	ldrb	r3, [r3, #1]
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f000 f915 	bl	80060cc <RTC_ByteToBcd2>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005ea6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	789b      	ldrb	r3, [r3, #2]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f000 f90d 	bl	80060cc <RTC_ByteToBcd2>
 8005eb2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005eb4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	617b      	str	r3, [r7, #20]
 8005ec2:	e00e      	b.n	8005ee2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	78db      	ldrb	r3, [r3, #3]
 8005ec8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	785b      	ldrb	r3, [r3, #1]
 8005ece:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005ed0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005ed2:	68ba      	ldr	r2, [r7, #8]
 8005ed4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005ed6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	22ca      	movs	r2, #202	; 0xca
 8005ee8:	625a      	str	r2, [r3, #36]	; 0x24
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2253      	movs	r2, #83	; 0x53
 8005ef0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 f8be 	bl	8006074 <RTC_EnterInitMode>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00b      	beq.n	8005f16 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	22ff      	movs	r2, #255	; 0xff
 8005f04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2204      	movs	r2, #4
 8005f0a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e033      	b.n	8005f7e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005f20:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005f24:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	68da      	ldr	r2, [r3, #12]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f34:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0U, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	f003 0320 	and.w	r3, r3, #32
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d111      	bne.n	8005f68 <HAL_RTC_SetDate+0x130>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 f86d 	bl	8006024 <HAL_RTC_WaitForSynchro>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d00b      	beq.n	8005f68 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	22ff      	movs	r2, #255	; 0xff
 8005f56:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2204      	movs	r2, #4
 8005f5c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e00a      	b.n	8005f7e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	22ff      	movs	r2, #255	; 0xff
 8005f6e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2201      	movs	r2, #1
 8005f74:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
  }
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	371c      	adds	r7, #28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd90      	pop	{r4, r7, pc}

08005f86 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN :  Binary data format
  *            @arg RTC_FORMAT_BCD :  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f86:	b580      	push	{r7, lr}
 8005f88:	b086      	sub	sp, #24
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	60f8      	str	r0, [r7, #12]
 8005f8e:	60b9      	str	r1, [r7, #8]
 8005f90:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005f92:	2300      	movs	r3, #0
 8005f94:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005fa0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005fa4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	0c1b      	lsrs	r3, r3, #16
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	0a1b      	lsrs	r3, r3, #8
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	f003 031f 	and.w	r3, r3, #31
 8005fba:	b2da      	uxtb	r2, r3
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	0b5b      	lsrs	r3, r3, #13
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	b2da      	uxtb	r2, r3
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d11a      	bne.n	800601a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	78db      	ldrb	r3, [r3, #3]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 f88d 	bl	8006108 <RTC_Bcd2ToByte>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	785b      	ldrb	r3, [r3, #1]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 f884 	bl	8006108 <RTC_Bcd2ToByte>
 8006000:	4603      	mov	r3, r0
 8006002:	461a      	mov	r2, r3
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	789b      	ldrb	r3, [r3, #2]
 800600c:	4618      	mov	r0, r3
 800600e:	f000 f87b 	bl	8006108 <RTC_Bcd2ToByte>
 8006012:	4603      	mov	r3, r0
 8006014:	461a      	mov	r2, r3
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3718      	adds	r7, #24
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800602c:	2300      	movs	r3, #0
 800602e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68da      	ldr	r2, [r3, #12]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800603e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006040:	f7fd fe1e 	bl	8003c80 <HAL_GetTick>
 8006044:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006046:	e009      	b.n	800605c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006048:	f7fd fe1a 	bl	8003c80 <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006056:	d901      	bls.n	800605c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e007      	b.n	800606c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f003 0320 	and.w	r3, r3, #32
 8006066:	2b00      	cmp	r3, #0
 8006068:	d0ee      	beq.n	8006048 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3710      	adds	r7, #16
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800607c:	2300      	movs	r3, #0
 800607e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800608a:	2b00      	cmp	r3, #0
 800608c:	d119      	bne.n	80060c2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f04f 32ff 	mov.w	r2, #4294967295
 8006096:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006098:	f7fd fdf2 	bl	8003c80 <HAL_GetTick>
 800609c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800609e:	e009      	b.n	80060b4 <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80060a0:	f7fd fdee 	bl	8003c80 <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060ae:	d901      	bls.n	80060b4 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	e007      	b.n	80060c4 <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d0ee      	beq.n	80060a0 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80060c2:	2300      	movs	r3, #0
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	4603      	mov	r3, r0
 80060d4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80060d6:	2300      	movs	r3, #0
 80060d8:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80060da:	e005      	b.n	80060e8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	3301      	adds	r3, #1
 80060e0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80060e2:	79fb      	ldrb	r3, [r7, #7]
 80060e4:	3b0a      	subs	r3, #10
 80060e6:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80060e8:	79fb      	ldrb	r3, [r7, #7]
 80060ea:	2b09      	cmp	r3, #9
 80060ec:	d8f6      	bhi.n	80060dc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	011b      	lsls	r3, r3, #4
 80060f4:	b2da      	uxtb	r2, r3
 80060f6:	79fb      	ldrb	r3, [r7, #7]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	b2db      	uxtb	r3, r3
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	4603      	mov	r3, r0
 8006110:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006112:	2300      	movs	r3, #0
 8006114:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8006116:	79fb      	ldrb	r3, [r7, #7]
 8006118:	091b      	lsrs	r3, r3, #4
 800611a:	b2db      	uxtb	r3, r3
 800611c:	461a      	mov	r2, r3
 800611e:	4613      	mov	r3, r2
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	4413      	add	r3, r2
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 8006128:	79fb      	ldrb	r3, [r7, #7]
 800612a:	f003 030f 	and.w	r3, r3, #15
 800612e:	b2da      	uxtb	r2, r3
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	4413      	add	r3, r2
 8006136:	b2db      	uxtb	r3, r3
}
 8006138:	4618      	mov	r0, r3
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <HAL_RTCEx_SetWakeUpTimer>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b086      	sub	sp, #24
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8006150:	2300      	movs	r3, #0
 8006152:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	7f1b      	ldrb	r3, [r3, #28]
 8006158:	2b01      	cmp	r3, #1
 800615a:	d101      	bne.n	8006160 <HAL_RTCEx_SetWakeUpTimer+0x1c>
 800615c:	2302      	movs	r3, #2
 800615e:	e081      	b.n	8006264 <HAL_RTCEx_SetWakeUpTimer+0x120>
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2201      	movs	r2, #1
 8006164:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2202      	movs	r2, #2
 800616a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	22ca      	movs	r2, #202	; 0xca
 8006172:	625a      	str	r2, [r3, #36]	; 0x24
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2253      	movs	r2, #83	; 0x53
 800617a:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006186:	2b00      	cmp	r3, #0
 8006188:	d01e      	beq.n	80061c8 <HAL_RTCEx_SetWakeUpTimer+0x84>
  {
    tickstart = HAL_GetTick();
 800618a:	f7fd fd79 	bl	8003c80 <HAL_GetTick>
 800618e:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
 8006190:	e013      	b.n	80061ba <HAL_RTCEx_SetWakeUpTimer+0x76>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006192:	f7fd fd75 	bl	8003c80 <HAL_GetTick>
 8006196:	4602      	mov	r2, r0
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061a0:	d90b      	bls.n	80061ba <HAL_RTCEx_SetWakeUpTimer+0x76>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	22ff      	movs	r2, #255	; 0xff
 80061a8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2203      	movs	r2, #3
 80061ae:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e054      	b.n	8006264 <HAL_RTCEx_SetWakeUpTimer+0x120>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET)
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	f003 0304 	and.w	r3, r3, #4
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1e4      	bne.n	8006192 <HAL_RTCEx_SetWakeUpTimer+0x4e>
      }
    }
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061d6:	609a      	str	r2, [r3, #8]

  tickstart = HAL_GetTick();
 80061d8:	f7fd fd52 	bl	8003c80 <HAL_GetTick>
 80061dc:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 80061de:	e013      	b.n	8006208 <HAL_RTCEx_SetWakeUpTimer+0xc4>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80061e0:	f7fd fd4e 	bl	8003c80 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061ee:	d90b      	bls.n	8006208 <HAL_RTCEx_SetWakeUpTimer+0xc4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	22ff      	movs	r2, #255	; 0xff
 80061f6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2203      	movs	r2, #3
 80061fc:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e02d      	b.n	8006264 <HAL_RTCEx_SetWakeUpTimer+0x120>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f003 0304 	and.w	r3, r3, #4
 8006212:	2b00      	cmp	r3, #0
 8006214:	d0e4      	beq.n	80061e0 <HAL_RTCEx_SetWakeUpTimer+0x9c>
    }
  }

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	689a      	ldr	r2, [r3, #8]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 0207 	bic.w	r2, r2, #7
 8006224:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6899      	ldr	r1, [r3, #8]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	430a      	orrs	r2, r1
 8006234:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	615a      	str	r2, [r3, #20]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689a      	ldr	r2, [r3, #8]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800624c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	22ff      	movs	r2, #255	; 0xff
 8006254:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2201      	movs	r2, #1
 800625a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006278:	2300      	movs	r3, #0
 800627a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	3350      	adds	r3, #80	; 0x50
 8006282:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	4413      	add	r3, r2
 800628c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	601a      	str	r2, [r3, #0]
}
 8006294:	bf00      	nop
 8006296:	371c      	adds	r7, #28
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b085      	sub	sp, #20
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80062aa:	2300      	movs	r3, #0
 80062ac:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	3350      	adds	r3, #80	; 0x50
 80062b4:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	4413      	add	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3714      	adds	r7, #20
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e09d      	b.n	800641e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d108      	bne.n	80062fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062f2:	d009      	beq.n	8006308 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	61da      	str	r2, [r3, #28]
 80062fa:	e005      	b.n	8006308 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2200      	movs	r2, #0
 8006306:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006314:	b2db      	uxtb	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d106      	bne.n	8006328 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f7fc fa58 	bl	80027d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2202      	movs	r2, #2
 800632c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800633e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	68db      	ldr	r3, [r3, #12]
 8006344:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006348:	d902      	bls.n	8006350 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800634a:	2300      	movs	r3, #0
 800634c:	60fb      	str	r3, [r7, #12]
 800634e:	e002      	b.n	8006356 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006350:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006354:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800635e:	d007      	beq.n	8006370 <HAL_SPI_Init+0xa0>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006368:	d002      	beq.n	8006370 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006380:	431a      	orrs	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	431a      	orrs	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	695b      	ldr	r3, [r3, #20]
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	431a      	orrs	r2, r3
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800639e:	431a      	orrs	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063a8:	431a      	orrs	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063b2:	ea42 0103 	orr.w	r1, r2, r3
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	430a      	orrs	r2, r1
 80063c4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	0c1b      	lsrs	r3, r3, #16
 80063cc:	f003 0204 	and.w	r2, r3, #4
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d4:	f003 0310 	and.w	r3, r3, #16
 80063d8:	431a      	orrs	r2, r3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063de:	f003 0308 	and.w	r3, r3, #8
 80063e2:	431a      	orrs	r2, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80063ec:	ea42 0103 	orr.w	r1, r2, r3
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	430a      	orrs	r2, r1
 80063fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	69da      	ldr	r2, [r3, #28]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800640c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2201      	movs	r2, #1
 8006418:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800641c:	2300      	movs	r3, #0
}
 800641e:	4618      	mov	r0, r3
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006426:	b580      	push	{r7, lr}
 8006428:	b088      	sub	sp, #32
 800642a:	af00      	add	r7, sp, #0
 800642c:	60f8      	str	r0, [r7, #12]
 800642e:	60b9      	str	r1, [r7, #8]
 8006430:	603b      	str	r3, [r7, #0]
 8006432:	4613      	mov	r3, r2
 8006434:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006436:	2300      	movs	r3, #0
 8006438:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006440:	2b01      	cmp	r3, #1
 8006442:	d101      	bne.n	8006448 <HAL_SPI_Transmit+0x22>
 8006444:	2302      	movs	r3, #2
 8006446:	e158      	b.n	80066fa <HAL_SPI_Transmit+0x2d4>
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006450:	f7fd fc16 	bl	8003c80 <HAL_GetTick>
 8006454:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006456:	88fb      	ldrh	r3, [r7, #6]
 8006458:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b01      	cmp	r3, #1
 8006464:	d002      	beq.n	800646c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006466:	2302      	movs	r3, #2
 8006468:	77fb      	strb	r3, [r7, #31]
    goto error;
 800646a:	e13d      	b.n	80066e8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d002      	beq.n	8006478 <HAL_SPI_Transmit+0x52>
 8006472:	88fb      	ldrh	r3, [r7, #6]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d102      	bne.n	800647e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006478:	2301      	movs	r3, #1
 800647a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800647c:	e134      	b.n	80066e8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2203      	movs	r2, #3
 8006482:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	68ba      	ldr	r2, [r7, #8]
 8006490:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	88fa      	ldrh	r2, [r7, #6]
 8006496:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	88fa      	ldrh	r2, [r7, #6]
 800649c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2200      	movs	r2, #0
 80064b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	2200      	movs	r2, #0
 80064b8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2200      	movs	r2, #0
 80064be:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064c8:	d10f      	bne.n	80064ea <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064e8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f4:	2b40      	cmp	r3, #64	; 0x40
 80064f6:	d007      	beq.n	8006508 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006506:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006510:	d94b      	bls.n	80065aa <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d002      	beq.n	8006520 <HAL_SPI_Transmit+0xfa>
 800651a:	8afb      	ldrh	r3, [r7, #22]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d13e      	bne.n	800659e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006524:	881a      	ldrh	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006530:	1c9a      	adds	r2, r3, #2
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800653a:	b29b      	uxth	r3, r3
 800653c:	3b01      	subs	r3, #1
 800653e:	b29a      	uxth	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006544:	e02b      	b.n	800659e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b02      	cmp	r3, #2
 8006552:	d112      	bne.n	800657a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006558:	881a      	ldrh	r2, [r3, #0]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	1c9a      	adds	r2, r3, #2
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800656e:	b29b      	uxth	r3, r3
 8006570:	3b01      	subs	r3, #1
 8006572:	b29a      	uxth	r2, r3
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006578:	e011      	b.n	800659e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800657a:	f7fd fb81 	bl	8003c80 <HAL_GetTick>
 800657e:	4602      	mov	r2, r0
 8006580:	69bb      	ldr	r3, [r7, #24]
 8006582:	1ad3      	subs	r3, r2, r3
 8006584:	683a      	ldr	r2, [r7, #0]
 8006586:	429a      	cmp	r2, r3
 8006588:	d803      	bhi.n	8006592 <HAL_SPI_Transmit+0x16c>
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006590:	d102      	bne.n	8006598 <HAL_SPI_Transmit+0x172>
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d102      	bne.n	800659e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800659c:	e0a4      	b.n	80066e8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1ce      	bne.n	8006546 <HAL_SPI_Transmit+0x120>
 80065a8:	e07c      	b.n	80066a4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d002      	beq.n	80065b8 <HAL_SPI_Transmit+0x192>
 80065b2:	8afb      	ldrh	r3, [r7, #22]
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d170      	bne.n	800669a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065bc:	b29b      	uxth	r3, r3
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d912      	bls.n	80065e8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c6:	881a      	ldrh	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d2:	1c9a      	adds	r2, r3, #2
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065dc:	b29b      	uxth	r3, r3
 80065de:	3b02      	subs	r3, #2
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80065e6:	e058      	b.n	800669a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	330c      	adds	r3, #12
 80065f2:	7812      	ldrb	r2, [r2, #0]
 80065f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fa:	1c5a      	adds	r2, r3, #1
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006604:	b29b      	uxth	r3, r3
 8006606:	3b01      	subs	r3, #1
 8006608:	b29a      	uxth	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800660e:	e044      	b.n	800669a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f003 0302 	and.w	r3, r3, #2
 800661a:	2b02      	cmp	r3, #2
 800661c:	d12b      	bne.n	8006676 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006622:	b29b      	uxth	r3, r3
 8006624:	2b01      	cmp	r3, #1
 8006626:	d912      	bls.n	800664e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662c:	881a      	ldrh	r2, [r3, #0]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006638:	1c9a      	adds	r2, r3, #2
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006642:	b29b      	uxth	r3, r3
 8006644:	3b02      	subs	r3, #2
 8006646:	b29a      	uxth	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800664c:	e025      	b.n	800669a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	330c      	adds	r3, #12
 8006658:	7812      	ldrb	r2, [r2, #0]
 800665a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	1c5a      	adds	r2, r3, #1
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006674:	e011      	b.n	800669a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006676:	f7fd fb03 	bl	8003c80 <HAL_GetTick>
 800667a:	4602      	mov	r2, r0
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	683a      	ldr	r2, [r7, #0]
 8006682:	429a      	cmp	r2, r3
 8006684:	d803      	bhi.n	800668e <HAL_SPI_Transmit+0x268>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668c:	d102      	bne.n	8006694 <HAL_SPI_Transmit+0x26e>
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d102      	bne.n	800669a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006698:	e026      	b.n	80066e8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800669e:	b29b      	uxth	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d1b5      	bne.n	8006610 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066a4:	69ba      	ldr	r2, [r7, #24]
 80066a6:	6839      	ldr	r1, [r7, #0]
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f000 fce3 	bl	8007074 <SPI_EndRxTxTransaction>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d002      	beq.n	80066ba <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2220      	movs	r2, #32
 80066b8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d10a      	bne.n	80066d8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066c2:	2300      	movs	r3, #0
 80066c4:	613b      	str	r3, [r7, #16]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	613b      	str	r3, [r7, #16]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	613b      	str	r3, [r7, #16]
 80066d6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	77fb      	strb	r3, [r7, #31]
 80066e4:	e000      	b.n	80066e8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80066e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80066f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3720      	adds	r7, #32
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b088      	sub	sp, #32
 8006706:	af02      	add	r7, sp, #8
 8006708:	60f8      	str	r0, [r7, #12]
 800670a:	60b9      	str	r1, [r7, #8]
 800670c:	603b      	str	r3, [r7, #0]
 800670e:	4613      	mov	r3, r2
 8006710:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006712:	2300      	movs	r3, #0
 8006714:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800671e:	d112      	bne.n	8006746 <HAL_SPI_Receive+0x44>
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d10e      	bne.n	8006746 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2204      	movs	r2, #4
 800672c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006730:	88fa      	ldrh	r2, [r7, #6]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	4613      	mov	r3, r2
 8006738:	68ba      	ldr	r2, [r7, #8]
 800673a:	68b9      	ldr	r1, [r7, #8]
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f000 f910 	bl	8006962 <HAL_SPI_TransmitReceive>
 8006742:	4603      	mov	r3, r0
 8006744:	e109      	b.n	800695a <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800674c:	2b01      	cmp	r3, #1
 800674e:	d101      	bne.n	8006754 <HAL_SPI_Receive+0x52>
 8006750:	2302      	movs	r3, #2
 8006752:	e102      	b.n	800695a <HAL_SPI_Receive+0x258>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800675c:	f7fd fa90 	bl	8003c80 <HAL_GetTick>
 8006760:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b01      	cmp	r3, #1
 800676c:	d002      	beq.n	8006774 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800676e:	2302      	movs	r3, #2
 8006770:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006772:	e0e9      	b.n	8006948 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d002      	beq.n	8006780 <HAL_SPI_Receive+0x7e>
 800677a:	88fb      	ldrh	r3, [r7, #6]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d102      	bne.n	8006786 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006784:	e0e0      	b.n	8006948 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2204      	movs	r2, #4
 800678a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	88fa      	ldrh	r2, [r7, #6]
 800679e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	88fa      	ldrh	r2, [r7, #6]
 80067a6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2200      	movs	r2, #0
 80067ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80067d0:	d908      	bls.n	80067e4 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80067e0:	605a      	str	r2, [r3, #4]
 80067e2:	e007      	b.n	80067f4 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685a      	ldr	r2, [r3, #4]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067f2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067fc:	d10f      	bne.n	800681e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800680c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800681c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006828:	2b40      	cmp	r3, #64	; 0x40
 800682a:	d007      	beq.n	800683c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800683a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006844:	d867      	bhi.n	8006916 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006846:	e030      	b.n	80068aa <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	f003 0301 	and.w	r3, r3, #1
 8006852:	2b01      	cmp	r3, #1
 8006854:	d117      	bne.n	8006886 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f103 020c 	add.w	r2, r3, #12
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006862:	7812      	ldrb	r2, [r2, #0]
 8006864:	b2d2      	uxtb	r2, r2
 8006866:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686c:	1c5a      	adds	r2, r3, #1
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006878:	b29b      	uxth	r3, r3
 800687a:	3b01      	subs	r3, #1
 800687c:	b29a      	uxth	r2, r3
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006884:	e011      	b.n	80068aa <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006886:	f7fd f9fb 	bl	8003c80 <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	429a      	cmp	r2, r3
 8006894:	d803      	bhi.n	800689e <HAL_SPI_Receive+0x19c>
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800689c:	d102      	bne.n	80068a4 <HAL_SPI_Receive+0x1a2>
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d102      	bne.n	80068aa <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80068a4:	2303      	movs	r3, #3
 80068a6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80068a8:	e04e      	b.n	8006948 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068b0:	b29b      	uxth	r3, r3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1c8      	bne.n	8006848 <HAL_SPI_Receive+0x146>
 80068b6:	e034      	b.n	8006922 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d115      	bne.n	80068f2 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d0:	b292      	uxth	r2, r2
 80068d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068d8:	1c9a      	adds	r2, r3, #2
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	3b01      	subs	r3, #1
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80068f0:	e011      	b.n	8006916 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068f2:	f7fd f9c5 	bl	8003c80 <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	683a      	ldr	r2, [r7, #0]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d803      	bhi.n	800690a <HAL_SPI_Receive+0x208>
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006908:	d102      	bne.n	8006910 <HAL_SPI_Receive+0x20e>
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d102      	bne.n	8006916 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006914:	e018      	b.n	8006948 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800691c:	b29b      	uxth	r3, r3
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1ca      	bne.n	80068b8 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006922:	693a      	ldr	r2, [r7, #16]
 8006924:	6839      	ldr	r1, [r7, #0]
 8006926:	68f8      	ldr	r0, [r7, #12]
 8006928:	f000 fb4c 	bl	8006fc4 <SPI_EndRxTransaction>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d002      	beq.n	8006938 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2220      	movs	r2, #32
 8006936:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800693c:	2b00      	cmp	r3, #0
 800693e:	d002      	beq.n	8006946 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	75fb      	strb	r3, [r7, #23]
 8006944:	e000      	b.n	8006948 <HAL_SPI_Receive+0x246>
  }

error :
 8006946:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006958:	7dfb      	ldrb	r3, [r7, #23]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3718      	adds	r7, #24
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b08a      	sub	sp, #40	; 0x28
 8006966:	af00      	add	r7, sp, #0
 8006968:	60f8      	str	r0, [r7, #12]
 800696a:	60b9      	str	r1, [r7, #8]
 800696c:	607a      	str	r2, [r7, #4]
 800696e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006970:	2301      	movs	r3, #1
 8006972:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006974:	2300      	movs	r3, #0
 8006976:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006980:	2b01      	cmp	r3, #1
 8006982:	d101      	bne.n	8006988 <HAL_SPI_TransmitReceive+0x26>
 8006984:	2302      	movs	r3, #2
 8006986:	e1fb      	b.n	8006d80 <HAL_SPI_TransmitReceive+0x41e>
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006990:	f7fd f976 	bl	8003c80 <HAL_GetTick>
 8006994:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800699c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80069a4:	887b      	ldrh	r3, [r7, #2]
 80069a6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80069a8:	887b      	ldrh	r3, [r7, #2]
 80069aa:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80069ac:	7efb      	ldrb	r3, [r7, #27]
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d00e      	beq.n	80069d0 <HAL_SPI_TransmitReceive+0x6e>
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069b8:	d106      	bne.n	80069c8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d102      	bne.n	80069c8 <HAL_SPI_TransmitReceive+0x66>
 80069c2:	7efb      	ldrb	r3, [r7, #27]
 80069c4:	2b04      	cmp	r3, #4
 80069c6:	d003      	beq.n	80069d0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80069c8:	2302      	movs	r3, #2
 80069ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80069ce:	e1cd      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d005      	beq.n	80069e2 <HAL_SPI_TransmitReceive+0x80>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d002      	beq.n	80069e2 <HAL_SPI_TransmitReceive+0x80>
 80069dc:	887b      	ldrh	r3, [r7, #2]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d103      	bne.n	80069ea <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80069e8:	e1c0      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	d003      	beq.n	80069fe <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2205      	movs	r2, #5
 80069fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	687a      	ldr	r2, [r7, #4]
 8006a08:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	887a      	ldrh	r2, [r7, #2]
 8006a0e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	887a      	ldrh	r2, [r7, #2]
 8006a16:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	887a      	ldrh	r2, [r7, #2]
 8006a24:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	887a      	ldrh	r2, [r7, #2]
 8006a2a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a40:	d802      	bhi.n	8006a48 <HAL_SPI_TransmitReceive+0xe6>
 8006a42:	8a3b      	ldrh	r3, [r7, #16]
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	d908      	bls.n	8006a5a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	685a      	ldr	r2, [r3, #4]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a56:	605a      	str	r2, [r3, #4]
 8006a58:	e007      	b.n	8006a6a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a68:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a74:	2b40      	cmp	r3, #64	; 0x40
 8006a76:	d007      	beq.n	8006a88 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a90:	d97c      	bls.n	8006b8c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d002      	beq.n	8006aa0 <HAL_SPI_TransmitReceive+0x13e>
 8006a9a:	8a7b      	ldrh	r3, [r7, #18]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d169      	bne.n	8006b74 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa4:	881a      	ldrh	r2, [r3, #0]
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ab0:	1c9a      	adds	r2, r3, #2
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	3b01      	subs	r3, #1
 8006abe:	b29a      	uxth	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ac4:	e056      	b.n	8006b74 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	689b      	ldr	r3, [r3, #8]
 8006acc:	f003 0302 	and.w	r3, r3, #2
 8006ad0:	2b02      	cmp	r3, #2
 8006ad2:	d11b      	bne.n	8006b0c <HAL_SPI_TransmitReceive+0x1aa>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d016      	beq.n	8006b0c <HAL_SPI_TransmitReceive+0x1aa>
 8006ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d113      	bne.n	8006b0c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae8:	881a      	ldrh	r2, [r3, #0]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af4:	1c9a      	adds	r2, r3, #2
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	3b01      	subs	r3, #1
 8006b02:	b29a      	uxth	r2, r3
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d11c      	bne.n	8006b54 <HAL_SPI_TransmitReceive+0x1f2>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d016      	beq.n	8006b54 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	68da      	ldr	r2, [r3, #12]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b30:	b292      	uxth	r2, r2
 8006b32:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b38:	1c9a      	adds	r2, r3, #2
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	3b01      	subs	r3, #1
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b50:	2301      	movs	r3, #1
 8006b52:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b54:	f7fd f894 	bl	8003c80 <HAL_GetTick>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	1ad3      	subs	r3, r2, r3
 8006b5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d807      	bhi.n	8006b74 <HAL_SPI_TransmitReceive+0x212>
 8006b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b6a:	d003      	beq.n	8006b74 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006b72:	e0fb      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1a3      	bne.n	8006ac6 <HAL_SPI_TransmitReceive+0x164>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d19d      	bne.n	8006ac6 <HAL_SPI_TransmitReceive+0x164>
 8006b8a:	e0df      	b.n	8006d4c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d003      	beq.n	8006b9c <HAL_SPI_TransmitReceive+0x23a>
 8006b94:	8a7b      	ldrh	r3, [r7, #18]
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	f040 80cb 	bne.w	8006d32 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	d912      	bls.n	8006bcc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006baa:	881a      	ldrh	r2, [r3, #0]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb6:	1c9a      	adds	r2, r3, #2
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	3b02      	subs	r3, #2
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bca:	e0b2      	b.n	8006d32 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	330c      	adds	r3, #12
 8006bd6:	7812      	ldrb	r2, [r2, #0]
 8006bd8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bde:	1c5a      	adds	r2, r3, #1
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	3b01      	subs	r3, #1
 8006bec:	b29a      	uxth	r2, r3
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bf2:	e09e      	b.n	8006d32 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	f003 0302 	and.w	r3, r3, #2
 8006bfe:	2b02      	cmp	r3, #2
 8006c00:	d134      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x30a>
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d02f      	beq.n	8006c6c <HAL_SPI_TransmitReceive+0x30a>
 8006c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d12c      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d912      	bls.n	8006c42 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c20:	881a      	ldrh	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2c:	1c9a      	adds	r2, r3, #2
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	3b02      	subs	r3, #2
 8006c3a:	b29a      	uxth	r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c40:	e012      	b.n	8006c68 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	330c      	adds	r3, #12
 8006c4c:	7812      	ldrb	r2, [r2, #0]
 8006c4e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f003 0301 	and.w	r3, r3, #1
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d148      	bne.n	8006d0c <HAL_SPI_TransmitReceive+0x3aa>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d042      	beq.n	8006d0c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d923      	bls.n	8006cda <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68da      	ldr	r2, [r3, #12]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9c:	b292      	uxth	r2, r2
 8006c9e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca4:	1c9a      	adds	r2, r3, #2
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3b02      	subs	r3, #2
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d81f      	bhi.n	8006d08 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685a      	ldr	r2, [r3, #4]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006cd6:	605a      	str	r2, [r3, #4]
 8006cd8:	e016      	b.n	8006d08 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f103 020c 	add.w	r2, r3, #12
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce6:	7812      	ldrb	r2, [r2, #0]
 8006ce8:	b2d2      	uxtb	r2, r2
 8006cea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cf0:	1c5a      	adds	r2, r3, #1
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	3b01      	subs	r3, #1
 8006d00:	b29a      	uxth	r2, r3
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006d0c:	f7fc ffb8 	bl	8003c80 <HAL_GetTick>
 8006d10:	4602      	mov	r2, r0
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d803      	bhi.n	8006d24 <HAL_SPI_TransmitReceive+0x3c2>
 8006d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d22:	d102      	bne.n	8006d2a <HAL_SPI_TransmitReceive+0x3c8>
 8006d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d103      	bne.n	8006d32 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006d30:	e01c      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f47f af5b 	bne.w	8006bf4 <HAL_SPI_TransmitReceive+0x292>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	f47f af54 	bne.w	8006bf4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d4c:	69fa      	ldr	r2, [r7, #28]
 8006d4e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 f98f 	bl	8007074 <SPI_EndRxTxTransaction>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d006      	beq.n	8006d6a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2220      	movs	r2, #32
 8006d66:	661a      	str	r2, [r3, #96]	; 0x60
 8006d68:	e000      	b.n	8006d6c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006d6a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006d7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3728      	adds	r7, #40	; 0x28
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b088      	sub	sp, #32
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	60f8      	str	r0, [r7, #12]
 8006d90:	60b9      	str	r1, [r7, #8]
 8006d92:	603b      	str	r3, [r7, #0]
 8006d94:	4613      	mov	r3, r2
 8006d96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d98:	f7fc ff72 	bl	8003c80 <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	1a9b      	subs	r3, r3, r2
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	4413      	add	r3, r2
 8006da6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006da8:	f7fc ff6a 	bl	8003c80 <HAL_GetTick>
 8006dac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006dae:	4b39      	ldr	r3, [pc, #228]	; (8006e94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	015b      	lsls	r3, r3, #5
 8006db4:	0d1b      	lsrs	r3, r3, #20
 8006db6:	69fa      	ldr	r2, [r7, #28]
 8006db8:	fb02 f303 	mul.w	r3, r2, r3
 8006dbc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dbe:	e054      	b.n	8006e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc6:	d050      	beq.n	8006e6a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006dc8:	f7fc ff5a 	bl	8003c80 <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	69fa      	ldr	r2, [r7, #28]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d902      	bls.n	8006dde <SPI_WaitFlagStateUntilTimeout+0x56>
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d13d      	bne.n	8006e5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006dec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006df6:	d111      	bne.n	8006e1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e00:	d004      	beq.n	8006e0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e0a:	d107      	bne.n	8006e1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e24:	d10f      	bne.n	8006e46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	681a      	ldr	r2, [r3, #0]
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e34:	601a      	str	r2, [r3, #0]
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	2200      	movs	r2, #0
 8006e52:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e017      	b.n	8006e8a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	3b01      	subs	r3, #1
 8006e68:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	689a      	ldr	r2, [r3, #8]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	4013      	ands	r3, r2
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	bf0c      	ite	eq
 8006e7a:	2301      	moveq	r3, #1
 8006e7c:	2300      	movne	r3, #0
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	461a      	mov	r2, r3
 8006e82:	79fb      	ldrb	r3, [r7, #7]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d19b      	bne.n	8006dc0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e88:	2300      	movs	r3, #0
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3720      	adds	r7, #32
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}
 8006e92:	bf00      	nop
 8006e94:	2000180c 	.word	0x2000180c

08006e98 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b08a      	sub	sp, #40	; 0x28
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
 8006ea4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006eaa:	f7fc fee9 	bl	8003c80 <HAL_GetTick>
 8006eae:	4602      	mov	r2, r0
 8006eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb2:	1a9b      	subs	r3, r3, r2
 8006eb4:	683a      	ldr	r2, [r7, #0]
 8006eb6:	4413      	add	r3, r2
 8006eb8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006eba:	f7fc fee1 	bl	8003c80 <HAL_GetTick>
 8006ebe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	330c      	adds	r3, #12
 8006ec6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006ec8:	4b3d      	ldr	r3, [pc, #244]	; (8006fc0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	4413      	add	r3, r2
 8006ed2:	00da      	lsls	r2, r3, #3
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	0d1b      	lsrs	r3, r3, #20
 8006ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eda:	fb02 f303 	mul.w	r3, r2, r3
 8006ede:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006ee0:	e060      	b.n	8006fa4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006ee8:	d107      	bne.n	8006efa <SPI_WaitFifoStateUntilTimeout+0x62>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d104      	bne.n	8006efa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006ef0:	69fb      	ldr	r3, [r7, #28]
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	b2db      	uxtb	r3, r3
 8006ef6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006ef8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f00:	d050      	beq.n	8006fa4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f02:	f7fc febd 	bl	8003c80 <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	6a3b      	ldr	r3, [r7, #32]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d902      	bls.n	8006f18 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d13d      	bne.n	8006f94 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	685a      	ldr	r2, [r3, #4]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006f26:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	685b      	ldr	r3, [r3, #4]
 8006f2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f30:	d111      	bne.n	8006f56 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	689b      	ldr	r3, [r3, #8]
 8006f36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f3a:	d004      	beq.n	8006f46 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f44:	d107      	bne.n	8006f56 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f54:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f5e:	d10f      	bne.n	8006f80 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	e010      	b.n	8006fb6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d101      	bne.n	8006f9e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	689a      	ldr	r2, [r3, #8]
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	4013      	ands	r3, r2
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d196      	bne.n	8006ee2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3728      	adds	r7, #40	; 0x28
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	2000180c 	.word	0x2000180c

08006fc4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b086      	sub	sp, #24
 8006fc8:	af02      	add	r7, sp, #8
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fd8:	d111      	bne.n	8006ffe <SPI_EndRxTransaction+0x3a>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fe2:	d004      	beq.n	8006fee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fec:	d107      	bne.n	8006ffe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ffc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	2200      	movs	r2, #0
 8007006:	2180      	movs	r1, #128	; 0x80
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f7ff febd 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d007      	beq.n	8007024 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007018:	f043 0220 	orr.w	r2, r3, #32
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007020:	2303      	movs	r3, #3
 8007022:	e023      	b.n	800706c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800702c:	d11d      	bne.n	800706a <SPI_EndRxTransaction+0xa6>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007036:	d004      	beq.n	8007042 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007040:	d113      	bne.n	800706a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	9300      	str	r3, [sp, #0]
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	2200      	movs	r2, #0
 800704a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f7ff ff22 	bl	8006e98 <SPI_WaitFifoStateUntilTimeout>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d007      	beq.n	800706a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800705e:	f043 0220 	orr.w	r2, r3, #32
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8007066:	2303      	movs	r3, #3
 8007068:	e000      	b.n	800706c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800706a:	2300      	movs	r3, #0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3710      	adds	r7, #16
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b086      	sub	sp, #24
 8007078:	af02      	add	r7, sp, #8
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	2200      	movs	r2, #0
 8007088:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f7ff ff03 	bl	8006e98 <SPI_WaitFifoStateUntilTimeout>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d007      	beq.n	80070a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800709c:	f043 0220 	orr.w	r2, r3, #32
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80070a4:	2303      	movs	r3, #3
 80070a6:	e027      	b.n	80070f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	9300      	str	r3, [sp, #0]
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	2200      	movs	r2, #0
 80070b0:	2180      	movs	r1, #128	; 0x80
 80070b2:	68f8      	ldr	r0, [r7, #12]
 80070b4:	f7ff fe68 	bl	8006d88 <SPI_WaitFlagStateUntilTimeout>
 80070b8:	4603      	mov	r3, r0
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d007      	beq.n	80070ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070c2:	f043 0220 	orr.w	r2, r3, #32
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e014      	b.n	80070f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f7ff fedc 	bl	8006e98 <SPI_WaitFifoStateUntilTimeout>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d007      	beq.n	80070f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070ea:	f043 0220 	orr.w	r2, r3, #32
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80070f2:	2303      	movs	r3, #3
 80070f4:	e000      	b.n	80070f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80070f6:	2300      	movs	r3, #0
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3710      	adds	r7, #16
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b082      	sub	sp, #8
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d101      	bne.n	8007112 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e049      	b.n	80071a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007118:	b2db      	uxtb	r3, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d106      	bne.n	800712c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7fb fbe8 	bl	80028fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2202      	movs	r2, #2
 8007130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	3304      	adds	r3, #4
 800713c:	4619      	mov	r1, r3
 800713e:	4610      	mov	r0, r2
 8007140:	f000 fba4 	bl	800788c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b082      	sub	sp, #8
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2202      	movs	r2, #2
 80071ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	6a1a      	ldr	r2, [r3, #32]
 80071c4:	f241 1311 	movw	r3, #4369	; 0x1111
 80071c8:	4013      	ands	r3, r2
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d10f      	bne.n	80071ee <HAL_TIM_Base_DeInit+0x40>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6a1a      	ldr	r2, [r3, #32]
 80071d4:	f240 4344 	movw	r3, #1092	; 0x444
 80071d8:	4013      	ands	r3, r2
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d107      	bne.n	80071ee <HAL_TIM_Base_DeInit+0x40>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f022 0201 	bic.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f7fb fbf4 	bl	80029dc <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2200      	movs	r2, #0
 8007258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
	...

08007268 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007268:	b480      	push	{r7}
 800726a:	b085      	sub	sp, #20
 800726c:	af00      	add	r7, sp, #0
 800726e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007276:	b2db      	uxtb	r3, r3
 8007278:	2b01      	cmp	r3, #1
 800727a:	d001      	beq.n	8007280 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e033      	b.n	80072e8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2202      	movs	r2, #2
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a19      	ldr	r2, [pc, #100]	; (80072f4 <HAL_TIM_Base_Start+0x8c>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d009      	beq.n	80072a6 <HAL_TIM_Base_Start+0x3e>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800729a:	d004      	beq.n	80072a6 <HAL_TIM_Base_Start+0x3e>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a15      	ldr	r2, [pc, #84]	; (80072f8 <HAL_TIM_Base_Start+0x90>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d115      	bne.n	80072d2 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	689a      	ldr	r2, [r3, #8]
 80072ac:	4b13      	ldr	r3, [pc, #76]	; (80072fc <HAL_TIM_Base_Start+0x94>)
 80072ae:	4013      	ands	r3, r2
 80072b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2b06      	cmp	r3, #6
 80072b6:	d015      	beq.n	80072e4 <HAL_TIM_Base_Start+0x7c>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072be:	d011      	beq.n	80072e4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f042 0201 	orr.w	r2, r2, #1
 80072ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d0:	e008      	b.n	80072e4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f042 0201 	orr.w	r2, r2, #1
 80072e0:	601a      	str	r2, [r3, #0]
 80072e2:	e000      	b.n	80072e6 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3714      	adds	r7, #20
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr
 80072f4:	40012c00 	.word	0x40012c00
 80072f8:	40014000 	.word	0x40014000
 80072fc:	00010007 	.word	0x00010007

08007300 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	6a1a      	ldr	r2, [r3, #32]
 800730e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007312:	4013      	ands	r3, r2
 8007314:	2b00      	cmp	r3, #0
 8007316:	d10f      	bne.n	8007338 <HAL_TIM_Base_Stop+0x38>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6a1a      	ldr	r2, [r3, #32]
 800731e:	f240 4344 	movw	r3, #1092	; 0x444
 8007322:	4013      	ands	r3, r2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d107      	bne.n	8007338 <HAL_TIM_Base_Stop+0x38>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 0201 	bic.w	r2, r2, #1
 8007336:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	370c      	adds	r7, #12
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
	...

08007350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b01      	cmp	r3, #1
 8007362:	d001      	beq.n	8007368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e03b      	b.n	80073e0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2202      	movs	r2, #2
 800736c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68da      	ldr	r2, [r3, #12]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f042 0201 	orr.w	r2, r2, #1
 800737e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a19      	ldr	r2, [pc, #100]	; (80073ec <HAL_TIM_Base_Start_IT+0x9c>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d009      	beq.n	800739e <HAL_TIM_Base_Start_IT+0x4e>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007392:	d004      	beq.n	800739e <HAL_TIM_Base_Start_IT+0x4e>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a15      	ldr	r2, [pc, #84]	; (80073f0 <HAL_TIM_Base_Start_IT+0xa0>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d115      	bne.n	80073ca <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	689a      	ldr	r2, [r3, #8]
 80073a4:	4b13      	ldr	r3, [pc, #76]	; (80073f4 <HAL_TIM_Base_Start_IT+0xa4>)
 80073a6:	4013      	ands	r3, r2
 80073a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2b06      	cmp	r3, #6
 80073ae:	d015      	beq.n	80073dc <HAL_TIM_Base_Start_IT+0x8c>
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073b6:	d011      	beq.n	80073dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	681a      	ldr	r2, [r3, #0]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f042 0201 	orr.w	r2, r2, #1
 80073c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073c8:	e008      	b.n	80073dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f042 0201 	orr.w	r2, r2, #1
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	e000      	b.n	80073de <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3714      	adds	r7, #20
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr
 80073ec:	40012c00 	.word	0x40012c00
 80073f0:	40014000 	.word	0x40014000
 80073f4:	00010007 	.word	0x00010007

080073f8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68da      	ldr	r2, [r3, #12]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f022 0201 	bic.w	r2, r2, #1
 800740e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	6a1a      	ldr	r2, [r3, #32]
 8007416:	f241 1311 	movw	r3, #4369	; 0x1111
 800741a:	4013      	ands	r3, r2
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10f      	bne.n	8007440 <HAL_TIM_Base_Stop_IT+0x48>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6a1a      	ldr	r2, [r3, #32]
 8007426:	f240 4344 	movw	r3, #1092	; 0x444
 800742a:	4013      	ands	r3, r2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d107      	bne.n	8007440 <HAL_TIM_Base_Stop_IT+0x48>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f022 0201 	bic.w	r2, r2, #1
 800743e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007448:	2300      	movs	r3, #0
}
 800744a:	4618      	mov	r0, r3
 800744c:	370c      	adds	r7, #12
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr

08007456 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007456:	b580      	push	{r7, lr}
 8007458:	b082      	sub	sp, #8
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	f003 0302 	and.w	r3, r3, #2
 8007468:	2b02      	cmp	r3, #2
 800746a:	d122      	bne.n	80074b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f003 0302 	and.w	r3, r3, #2
 8007476:	2b02      	cmp	r3, #2
 8007478:	d11b      	bne.n	80074b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f06f 0202 	mvn.w	r2, #2
 8007482:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	699b      	ldr	r3, [r3, #24]
 8007490:	f003 0303 	and.w	r3, r3, #3
 8007494:	2b00      	cmp	r3, #0
 8007496:	d003      	beq.n	80074a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 f9d8 	bl	800784e <HAL_TIM_IC_CaptureCallback>
 800749e:	e005      	b.n	80074ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 f9ca 	bl	800783a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 f9db 	bl	8007862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	f003 0304 	and.w	r3, r3, #4
 80074bc:	2b04      	cmp	r3, #4
 80074be:	d122      	bne.n	8007506 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	68db      	ldr	r3, [r3, #12]
 80074c6:	f003 0304 	and.w	r3, r3, #4
 80074ca:	2b04      	cmp	r3, #4
 80074cc:	d11b      	bne.n	8007506 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f06f 0204 	mvn.w	r2, #4
 80074d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2202      	movs	r2, #2
 80074dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	699b      	ldr	r3, [r3, #24]
 80074e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d003      	beq.n	80074f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f9ae 	bl	800784e <HAL_TIM_IC_CaptureCallback>
 80074f2:	e005      	b.n	8007500 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f000 f9a0 	bl	800783a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f000 f9b1 	bl	8007862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	f003 0308 	and.w	r3, r3, #8
 8007510:	2b08      	cmp	r3, #8
 8007512:	d122      	bne.n	800755a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	f003 0308 	and.w	r3, r3, #8
 800751e:	2b08      	cmp	r3, #8
 8007520:	d11b      	bne.n	800755a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f06f 0208 	mvn.w	r2, #8
 800752a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2204      	movs	r2, #4
 8007530:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	69db      	ldr	r3, [r3, #28]
 8007538:	f003 0303 	and.w	r3, r3, #3
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 f984 	bl	800784e <HAL_TIM_IC_CaptureCallback>
 8007546:	e005      	b.n	8007554 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 f976 	bl	800783a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f987 	bl	8007862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	f003 0310 	and.w	r3, r3, #16
 8007564:	2b10      	cmp	r3, #16
 8007566:	d122      	bne.n	80075ae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f003 0310 	and.w	r3, r3, #16
 8007572:	2b10      	cmp	r3, #16
 8007574:	d11b      	bne.n	80075ae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f06f 0210 	mvn.w	r2, #16
 800757e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2208      	movs	r2, #8
 8007584:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	69db      	ldr	r3, [r3, #28]
 800758c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f000 f95a 	bl	800784e <HAL_TIM_IC_CaptureCallback>
 800759a:	e005      	b.n	80075a8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 f94c 	bl	800783a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f95d 	bl	8007862 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	f003 0301 	and.w	r3, r3, #1
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d10e      	bne.n	80075da <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	68db      	ldr	r3, [r3, #12]
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d107      	bne.n	80075da <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f06f 0201 	mvn.w	r2, #1
 80075d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f000 f926 	bl	8007826 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075e4:	2b80      	cmp	r3, #128	; 0x80
 80075e6:	d10e      	bne.n	8007606 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075f2:	2b80      	cmp	r3, #128	; 0x80
 80075f4:	d107      	bne.n	8007606 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f000 fabb 	bl	8007b7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007614:	d10e      	bne.n	8007634 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007620:	2b80      	cmp	r3, #128	; 0x80
 8007622:	d107      	bne.n	8007634 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800762c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 faae 	bl	8007b90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800763e:	2b40      	cmp	r3, #64	; 0x40
 8007640:	d10e      	bne.n	8007660 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800764c:	2b40      	cmp	r3, #64	; 0x40
 800764e:	d107      	bne.n	8007660 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f90b 	bl	8007876 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	f003 0320 	and.w	r3, r3, #32
 800766a:	2b20      	cmp	r3, #32
 800766c:	d10e      	bne.n	800768c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	68db      	ldr	r3, [r3, #12]
 8007674:	f003 0320 	and.w	r3, r3, #32
 8007678:	2b20      	cmp	r3, #32
 800767a:	d107      	bne.n	800768c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f06f 0220 	mvn.w	r2, #32
 8007684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fa6e 	bl	8007b68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800768c:	bf00      	nop
 800768e:	3708      	adds	r7, #8
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
 800769c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800769e:	2300      	movs	r3, #0
 80076a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d101      	bne.n	80076b0 <HAL_TIM_ConfigClockSource+0x1c>
 80076ac:	2302      	movs	r3, #2
 80076ae:	e0b6      	b.n	800781e <HAL_TIM_ConfigClockSource+0x18a>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2202      	movs	r2, #2
 80076bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80076d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076da:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68ba      	ldr	r2, [r7, #8]
 80076e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076ec:	d03e      	beq.n	800776c <HAL_TIM_ConfigClockSource+0xd8>
 80076ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076f2:	f200 8087 	bhi.w	8007804 <HAL_TIM_ConfigClockSource+0x170>
 80076f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076fa:	f000 8086 	beq.w	800780a <HAL_TIM_ConfigClockSource+0x176>
 80076fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007702:	d87f      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
 8007704:	2b70      	cmp	r3, #112	; 0x70
 8007706:	d01a      	beq.n	800773e <HAL_TIM_ConfigClockSource+0xaa>
 8007708:	2b70      	cmp	r3, #112	; 0x70
 800770a:	d87b      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
 800770c:	2b60      	cmp	r3, #96	; 0x60
 800770e:	d050      	beq.n	80077b2 <HAL_TIM_ConfigClockSource+0x11e>
 8007710:	2b60      	cmp	r3, #96	; 0x60
 8007712:	d877      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
 8007714:	2b50      	cmp	r3, #80	; 0x50
 8007716:	d03c      	beq.n	8007792 <HAL_TIM_ConfigClockSource+0xfe>
 8007718:	2b50      	cmp	r3, #80	; 0x50
 800771a:	d873      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
 800771c:	2b40      	cmp	r3, #64	; 0x40
 800771e:	d058      	beq.n	80077d2 <HAL_TIM_ConfigClockSource+0x13e>
 8007720:	2b40      	cmp	r3, #64	; 0x40
 8007722:	d86f      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
 8007724:	2b30      	cmp	r3, #48	; 0x30
 8007726:	d064      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x15e>
 8007728:	2b30      	cmp	r3, #48	; 0x30
 800772a:	d86b      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
 800772c:	2b20      	cmp	r3, #32
 800772e:	d060      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x15e>
 8007730:	2b20      	cmp	r3, #32
 8007732:	d867      	bhi.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
 8007734:	2b00      	cmp	r3, #0
 8007736:	d05c      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x15e>
 8007738:	2b10      	cmp	r3, #16
 800773a:	d05a      	beq.n	80077f2 <HAL_TIM_ConfigClockSource+0x15e>
 800773c:	e062      	b.n	8007804 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6818      	ldr	r0, [r3, #0]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	6899      	ldr	r1, [r3, #8]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	685a      	ldr	r2, [r3, #4]
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	f000 f985 	bl	8007a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007760:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	609a      	str	r2, [r3, #8]
      break;
 800776a:	e04f      	b.n	800780c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6818      	ldr	r0, [r3, #0]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	6899      	ldr	r1, [r3, #8]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	685a      	ldr	r2, [r3, #4]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	f000 f96e 	bl	8007a5c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689a      	ldr	r2, [r3, #8]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800778e:	609a      	str	r2, [r3, #8]
      break;
 8007790:	e03c      	b.n	800780c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6818      	ldr	r0, [r3, #0]
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	6859      	ldr	r1, [r3, #4]
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	461a      	mov	r2, r3
 80077a0:	f000 f8e2 	bl	8007968 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2150      	movs	r1, #80	; 0x50
 80077aa:	4618      	mov	r0, r3
 80077ac:	f000 f93b 	bl	8007a26 <TIM_ITRx_SetConfig>
      break;
 80077b0:	e02c      	b.n	800780c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	6859      	ldr	r1, [r3, #4]
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	461a      	mov	r2, r3
 80077c0:	f000 f901 	bl	80079c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2160      	movs	r1, #96	; 0x60
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 f92b 	bl	8007a26 <TIM_ITRx_SetConfig>
      break;
 80077d0:	e01c      	b.n	800780c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6818      	ldr	r0, [r3, #0]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	6859      	ldr	r1, [r3, #4]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	68db      	ldr	r3, [r3, #12]
 80077de:	461a      	mov	r2, r3
 80077e0:	f000 f8c2 	bl	8007968 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2140      	movs	r1, #64	; 0x40
 80077ea:	4618      	mov	r0, r3
 80077ec:	f000 f91b 	bl	8007a26 <TIM_ITRx_SetConfig>
      break;
 80077f0:	e00c      	b.n	800780c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4619      	mov	r1, r3
 80077fc:	4610      	mov	r0, r2
 80077fe:	f000 f912 	bl	8007a26 <TIM_ITRx_SetConfig>
      break;
 8007802:	e003      	b.n	800780c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	73fb      	strb	r3, [r7, #15]
      break;
 8007808:	e000      	b.n	800780c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800780a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2200      	movs	r2, #0
 8007818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800781c:	7bfb      	ldrb	r3, [r7, #15]
}
 800781e:	4618      	mov	r0, r3
 8007820:	3710      	adds	r7, #16
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}

08007826 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007826:	b480      	push	{r7}
 8007828:	b083      	sub	sp, #12
 800782a:	af00      	add	r7, sp, #0
 800782c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800782e:	bf00      	nop
 8007830:	370c      	adds	r7, #12
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr

0800783a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800783a:	b480      	push	{r7}
 800783c:	b083      	sub	sp, #12
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007842:	bf00      	nop
 8007844:	370c      	adds	r7, #12
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr

0800784e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800784e:	b480      	push	{r7}
 8007850:	b083      	sub	sp, #12
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007856:	bf00      	nop
 8007858:	370c      	adds	r7, #12
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr

08007862 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007862:	b480      	push	{r7}
 8007864:	b083      	sub	sp, #12
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800786a:	bf00      	nop
 800786c:	370c      	adds	r7, #12
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr

08007876 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007876:	b480      	push	{r7}
 8007878:	b083      	sub	sp, #12
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800787e:	bf00      	nop
 8007880:	370c      	adds	r7, #12
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr
	...

0800788c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a2e      	ldr	r2, [pc, #184]	; (8007958 <TIM_Base_SetConfig+0xcc>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d003      	beq.n	80078ac <TIM_Base_SetConfig+0x20>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078aa:	d108      	bne.n	80078be <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	68fa      	ldr	r2, [r7, #12]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a25      	ldr	r2, [pc, #148]	; (8007958 <TIM_Base_SetConfig+0xcc>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d00f      	beq.n	80078e6 <TIM_Base_SetConfig+0x5a>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078cc:	d00b      	beq.n	80078e6 <TIM_Base_SetConfig+0x5a>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a22      	ldr	r2, [pc, #136]	; (800795c <TIM_Base_SetConfig+0xd0>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d007      	beq.n	80078e6 <TIM_Base_SetConfig+0x5a>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a21      	ldr	r2, [pc, #132]	; (8007960 <TIM_Base_SetConfig+0xd4>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d003      	beq.n	80078e6 <TIM_Base_SetConfig+0x5a>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a20      	ldr	r2, [pc, #128]	; (8007964 <TIM_Base_SetConfig+0xd8>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d108      	bne.n	80078f8 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	68fa      	ldr	r2, [r7, #12]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	695b      	ldr	r3, [r3, #20]
 8007902:	4313      	orrs	r3, r2
 8007904:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	68fa      	ldr	r2, [r7, #12]
 800790a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	689a      	ldr	r2, [r3, #8]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a0e      	ldr	r2, [pc, #56]	; (8007958 <TIM_Base_SetConfig+0xcc>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d00b      	beq.n	800793c <TIM_Base_SetConfig+0xb0>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a0d      	ldr	r2, [pc, #52]	; (800795c <TIM_Base_SetConfig+0xd0>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d007      	beq.n	800793c <TIM_Base_SetConfig+0xb0>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a0c      	ldr	r2, [pc, #48]	; (8007960 <TIM_Base_SetConfig+0xd4>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d003      	beq.n	800793c <TIM_Base_SetConfig+0xb0>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4a0b      	ldr	r2, [pc, #44]	; (8007964 <TIM_Base_SetConfig+0xd8>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d103      	bne.n	8007944 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	691a      	ldr	r2, [r3, #16]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2201      	movs	r2, #1
 8007948:	615a      	str	r2, [r3, #20]
}
 800794a:	bf00      	nop
 800794c:	3714      	adds	r7, #20
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr
 8007956:	bf00      	nop
 8007958:	40012c00 	.word	0x40012c00
 800795c:	40014000 	.word	0x40014000
 8007960:	40014400 	.word	0x40014400
 8007964:	40014800 	.word	0x40014800

08007968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6a1b      	ldr	r3, [r3, #32]
 8007978:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	f023 0201 	bic.w	r2, r3, #1
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	699b      	ldr	r3, [r3, #24]
 800798a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007992:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	011b      	lsls	r3, r3, #4
 8007998:	693a      	ldr	r2, [r7, #16]
 800799a:	4313      	orrs	r3, r2
 800799c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800799e:	697b      	ldr	r3, [r7, #20]
 80079a0:	f023 030a 	bic.w	r3, r3, #10
 80079a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079a6:	697a      	ldr	r2, [r7, #20]
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	697a      	ldr	r2, [r7, #20]
 80079b8:	621a      	str	r2, [r3, #32]
}
 80079ba:	bf00      	nop
 80079bc:	371c      	adds	r7, #28
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079c6:	b480      	push	{r7}
 80079c8:	b087      	sub	sp, #28
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6a1b      	ldr	r3, [r3, #32]
 80079d6:	f023 0210 	bic.w	r2, r3, #16
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	699b      	ldr	r3, [r3, #24]
 80079e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6a1b      	ldr	r3, [r3, #32]
 80079e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079ea:	697b      	ldr	r3, [r7, #20]
 80079ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	031b      	lsls	r3, r3, #12
 80079f6:	697a      	ldr	r2, [r7, #20]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a02:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	011b      	lsls	r3, r3, #4
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	697a      	ldr	r2, [r7, #20]
 8007a12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	621a      	str	r2, [r3, #32]
}
 8007a1a:	bf00      	nop
 8007a1c:	371c      	adds	r7, #28
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr

08007a26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a26:	b480      	push	{r7}
 8007a28:	b085      	sub	sp, #20
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
 8007a2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a3e:	683a      	ldr	r2, [r7, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	4313      	orrs	r3, r2
 8007a44:	f043 0307 	orr.w	r3, r3, #7
 8007a48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	68fa      	ldr	r2, [r7, #12]
 8007a4e:	609a      	str	r2, [r3, #8]
}
 8007a50:	bf00      	nop
 8007a52:	3714      	adds	r7, #20
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr

08007a5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	b087      	sub	sp, #28
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
 8007a68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	689b      	ldr	r3, [r3, #8]
 8007a6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	021a      	lsls	r2, r3, #8
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	697a      	ldr	r2, [r7, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	609a      	str	r2, [r3, #8]
}
 8007a90:	bf00      	nop
 8007a92:	371c      	adds	r7, #28
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b085      	sub	sp, #20
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
 8007aa4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d101      	bne.n	8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	e04f      	b.n	8007b54 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a21      	ldr	r2, [pc, #132]	; (8007b60 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d108      	bne.n	8007af0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ae4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007af6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	4313      	orrs	r3, r2
 8007b00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	68fa      	ldr	r2, [r7, #12]
 8007b08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	4a14      	ldr	r2, [pc, #80]	; (8007b60 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d009      	beq.n	8007b28 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b1c:	d004      	beq.n	8007b28 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4a10      	ldr	r2, [pc, #64]	; (8007b64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d10c      	bne.n	8007b42 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68ba      	ldr	r2, [r7, #8]
 8007b40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3714      	adds	r7, #20
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr
 8007b60:	40012c00 	.word	0x40012c00
 8007b64:	40014000 	.word	0x40014000

08007b68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr

08007b90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b083      	sub	sp, #12
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007b98:	bf00      	nop
 8007b9a:	370c      	adds	r7, #12
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr

08007ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e040      	b.n	8007c38 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d106      	bne.n	8007bcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f7fa ff50 	bl	8002a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2224      	movs	r2, #36	; 0x24
 8007bd0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 0201 	bic.w	r2, r2, #1
 8007be0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 f82c 	bl	8007c40 <UART_SetConfig>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d101      	bne.n	8007bf2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e022      	b.n	8007c38 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d002      	beq.n	8007c00 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f000 f956 	bl	8007eac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	685a      	ldr	r2, [r3, #4]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	689a      	ldr	r2, [r3, #8]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f042 0201 	orr.w	r2, r2, #1
 8007c2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 f9dd 	bl	8007ff0 <UART_CheckIdleState>
 8007c36:	4603      	mov	r3, r0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3708      	adds	r7, #8
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	689a      	ldr	r2, [r3, #8]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	431a      	orrs	r2, r3
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	695b      	ldr	r3, [r3, #20]
 8007c5a:	431a      	orrs	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	69db      	ldr	r3, [r3, #28]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	681a      	ldr	r2, [r3, #0]
 8007c6a:	4b8a      	ldr	r3, [pc, #552]	; (8007e94 <UART_SetConfig+0x254>)
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	6812      	ldr	r2, [r2, #0]
 8007c72:	6979      	ldr	r1, [r7, #20]
 8007c74:	430b      	orrs	r3, r1
 8007c76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	68da      	ldr	r2, [r3, #12]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	430a      	orrs	r2, r1
 8007c8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	699b      	ldr	r3, [r3, #24]
 8007c92:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6a1b      	ldr	r3, [r3, #32]
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	697a      	ldr	r2, [r7, #20]
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a78      	ldr	r2, [pc, #480]	; (8007e98 <UART_SetConfig+0x258>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d120      	bne.n	8007cfe <UART_SetConfig+0xbe>
 8007cbc:	4b77      	ldr	r3, [pc, #476]	; (8007e9c <UART_SetConfig+0x25c>)
 8007cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cc0:	f003 0303 	and.w	r3, r3, #3
 8007cc4:	2b03      	cmp	r3, #3
 8007cc6:	d817      	bhi.n	8007cf8 <UART_SetConfig+0xb8>
 8007cc8:	a201      	add	r2, pc, #4	; (adr r2, 8007cd0 <UART_SetConfig+0x90>)
 8007cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cce:	bf00      	nop
 8007cd0:	08007ce1 	.word	0x08007ce1
 8007cd4:	08007ced 	.word	0x08007ced
 8007cd8:	08007cf3 	.word	0x08007cf3
 8007cdc:	08007ce7 	.word	0x08007ce7
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	77fb      	strb	r3, [r7, #31]
 8007ce4:	e01d      	b.n	8007d22 <UART_SetConfig+0xe2>
 8007ce6:	2302      	movs	r3, #2
 8007ce8:	77fb      	strb	r3, [r7, #31]
 8007cea:	e01a      	b.n	8007d22 <UART_SetConfig+0xe2>
 8007cec:	2304      	movs	r3, #4
 8007cee:	77fb      	strb	r3, [r7, #31]
 8007cf0:	e017      	b.n	8007d22 <UART_SetConfig+0xe2>
 8007cf2:	2308      	movs	r3, #8
 8007cf4:	77fb      	strb	r3, [r7, #31]
 8007cf6:	e014      	b.n	8007d22 <UART_SetConfig+0xe2>
 8007cf8:	2310      	movs	r3, #16
 8007cfa:	77fb      	strb	r3, [r7, #31]
 8007cfc:	e011      	b.n	8007d22 <UART_SetConfig+0xe2>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a67      	ldr	r2, [pc, #412]	; (8007ea0 <UART_SetConfig+0x260>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d102      	bne.n	8007d0e <UART_SetConfig+0xce>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	77fb      	strb	r3, [r7, #31]
 8007d0c:	e009      	b.n	8007d22 <UART_SetConfig+0xe2>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	4a64      	ldr	r2, [pc, #400]	; (8007ea4 <UART_SetConfig+0x264>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d102      	bne.n	8007d1e <UART_SetConfig+0xde>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	77fb      	strb	r3, [r7, #31]
 8007d1c:	e001      	b.n	8007d22 <UART_SetConfig+0xe2>
 8007d1e:	2310      	movs	r3, #16
 8007d20:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	69db      	ldr	r3, [r3, #28]
 8007d26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d2a:	d15b      	bne.n	8007de4 <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8007d2c:	7ffb      	ldrb	r3, [r7, #31]
 8007d2e:	2b08      	cmp	r3, #8
 8007d30:	d827      	bhi.n	8007d82 <UART_SetConfig+0x142>
 8007d32:	a201      	add	r2, pc, #4	; (adr r2, 8007d38 <UART_SetConfig+0xf8>)
 8007d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d38:	08007d5d 	.word	0x08007d5d
 8007d3c:	08007d65 	.word	0x08007d65
 8007d40:	08007d6d 	.word	0x08007d6d
 8007d44:	08007d83 	.word	0x08007d83
 8007d48:	08007d73 	.word	0x08007d73
 8007d4c:	08007d83 	.word	0x08007d83
 8007d50:	08007d83 	.word	0x08007d83
 8007d54:	08007d83 	.word	0x08007d83
 8007d58:	08007d7b 	.word	0x08007d7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d5c:	f7fd fcf8 	bl	8005750 <HAL_RCC_GetPCLK1Freq>
 8007d60:	61b8      	str	r0, [r7, #24]
        break;
 8007d62:	e013      	b.n	8007d8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d64:	f7fd fd16 	bl	8005794 <HAL_RCC_GetPCLK2Freq>
 8007d68:	61b8      	str	r0, [r7, #24]
        break;
 8007d6a:	e00f      	b.n	8007d8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d6c:	4b4e      	ldr	r3, [pc, #312]	; (8007ea8 <UART_SetConfig+0x268>)
 8007d6e:	61bb      	str	r3, [r7, #24]
        break;
 8007d70:	e00c      	b.n	8007d8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d72:	f7fd fc75 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 8007d76:	61b8      	str	r0, [r7, #24]
        break;
 8007d78:	e008      	b.n	8007d8c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d7e:	61bb      	str	r3, [r7, #24]
        break;
 8007d80:	e004      	b.n	8007d8c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	77bb      	strb	r3, [r7, #30]
        break;
 8007d8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d074      	beq.n	8007e7c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	005a      	lsls	r2, r3, #1
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	085b      	lsrs	r3, r3, #1
 8007d9c:	441a      	add	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	2b0f      	cmp	r3, #15
 8007dae:	d916      	bls.n	8007dde <UART_SetConfig+0x19e>
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007db6:	d212      	bcs.n	8007dde <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	f023 030f 	bic.w	r3, r3, #15
 8007dc0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	085b      	lsrs	r3, r3, #1
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	f003 0307 	and.w	r3, r3, #7
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	89fb      	ldrh	r3, [r7, #14]
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	89fa      	ldrh	r2, [r7, #14]
 8007dda:	60da      	str	r2, [r3, #12]
 8007ddc:	e04e      	b.n	8007e7c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	77bb      	strb	r3, [r7, #30]
 8007de2:	e04b      	b.n	8007e7c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007de4:	7ffb      	ldrb	r3, [r7, #31]
 8007de6:	2b08      	cmp	r3, #8
 8007de8:	d827      	bhi.n	8007e3a <UART_SetConfig+0x1fa>
 8007dea:	a201      	add	r2, pc, #4	; (adr r2, 8007df0 <UART_SetConfig+0x1b0>)
 8007dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007df0:	08007e15 	.word	0x08007e15
 8007df4:	08007e1d 	.word	0x08007e1d
 8007df8:	08007e25 	.word	0x08007e25
 8007dfc:	08007e3b 	.word	0x08007e3b
 8007e00:	08007e2b 	.word	0x08007e2b
 8007e04:	08007e3b 	.word	0x08007e3b
 8007e08:	08007e3b 	.word	0x08007e3b
 8007e0c:	08007e3b 	.word	0x08007e3b
 8007e10:	08007e33 	.word	0x08007e33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e14:	f7fd fc9c 	bl	8005750 <HAL_RCC_GetPCLK1Freq>
 8007e18:	61b8      	str	r0, [r7, #24]
        break;
 8007e1a:	e013      	b.n	8007e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e1c:	f7fd fcba 	bl	8005794 <HAL_RCC_GetPCLK2Freq>
 8007e20:	61b8      	str	r0, [r7, #24]
        break;
 8007e22:	e00f      	b.n	8007e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e24:	4b20      	ldr	r3, [pc, #128]	; (8007ea8 <UART_SetConfig+0x268>)
 8007e26:	61bb      	str	r3, [r7, #24]
        break;
 8007e28:	e00c      	b.n	8007e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e2a:	f7fd fc19 	bl	8005660 <HAL_RCC_GetSysClockFreq>
 8007e2e:	61b8      	str	r0, [r7, #24]
        break;
 8007e30:	e008      	b.n	8007e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e36:	61bb      	str	r3, [r7, #24]
        break;
 8007e38:	e004      	b.n	8007e44 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	77bb      	strb	r3, [r7, #30]
        break;
 8007e42:	bf00      	nop
    }

    if (pclk != 0U)
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d018      	beq.n	8007e7c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	085a      	lsrs	r2, r3, #1
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	441a      	add	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	2b0f      	cmp	r3, #15
 8007e64:	d908      	bls.n	8007e78 <UART_SetConfig+0x238>
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e6c:	d204      	bcs.n	8007e78 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	693a      	ldr	r2, [r7, #16]
 8007e74:	60da      	str	r2, [r3, #12]
 8007e76:	e001      	b.n	8007e7c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2200      	movs	r2, #0
 8007e86:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007e88:	7fbb      	ldrb	r3, [r7, #30]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3720      	adds	r7, #32
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
 8007e92:	bf00      	nop
 8007e94:	efff69f3 	.word	0xefff69f3
 8007e98:	40013800 	.word	0x40013800
 8007e9c:	40021000 	.word	0x40021000
 8007ea0:	40004400 	.word	0x40004400
 8007ea4:	40004800 	.word	0x40004800
 8007ea8:	007a1200 	.word	0x007a1200

08007eac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb8:	f003 0301 	and.w	r3, r3, #1
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00a      	beq.n	8007ed6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	430a      	orrs	r2, r1
 8007ed4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00a      	beq.n	8007ef8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efc:	f003 0304 	and.w	r3, r3, #4
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00a      	beq.n	8007f1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1e:	f003 0308 	and.w	r3, r3, #8
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00a      	beq.n	8007f3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	430a      	orrs	r2, r1
 8007f3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f40:	f003 0310 	and.w	r3, r3, #16
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00a      	beq.n	8007f5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	430a      	orrs	r2, r1
 8007f5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f62:	f003 0320 	and.w	r3, r3, #32
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00a      	beq.n	8007f80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	430a      	orrs	r2, r1
 8007f7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d01a      	beq.n	8007fc2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007faa:	d10a      	bne.n	8007fc2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00a      	beq.n	8007fe4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	430a      	orrs	r2, r1
 8007fe2:	605a      	str	r2, [r3, #4]
  }
}
 8007fe4:	bf00      	nop
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af02      	add	r7, sp, #8
 8007ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008000:	f7fb fe3e 	bl	8003c80 <HAL_GetTick>
 8008004:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 0308 	and.w	r3, r3, #8
 8008010:	2b08      	cmp	r3, #8
 8008012:	d10e      	bne.n	8008032 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008014:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2200      	movs	r2, #0
 800801e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 f82d 	bl	8008082 <UART_WaitOnFlagUntilTimeout>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d001      	beq.n	8008032 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	e023      	b.n	800807a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f003 0304 	and.w	r3, r3, #4
 800803c:	2b04      	cmp	r3, #4
 800803e:	d10e      	bne.n	800805e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008040:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 f817 	bl	8008082 <UART_WaitOnFlagUntilTimeout>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800805a:	2303      	movs	r3, #3
 800805c:	e00d      	b.n	800807a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2220      	movs	r2, #32
 8008062:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2220      	movs	r2, #32
 8008068:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	3710      	adds	r7, #16
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}

08008082 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008082:	b580      	push	{r7, lr}
 8008084:	b09c      	sub	sp, #112	; 0x70
 8008086:	af00      	add	r7, sp, #0
 8008088:	60f8      	str	r0, [r7, #12]
 800808a:	60b9      	str	r1, [r7, #8]
 800808c:	603b      	str	r3, [r7, #0]
 800808e:	4613      	mov	r3, r2
 8008090:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008092:	e0a5      	b.n	80081e0 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008094:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800809a:	f000 80a1 	beq.w	80081e0 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800809e:	f7fb fdef 	bl	8003c80 <HAL_GetTick>
 80080a2:	4602      	mov	r2, r0
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d302      	bcc.n	80080b4 <UART_WaitOnFlagUntilTimeout+0x32>
 80080ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d13e      	bne.n	8008132 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080bc:	e853 3f00 	ldrex	r3, [r3]
 80080c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80080c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080c4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080c8:	667b      	str	r3, [r7, #100]	; 0x64
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	461a      	mov	r2, r3
 80080d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080d4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080d8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080da:	e841 2300 	strex	r3, r2, [r1]
 80080de:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80080e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1e6      	bne.n	80080b4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3308      	adds	r3, #8
 80080ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080f0:	e853 3f00 	ldrex	r3, [r3]
 80080f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f8:	f023 0301 	bic.w	r3, r3, #1
 80080fc:	663b      	str	r3, [r7, #96]	; 0x60
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	3308      	adds	r3, #8
 8008104:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008106:	64ba      	str	r2, [r7, #72]	; 0x48
 8008108:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800810a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800810c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800810e:	e841 2300 	strex	r3, r2, [r1]
 8008112:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008114:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1e5      	bne.n	80080e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2220      	movs	r2, #32
 800811e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2220      	movs	r2, #32
 8008124:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	e067      	b.n	8008202 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f003 0304 	and.w	r3, r3, #4
 800813c:	2b00      	cmp	r3, #0
 800813e:	d04f      	beq.n	80081e0 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	69db      	ldr	r3, [r3, #28]
 8008146:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800814a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800814e:	d147      	bne.n	80081e0 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008158:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008162:	e853 3f00 	ldrex	r3, [r3]
 8008166:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800816a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800816e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	461a      	mov	r2, r3
 8008176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008178:	637b      	str	r3, [r7, #52]	; 0x34
 800817a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800817e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008180:	e841 2300 	strex	r3, r2, [r1]
 8008184:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008188:	2b00      	cmp	r3, #0
 800818a:	d1e6      	bne.n	800815a <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	3308      	adds	r3, #8
 8008192:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	e853 3f00 	ldrex	r3, [r3]
 800819a:	613b      	str	r3, [r7, #16]
   return(result);
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	f023 0301 	bic.w	r3, r3, #1
 80081a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	3308      	adds	r3, #8
 80081aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80081ac:	623a      	str	r2, [r7, #32]
 80081ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b0:	69f9      	ldr	r1, [r7, #28]
 80081b2:	6a3a      	ldr	r2, [r7, #32]
 80081b4:	e841 2300 	strex	r3, r2, [r1]
 80081b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d1e5      	bne.n	800818c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2220      	movs	r2, #32
 80081c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2220      	movs	r2, #32
 80081ca:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2220      	movs	r2, #32
 80081d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e010      	b.n	8008202 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	69da      	ldr	r2, [r3, #28]
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	4013      	ands	r3, r2
 80081ea:	68ba      	ldr	r2, [r7, #8]
 80081ec:	429a      	cmp	r2, r3
 80081ee:	bf0c      	ite	eq
 80081f0:	2301      	moveq	r3, #1
 80081f2:	2300      	movne	r3, #0
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	461a      	mov	r2, r3
 80081f8:	79fb      	ldrb	r3, [r7, #7]
 80081fa:	429a      	cmp	r2, r3
 80081fc:	f43f af4a 	beq.w	8008094 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	3770      	adds	r7, #112	; 0x70
 8008206:	46bd      	mov	sp, r7
 8008208:	bd80      	pop	{r7, pc}
	...

0800820c <__errno>:
 800820c:	4b01      	ldr	r3, [pc, #4]	; (8008214 <__errno+0x8>)
 800820e:	6818      	ldr	r0, [r3, #0]
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop
 8008214:	20001844 	.word	0x20001844

08008218 <__libc_init_array>:
 8008218:	b570      	push	{r4, r5, r6, lr}
 800821a:	4d0d      	ldr	r5, [pc, #52]	; (8008250 <__libc_init_array+0x38>)
 800821c:	4c0d      	ldr	r4, [pc, #52]	; (8008254 <__libc_init_array+0x3c>)
 800821e:	1b64      	subs	r4, r4, r5
 8008220:	10a4      	asrs	r4, r4, #2
 8008222:	2600      	movs	r6, #0
 8008224:	42a6      	cmp	r6, r4
 8008226:	d109      	bne.n	800823c <__libc_init_array+0x24>
 8008228:	4d0b      	ldr	r5, [pc, #44]	; (8008258 <__libc_init_array+0x40>)
 800822a:	4c0c      	ldr	r4, [pc, #48]	; (800825c <__libc_init_array+0x44>)
 800822c:	f000 f9a8 	bl	8008580 <_init>
 8008230:	1b64      	subs	r4, r4, r5
 8008232:	10a4      	asrs	r4, r4, #2
 8008234:	2600      	movs	r6, #0
 8008236:	42a6      	cmp	r6, r4
 8008238:	d105      	bne.n	8008246 <__libc_init_array+0x2e>
 800823a:	bd70      	pop	{r4, r5, r6, pc}
 800823c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008240:	4798      	blx	r3
 8008242:	3601      	adds	r6, #1
 8008244:	e7ee      	b.n	8008224 <__libc_init_array+0xc>
 8008246:	f855 3b04 	ldr.w	r3, [r5], #4
 800824a:	4798      	blx	r3
 800824c:	3601      	adds	r6, #1
 800824e:	e7f2      	b.n	8008236 <__libc_init_array+0x1e>
 8008250:	080086e0 	.word	0x080086e0
 8008254:	080086e0 	.word	0x080086e0
 8008258:	080086e0 	.word	0x080086e0
 800825c:	080086e4 	.word	0x080086e4

08008260 <__itoa>:
 8008260:	1e93      	subs	r3, r2, #2
 8008262:	2b22      	cmp	r3, #34	; 0x22
 8008264:	b510      	push	{r4, lr}
 8008266:	460c      	mov	r4, r1
 8008268:	d904      	bls.n	8008274 <__itoa+0x14>
 800826a:	2300      	movs	r3, #0
 800826c:	700b      	strb	r3, [r1, #0]
 800826e:	461c      	mov	r4, r3
 8008270:	4620      	mov	r0, r4
 8008272:	bd10      	pop	{r4, pc}
 8008274:	2a0a      	cmp	r2, #10
 8008276:	d109      	bne.n	800828c <__itoa+0x2c>
 8008278:	2800      	cmp	r0, #0
 800827a:	da07      	bge.n	800828c <__itoa+0x2c>
 800827c:	232d      	movs	r3, #45	; 0x2d
 800827e:	700b      	strb	r3, [r1, #0]
 8008280:	4240      	negs	r0, r0
 8008282:	2101      	movs	r1, #1
 8008284:	4421      	add	r1, r4
 8008286:	f000 f92b 	bl	80084e0 <__utoa>
 800828a:	e7f1      	b.n	8008270 <__itoa+0x10>
 800828c:	2100      	movs	r1, #0
 800828e:	e7f9      	b.n	8008284 <__itoa+0x24>

08008290 <itoa>:
 8008290:	f7ff bfe6 	b.w	8008260 <__itoa>

08008294 <malloc>:
 8008294:	4b02      	ldr	r3, [pc, #8]	; (80082a0 <malloc+0xc>)
 8008296:	4601      	mov	r1, r0
 8008298:	6818      	ldr	r0, [r3, #0]
 800829a:	f000 b88d 	b.w	80083b8 <_malloc_r>
 800829e:	bf00      	nop
 80082a0:	20001844 	.word	0x20001844

080082a4 <free>:
 80082a4:	4b02      	ldr	r3, [pc, #8]	; (80082b0 <free+0xc>)
 80082a6:	4601      	mov	r1, r0
 80082a8:	6818      	ldr	r0, [r3, #0]
 80082aa:	f000 b819 	b.w	80082e0 <_free_r>
 80082ae:	bf00      	nop
 80082b0:	20001844 	.word	0x20001844

080082b4 <memcpy>:
 80082b4:	440a      	add	r2, r1
 80082b6:	4291      	cmp	r1, r2
 80082b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80082bc:	d100      	bne.n	80082c0 <memcpy+0xc>
 80082be:	4770      	bx	lr
 80082c0:	b510      	push	{r4, lr}
 80082c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082ca:	4291      	cmp	r1, r2
 80082cc:	d1f9      	bne.n	80082c2 <memcpy+0xe>
 80082ce:	bd10      	pop	{r4, pc}

080082d0 <memset>:
 80082d0:	4402      	add	r2, r0
 80082d2:	4603      	mov	r3, r0
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d100      	bne.n	80082da <memset+0xa>
 80082d8:	4770      	bx	lr
 80082da:	f803 1b01 	strb.w	r1, [r3], #1
 80082de:	e7f9      	b.n	80082d4 <memset+0x4>

080082e0 <_free_r>:
 80082e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082e2:	2900      	cmp	r1, #0
 80082e4:	d044      	beq.n	8008370 <_free_r+0x90>
 80082e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082ea:	9001      	str	r0, [sp, #4]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f1a1 0404 	sub.w	r4, r1, #4
 80082f2:	bfb8      	it	lt
 80082f4:	18e4      	addlt	r4, r4, r3
 80082f6:	f000 f935 	bl	8008564 <__malloc_lock>
 80082fa:	4a1e      	ldr	r2, [pc, #120]	; (8008374 <_free_r+0x94>)
 80082fc:	9801      	ldr	r0, [sp, #4]
 80082fe:	6813      	ldr	r3, [r2, #0]
 8008300:	b933      	cbnz	r3, 8008310 <_free_r+0x30>
 8008302:	6063      	str	r3, [r4, #4]
 8008304:	6014      	str	r4, [r2, #0]
 8008306:	b003      	add	sp, #12
 8008308:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800830c:	f000 b930 	b.w	8008570 <__malloc_unlock>
 8008310:	42a3      	cmp	r3, r4
 8008312:	d908      	bls.n	8008326 <_free_r+0x46>
 8008314:	6825      	ldr	r5, [r4, #0]
 8008316:	1961      	adds	r1, r4, r5
 8008318:	428b      	cmp	r3, r1
 800831a:	bf01      	itttt	eq
 800831c:	6819      	ldreq	r1, [r3, #0]
 800831e:	685b      	ldreq	r3, [r3, #4]
 8008320:	1949      	addeq	r1, r1, r5
 8008322:	6021      	streq	r1, [r4, #0]
 8008324:	e7ed      	b.n	8008302 <_free_r+0x22>
 8008326:	461a      	mov	r2, r3
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	b10b      	cbz	r3, 8008330 <_free_r+0x50>
 800832c:	42a3      	cmp	r3, r4
 800832e:	d9fa      	bls.n	8008326 <_free_r+0x46>
 8008330:	6811      	ldr	r1, [r2, #0]
 8008332:	1855      	adds	r5, r2, r1
 8008334:	42a5      	cmp	r5, r4
 8008336:	d10b      	bne.n	8008350 <_free_r+0x70>
 8008338:	6824      	ldr	r4, [r4, #0]
 800833a:	4421      	add	r1, r4
 800833c:	1854      	adds	r4, r2, r1
 800833e:	42a3      	cmp	r3, r4
 8008340:	6011      	str	r1, [r2, #0]
 8008342:	d1e0      	bne.n	8008306 <_free_r+0x26>
 8008344:	681c      	ldr	r4, [r3, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	6053      	str	r3, [r2, #4]
 800834a:	4421      	add	r1, r4
 800834c:	6011      	str	r1, [r2, #0]
 800834e:	e7da      	b.n	8008306 <_free_r+0x26>
 8008350:	d902      	bls.n	8008358 <_free_r+0x78>
 8008352:	230c      	movs	r3, #12
 8008354:	6003      	str	r3, [r0, #0]
 8008356:	e7d6      	b.n	8008306 <_free_r+0x26>
 8008358:	6825      	ldr	r5, [r4, #0]
 800835a:	1961      	adds	r1, r4, r5
 800835c:	428b      	cmp	r3, r1
 800835e:	bf04      	itt	eq
 8008360:	6819      	ldreq	r1, [r3, #0]
 8008362:	685b      	ldreq	r3, [r3, #4]
 8008364:	6063      	str	r3, [r4, #4]
 8008366:	bf04      	itt	eq
 8008368:	1949      	addeq	r1, r1, r5
 800836a:	6021      	streq	r1, [r4, #0]
 800836c:	6054      	str	r4, [r2, #4]
 800836e:	e7ca      	b.n	8008306 <_free_r+0x26>
 8008370:	b003      	add	sp, #12
 8008372:	bd30      	pop	{r4, r5, pc}
 8008374:	20002ff4 	.word	0x20002ff4

08008378 <sbrk_aligned>:
 8008378:	b570      	push	{r4, r5, r6, lr}
 800837a:	4e0e      	ldr	r6, [pc, #56]	; (80083b4 <sbrk_aligned+0x3c>)
 800837c:	460c      	mov	r4, r1
 800837e:	6831      	ldr	r1, [r6, #0]
 8008380:	4605      	mov	r5, r0
 8008382:	b911      	cbnz	r1, 800838a <sbrk_aligned+0x12>
 8008384:	f000 f88c 	bl	80084a0 <_sbrk_r>
 8008388:	6030      	str	r0, [r6, #0]
 800838a:	4621      	mov	r1, r4
 800838c:	4628      	mov	r0, r5
 800838e:	f000 f887 	bl	80084a0 <_sbrk_r>
 8008392:	1c43      	adds	r3, r0, #1
 8008394:	d00a      	beq.n	80083ac <sbrk_aligned+0x34>
 8008396:	1cc4      	adds	r4, r0, #3
 8008398:	f024 0403 	bic.w	r4, r4, #3
 800839c:	42a0      	cmp	r0, r4
 800839e:	d007      	beq.n	80083b0 <sbrk_aligned+0x38>
 80083a0:	1a21      	subs	r1, r4, r0
 80083a2:	4628      	mov	r0, r5
 80083a4:	f000 f87c 	bl	80084a0 <_sbrk_r>
 80083a8:	3001      	adds	r0, #1
 80083aa:	d101      	bne.n	80083b0 <sbrk_aligned+0x38>
 80083ac:	f04f 34ff 	mov.w	r4, #4294967295
 80083b0:	4620      	mov	r0, r4
 80083b2:	bd70      	pop	{r4, r5, r6, pc}
 80083b4:	20002ff8 	.word	0x20002ff8

080083b8 <_malloc_r>:
 80083b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083bc:	1ccd      	adds	r5, r1, #3
 80083be:	f025 0503 	bic.w	r5, r5, #3
 80083c2:	3508      	adds	r5, #8
 80083c4:	2d0c      	cmp	r5, #12
 80083c6:	bf38      	it	cc
 80083c8:	250c      	movcc	r5, #12
 80083ca:	2d00      	cmp	r5, #0
 80083cc:	4607      	mov	r7, r0
 80083ce:	db01      	blt.n	80083d4 <_malloc_r+0x1c>
 80083d0:	42a9      	cmp	r1, r5
 80083d2:	d905      	bls.n	80083e0 <_malloc_r+0x28>
 80083d4:	230c      	movs	r3, #12
 80083d6:	603b      	str	r3, [r7, #0]
 80083d8:	2600      	movs	r6, #0
 80083da:	4630      	mov	r0, r6
 80083dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083e0:	4e2e      	ldr	r6, [pc, #184]	; (800849c <_malloc_r+0xe4>)
 80083e2:	f000 f8bf 	bl	8008564 <__malloc_lock>
 80083e6:	6833      	ldr	r3, [r6, #0]
 80083e8:	461c      	mov	r4, r3
 80083ea:	bb34      	cbnz	r4, 800843a <_malloc_r+0x82>
 80083ec:	4629      	mov	r1, r5
 80083ee:	4638      	mov	r0, r7
 80083f0:	f7ff ffc2 	bl	8008378 <sbrk_aligned>
 80083f4:	1c43      	adds	r3, r0, #1
 80083f6:	4604      	mov	r4, r0
 80083f8:	d14d      	bne.n	8008496 <_malloc_r+0xde>
 80083fa:	6834      	ldr	r4, [r6, #0]
 80083fc:	4626      	mov	r6, r4
 80083fe:	2e00      	cmp	r6, #0
 8008400:	d140      	bne.n	8008484 <_malloc_r+0xcc>
 8008402:	6823      	ldr	r3, [r4, #0]
 8008404:	4631      	mov	r1, r6
 8008406:	4638      	mov	r0, r7
 8008408:	eb04 0803 	add.w	r8, r4, r3
 800840c:	f000 f848 	bl	80084a0 <_sbrk_r>
 8008410:	4580      	cmp	r8, r0
 8008412:	d13a      	bne.n	800848a <_malloc_r+0xd2>
 8008414:	6821      	ldr	r1, [r4, #0]
 8008416:	3503      	adds	r5, #3
 8008418:	1a6d      	subs	r5, r5, r1
 800841a:	f025 0503 	bic.w	r5, r5, #3
 800841e:	3508      	adds	r5, #8
 8008420:	2d0c      	cmp	r5, #12
 8008422:	bf38      	it	cc
 8008424:	250c      	movcc	r5, #12
 8008426:	4629      	mov	r1, r5
 8008428:	4638      	mov	r0, r7
 800842a:	f7ff ffa5 	bl	8008378 <sbrk_aligned>
 800842e:	3001      	adds	r0, #1
 8008430:	d02b      	beq.n	800848a <_malloc_r+0xd2>
 8008432:	6823      	ldr	r3, [r4, #0]
 8008434:	442b      	add	r3, r5
 8008436:	6023      	str	r3, [r4, #0]
 8008438:	e00e      	b.n	8008458 <_malloc_r+0xa0>
 800843a:	6822      	ldr	r2, [r4, #0]
 800843c:	1b52      	subs	r2, r2, r5
 800843e:	d41e      	bmi.n	800847e <_malloc_r+0xc6>
 8008440:	2a0b      	cmp	r2, #11
 8008442:	d916      	bls.n	8008472 <_malloc_r+0xba>
 8008444:	1961      	adds	r1, r4, r5
 8008446:	42a3      	cmp	r3, r4
 8008448:	6025      	str	r5, [r4, #0]
 800844a:	bf18      	it	ne
 800844c:	6059      	strne	r1, [r3, #4]
 800844e:	6863      	ldr	r3, [r4, #4]
 8008450:	bf08      	it	eq
 8008452:	6031      	streq	r1, [r6, #0]
 8008454:	5162      	str	r2, [r4, r5]
 8008456:	604b      	str	r3, [r1, #4]
 8008458:	4638      	mov	r0, r7
 800845a:	f104 060b 	add.w	r6, r4, #11
 800845e:	f000 f887 	bl	8008570 <__malloc_unlock>
 8008462:	f026 0607 	bic.w	r6, r6, #7
 8008466:	1d23      	adds	r3, r4, #4
 8008468:	1af2      	subs	r2, r6, r3
 800846a:	d0b6      	beq.n	80083da <_malloc_r+0x22>
 800846c:	1b9b      	subs	r3, r3, r6
 800846e:	50a3      	str	r3, [r4, r2]
 8008470:	e7b3      	b.n	80083da <_malloc_r+0x22>
 8008472:	6862      	ldr	r2, [r4, #4]
 8008474:	42a3      	cmp	r3, r4
 8008476:	bf0c      	ite	eq
 8008478:	6032      	streq	r2, [r6, #0]
 800847a:	605a      	strne	r2, [r3, #4]
 800847c:	e7ec      	b.n	8008458 <_malloc_r+0xa0>
 800847e:	4623      	mov	r3, r4
 8008480:	6864      	ldr	r4, [r4, #4]
 8008482:	e7b2      	b.n	80083ea <_malloc_r+0x32>
 8008484:	4634      	mov	r4, r6
 8008486:	6876      	ldr	r6, [r6, #4]
 8008488:	e7b9      	b.n	80083fe <_malloc_r+0x46>
 800848a:	230c      	movs	r3, #12
 800848c:	603b      	str	r3, [r7, #0]
 800848e:	4638      	mov	r0, r7
 8008490:	f000 f86e 	bl	8008570 <__malloc_unlock>
 8008494:	e7a1      	b.n	80083da <_malloc_r+0x22>
 8008496:	6025      	str	r5, [r4, #0]
 8008498:	e7de      	b.n	8008458 <_malloc_r+0xa0>
 800849a:	bf00      	nop
 800849c:	20002ff4 	.word	0x20002ff4

080084a0 <_sbrk_r>:
 80084a0:	b538      	push	{r3, r4, r5, lr}
 80084a2:	4d06      	ldr	r5, [pc, #24]	; (80084bc <_sbrk_r+0x1c>)
 80084a4:	2300      	movs	r3, #0
 80084a6:	4604      	mov	r4, r0
 80084a8:	4608      	mov	r0, r1
 80084aa:	602b      	str	r3, [r5, #0]
 80084ac:	f7fa fbbe 	bl	8002c2c <_sbrk>
 80084b0:	1c43      	adds	r3, r0, #1
 80084b2:	d102      	bne.n	80084ba <_sbrk_r+0x1a>
 80084b4:	682b      	ldr	r3, [r5, #0]
 80084b6:	b103      	cbz	r3, 80084ba <_sbrk_r+0x1a>
 80084b8:	6023      	str	r3, [r4, #0]
 80084ba:	bd38      	pop	{r3, r4, r5, pc}
 80084bc:	20002ffc 	.word	0x20002ffc

080084c0 <strcat>:
 80084c0:	b510      	push	{r4, lr}
 80084c2:	4602      	mov	r2, r0
 80084c4:	7814      	ldrb	r4, [r2, #0]
 80084c6:	4613      	mov	r3, r2
 80084c8:	3201      	adds	r2, #1
 80084ca:	2c00      	cmp	r4, #0
 80084cc:	d1fa      	bne.n	80084c4 <strcat+0x4>
 80084ce:	3b01      	subs	r3, #1
 80084d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084d4:	f803 2f01 	strb.w	r2, [r3, #1]!
 80084d8:	2a00      	cmp	r2, #0
 80084da:	d1f9      	bne.n	80084d0 <strcat+0x10>
 80084dc:	bd10      	pop	{r4, pc}
	...

080084e0 <__utoa>:
 80084e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084e2:	4c1f      	ldr	r4, [pc, #124]	; (8008560 <__utoa+0x80>)
 80084e4:	b08b      	sub	sp, #44	; 0x2c
 80084e6:	4605      	mov	r5, r0
 80084e8:	460b      	mov	r3, r1
 80084ea:	466e      	mov	r6, sp
 80084ec:	f104 0c20 	add.w	ip, r4, #32
 80084f0:	6820      	ldr	r0, [r4, #0]
 80084f2:	6861      	ldr	r1, [r4, #4]
 80084f4:	4637      	mov	r7, r6
 80084f6:	c703      	stmia	r7!, {r0, r1}
 80084f8:	3408      	adds	r4, #8
 80084fa:	4564      	cmp	r4, ip
 80084fc:	463e      	mov	r6, r7
 80084fe:	d1f7      	bne.n	80084f0 <__utoa+0x10>
 8008500:	7921      	ldrb	r1, [r4, #4]
 8008502:	7139      	strb	r1, [r7, #4]
 8008504:	1e91      	subs	r1, r2, #2
 8008506:	6820      	ldr	r0, [r4, #0]
 8008508:	6038      	str	r0, [r7, #0]
 800850a:	2922      	cmp	r1, #34	; 0x22
 800850c:	f04f 0100 	mov.w	r1, #0
 8008510:	d904      	bls.n	800851c <__utoa+0x3c>
 8008512:	7019      	strb	r1, [r3, #0]
 8008514:	460b      	mov	r3, r1
 8008516:	4618      	mov	r0, r3
 8008518:	b00b      	add	sp, #44	; 0x2c
 800851a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800851c:	1e58      	subs	r0, r3, #1
 800851e:	4684      	mov	ip, r0
 8008520:	fbb5 f7f2 	udiv	r7, r5, r2
 8008524:	fb02 5617 	mls	r6, r2, r7, r5
 8008528:	3628      	adds	r6, #40	; 0x28
 800852a:	446e      	add	r6, sp
 800852c:	460c      	mov	r4, r1
 800852e:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8008532:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8008536:	462e      	mov	r6, r5
 8008538:	42b2      	cmp	r2, r6
 800853a:	f101 0101 	add.w	r1, r1, #1
 800853e:	463d      	mov	r5, r7
 8008540:	d9ee      	bls.n	8008520 <__utoa+0x40>
 8008542:	2200      	movs	r2, #0
 8008544:	545a      	strb	r2, [r3, r1]
 8008546:	1919      	adds	r1, r3, r4
 8008548:	1aa5      	subs	r5, r4, r2
 800854a:	42aa      	cmp	r2, r5
 800854c:	dae3      	bge.n	8008516 <__utoa+0x36>
 800854e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8008552:	780e      	ldrb	r6, [r1, #0]
 8008554:	7006      	strb	r6, [r0, #0]
 8008556:	3201      	adds	r2, #1
 8008558:	f801 5901 	strb.w	r5, [r1], #-1
 800855c:	e7f4      	b.n	8008548 <__utoa+0x68>
 800855e:	bf00      	nop
 8008560:	080086b8 	.word	0x080086b8

08008564 <__malloc_lock>:
 8008564:	4801      	ldr	r0, [pc, #4]	; (800856c <__malloc_lock+0x8>)
 8008566:	f000 b809 	b.w	800857c <__retarget_lock_acquire_recursive>
 800856a:	bf00      	nop
 800856c:	20003000 	.word	0x20003000

08008570 <__malloc_unlock>:
 8008570:	4801      	ldr	r0, [pc, #4]	; (8008578 <__malloc_unlock+0x8>)
 8008572:	f000 b804 	b.w	800857e <__retarget_lock_release_recursive>
 8008576:	bf00      	nop
 8008578:	20003000 	.word	0x20003000

0800857c <__retarget_lock_acquire_recursive>:
 800857c:	4770      	bx	lr

0800857e <__retarget_lock_release_recursive>:
 800857e:	4770      	bx	lr

08008580 <_init>:
 8008580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008582:	bf00      	nop
 8008584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008586:	bc08      	pop	{r3}
 8008588:	469e      	mov	lr, r3
 800858a:	4770      	bx	lr

0800858c <_fini>:
 800858c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800858e:	bf00      	nop
 8008590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008592:	bc08      	pop	{r3}
 8008594:	469e      	mov	lr, r3
 8008596:	4770      	bx	lr
