//  Memory map file to generate linker scripts for programs to run on
//  the XTAV60 board.

// Customer ID=13943; Build=0x75f5e; Copyright (c) 2004-2015 Cadence Design Systems, Inc.
//
// Permission is hereby granted, free of charge, to any person obtaining
// a copy of this software and associated documentation files (the
// "Software"), to deal in the Software without restriction, including
// without limitation the rights to use, copy, modify, merge, publish,
// distribute, sublicense, and/or sell copies of the Software, and to
// permit persons to whom the Software is furnished to do so, subject to
// the following conditions:
//
// The above copyright notice and this permission notice shall be included
// in all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

//  Show more details if configuration targets a Tensilica-supported FPGA board
//  (for XTAV60, this gives us the iocached and iobypass areas):
INCLUDE_XTBOARD_MEMORIES = try

//  The XTAV60 board has 64 MB of system RAM and up to 4 MB of ROM (Flash).
OVERRIDE MEMORY sram MAXSIZE=0x04000000
OVERRIDE MEMORY srom MAXSIZE=0x00400000


ROMING=true

// A memory map is a sequence of memory descriptions and
// optional parameter assignments.
//
// Each memory description has the following format:
//   BEGIN <name>
//     <addr> [,<paddr>] : <mem-type> : <mem-name> : <size> [,<psize>]
//                       : [writable] [,executable] [,device] ;
//     <segment>*
//   END <name>
//
// where each <segment> description has the following format:
//     <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
//                : <section-name>* ;
//
// Each parameter assignment is a keyword/value pair in the following format:
//   <keyword> = <value>                (no spaces in <value>)
// or
//   <keyword> = "<value>"              (spaces allowed in <value>)
//
// The following primitives are also defined:
//   PLACE SECTIONS( <section-name>* ) { WITH_SECTION(<section-name>)
//                                       | IN_SEGMENT(<seg-name>) }
//
//   NOLOAD <section-name1> [ <section-name2> ... ]
//
// Please refer to the Xtensa LSP Reference Manual for more details.
//
BEGIN dram0
0x1e000000: dataRam : dram0 : 0x40000 : writable ;
 dram0_0 : C : 0x1e000000 - 0x1e03ffff : .dram0.rodata .dram0.literal .dram0.data .dram0.bss;
END dram0

BEGIN dram1
0x1e040000: dataRam : dram1 : 0x40000 : writable ;
 dram1_0 : C : 0x1e040000 - 0x1e07ffff : .dram1.rodata .dram1.literal .dram1.data .dram1.bss;
END dram1

BEGIN iram0
0x40000000: instRam : iram0 : 0x10000 : executable, writable ;
 iram0_0 : C : 0x40000000 - 0x4000063f : .ResetVector.literal;
 iram0_1 : F : 0x40000640 - 0x4000ffff : .ResetVector.text .ResetHandler.literal .ResetHandler.text .iram0.literal .iram0.text;
END iram0

BEGIN iram1
0x40010000: instRam : iram1 : 0x10000 : executable, writable ;
 iram1_0 : C : 0x40010000 - 0x4001ffff : .iram1.literal .iram1.text;
END iram1

BEGIN sram
0x40020000: sysram : sram : 0x4000000 : executable, writable ;
 sram0 : C : 0x40020000 - 0x400203ff : ;
 sram1 : F : 0x40020400 - 0x4002057b : .WindowVectors.text .Level2InterruptVector.literal;
 sram2 : F : 0x4002057c - 0x4002059b : .Level2InterruptVector.text .Level3InterruptVector.literal;
 sram3 : F : 0x4002059c - 0x400205bb : .Level3InterruptVector.text .DebugExceptionVector.literal;
 sram4 : F : 0x400205bc - 0x400205db : .DebugExceptionVector.text .KernelExceptionVector.literal;
 sram5 : F : 0x400205dc - 0x400205fb : .KernelExceptionVector.text .UserExceptionVector.literal;
 sram6 : F : 0x400205fc - 0x4002061b : .UserExceptionVector.text .DoubleExceptionVector.literal;
 sram7 : F : 0x4002061c - 0x4401ffff :  STACK :  HEAP : .DoubleExceptionVector.text .sram.rodata .rodata .sram.literal .literal .sram.text .text .sram.data .data .sram.bss .bss;
END sram

