// Seed: 24525535
`define pp_7 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input id_6
);
  logic id_7;
  defparam id_8.id_9 = 1;
  always @(1'b0) begin
    id_1 = 1 * 1'h0;
  end
  assign id_2 = id_7 ? id_4 : id_9 ? 1 : id_6 ? SystemTFIdentifier(id_7) : id_7;
endmodule
