// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_top,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2353,HLS_SYN_LUT=3164,HLS_VERSION=2023_2}" *)

module top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_stream_dout,
        A_stream_empty_n,
        A_stream_read,
        B_stream_dout,
        B_stream_empty_n,
        B_stream_read,
        C_add_stream_din,
        C_add_stream_full_n,
        C_add_stream_write,
        C_sub_stream_din,
        C_sub_stream_full_n,
        C_sub_stream_write,
        C_mul_stream_din,
        C_mul_stream_full_n,
        C_mul_stream_write,
        size
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_state18 = 40'd131072;
parameter    ap_ST_fsm_state19 = 40'd262144;
parameter    ap_ST_fsm_state20 = 40'd524288;
parameter    ap_ST_fsm_state21 = 40'd1048576;
parameter    ap_ST_fsm_state22 = 40'd2097152;
parameter    ap_ST_fsm_state23 = 40'd4194304;
parameter    ap_ST_fsm_state24 = 40'd8388608;
parameter    ap_ST_fsm_state25 = 40'd16777216;
parameter    ap_ST_fsm_state26 = 40'd33554432;
parameter    ap_ST_fsm_state27 = 40'd67108864;
parameter    ap_ST_fsm_state28 = 40'd134217728;
parameter    ap_ST_fsm_state29 = 40'd268435456;
parameter    ap_ST_fsm_state30 = 40'd536870912;
parameter    ap_ST_fsm_state31 = 40'd1073741824;
parameter    ap_ST_fsm_state32 = 40'd2147483648;
parameter    ap_ST_fsm_state33 = 40'd4294967296;
parameter    ap_ST_fsm_state34 = 40'd8589934592;
parameter    ap_ST_fsm_state35 = 40'd17179869184;
parameter    ap_ST_fsm_state36 = 40'd34359738368;
parameter    ap_ST_fsm_state37 = 40'd68719476736;
parameter    ap_ST_fsm_state38 = 40'd137438953472;
parameter    ap_ST_fsm_state39 = 40'd274877906944;
parameter    ap_ST_fsm_state40 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] A_stream_dout;
input   A_stream_empty_n;
output   A_stream_read;
input  [31:0] B_stream_dout;
input   B_stream_empty_n;
output   B_stream_read;
output  [31:0] C_add_stream_din;
input   C_add_stream_full_n;
output   C_add_stream_write;
output  [31:0] C_sub_stream_din;
input   C_sub_stream_full_n;
output   C_sub_stream_write;
output  [31:0] C_mul_stream_din;
input   C_mul_stream_full_n;
output   C_mul_stream_write;
input  [31:0] size;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_stream_read;
reg B_stream_read;
reg[31:0] C_add_stream_din;
reg C_add_stream_write;
reg[31:0] C_sub_stream_din;
reg C_sub_stream_write;
reg[31:0] C_mul_stream_din;
reg C_mul_stream_write;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    A_stream_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    B_stream_blk_n;
reg    C_add_stream_blk_n;
wire    ap_CS_fsm_state31;
reg   [0:0] icmp_ln420_1_reg_1306;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln46_fu_692_p2;
wire   [0:0] icmp_ln420_1_fu_707_p2;
wire    ap_CS_fsm_state34;
reg   [0:0] tmp_1_reg_1345;
wire    ap_CS_fsm_state33;
wire   [0:0] icmp_ln46_1_fu_758_p2;
wire   [0:0] tmp_1_fu_792_p3;
wire    ap_CS_fsm_state37;
reg   [0:0] tmp_3_reg_1389;
wire    ap_CS_fsm_state36;
wire   [0:0] icmp_ln46_2_fu_833_p2;
wire   [0:0] tmp_3_fu_867_p3;
wire    ap_CS_fsm_state40;
reg   [0:0] tmp_4_reg_1433;
wire    ap_CS_fsm_state39;
reg   [0:0] icmp_ln370_reg_1203;
wire   [0:0] icmp_ln46_3_fu_923_p2;
wire   [0:0] tmp_4_fu_957_p3;
reg    C_sub_stream_blk_n;
reg    C_mul_stream_blk_n;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state38;
wire   [31:0] matC_mul_m_matrix_Data_q0;
reg   [31:0] localA_reg_976;
reg   [31:0] localB_reg_981;
reg   [31:0] localA_1_reg_986;
reg   [31:0] localB_1_reg_991;
reg   [31:0] localA_2_reg_996;
reg   [31:0] localB_2_reg_1001;
reg   [31:0] localA_3_reg_1006;
reg   [31:0] localB_3_reg_1011;
reg   [31:0] localA_4_reg_1016;
reg   [31:0] localB_4_reg_1021;
reg   [31:0] localA_5_reg_1026;
reg   [31:0] localB_5_reg_1031;
reg   [31:0] localA_6_reg_1036;
reg   [31:0] localB_6_reg_1041;
reg   [31:0] localA_7_reg_1046;
reg   [31:0] localB_7_reg_1051;
reg   [31:0] localA_8_reg_1056;
reg   [31:0] localB_8_reg_1061;
reg   [31:0] localA_9_reg_1066;
reg   [31:0] localB_9_reg_1071;
reg   [31:0] localA_10_reg_1076;
reg   [31:0] localB_10_reg_1081;
reg   [31:0] localA_11_reg_1086;
reg   [31:0] localB_11_reg_1091;
reg   [31:0] localA_12_reg_1096;
reg   [31:0] localB_12_reg_1101;
reg   [31:0] localA_13_reg_1106;
reg   [31:0] localB_13_reg_1111;
reg   [31:0] localA_14_reg_1140;
reg   [31:0] localB_14_reg_1145;
wire   [31:0] grp_fu_497_p2;
reg   [31:0] matC_sub_m_nElements_reg_1150;
reg   [31:0] localA_15_reg_1160;
reg   [31:0] localB_15_reg_1165;
wire   [0:0] icmp_ln111_fu_510_p2;
reg   [0:0] icmp_ln111_reg_1170;
wire    ap_CS_fsm_state17;
wire   [4:0] trunc_ln93_fu_515_p1;
reg   [4:0] trunc_ln93_reg_1174;
wire   [0:0] icmp_ln370_fu_535_p2;
wire    ap_CS_fsm_state23;
wire  signed [3:0] empty_fu_540_p1;
reg  signed [3:0] empty_reg_1207;
wire   [63:0] mul_ln370_fu_493_p2;
reg   [63:0] mul_ln370_reg_1213;
wire   [63:0] add_ln370_fu_556_p2;
reg   [63:0] add_ln370_reg_1221;
wire    ap_CS_fsm_state24;
wire   [31:0] select_ln370_fu_573_p3;
reg   [31:0] select_ln370_reg_1226;
wire   [30:0] select_ln370_1_fu_587_p3;
reg   [30:0] select_ln370_1_reg_1231;
wire   [3:0] mul_ln370_1_fu_599_p2;
reg   [3:0] mul_ln370_1_reg_1236;
wire   [3:0] trunc_ln373_fu_604_p1;
reg   [3:0] trunc_ln373_reg_1242;
wire   [31:0] add_ln377_fu_613_p2;
reg   [31:0] add_ln377_reg_1251;
wire    ap_CS_fsm_state25;
wire   [3:0] add_ln380_1_fu_633_p2;
reg   [3:0] add_ln380_1_reg_1256;
wire   [31:0] matA_m_matrix_Data_q0;
reg  signed [31:0] lhs_m_matrix_Data_load_reg_1271;
wire    ap_CS_fsm_state26;
wire   [31:0] matB_m_matrix_Data_q0;
reg  signed [31:0] rhs_m_matrix_Data_load_reg_1276;
reg   [31:0] mul_ln381_reg_1281;
wire    ap_CS_fsm_state27;
wire   [31:0] elementResult_1_fu_675_p2;
wire    ap_CS_fsm_state28;
wire   [30:0] j_8_fu_697_p2;
reg   [30:0] j_8_reg_1301;
wire   [0:0] icmp_ln420_fu_736_p2;
reg   [0:0] icmp_ln420_reg_1332;
wire   [30:0] j_10_fu_763_p2;
reg   [30:0] j_10_reg_1340;
wire   [0:0] icmp_ln420_2_fu_807_p2;
reg   [0:0] icmp_ln420_2_reg_1371;
wire   [31:0] shl_ln421_fu_812_p2;
reg   [31:0] shl_ln421_reg_1376;
wire   [30:0] j_12_fu_838_p2;
reg   [30:0] j_12_reg_1384;
wire   [0:0] icmp_ln420_4_fu_891_p2;
reg   [0:0] icmp_ln420_4_reg_1415;
wire   [31:0] sub_ln421_fu_902_p2;
reg   [31:0] sub_ln421_reg_1420;
wire   [30:0] j_13_fu_928_p2;
reg   [30:0] j_13_reg_1428;
reg   [3:0] result_m_matrix_Data_address0;
reg    result_m_matrix_Data_ce0;
reg    result_m_matrix_Data_we0;
reg   [31:0] result_m_matrix_Data_d0;
wire   [31:0] result_m_matrix_Data_q0;
reg   [3:0] matA_m_matrix_Data_address0;
reg    matA_m_matrix_Data_ce0;
reg    matA_m_matrix_Data_we0;
reg   [3:0] matB_m_matrix_Data_address0;
reg    matB_m_matrix_Data_ce0;
reg    matB_m_matrix_Data_we0;
reg   [3:0] matC_add_m_matrix_Data_address0;
reg    matC_add_m_matrix_Data_ce0;
reg    matC_add_m_matrix_Data_we0;
reg   [31:0] matC_add_m_matrix_Data_d0;
wire   [31:0] matC_add_m_matrix_Data_q0;
reg   [3:0] result_m_matrix_Data_3_address0;
reg    result_m_matrix_Data_3_ce0;
reg    result_m_matrix_Data_3_we0;
reg   [31:0] result_m_matrix_Data_3_d0;
wire   [31:0] result_m_matrix_Data_3_q0;
reg   [3:0] matC_mul_m_matrix_Data_address0;
reg    matC_mul_m_matrix_Data_ce0;
reg    matC_mul_m_matrix_Data_we0;
wire    grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_d0;
wire    grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_d0;
wire    grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_d0;
wire    grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_address0;
wire    grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_d0;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matA_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matA_m_matrix_Data_ce0;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matB_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matB_m_matrix_Data_ce0;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_d0;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matA_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matA_m_matrix_Data_ce0;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matB_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matB_m_matrix_Data_ce0;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_address0;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_d0;
wire    grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_d0;
wire    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start;
wire    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_done;
wire    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_idle;
wire    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_ready;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_result_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_result_m_matrix_Data_ce0;
wire   [3:0] grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_address0;
wire    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_ce0;
wire    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_we0;
wire   [31:0] grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_d0;
reg   [31:0] lhsCol_reg_322;
wire   [0:0] icmp_ln370_1_fu_551_p2;
reg   [31:0] elementResult_reg_333;
reg   [3:0] phi_mul_reg_346;
reg   [31:0] ref_tmp16_0_reg_357;
reg    ap_block_state31;
reg    ap_predicate_op188_write_state30;
reg    ap_predicate_op189_write_state30;
reg    ap_block_state30;
reg   [31:0] ref_tmp16_1_reg_369;
reg    ap_block_state34;
reg    ap_predicate_op233_write_state33;
reg    ap_predicate_op234_write_state33;
reg    ap_block_state33;
reg   [31:0] ref_tmp16_2_reg_381;
reg    ap_block_state37;
reg    ap_predicate_op271_write_state36;
reg    ap_predicate_op272_write_state36;
reg    ap_block_state36;
reg   [31:0] ap_phi_mux_ref_tmp16_3_phi_fu_397_p4;
reg   [31:0] ref_tmp16_3_reg_393;
reg    ap_block_state40;
reg    ap_predicate_op311_write_state39;
reg    ap_predicate_op312_write_state39;
reg    ap_block_state39;
reg    grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start_reg;
reg    ap_block_state16_ignore_call55;
reg    grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start_reg;
reg    ap_block_state16_ignore_call56;
reg    grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start_reg;
reg    ap_block_state17_on_subcall_done;
wire    ap_CS_fsm_state18;
reg    grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start_reg;
reg    grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start_reg;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg    grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start_reg;
reg    ap_block_state22_on_subcall_done;
reg    grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start_reg;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln380_fu_628_p1;
wire   [0:0] icmp_ln377_fu_608_p2;
wire   [63:0] zext_ln381_fu_643_p1;
wire   [63:0] zext_ln384_fu_652_p1;
wire   [63:0] zext_ln189_fu_720_p1;
wire   [63:0] zext_ln189_1_fu_800_p1;
wire   [63:0] zext_ln189_2_fu_875_p1;
wire   [63:0] zext_ln189_3_fu_965_p1;
reg   [31:0] rhsCol_fu_116;
wire   [31:0] add_ln373_fu_657_p2;
reg   [30:0] lhsRow_fu_120;
reg   [63:0] indvar_flatten_fu_124;
reg   [30:0] j_fu_128;
reg   [30:0] j_1_fu_132;
reg   [30:0] j_3_fu_136;
reg   [30:0] j_5_fu_140;
reg    ap_block_state1;
reg    ap_block_state2;
reg    ap_block_state3;
reg    ap_block_state4;
reg    ap_block_state5;
reg    ap_block_state6;
reg    ap_block_state7;
reg    ap_block_state8;
reg    ap_block_state9;
reg    ap_block_state10;
reg    ap_block_state11;
reg    ap_block_state12;
reg    ap_block_state13;
reg    ap_block_state14;
reg    ap_block_state15;
reg    ap_block_state16;
wire   [31:0] mul_ln370_fu_493_p0;
wire   [63:0] zext_ln370_fu_543_p1;
wire   [31:0] mul_ln370_fu_493_p1;
reg  signed [31:0] grp_fu_497_p0;
reg  signed [31:0] grp_fu_497_p1;
wire  signed [31:0] icmp_ln370_fu_535_p0;
wire  signed [31:0] empty_fu_540_p0;
wire  signed [31:0] zext_ln370_fu_543_p0;
wire  signed [31:0] icmp_ln373_fu_568_p1;
wire   [0:0] icmp_ln373_fu_568_p2;
wire   [30:0] add_ln370_1_fu_581_p2;
wire  signed [3:0] mul_ln370_1_fu_599_p0;
wire  signed [31:0] icmp_ln377_fu_608_p1;
wire   [3:0] trunc_ln377_fu_619_p1;
wire   [3:0] add_ln379_fu_623_p2;
wire   [3:0] add_ln380_fu_638_p2;
wire   [3:0] add_ln383_fu_648_p2;
wire   [31:0] zext_ln46_fu_688_p1;
wire  signed [31:0] icmp_ln46_fu_692_p1;
wire  signed [31:0] icmp_ln420_1_fu_707_p1;
wire   [3:0] trunc_ln46_fu_703_p1;
wire   [3:0] linearIndex_fu_712_p3;
wire  signed [31:0] tmp_fu_727_p1;
wire   [30:0] tmp_fu_727_p4;
wire   [31:0] zext_ln46_1_fu_754_p1;
wire  signed [31:0] icmp_ln46_1_fu_758_p1;
wire  signed [31:0] icmp_ln420_3_fu_769_p1;
wire   [0:0] icmp_ln420_3_fu_769_p2;
wire  signed [31:0] add_ln421_fu_779_p1;
wire   [0:0] and_ln420_fu_774_p2;
wire   [31:0] add_ln421_fu_779_p2;
wire   [31:0] linearIndex_1_fu_784_p3;
wire  signed [31:0] icmp_ln420_2_fu_807_p0;
wire  signed [31:0] shl_ln421_fu_812_p0;
wire   [31:0] zext_ln46_2_fu_829_p1;
wire  signed [31:0] icmp_ln46_2_fu_833_p1;
wire  signed [31:0] icmp_ln420_5_fu_844_p1;
wire   [0:0] icmp_ln420_5_fu_844_p2;
wire   [0:0] and_ln420_1_fu_849_p2;
wire   [31:0] add_ln421_1_fu_854_p2;
wire   [31:0] linearIndex_2_fu_859_p3;
wire  signed [31:0] tmp_2_fu_882_p1;
wire   [29:0] tmp_2_fu_882_p4;
wire  signed [31:0] shl_ln421_1_fu_897_p0;
wire   [31:0] shl_ln421_1_fu_897_p2;
wire  signed [31:0] sub_ln421_fu_902_p1;
wire   [31:0] zext_ln46_3_fu_919_p1;
wire  signed [31:0] icmp_ln46_3_fu_923_p1;
wire  signed [31:0] icmp_ln420_6_fu_934_p1;
wire   [0:0] icmp_ln420_6_fu_934_p2;
wire   [0:0] and_ln420_2_fu_939_p2;
wire   [31:0] add_ln421_2_fu_944_p2;
wire   [31:0] linearIndex_3_fu_949_p3;
reg   [39:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_block_state18_on_subcall_done;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start_reg = 1'b0;
#0 rhsCol_fu_116 = 32'd0;
#0 lhsRow_fu_120 = 31'd0;
#0 indvar_flatten_fu_124 = 64'd0;
#0 j_fu_128 = 31'd0;
#0 j_1_fu_132 = 31'd0;
#0 j_3_fu_136 = 31'd0;
#0 j_5_fu_140 = 31'd0;
end

top_result_m_matrix_Data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
result_m_matrix_Data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(result_m_matrix_Data_address0),
    .ce0(result_m_matrix_Data_ce0),
    .we0(result_m_matrix_Data_we0),
    .d0(result_m_matrix_Data_d0),
    .q0(result_m_matrix_Data_q0)
);

top_result_m_matrix_Data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matA_m_matrix_Data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matA_m_matrix_Data_address0),
    .ce0(matA_m_matrix_Data_ce0),
    .we0(matA_m_matrix_Data_we0),
    .d0(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_d0),
    .q0(matA_m_matrix_Data_q0)
);

top_result_m_matrix_Data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matB_m_matrix_Data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matB_m_matrix_Data_address0),
    .ce0(matB_m_matrix_Data_ce0),
    .we0(matB_m_matrix_Data_we0),
    .d0(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_d0),
    .q0(matB_m_matrix_Data_q0)
);

top_result_m_matrix_Data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matC_add_m_matrix_Data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matC_add_m_matrix_Data_address0),
    .ce0(matC_add_m_matrix_Data_ce0),
    .we0(matC_add_m_matrix_Data_we0),
    .d0(matC_add_m_matrix_Data_d0),
    .q0(matC_add_m_matrix_Data_q0)
);

top_result_m_matrix_Data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
result_m_matrix_Data_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(result_m_matrix_Data_3_address0),
    .ce0(result_m_matrix_Data_3_ce0),
    .we0(result_m_matrix_Data_3_we0),
    .d0(result_m_matrix_Data_3_d0),
    .q0(result_m_matrix_Data_3_q0)
);

top_result_m_matrix_Data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matC_mul_m_matrix_Data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matC_mul_m_matrix_Data_address0),
    .ce0(matC_mul_m_matrix_Data_ce0),
    .we0(matC_mul_m_matrix_Data_we0),
    .d0(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_d0),
    .q0(matC_mul_m_matrix_Data_q0)
);

top_top_Pipeline_VITIS_LOOP_111_1 grp_top_Pipeline_VITIS_LOOP_111_1_fu_406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_ready),
    .matC_sub_m_nElements(matC_sub_m_nElements_reg_1150),
    .matA_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_address0),
    .matA_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_ce0),
    .matA_m_matrix_Data_we0(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_we0),
    .matA_m_matrix_Data_d0(grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_d0),
    .localA(localA_reg_976),
    .localA_1(localA_1_reg_986),
    .localA_2(localA_2_reg_996),
    .localA_3(localA_3_reg_1006),
    .localA_4(localA_4_reg_1016),
    .localA_5(localA_5_reg_1026),
    .localA_6(localA_6_reg_1036),
    .localA_7(localA_7_reg_1046),
    .localA_8(localA_8_reg_1056),
    .localA_9(localA_9_reg_1066),
    .localA_10(localA_10_reg_1076),
    .localA_11(localA_11_reg_1086),
    .localA_12(localA_12_reg_1096),
    .localA_13(localA_13_reg_1106),
    .localA_14(localA_14_reg_1140),
    .localA_15(localA_15_reg_1160)
);

top_top_Pipeline_VITIS_LOOP_111_11 grp_top_Pipeline_VITIS_LOOP_111_11_fu_429(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_ready),
    .matC_sub_m_nElements(matC_sub_m_nElements_reg_1150),
    .matB_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_address0),
    .matB_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_ce0),
    .matB_m_matrix_Data_we0(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_we0),
    .matB_m_matrix_Data_d0(grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_d0),
    .localB(localB_reg_981),
    .localB_1(localB_1_reg_991),
    .localB_2(localB_2_reg_1001),
    .localB_3(localB_3_reg_1011),
    .localB_4(localB_4_reg_1021),
    .localB_5(localB_5_reg_1031),
    .localB_6(localB_6_reg_1041),
    .localB_7(localB_7_reg_1051),
    .localB_8(localB_8_reg_1061),
    .localB_9(localB_9_reg_1071),
    .localB_10(localB_10_reg_1081),
    .localB_11(localB_11_reg_1091),
    .localB_12(localB_12_reg_1101),
    .localB_13(localB_13_reg_1111),
    .localB_14(localB_14_reg_1145),
    .localB_15(localB_15_reg_1165)
);

top_top_Pipeline_VITIS_LOOP_93_1 grp_top_Pipeline_VITIS_LOOP_93_1_fu_452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_ready),
    .empty(trunc_ln93_reg_1174),
    .matC_add_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_address0),
    .matC_add_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_ce0),
    .matC_add_m_matrix_Data_we0(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_we0),
    .matC_add_m_matrix_Data_d0(grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_d0)
);

top_top_Pipeline_VITIS_LOOP_93_12 grp_top_Pipeline_VITIS_LOOP_93_12_fu_458(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_ready),
    .empty(trunc_ln93_reg_1174),
    .result_m_matrix_Data_3_address0(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_address0),
    .result_m_matrix_Data_3_ce0(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_ce0),
    .result_m_matrix_Data_3_we0(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_we0),
    .result_m_matrix_Data_3_d0(grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_d0)
);

top_top_Pipeline_VITIS_LOOP_233_1 grp_top_Pipeline_VITIS_LOOP_233_1_fu_464(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_ready),
    .empty(trunc_ln93_reg_1174),
    .matA_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matA_m_matrix_Data_address0),
    .matA_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matA_m_matrix_Data_ce0),
    .matA_m_matrix_Data_q0(matA_m_matrix_Data_q0),
    .matB_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matB_m_matrix_Data_address0),
    .matB_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matB_m_matrix_Data_ce0),
    .matB_m_matrix_Data_q0(matB_m_matrix_Data_q0),
    .matC_add_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_address0),
    .matC_add_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_ce0),
    .matC_add_m_matrix_Data_we0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_we0),
    .matC_add_m_matrix_Data_d0(grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_d0)
);

top_top_Pipeline_VITIS_LOOP_280_1 grp_top_Pipeline_VITIS_LOOP_280_1_fu_472(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_ready),
    .empty(trunc_ln93_reg_1174),
    .matA_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matA_m_matrix_Data_address0),
    .matA_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matA_m_matrix_Data_ce0),
    .matA_m_matrix_Data_q0(matA_m_matrix_Data_q0),
    .matB_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matB_m_matrix_Data_address0),
    .matB_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matB_m_matrix_Data_ce0),
    .matB_m_matrix_Data_q0(matB_m_matrix_Data_q0),
    .result_m_matrix_Data_3_address0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_address0),
    .result_m_matrix_Data_3_ce0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_ce0),
    .result_m_matrix_Data_3_we0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_we0),
    .result_m_matrix_Data_3_d0(grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_d0)
);

top_top_Pipeline_VITIS_LOOP_93_13 grp_top_Pipeline_VITIS_LOOP_93_13_fu_480(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_ready),
    .matC_sub_m_nElements(matC_sub_m_nElements_reg_1150),
    .result_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_address0),
    .result_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_ce0),
    .result_m_matrix_Data_we0(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_we0),
    .result_m_matrix_Data_d0(grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_d0)
);

top_top_Pipeline_VITIS_LOOP_129_1 grp_top_Pipeline_VITIS_LOOP_129_1_fu_486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start),
    .ap_done(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_done),
    .ap_idle(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_idle),
    .ap_ready(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_ready),
    .matC_sub_m_nElements(matC_sub_m_nElements_reg_1150),
    .result_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_result_m_matrix_Data_address0),
    .result_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_result_m_matrix_Data_ce0),
    .result_m_matrix_Data_q0(result_m_matrix_Data_q0),
    .matC_mul_m_matrix_Data_address0(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_address0),
    .matC_mul_m_matrix_Data_ce0(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_ce0),
    .matC_mul_m_matrix_Data_we0(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_we0),
    .matC_mul_m_matrix_Data_d0(grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_d0)
);

top_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U57(
    .din0(mul_ln370_fu_493_p0),
    .din1(mul_ln370_fu_493_p1),
    .dout(mul_ln370_fu_493_p2)
);

top_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U58(
    .din0(grp_fu_497_p0),
    .din1(grp_fu_497_p1),
    .dout(grp_fu_497_p2)
);

top_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U59(
    .din0(mul_ln370_1_fu_599_p0),
    .din1(empty_reg_1207),
    .dout(mul_ln370_1_fu_599_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state16_ignore_call56) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state16_ignore_call55) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln370_1_fu_551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
            grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state17_on_subcall_done) & (icmp_ln111_fu_510_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
            grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
            grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state17_on_subcall_done) & (icmp_ln111_fu_510_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
            grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_ready == 1'b1)) begin
            grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_1_fu_551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        elementResult_reg_333 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        elementResult_reg_333 <= elementResult_1_fu_675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
        indvar_flatten_fu_124 <= 64'd0;
    end else if (((icmp_ln377_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        indvar_flatten_fu_124 <= add_ln370_reg_1221;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln46_fu_692_p2 == 1'd1))) begin
        j_1_fu_132 <= 31'd0;
    end else if (((1'b0 == ap_block_state34) & (1'b1 == ap_CS_fsm_state34))) begin
        j_1_fu_132 <= j_10_reg_1340;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state33) & (icmp_ln46_1_fu_758_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        j_3_fu_136 <= 31'd0;
    end else if (((1'b0 == ap_block_state37) & (1'b1 == ap_CS_fsm_state37))) begin
        j_3_fu_136 <= j_12_reg_1384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36) & (icmp_ln46_2_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
        j_5_fu_140 <= 31'd0;
    end else if (((1'b0 == ap_block_state40) & (1'b1 == ap_CS_fsm_state40))) begin
        j_5_fu_140 <= j_13_reg_1428;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_done == 1'b1) & (icmp_ln370_reg_1203 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        j_fu_128 <= 31'd0;
    end else if (((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31))) begin
        j_fu_128 <= j_8_reg_1301;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_1_fu_551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        lhsCol_reg_322 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        lhsCol_reg_322 <= add_ln377_reg_1251;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
        lhsRow_fu_120 <= 31'd0;
    end else if (((icmp_ln377_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        lhsRow_fu_120 <= select_ln370_1_reg_1231;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln370_1_fu_551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        phi_mul_reg_346 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        phi_mul_reg_346 <= add_ln380_1_reg_1256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln420_1_fu_707_p2 == 1'd0) & (icmp_ln46_fu_692_p2 == 1'd0))) begin
        ref_tmp16_0_reg_357 <= 32'd0;
    end else if (((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln420_1_reg_1306 == 1'd1))) begin
        ref_tmp16_0_reg_357 <= matC_mul_m_matrix_Data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state33) & (tmp_1_fu_792_p3 == 1'd1) & (icmp_ln46_1_fu_758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        ref_tmp16_1_reg_369 <= 32'd0;
    end else if (((1'b0 == ap_block_state34) & (tmp_1_reg_1345 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        ref_tmp16_1_reg_369 <= matC_mul_m_matrix_Data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state36) & (tmp_3_fu_867_p3 == 1'd1) & (icmp_ln46_2_fu_833_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        ref_tmp16_2_reg_381 <= 32'd0;
    end else if (((1'b0 == ap_block_state37) & (tmp_3_reg_1389 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        ref_tmp16_2_reg_381 <= matC_mul_m_matrix_Data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state39) & (tmp_4_fu_957_p3 == 1'd1) & (icmp_ln46_3_fu_923_p2 == 1'd0) & (icmp_ln370_reg_1203 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
        ref_tmp16_3_reg_393 <= 32'd0;
    end else if (((1'b0 == ap_block_state40) & (tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ref_tmp16_3_reg_393 <= matC_mul_m_matrix_Data_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
        rhsCol_fu_116 <= 32'd0;
    end else if (((icmp_ln377_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        rhsCol_fu_116 <= add_ln373_fu_657_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln370_reg_1221 <= add_ln370_fu_556_p2;
        mul_ln370_1_reg_1236 <= mul_ln370_1_fu_599_p2;
        select_ln370_1_reg_1231 <= select_ln370_1_fu_587_p3;
        select_ln370_reg_1226 <= select_ln370_fu_573_p3;
        trunc_ln373_reg_1242 <= trunc_ln373_fu_604_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln377_reg_1251 <= add_ln377_fu_613_p2;
        add_ln380_1_reg_1256 <= add_ln380_1_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        empty_reg_1207 <= empty_fu_540_p1;
        icmp_ln370_reg_1203 <= icmp_ln370_fu_535_p2;
        mul_ln370_reg_1213 <= mul_ln370_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln111_reg_1170 <= icmp_ln111_fu_510_p2;
        trunc_ln93_reg_1174 <= trunc_ln93_fu_515_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        icmp_ln420_1_reg_1306 <= icmp_ln420_1_fu_707_p2;
        icmp_ln420_reg_1332 <= icmp_ln420_fu_736_p2;
        j_8_reg_1301 <= j_8_fu_697_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        icmp_ln420_2_reg_1371 <= icmp_ln420_2_fu_807_p2;
        j_10_reg_1340 <= j_10_fu_763_p2;
        shl_ln421_reg_1376[31 : 1] <= shl_ln421_fu_812_p2[31 : 1];
        tmp_1_reg_1345 <= linearIndex_1_fu_784_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        icmp_ln420_4_reg_1415 <= icmp_ln420_4_fu_891_p2;
        j_12_reg_1384 <= j_12_fu_838_p2;
        sub_ln421_reg_1420 <= sub_ln421_fu_902_p2;
        tmp_3_reg_1389 <= linearIndex_2_fu_859_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        j_13_reg_1428 <= j_13_fu_928_p2;
        tmp_4_reg_1433 <= linearIndex_3_fu_949_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        lhs_m_matrix_Data_load_reg_1271 <= matA_m_matrix_Data_q0;
        rhs_m_matrix_Data_load_reg_1276 <= matB_m_matrix_Data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        localA_10_reg_1076 <= A_stream_dout;
        localB_10_reg_1081 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        localA_11_reg_1086 <= A_stream_dout;
        localB_11_reg_1091 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        localA_12_reg_1096 <= A_stream_dout;
        localB_12_reg_1101 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        localA_13_reg_1106 <= A_stream_dout;
        localB_13_reg_1111 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        localA_14_reg_1140 <= A_stream_dout;
        localB_14_reg_1145 <= B_stream_dout;
        matC_sub_m_nElements_reg_1150 <= grp_fu_497_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        localA_15_reg_1160 <= A_stream_dout;
        localB_15_reg_1165 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        localA_1_reg_986 <= A_stream_dout;
        localB_1_reg_991 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        localA_2_reg_996 <= A_stream_dout;
        localB_2_reg_1001 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        localA_3_reg_1006 <= A_stream_dout;
        localB_3_reg_1011 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        localA_4_reg_1016 <= A_stream_dout;
        localB_4_reg_1021 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        localA_5_reg_1026 <= A_stream_dout;
        localB_5_reg_1031 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        localA_6_reg_1036 <= A_stream_dout;
        localB_6_reg_1041 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        localA_7_reg_1046 <= A_stream_dout;
        localB_7_reg_1051 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        localA_8_reg_1056 <= A_stream_dout;
        localB_8_reg_1061 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        localA_9_reg_1066 <= A_stream_dout;
        localB_9_reg_1071 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        localA_reg_976 <= A_stream_dout;
        localB_reg_981 <= B_stream_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        mul_ln381_reg_1281 <= grp_fu_497_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        A_stream_blk_n = A_stream_empty_n;
    end else begin
        A_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state16) & (1'b1 == ap_CS_fsm_state16)) | ((1'b0 == ap_block_state15) & (1'b1 == ap_CS_fsm_state15)) | ((1'b0 == ap_block_state14) & (1'b1 == ap_CS_fsm_state14)) | ((1'b0 == ap_block_state13) & (1'b1 == ap_CS_fsm_state13)) | ((1'b0 == ap_block_state12) & (1'b1 == ap_CS_fsm_state12)) | ((1'b0 == ap_block_state11) & (1'b1 == ap_CS_fsm_state11)) | ((1'b0 == ap_block_state10) & (1'b1 == ap_CS_fsm_state10)) | ((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9)) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        A_stream_read = 1'b1;
    end else begin
        A_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        B_stream_blk_n = B_stream_empty_n;
    end else begin
        B_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state16) & (1'b1 == ap_CS_fsm_state16)) | ((1'b0 == ap_block_state15) & (1'b1 == ap_CS_fsm_state15)) | ((1'b0 == ap_block_state14) & (1'b1 == ap_CS_fsm_state14)) | ((1'b0 == ap_block_state13) & (1'b1 == ap_CS_fsm_state13)) | ((1'b0 == ap_block_state12) & (1'b1 == ap_CS_fsm_state12)) | ((1'b0 == ap_block_state11) & (1'b1 == ap_CS_fsm_state11)) | ((1'b0 == ap_block_state10) & (1'b1 == ap_CS_fsm_state10)) | ((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9)) | ((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8)) | ((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7)) | ((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6)) | ((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5)) | ((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4)) | ((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2)) | ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1)))) begin
        B_stream_read = 1'b1;
    end else begin
        B_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_4_fu_957_p3 == 1'd1) & (icmp_ln46_3_fu_923_p2 == 1'd0) & (icmp_ln370_reg_1203 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_3_fu_867_p3 == 1'd1) & (icmp_ln46_2_fu_833_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36)) | ((tmp_3_reg_1389 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((tmp_1_fu_792_p3 == 1'd1) & (icmp_ln46_1_fu_758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((tmp_1_reg_1345 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == ap_CS_fsm_state30) & (icmp_ln420_1_fu_707_p2 == 1'd0) & (icmp_ln46_fu_692_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln420_1_reg_1306 == 1'd1)))) begin
        C_add_stream_blk_n = C_add_stream_full_n;
    end else begin
        C_add_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state40) & (tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((1'b0 == ap_block_state37) & (tmp_3_reg_1389 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((1'b0 == ap_block_state34) & (tmp_1_reg_1345 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln420_1_reg_1306 == 1'd1)))) begin
        C_add_stream_din = matC_add_m_matrix_Data_q0;
    end else if ((((ap_predicate_op311_write_state39 == 1'b1) & (1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39)) | ((ap_predicate_op271_write_state36 == 1'b1) & (1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36)) | ((ap_predicate_op233_write_state33 == 1'b1) & (1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33)) | ((ap_predicate_op188_write_state30 == 1'b1) & (1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30)))) begin
        C_add_stream_din = 32'd0;
    end else begin
        C_add_stream_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op311_write_state39 == 1'b1) & (1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39)) | ((1'b0 == ap_block_state40) & (tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((ap_predicate_op271_write_state36 == 1'b1) & (1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36)) | ((1'b0 == ap_block_state37) & (tmp_3_reg_1389 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((ap_predicate_op233_write_state33 == 1'b1) & (1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33)) | ((1'b0 == ap_block_state34) & (tmp_1_reg_1345 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((ap_predicate_op188_write_state30 == 1'b1) & (1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30)) | ((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln420_1_reg_1306 == 1'd1)))) begin
        C_add_stream_write = 1'b1;
    end else begin
        C_add_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state40))) begin
        C_mul_stream_blk_n = C_mul_stream_full_n;
    end else begin
        C_mul_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state40) & (1'b1 == ap_CS_fsm_state40))) begin
        C_mul_stream_din = ap_phi_mux_ref_tmp16_3_phi_fu_397_p4;
    end else if (((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state38))) begin
        C_mul_stream_din = ref_tmp16_2_reg_381;
    end else if (((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state35))) begin
        C_mul_stream_din = ref_tmp16_1_reg_369;
    end else if (((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state32))) begin
        C_mul_stream_din = ref_tmp16_0_reg_357;
    end else begin
        C_mul_stream_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state38)) | ((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state35)) | ((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state32)) | ((1'b0 == ap_block_state40) & (1'b1 == ap_CS_fsm_state40)))) begin
        C_mul_stream_write = 1'b1;
    end else begin
        C_mul_stream_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_4_fu_957_p3 == 1'd1) & (icmp_ln46_3_fu_923_p2 == 1'd0) & (icmp_ln370_reg_1203 == 1'd1) & (1'b1 == ap_CS_fsm_state39)) | ((tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_3_fu_867_p3 == 1'd1) & (icmp_ln46_2_fu_833_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36)) | ((tmp_3_reg_1389 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((tmp_1_fu_792_p3 == 1'd1) & (icmp_ln46_1_fu_758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)) | ((tmp_1_reg_1345 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((1'b1 == ap_CS_fsm_state30) & (icmp_ln420_1_fu_707_p2 == 1'd0) & (icmp_ln46_fu_692_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state31) & (icmp_ln420_1_reg_1306 == 1'd1)))) begin
        C_sub_stream_blk_n = C_sub_stream_full_n;
    end else begin
        C_sub_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state40) & (tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((1'b0 == ap_block_state37) & (tmp_3_reg_1389 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((1'b0 == ap_block_state34) & (tmp_1_reg_1345 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln420_1_reg_1306 == 1'd1)))) begin
        C_sub_stream_din = result_m_matrix_Data_3_q0;
    end else if ((((ap_predicate_op312_write_state39 == 1'b1) & (1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39)) | ((ap_predicate_op272_write_state36 == 1'b1) & (1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36)) | ((ap_predicate_op234_write_state33 == 1'b1) & (1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33)) | ((ap_predicate_op189_write_state30 == 1'b1) & (1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30)))) begin
        C_sub_stream_din = 32'd0;
    end else begin
        C_sub_stream_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op312_write_state39 == 1'b1) & (1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39)) | ((1'b0 == ap_block_state40) & (tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((ap_predicate_op272_write_state36 == 1'b1) & (1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36)) | ((1'b0 == ap_block_state37) & (tmp_3_reg_1389 == 1'd0) & (1'b1 == ap_CS_fsm_state37)) | ((ap_predicate_op234_write_state33 == 1'b1) & (1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33)) | ((1'b0 == ap_block_state34) & (tmp_1_reg_1345 == 1'd0) & (1'b1 == ap_CS_fsm_state34)) | ((ap_predicate_op189_write_state30 == 1'b1) & (1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30)) | ((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31) & (icmp_ln420_1_reg_1306 == 1'd1)))) begin
        C_sub_stream_write = 1'b1;
    end else begin
        C_sub_stream_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state11)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state12)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state13)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state14)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state15)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state16)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state17_on_subcall_done)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state18_on_subcall_done)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state22_on_subcall_done)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_done == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state30)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state31)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == C_mul_stream_full_n)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state33)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state34)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == C_mul_stream_full_n)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state36)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state37)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == C_mul_stream_full_n)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state39)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state3)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state40)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state8)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state9)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39) & ((icmp_ln46_3_fu_923_p2 == 1'd1) | (icmp_ln370_reg_1203 == 1'd0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_4_reg_1433 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_ref_tmp16_3_phi_fu_397_p4 = matC_mul_m_matrix_Data_q0;
    end else begin
        ap_phi_mux_ref_tmp16_3_phi_fu_397_p4 = ref_tmp16_3_reg_393;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39) & ((icmp_ln46_3_fu_923_p2 == 1'd1) | (icmp_ln370_reg_1203 == 1'd0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_497_p0 = rhs_m_matrix_Data_load_reg_1276;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_497_p0 = size;
    end else begin
        grp_fu_497_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_497_p1 = lhs_m_matrix_Data_load_reg_1271;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_497_p1 = size;
    end else begin
        grp_fu_497_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        matA_m_matrix_Data_address0 = zext_ln380_fu_628_p1;
    end else if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        matA_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matA_m_matrix_Data_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        matA_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matA_m_matrix_Data_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        matA_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_address0;
    end else begin
        matA_m_matrix_Data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        matA_m_matrix_Data_ce0 = 1'b1;
    end else if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        matA_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matA_m_matrix_Data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        matA_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matA_m_matrix_Data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        matA_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_ce0;
    end else begin
        matA_m_matrix_Data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        matA_m_matrix_Data_we0 = grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_matA_m_matrix_Data_we0;
    end else begin
        matA_m_matrix_Data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        matB_m_matrix_Data_address0 = zext_ln381_fu_643_p1;
    end else if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        matB_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matB_m_matrix_Data_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        matB_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matB_m_matrix_Data_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        matB_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_address0;
    end else begin
        matB_m_matrix_Data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        matB_m_matrix_Data_ce0 = 1'b1;
    end else if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        matB_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_matB_m_matrix_Data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        matB_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matB_m_matrix_Data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        matB_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_ce0;
    end else begin
        matB_m_matrix_Data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        matB_m_matrix_Data_we0 = grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_matB_m_matrix_Data_we0;
    end else begin
        matB_m_matrix_Data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        matC_add_m_matrix_Data_address0 = zext_ln189_3_fu_965_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        matC_add_m_matrix_Data_address0 = zext_ln189_2_fu_875_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        matC_add_m_matrix_Data_address0 = zext_ln189_1_fu_800_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        matC_add_m_matrix_Data_address0 = zext_ln189_fu_720_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        matC_add_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        matC_add_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_address0;
    end else begin
        matC_add_m_matrix_Data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39)) | ((1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36)) | ((1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33)) | ((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30)))) begin
        matC_add_m_matrix_Data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        matC_add_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        matC_add_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_ce0;
    end else begin
        matC_add_m_matrix_Data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        matC_add_m_matrix_Data_d0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        matC_add_m_matrix_Data_d0 = grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_d0;
    end else begin
        matC_add_m_matrix_Data_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        matC_add_m_matrix_Data_we0 = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_matC_add_m_matrix_Data_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        matC_add_m_matrix_Data_we0 = grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_matC_add_m_matrix_Data_we0;
    end else begin
        matC_add_m_matrix_Data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        matC_mul_m_matrix_Data_address0 = zext_ln189_3_fu_965_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        matC_mul_m_matrix_Data_address0 = zext_ln189_2_fu_875_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        matC_mul_m_matrix_Data_address0 = zext_ln189_1_fu_800_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        matC_mul_m_matrix_Data_address0 = zext_ln189_fu_720_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        matC_mul_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_address0;
    end else begin
        matC_mul_m_matrix_Data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39)) | ((1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36)) | ((1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33)) | ((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30)))) begin
        matC_mul_m_matrix_Data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        matC_mul_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_ce0;
    end else begin
        matC_mul_m_matrix_Data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        matC_mul_m_matrix_Data_we0 = grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_matC_mul_m_matrix_Data_we0;
    end else begin
        matC_mul_m_matrix_Data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        result_m_matrix_Data_3_address0 = zext_ln189_3_fu_965_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        result_m_matrix_Data_3_address0 = zext_ln189_2_fu_875_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        result_m_matrix_Data_3_address0 = zext_ln189_1_fu_800_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        result_m_matrix_Data_3_address0 = zext_ln189_fu_720_p1;
    end else if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        result_m_matrix_Data_3_address0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        result_m_matrix_Data_3_address0 = grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_address0;
    end else begin
        result_m_matrix_Data_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39)) | ((1'b0 == ap_block_state36) & (1'b1 == ap_CS_fsm_state36)) | ((1'b0 == ap_block_state33) & (1'b1 == ap_CS_fsm_state33)) | ((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30)))) begin
        result_m_matrix_Data_3_ce0 = 1'b1;
    end else if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        result_m_matrix_Data_3_ce0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        result_m_matrix_Data_3_ce0 = grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_ce0;
    end else begin
        result_m_matrix_Data_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        result_m_matrix_Data_3_d0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        result_m_matrix_Data_3_d0 = grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_d0;
    end else begin
        result_m_matrix_Data_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln111_reg_1170 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        result_m_matrix_Data_3_we0 = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_result_m_matrix_Data_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        result_m_matrix_Data_3_we0 = grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_result_m_matrix_Data_3_we0;
    end else begin
        result_m_matrix_Data_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        result_m_matrix_Data_address0 = zext_ln384_fu_652_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        result_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_result_m_matrix_Data_address0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        result_m_matrix_Data_address0 = grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_address0;
    end else begin
        result_m_matrix_Data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        result_m_matrix_Data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        result_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_result_m_matrix_Data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        result_m_matrix_Data_ce0 = grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_ce0;
    end else begin
        result_m_matrix_Data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        result_m_matrix_Data_d0 = elementResult_reg_333;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        result_m_matrix_Data_d0 = grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_d0;
    end else begin
        result_m_matrix_Data_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln377_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        result_m_matrix_Data_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        result_m_matrix_Data_we0 = grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_result_m_matrix_Data_we0;
    end else begin
        result_m_matrix_Data_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b0 == ap_block_state9) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b0 == ap_block_state13) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b0 == ap_block_state14) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b0 == ap_block_state16) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b0 == ap_block_state17_on_subcall_done) & (icmp_ln111_fu_510_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((1'b0 == ap_block_state17_on_subcall_done) & (icmp_ln111_fu_510_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b0 == ap_block_state22_on_subcall_done) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln370_1_fu_551_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln377_fu_608_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_done == 1'b1) & (icmp_ln370_reg_1203 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if (((grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_done == 1'b1) & (icmp_ln370_reg_1203 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln46_fu_692_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((1'b0 == ap_block_state30) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln46_fu_692_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b0 == ap_block_state31) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((1'b0 == ap_block_state33) & (icmp_ln46_1_fu_758_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else if (((1'b0 == ap_block_state33) & (icmp_ln46_1_fu_758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b0 == ap_block_state34) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((1'b0 == ap_block_state36) & (icmp_ln46_2_fu_833_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else if (((1'b0 == ap_block_state36) & (icmp_ln46_2_fu_833_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b0 == ap_block_state37) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == C_mul_stream_full_n) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b0 == ap_block_state39) & (1'b1 == ap_CS_fsm_state39) & ((icmp_ln46_3_fu_923_p2 == 1'd1) | (icmp_ln370_reg_1203 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state39) & (icmp_ln46_3_fu_923_p2 == 1'd0) & (icmp_ln370_reg_1203 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b0 == ap_block_state40) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln370_1_fu_581_p2 = (lhsRow_fu_120 + 31'd1);

assign add_ln370_fu_556_p2 = (indvar_flatten_fu_124 + 64'd1);

assign add_ln373_fu_657_p2 = (select_ln370_reg_1226 + 32'd1);

assign add_ln377_fu_613_p2 = (lhsCol_reg_322 + 32'd1);

assign add_ln379_fu_623_p2 = (trunc_ln377_fu_619_p1 + mul_ln370_1_reg_1236);

assign add_ln380_1_fu_633_p2 = ($signed(phi_mul_reg_346) + $signed(empty_reg_1207));

assign add_ln380_fu_638_p2 = (phi_mul_reg_346 + trunc_ln373_reg_1242);

assign add_ln383_fu_648_p2 = (trunc_ln373_reg_1242 + mul_ln370_1_reg_1236);

assign add_ln421_1_fu_854_p2 = (zext_ln46_2_fu_829_p1 + shl_ln421_reg_1376);

assign add_ln421_2_fu_944_p2 = (zext_ln46_3_fu_919_p1 + sub_ln421_reg_1420);

assign add_ln421_fu_779_p1 = size;

assign add_ln421_fu_779_p2 = ($signed(zext_ln46_1_fu_754_p1) + $signed(add_ln421_fu_779_p1));

assign and_ln420_1_fu_849_p2 = (icmp_ln420_5_fu_844_p2 & icmp_ln420_2_reg_1371);

assign and_ln420_2_fu_939_p2 = (icmp_ln420_6_fu_934_p2 & icmp_ln420_4_reg_1415);

assign and_ln420_fu_774_p2 = (icmp_ln420_reg_1332 & icmp_ln420_3_fu_769_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state10 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state11 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state12 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state13 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state14 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state15 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state16 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state16_ignore_call55 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state16_ignore_call56 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state17_on_subcall_done = ((grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_done == 1'b0) | (grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state18_on_subcall_done = ((grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_done == 1'b0) | (grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state22_on_subcall_done = ((grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_done == 1'b0) & (icmp_ln111_reg_1170 == 1'd1));
end

always @ (*) begin
    ap_block_state3 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state30 = (((ap_predicate_op189_write_state30 == 1'b1) & (1'b0 == C_sub_stream_full_n)) | ((ap_predicate_op188_write_state30 == 1'b1) & (1'b0 == C_add_stream_full_n)));
end

always @ (*) begin
    ap_block_state31 = (((1'b0 == C_sub_stream_full_n) & (icmp_ln420_1_reg_1306 == 1'd1)) | ((1'b0 == C_add_stream_full_n) & (icmp_ln420_1_reg_1306 == 1'd1)));
end

always @ (*) begin
    ap_block_state33 = (((ap_predicate_op234_write_state33 == 1'b1) & (1'b0 == C_sub_stream_full_n)) | ((ap_predicate_op233_write_state33 == 1'b1) & (1'b0 == C_add_stream_full_n)));
end

always @ (*) begin
    ap_block_state34 = (((1'b0 == C_sub_stream_full_n) & (tmp_1_reg_1345 == 1'd0)) | ((1'b0 == C_add_stream_full_n) & (tmp_1_reg_1345 == 1'd0)));
end

always @ (*) begin
    ap_block_state36 = (((ap_predicate_op272_write_state36 == 1'b1) & (1'b0 == C_sub_stream_full_n)) | ((ap_predicate_op271_write_state36 == 1'b1) & (1'b0 == C_add_stream_full_n)));
end

always @ (*) begin
    ap_block_state37 = (((1'b0 == C_sub_stream_full_n) & (tmp_3_reg_1389 == 1'd0)) | ((1'b0 == C_add_stream_full_n) & (tmp_3_reg_1389 == 1'd0)));
end

always @ (*) begin
    ap_block_state39 = (((ap_predicate_op312_write_state39 == 1'b1) & (1'b0 == C_sub_stream_full_n)) | ((ap_predicate_op311_write_state39 == 1'b1) & (1'b0 == C_add_stream_full_n)));
end

always @ (*) begin
    ap_block_state4 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state40 = ((1'b0 == C_mul_stream_full_n) | ((1'b0 == C_sub_stream_full_n) & (tmp_4_reg_1433 == 1'd0)) | ((1'b0 == C_add_stream_full_n) & (tmp_4_reg_1433 == 1'd0)));
end

always @ (*) begin
    ap_block_state5 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state6 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state7 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state8 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_block_state9 = ((1'b0 == B_stream_empty_n) | (1'b0 == A_stream_empty_n));
end

always @ (*) begin
    ap_predicate_op188_write_state30 = ((icmp_ln420_1_fu_707_p2 == 1'd0) & (icmp_ln46_fu_692_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op189_write_state30 = ((icmp_ln420_1_fu_707_p2 == 1'd0) & (icmp_ln46_fu_692_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op233_write_state33 = ((tmp_1_fu_792_p3 == 1'd1) & (icmp_ln46_1_fu_758_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_write_state33 = ((tmp_1_fu_792_p3 == 1'd1) & (icmp_ln46_1_fu_758_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op271_write_state36 = ((tmp_3_fu_867_p3 == 1'd1) & (icmp_ln46_2_fu_833_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op272_write_state36 = ((tmp_3_fu_867_p3 == 1'd1) & (icmp_ln46_2_fu_833_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op311_write_state39 = ((tmp_4_fu_957_p3 == 1'd1) & (icmp_ln46_3_fu_923_p2 == 1'd0) & (icmp_ln370_reg_1203 == 1'd1));
end

always @ (*) begin
    ap_predicate_op312_write_state39 = ((tmp_4_fu_957_p3 == 1'd1) & (icmp_ln46_3_fu_923_p2 == 1'd0) & (icmp_ln370_reg_1203 == 1'd1));
end

assign elementResult_1_fu_675_p2 = (mul_ln381_reg_1281 + elementResult_reg_333);

assign empty_fu_540_p0 = size;

assign empty_fu_540_p1 = empty_fu_540_p0[3:0];

assign grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start = grp_top_Pipeline_VITIS_LOOP_111_11_fu_429_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start = grp_top_Pipeline_VITIS_LOOP_111_1_fu_406_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start = grp_top_Pipeline_VITIS_LOOP_129_1_fu_486_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start = grp_top_Pipeline_VITIS_LOOP_233_1_fu_464_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start = grp_top_Pipeline_VITIS_LOOP_280_1_fu_472_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start = grp_top_Pipeline_VITIS_LOOP_93_12_fu_458_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start = grp_top_Pipeline_VITIS_LOOP_93_13_fu_480_ap_start_reg;

assign grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start = grp_top_Pipeline_VITIS_LOOP_93_1_fu_452_ap_start_reg;

assign icmp_ln111_fu_510_p2 = (($signed(matC_sub_m_nElements_reg_1150) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln370_1_fu_551_p2 = ((indvar_flatten_fu_124 == mul_ln370_reg_1213) ? 1'b1 : 1'b0);

assign icmp_ln370_fu_535_p0 = size;

assign icmp_ln370_fu_535_p2 = (($signed(icmp_ln370_fu_535_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln373_fu_568_p1 = size;

assign icmp_ln373_fu_568_p2 = ((rhsCol_fu_116 == icmp_ln373_fu_568_p1) ? 1'b1 : 1'b0);

assign icmp_ln377_fu_608_p1 = size;

assign icmp_ln377_fu_608_p2 = ((lhsCol_reg_322 == icmp_ln377_fu_608_p1) ? 1'b1 : 1'b0);

assign icmp_ln420_1_fu_707_p1 = size;

assign icmp_ln420_1_fu_707_p2 = (($signed(zext_ln46_fu_688_p1) < $signed(icmp_ln420_1_fu_707_p1)) ? 1'b1 : 1'b0);

assign icmp_ln420_2_fu_807_p0 = size;

assign icmp_ln420_2_fu_807_p2 = (($signed(icmp_ln420_2_fu_807_p0) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln420_3_fu_769_p1 = size;

assign icmp_ln420_3_fu_769_p2 = (($signed(zext_ln46_1_fu_754_p1) < $signed(icmp_ln420_3_fu_769_p1)) ? 1'b1 : 1'b0);

assign icmp_ln420_4_fu_891_p2 = (($signed(tmp_2_fu_882_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln420_5_fu_844_p1 = size;

assign icmp_ln420_5_fu_844_p2 = (($signed(zext_ln46_2_fu_829_p1) < $signed(icmp_ln420_5_fu_844_p1)) ? 1'b1 : 1'b0);

assign icmp_ln420_6_fu_934_p1 = size;

assign icmp_ln420_6_fu_934_p2 = (($signed(zext_ln46_3_fu_919_p1) < $signed(icmp_ln420_6_fu_934_p1)) ? 1'b1 : 1'b0);

assign icmp_ln420_fu_736_p2 = (($signed(tmp_fu_727_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_758_p1 = size;

assign icmp_ln46_1_fu_758_p2 = ((zext_ln46_1_fu_754_p1 == icmp_ln46_1_fu_758_p1) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_833_p1 = size;

assign icmp_ln46_2_fu_833_p2 = ((zext_ln46_2_fu_829_p1 == icmp_ln46_2_fu_833_p1) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_923_p1 = size;

assign icmp_ln46_3_fu_923_p2 = ((zext_ln46_3_fu_919_p1 == icmp_ln46_3_fu_923_p1) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_692_p1 = size;

assign icmp_ln46_fu_692_p2 = ((zext_ln46_fu_688_p1 == icmp_ln46_fu_692_p1) ? 1'b1 : 1'b0);

assign j_10_fu_763_p2 = (j_1_fu_132 + 31'd1);

assign j_12_fu_838_p2 = (j_3_fu_136 + 31'd1);

assign j_13_fu_928_p2 = (j_5_fu_140 + 31'd1);

assign j_8_fu_697_p2 = (j_fu_128 + 31'd1);

assign linearIndex_1_fu_784_p3 = ((and_ln420_fu_774_p2[0:0] == 1'b1) ? add_ln421_fu_779_p2 : 32'd4294967295);

assign linearIndex_2_fu_859_p3 = ((and_ln420_1_fu_849_p2[0:0] == 1'b1) ? add_ln421_1_fu_854_p2 : 32'd4294967295);

assign linearIndex_3_fu_949_p3 = ((and_ln420_2_fu_939_p2[0:0] == 1'b1) ? add_ln421_2_fu_944_p2 : 32'd4294967295);

assign linearIndex_fu_712_p3 = ((icmp_ln420_1_fu_707_p2[0:0] == 1'b1) ? trunc_ln46_fu_703_p1 : 4'd15);

assign mul_ln370_1_fu_599_p0 = select_ln370_1_fu_587_p3[3:0];

assign mul_ln370_fu_493_p0 = zext_ln370_fu_543_p1;

assign mul_ln370_fu_493_p1 = zext_ln370_fu_543_p1;

assign select_ln370_1_fu_587_p3 = ((icmp_ln373_fu_568_p2[0:0] == 1'b1) ? add_ln370_1_fu_581_p2 : lhsRow_fu_120);

assign select_ln370_fu_573_p3 = ((icmp_ln373_fu_568_p2[0:0] == 1'b1) ? 32'd0 : rhsCol_fu_116);

assign shl_ln421_1_fu_897_p0 = size;

assign shl_ln421_1_fu_897_p2 = shl_ln421_1_fu_897_p0 << 32'd2;

assign shl_ln421_fu_812_p0 = size;

assign shl_ln421_fu_812_p2 = shl_ln421_fu_812_p0 << 32'd1;

assign sub_ln421_fu_902_p1 = size;

assign sub_ln421_fu_902_p2 = ($signed(shl_ln421_1_fu_897_p2) - $signed(sub_ln421_fu_902_p1));

assign tmp_1_fu_792_p3 = linearIndex_1_fu_784_p3[32'd31];

assign tmp_2_fu_882_p1 = size;

assign tmp_2_fu_882_p4 = {{tmp_2_fu_882_p1[31:2]}};

assign tmp_3_fu_867_p3 = linearIndex_2_fu_859_p3[32'd31];

assign tmp_4_fu_957_p3 = linearIndex_3_fu_949_p3[32'd31];

assign tmp_fu_727_p1 = size;

assign tmp_fu_727_p4 = {{tmp_fu_727_p1[31:1]}};

assign trunc_ln373_fu_604_p1 = select_ln370_fu_573_p3[3:0];

assign trunc_ln377_fu_619_p1 = lhsCol_reg_322[3:0];

assign trunc_ln46_fu_703_p1 = j_fu_128[3:0];

assign trunc_ln93_fu_515_p1 = matC_sub_m_nElements_reg_1150[4:0];

assign zext_ln189_1_fu_800_p1 = linearIndex_1_fu_784_p3;

assign zext_ln189_2_fu_875_p1 = linearIndex_2_fu_859_p3;

assign zext_ln189_3_fu_965_p1 = linearIndex_3_fu_949_p3;

assign zext_ln189_fu_720_p1 = linearIndex_fu_712_p3;

assign zext_ln370_fu_543_p0 = size;

assign zext_ln370_fu_543_p1 = $unsigned(zext_ln370_fu_543_p0);

assign zext_ln380_fu_628_p1 = add_ln379_fu_623_p2;

assign zext_ln381_fu_643_p1 = add_ln380_fu_638_p2;

assign zext_ln384_fu_652_p1 = add_ln383_fu_648_p2;

assign zext_ln46_1_fu_754_p1 = j_1_fu_132;

assign zext_ln46_2_fu_829_p1 = j_3_fu_136;

assign zext_ln46_3_fu_919_p1 = j_5_fu_140;

assign zext_ln46_fu_688_p1 = j_fu_128;

always @ (posedge ap_clk) begin
    shl_ln421_reg_1376[0] <= 1'b0;
end

endmodule //top
