#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x120608bc0 .scope module, "tb_and_gate" "tb_and_gate" 2 2;
 .timescale -9 -12;
v0x12061f150_0 .var "a", 0 0;
v0x12061f200_0 .var "b", 0 0;
v0x12061f290_0 .net "x", 0 0, L_0x12061f610;  1 drivers
v0x12061f340_0 .net "y", 0 0, L_0x12061f4c0;  1 drivers
v0x12061f3f0_0 .net "z", 0 0, L_0x12061f590;  1 drivers
S_0x120608d30 .scope module, "uut" "and_gate" 2 6, 3 2 0, S_0x120608bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 1 "z";
    .port_info 4 /OUTPUT 1 "x";
L_0x12061f4c0 .functor AND 1, v0x12061f150_0, v0x12061f200_0, C4<1>, C4<1>;
L_0x12061f610 .functor OR 1, v0x12061f150_0, v0x12061f200_0, C4<0>, C4<0>;
L_0x12061f6c0 .functor XOR 1, v0x12061f150_0, v0x12061f200_0, C4<0>, C4<0>;
L_0x12061f590 .functor NOT 1, L_0x12061f6c0, C4<0>, C4<0>, C4<0>;
v0x12060cf10_0 .net *"_ivl_4", 0 0, L_0x12061f6c0;  1 drivers
v0x12061ed80_0 .net "a", 0 0, v0x12061f150_0;  1 drivers
v0x12061ee20_0 .net "b", 0 0, v0x12061f200_0;  1 drivers
v0x12061eeb0_0 .net "x", 0 0, L_0x12061f610;  alias, 1 drivers
v0x12061ef50_0 .net "y", 0 0, L_0x12061f4c0;  alias, 1 drivers
v0x12061f030_0 .net "z", 0 0, L_0x12061f590;  alias, 1 drivers
    .scope S_0x120608bc0;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "and_gate.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x120608bc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12061f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12061f200_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12061f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12061f200_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12061f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12061f200_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12061f150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12061f200_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12061f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12061f200_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x120608bc0;
T_1 ;
    %vpi_call 2 21 "$monitor", "time=%0t | a=%b b=%b y=%b x=%b z=%b", $time, v0x12061f150_0, v0x12061f200_0, v0x12061f340_0, v0x12061f290_0, v0x12061f3f0_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_and_gate.v";
    "and_gate.v";
