<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>verilog_综合的实例 | YILON</title><meta name="author" content="YILON"><meta name="copyright" content="YILON"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="可综合的Verilog格式规范   每个always块只能由一个事件控制@(event_expression)，而且要紧跟在always关键字后；   always块可以表示时序逻辑或组合逻辑， 也可以既表示电平敏感的透明锁存器又同时表示组合逻辑，但并不推荐这种描述方法，因为容易产生错误和多余的电平敏感的透明锁存器， 如果要为电平敏感的锁存器建模，可使用连续赋值语句。   每个表示时序的alway">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog_综合的实例">
<meta property="og:url" content="http://example.com/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/index.html">
<meta property="og:site_name" content="YILON">
<meta property="og:description" content="可综合的Verilog格式规范   每个always块只能由一个事件控制@(event_expression)，而且要紧跟在always关键字后；   always块可以表示时序逻辑或组合逻辑， 也可以既表示电平敏感的透明锁存器又同时表示组合逻辑，但并不推荐这种描述方法，因为容易产生错误和多余的电平敏感的透明锁存器， 如果要为电平敏感的锁存器建模，可使用连续赋值语句。   每个表示时序的alway">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/private_img/cover.svg">
<meta property="article:published_time" content="2023-12-02T01:00:13.000Z">
<meta property="article:modified_time" content="2023-12-04T07:07:12.610Z">
<meta property="article:author" content="YILON">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/private_img/cover.svg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'undefined')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":300,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: true,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'verilog_综合的实例',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  isShuoshuo: false
}</script><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg" style="background-color: #4582A0;"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/private_img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">93</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">92</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/private_img/cover.svg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">YILON</span></a><a class="nav-page-title" href="/"><span class="site-name">verilog_综合的实例</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友情链接</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">verilog_综合的实例</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-12-02T01:00:13.000Z" title="发表于 2023-12-02 09:00:13">2023-12-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-12-04T07:07:12.610Z" title="更新于 2023-12-04 15:07:12">2023-12-04</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/verilog/">verilog</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1>可综合的Verilog格式规范</h1>
<ul>
<li>
<p>每个always块只能由一个事件控制<code>@(event_expression)</code>，而且要紧跟在always关键字后；</p>
</li>
<li>
<p>always块可以表示时序逻辑或组合逻辑，<br>
也可以既表示电平敏感的透明锁存器又同时表示组合逻辑，但并不推荐这种描述方法，因为容易产生错误和多余的电平敏感的透明锁存器，<br>
如果要为电平敏感的锁存器建模，可使用连续赋值语句。</p>
</li>
<li>
<p>每个表示时序的always块只能由一个<code>时钟</code>跳变沿触发，置位或复位最好也由该时钟跳变沿触发；</p>
</li>
<li>
<p>每个在always块中赋值的信号都<strong>必须定义为reg型或整型</strong>。<br>
而且<strong>对同一个变量赋值只允许在一个always块内进行</strong>。</p>
</li>
<li>
<p>将信号赋值位<code>'bx</code>，综合器就将其解释为无关状态，这样生成的硬件电路最简洁。</p>
</li>
<li>
<p>Verilog HDL描述的异步状态机是不能综合的，如果一定要设计异步状态机，可以使用电路图输入的方法设计。</p>
</li>
<li>
<p>always块中应避免组合反馈回路。<br>
每次执行always块时，在生成<code>组合逻辑</code>的always块中赋值表达式右侧都必须有明确的值，即在赋值表达式<code>右侧</code>的信号都必须在 always @(敏感电平列表)中列出。<br>
如果在赋值表达式右端引用了敏感电平列表中没有列出的信号，那么在综合时将会为该没有列出的信号隐含地产生一个透明锁存器。<br>
这是因为该信号的变化不会立刻引起所赋值的变化，而必须等到敏感电平列表中某一个信号变化时，它的作用才显现出来，<br>
也就是相当于存在着一个透明锁存器，即把该信号的变化暂存起来，待敏感电平列表中某一个信号变化时再起作用，而纯组合逻辑电路不可能做到这一点。<br>
这样，综合后所得的电路已经不是纯组合逻辑电路了。<br>
此时综合器会发出警告，提示设计中插入了锁存器。</p>
</li>
</ul>
<p>例如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> c)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//由于d并不在always的敏感电平列表中列出</span></span><br><span class="line">        <span class="comment">//即当d变化时，e不能立刻变化，需要等到a、b、c有变化时才能对e进行赋值</span></span><br><span class="line">        <span class="comment">//那就需要先将d的值锁存下来才能实现这样的逻辑</span></span><br><span class="line">        <span class="comment">//因此综合器会自动添加一个锁存器</span></span><br><span class="line">        e = d &amp; a &amp; b;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h1>可综合风格的Verilog HDL模块实例</h1>
<h2 id="组合逻辑">组合逻辑</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//组合逻辑：8位加法器</span></span><br><span class="line"><span class="keyword">module</span> adder_8(cout,sum,a,b,cin);</span><br><span class="line">    <span class="keyword">output</span>       cout;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] sum;</span><br><span class="line">    <span class="keyword">input</span>        cin;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] a,b;</span><br><span class="line">    <span class="keyword">assign</span> &#123;cout,sum&#125; = a+b+cin;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//组合逻辑：指令译码电路</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> plus        3&#x27;d0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> minus       3&#x27;d1</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> band        3&#x27;d2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> bor         3&#x27;d3</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> unegate     3&#x27;d4</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> alu(out,opcode,a,b)</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">2</span>:<span class="number">0</span>] opcode;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] a,b;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(opcode <span class="keyword">or</span> a <span class="keyword">or</span> b)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(opcode)</span><br><span class="line">                <span class="comment">//算数运算</span></span><br><span class="line">                `plus:  out = a + b;</span><br><span class="line">                `minus: out = a-b;</span><br><span class="line">                <span class="comment">//位运算</span></span><br><span class="line">                `band:  out = a &amp; b;</span><br><span class="line">                `bor:   out = a | b;</span><br><span class="line">                <span class="comment">//单目运算</span></span><br><span class="line">                `unegate: out = ~a;</span><br><span class="line">                <span class="keyword">default</span>:  out = <span class="number">8&#x27;hx</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//组合逻辑：比较重组</span></span><br><span class="line"><span class="keyword">module</span> sqrt4(ra,rb,rc,rd,a,b,c,d);</span><br><span class="line">    <span class="keyword">parameter</span> t =<span class="number">3</span>;</span><br><span class="line">    <span class="keyword">output</span> [t:<span class="number">0</span>] ra,rb,rc,rd;</span><br><span class="line">    <span class="keyword">input</span>  [t:<span class="number">0</span>] a,b,c,d;</span><br><span class="line">    <span class="keyword">reg</span>    [t:<span class="number">0</span>] ra,rb,rc,rd;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(a <span class="keyword">or</span> b <span class="keyword">or</span> c <span class="keyword">or</span> d)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">reg</span> [t:<span class="number">0</span>] va,vb,vc,vd;</span><br><span class="line">            &#123;va,vb,vc,vd&#125; = &#123;a,b,c,d&#125;;</span><br><span class="line">            sort2(va,vc);</span><br><span class="line">            sort2(vb,vd);</span><br><span class="line">            sort2(va,vb);</span><br><span class="line">            sort2(vc,vd);</span><br><span class="line">            sort2(vb,vc);</span><br><span class="line">            &#123;ra,rb,rc,rd&#125; = &#123;va,vb,vc,vd&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">task</span> sort2;</span><br><span class="line">        <span class="keyword">inout</span> [t:<span class="number">0</span>] x,y;</span><br><span class="line">        <span class="keyword">reg</span>   [t:<span class="number">0</span>] temp;</span><br><span class="line">        <span class="keyword">if</span>(x&gt;y)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                temp = x;</span><br><span class="line">                x = y;</span><br><span class="line">                y = temp;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//比较器</span></span><br><span class="line"><span class="keyword">module</span> compare(equal,a,b);</span><br><span class="line">    <span class="keyword">parameter</span>        size = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">output</span>           equal;</span><br><span class="line">    <span class="keyword">input</span> [size-<span class="number">1</span>:<span class="number">0</span>] a,b;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> equal = (a==b) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//3-8译码器</span></span><br><span class="line"><span class="keyword">module</span> decoder(out,in);</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">2</span>:<span class="number">0</span>] in;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = (in == <span class="number">0</span>) ? <span class="number">0</span> : (<span class="number">8&#x27;b1</span> &lt;&lt; in); </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//8-3编码器</span></span><br><span class="line"><span class="keyword">module</span> encoder(out,in);</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] in;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">2</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">always</span> @(in)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">integer</span>   i;</span><br><span class="line">            out     = <span class="number">0</span>;</span><br><span class="line">            none_on = <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">8</span>;i=i+<span class="number">1</span>)</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(in[i])</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            out     = i;</span><br><span class="line">                            none_on = <span class="number">0</span>;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//奇偶校验位生成器</span></span><br><span class="line"><span class="keyword">module</span>  parity_bit_generator(even_numbits,odd_numbits,input_bus);</span><br><span class="line">    <span class="keyword">output</span> even_numbits,odd_numbits;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] input_bus;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> odd_numbits = ^input_bus;   <span class="comment">//逐位迭代异或运算（同0异1）</span></span><br><span class="line">    <span class="keyword">assign</span> even_numbits = ~odd_numbits;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//三态输出驱动器</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> trist1(out,in,enable);</span><br><span class="line">    <span class="keyword">output</span> out;</span><br><span class="line">    <span class="keyword">input</span>  in,enable;</span><br><span class="line">    <span class="keyword">assign</span> out = enable ?in : <span class="number">&#x27;bz</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//在Verilog中有门级原语bufif1可以直接实现三态门</span></span><br><span class="line"><span class="keyword">bufif1</span> trist_1(out,in,enable);</span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//三态双向驱动器</span></span><br><span class="line"><span class="keyword">module</span> bidir(tri_inout,out,in,en,b);</span><br><span class="line">    <span class="keyword">inout</span> tri_inout;</span><br><span class="line">    <span class="keyword">output</span> out;</span><br><span class="line">    <span class="keyword">input</span> in,en,b;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> tri_inout =en ? in : <span class="number">&#x27;bz</span>;</span><br><span class="line">    <span class="keyword">assign</span> out = tri_inout ^ b;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="时序逻辑">时序逻辑</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//触发器</span></span><br><span class="line"><span class="keyword">module</span> dff(q,data,clk);</span><br><span class="line">    <span class="keyword">output</span> q;</span><br><span class="line">    <span class="keyword">input</span>  data,clk;</span><br><span class="line">    <span class="keyword">reg</span>    q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            q &lt;= data;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//电平敏感型锁存器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//方案一</span></span><br><span class="line"><span class="keyword">module</span> latch1(q,data,clk);</span><br><span class="line">    <span class="keyword">output</span> q;</span><br><span class="line">    <span class="keyword">input</span>  data,clk;</span><br><span class="line">    <span class="keyword">reg</span>    q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> q = clk ? data : q; </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//方案二（综合器可能会警告）</span></span><br><span class="line"><span class="keyword">module</span> latch2(q,data,clk);</span><br><span class="line">    <span class="keyword">output</span> q;</span><br><span class="line">    <span class="keyword">input</span>  data,clk;</span><br><span class="line">    <span class="keyword">reg</span>    q;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(clk <span class="keyword">or</span> data)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(clk)  q = data;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//带置位和复位端的电平敏感型锁存器</span></span><br><span class="line"><span class="keyword">module</span> latch3(q,data,clk,set,reset);</span><br><span class="line">    <span class="keyword">output</span> q;</span><br><span class="line">    <span class="keyword">input</span>  data,clk,set,reset;</span><br><span class="line">    <span class="keyword">assign</span> q = reset ? <span class="number">0</span> : (set ? <span class="number">1</span> : (clk ? data : q));</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//移位寄存器</span></span><br><span class="line"><span class="keyword">module</span> shifter(din,clk,clr,dout);</span><br><span class="line">    <span class="keyword">input</span>  din,clk,clr;</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] dout;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] dout;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(clr)</span><br><span class="line">                dout &lt;= <span class="number">8&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    dout &lt;= dout &lt;&lt; <span class="number">1</span>;</span><br><span class="line">                    dout[<span class="number">0</span>] &lt;= din;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//8位计数器</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//方案一</span></span><br><span class="line"><span class="keyword">module</span> counter1(out,cout,data,load,cin,clk);</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">output</span>       cout;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] data;</span><br><span class="line">    <span class="keyword">input</span>        load,cin,clk;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(load)</span><br><span class="line">                out &lt;= data;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                out &lt;= out + cin;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> cout = &amp; out &amp; cin;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//方案二</span></span><br><span class="line"><span class="keyword">module</span> counter1(out,cout,data,load,cin,clk);</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">output</span>       cout;</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">7</span>:<span class="number">0</span>] data;</span><br><span class="line">    <span class="keyword">input</span>        load,cin,clk;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">reg</span>          cout;</span><br><span class="line">    <span class="keyword">reg</span>    [<span class="number">7</span>:<span class="number">0</span>] preout;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            out &lt;= preout;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(out <span class="keyword">or</span> data <span class="keyword">or</span> load <span class="keyword">or</span> cin)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            &#123;cout,preout&#125; = out + cin;</span><br><span class="line">            <span class="keyword">if</span>(load)</span><br><span class="line">                preout = data;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="YILON">YILON</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/">http://example.com/2023/12/02/verilog_%E7%BB%BC%E5%90%88%E7%9A%84%E5%AE%9E%E4%BE%8B/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="http://example.com" target="_blank">YILON</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a></div><div class="post-share"><div class="social-share" data-image="/private_img/cover.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a><a class="pagination-related" href="/2023/12/02/verilog_%E9%98%BB%E5%A1%9E%E4%B8%8E%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/" title="verilog_阻塞与非阻塞赋值"><img class="cover" src="/private_img/cover.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">verilog_阻塞与非阻塞赋值</div></div><div class="info-2"><div class="info-item-1">阻塞赋值与非阻塞赋值 一般的，要求：  描述组合逻辑的always块中用阻塞赋值&lt;=； 描述时序逻辑的always块中用非阻塞赋值=  记：  RHS——方程式右边 LHS——方程式左边   阻塞赋值是指过程块中的语句是串行执行的（即一条语句执行完成才能执行下一条语句）； 非阻塞赋值是指过程块中的语句是并行执行的，即所有的语句都同时计算RHS，然后再同时更新LHS。  一般可综合的阻塞赋值操作在RHS中不能有延迟（即使零延迟也不允许）。 如果在一个过程块中阻塞赋值的RHS相关变量正好是另一个过程块中阻塞赋值的LHS变量，这两个过程块又用同一个是时钟沿触发，就很容易出现竞争现象。 而对于非阻塞赋值，其只能用于对reg型变量进行赋值，因此只能用在过程块中。 举例说明： 12345678910111213module pipe(input d,input clk,output q3);reg q1,q2,q3;always@(posedge clk)    begin        q1=d;     //第一个赋值句        q2=q1;    //第二个赋值句    ...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2023/12/02/verilog_I2C%E6%80%BB%E7%BA%BF%E6%8E%A5%E5%8F%A3%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1/" title="verilog_I2C总线接口模块设计"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-02</div><div class="info-item-2">verilog_I2C总线接口模块设计</div></div><div class="info-2"><div class="info-item-1">I2C总线协议  设计对象 本设计计划为使用I2C通信的EEPROM存储器设计对应的读写控制器。 那么首先应确定协议的格式。 EEPROM有多种读写方式，这里为了简化仅考虑其字节读写方式， 即在一个写周期内对一个字节进行写入或读出。 其写入数据的帧格式如下：  对应的，读取指定地址存储单元的数据的帧格式为：  测试结构 要实现仿真，需要对测试进行建模。 建立这样的一个模型：  最左侧的便是测试的顶层模块(Top...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%8E%9F%E8%AF%ADUDP/" title="verilog_原语UDP"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_原语UDP</div></div><div class="info-2"><div class="info-item-1">用户定义的原语UDP 利用UDP可自定义设计基本逻辑元件的功能。 由于UDP是用查表的方法来确定输出的， 用仿真器进行仿真时对它的处理速度比一般编写的模块要快很多。 UDP只能描述简单的能用真值表描述的组合或时序逻辑。 基本语法 1234567891011121314151617primitive gate_name(out_1,in_1,in_2,in_3,...)     output out_1;    input  in_1,in_2,...;    reg    out_1;    initial        begin            //输出端口寄存器或时序逻辑内部寄存器赋初值(0,1或X)        end    table     //真值表,下面lg表示0，1，或X       in_1          in_2       in_3      ...   :  out_1        lg             lg          lg      ...   :  lg;       lg             lg        ...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5/" title="verilog_基本概念"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_基本概念</div></div><div class="info-2"><div class="info-item-1">HDL的设计流程：Top-Dowm   Verilog HDL基本概念 可以将电路设计抽象为5个层次：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  Verilog...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E6%A8%A1%E5%9E%8B%E7%9A%84%E4%B8%8D%E5%90%8C%E6%8A%BD%E8%B1%A1%E7%BA%A7%E5%88%AB/" title="verilog_模型的不同抽象级别"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_模型的不同抽象级别</div></div><div class="info-2"><div class="info-item-1">概述 一个物理电路可以从不同层次来描述（抽象）， 从行为和功能的角度来描述称为行为模块； 从电路结构的角度来描述称为结构模块。 抽象可分为以下五级：  系统级（System-level）： 用Verilog提供的高级结构能够实现所设计模块外部性能的模型； 算法级（algorithm-level）： 用Verilog提供的高级结构能实现算法的模型； 寄存器传输级（RTL）： 描述数据在寄存器之间的流动和如何处理、控制这些数据流动的模型； 门级（gate-level）： 描述逻辑门以及逻辑门之间连接的模型； 开关级（switch-level）： 描述器件中三极管和存储节点以及它们之间连接的模型。  对于数字系统的逻辑设计，需要熟练掌握前四级。 门级 Verilog中有关门类型的关键字有26个，最基本的有8个：  与and 与非nand 或非nor 或or 异或xor 异或非xnor 缓冲器buf 非not  门的定义方法： 123门类型 [驱动能力][延时] 门实例名(输出端口,输入端口1,输入端口2,..);  ...</div></div></div></a><a class="pagination-related" href="/2023/11/26/verilog_%E5%90%8C%E6%AD%A5%E7%8A%B6%E6%80%81%E6%9C%BA/" title="verilog_同步状态机"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-26</div><div class="info-item-2">verilog_同步状态机</div></div><div class="info-2"><div class="info-item-1">概述 数字逻辑本质上可分为组合逻辑和时序逻辑两大类。 组合逻辑可以用来完成简单的逻辑功能，比如多路器、与或非逻辑、加法乘法器等； 时序逻辑则可以用来产生于运算过程有关的对各控制信号序列。 在复杂运算逻辑系统中， 往往用同步状态机来产生于时钟节拍密切相关的多个控制信号序列， 用它来控制多路器或数据通道的开启/关闭， 来使有限的组合逻辑运算器资源得到充分的运行。 用可综合的Verilog...</div></div></div></a><a class="pagination-related" href="/2023/11/25/verilog_%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B%E4%B8%8E%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95/" title="verilog_数据类型与基本语法"><img class="cover" src="/private_img/cover.svg" alt="cover"><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="info-item-2">verilog_数据类型与基本语法</div></div><div class="info-2"><div class="info-item-1">模块的结构 模块（block）由由两部分组成， 一部分描述接口， 一部分描述逻辑功能。 模块的端口 12345678910111213141516//定义模块时要列出所有的输入输出接口module block_1(port_1,port_2,port_3,port_4,port_5);   //没有顺序要求    //声明输入端口    input port_1;       //不声明端口位宽时默认为1bit    input[2:0] port_2;  //声明端口位宽为3        //声明输出端口    output port_3;    output[2:0] port_4    //声明输入输出口    inout[1:0] port_5;    //逻辑部分endmodule 也可以直接在模块声明中直接指明接口类型： 12module block_1(input port_1,input[2:0] port_2,output port_3,output[2:0]port_4,inout[2:0]...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/private_img/avatar.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">YILON</div><div class="author-info-description">YILON的技术小窝</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">93</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">92</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">24</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/YILON"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/YILON" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:yilongdyx@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Welcome</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">可综合的Verilog格式规范</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">可综合风格的Verilog HDL模块实例</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91"><span class="toc-number">2.1.</span> <span class="toc-text">组合逻辑</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91"><span class="toc-number">2.2.</span> <span class="toc-text">时序逻辑</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/12/26/FPGA_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA_基本结构"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA_基本结构"/></a><div class="content"><a class="title" href="/2024/12/26/FPGA_%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84/" title="FPGA_基本结构">FPGA_基本结构</a><time datetime="2024-12-26T01:33:15.000Z" title="发表于 2024-12-26 09:33:15">2024-12-26</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/24/TI_DSP_C2000%E8%AE%A1%E7%AE%97%E5%8A%A0%E9%80%9F/" title="TI_DSP_C2000计算加速"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_C2000计算加速"/></a><div class="content"><a class="title" href="/2024/12/24/TI_DSP_C2000%E8%AE%A1%E7%AE%97%E5%8A%A0%E9%80%9F/" title="TI_DSP_C2000计算加速">TI_DSP_C2000计算加速</a><time datetime="2024-12-24T02:33:24.000Z" title="发表于 2024-12-24 10:33:24">2024-12-24</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF"><img src="/private_img/cover.svg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="TI_DSP_TMS320F28377D_EMIF"/></a><div class="content"><a class="title" href="/2024/12/16/TI_DSP_TMS320F28377D_EMIF/" title="TI_DSP_TMS320F28377D_EMIF">TI_DSP_TMS320F28377D_EMIF</a><time datetime="2024-12-16T03:10:24.000Z" title="发表于 2024-12-16 11:10:24">2024-12-16</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url(/private_img/Top.svg);"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By YILON</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = ele => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    ele.forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = `%%{init:{ 'theme':'${theme}'}}%%\n`
      const mermaidID = `mermaid-${index}`
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)
      const renderMermaid = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      // mermaid v9 and v10 compatibility
      typeof renderFn === 'string' ? renderMermaid(renderFn) : renderFn.then(({ svg }) => renderMermaid(svg))
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return

    codeMermaidEle.forEach(ele => {
      const preEle = document.createElement('pre')
      preEle.className = 'mermaid-src'
      preEle.hidden = true
      preEle.textContent = ele.textContent
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.appendChild(preEle)
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaidFn)
  }

  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="text-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>