// Seed: 252075206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_2.id_16 = 0;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always_comb @(-1 or posedge 1) $clog2(46);
  ;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input  wor  id_2,
    output wire id_3,
    input  tri  id_4
);
  localparam id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_16 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16
);
  inout wire _id_16;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_15,
      id_4,
      id_10,
      id_4
  );
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output logic [7:0] id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_16 : -1] id_17;
  wire id_18;
  ;
  assign id_12[""] = 1;
  logic
      id_19,
      id_20 (
          .id_0(id_19),
          .id_1(id_5)
      );
  wire id_21;
endmodule
