
 * drivers/usb/host/ehci-oxnas.c
 *
 * Tzachi Perelstein <tzachi@marvell.com>
 *
 * This file is licensed under  the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
  enable pllb  enable ref600  600MHz pllb divider for 12MHz  ref 300 divider for 12MHz  Ensure the USB block is properly reset  Force the high speed clock to be generated all the time, via serial
	 programming of the USB HS PHY  use pllb clock  use ref300 derived clock  Configure USB PHYA as a host  Enable the clock to the USB block  set burst pre load count to 0x40 (63 * 4 bytes)   set sheduler overhead to 22 * 1.267us (HS) or 22 * 6.33us (FS/LS) set sheduler overhead to 2 * 6.333us  sentinel 
 * drivers/usb/host/ehci-oxnas.c
 *
 * Tzachi Perelstein <tzachi@marvell.com>
 *
 * This file is licensed under  the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
  enable pllb  enable ref600  600MHz pllb divider for 12MHz  ref 300 divider for 12MHz  Ensure the USB block is properly reset  Force the high speed clock to be generated all the time, via serial
	 programming of the USB HS PHY  use pllb clock  use ref300 derived clock  Configure USB PHYA as a host  Enable the clock to the USB block  set burst pre load count to 0x40 (63 * 4 bytes)   set sheduler overhead to 22 * 1.267us (HS) or 22 * 6.33us (FS/LS) set sheduler overhead to 2 * 6.333us  sentinel 