

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Sun Dec 24 00:40:04 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  37038382|  37038382|  0.446 sec|  0.446 sec|  37038383|  37038383|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_input            |     3604|     3604|         6|          1|          1|  3600|       yes|
        |- rescale1_rescale1_2  |     3611|     3611|        13|          1|          1|  3600|       yes|
        |- set1DFloatArray1     |       64|       64|         1|          1|          1|    64|       yes|
        |- set1DFloatArray1     |       32|       32|         1|          1|          1|    32|       yes|
        |- set1DFloatArray1     |       16|       16|         1|          1|          1|    16|       yes|
        |- set1DFloatArray1     |        4|        4|         1|          1|          1|     4|       yes|
        |- dense1               |      346|      346|        90|         84|          1|     4|       yes|
        |- send_result          |        5|        5|         3|          1|          1|     4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 13
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 84, depth = 90
  * Pipeline-7: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 149
* Pipeline : 8
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 13, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 1, States = { 36 }
  Pipeline-3 : II = 1, D = 1, States = { 39 }
  Pipeline-4 : II = 1, D = 1, States = { 42 }
  Pipeline-5 : II = 1, D = 1, States = { 45 }
  Pipeline-6 : II = 84, D = 90, States = { 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 }
  Pipeline-7 : II = 1, D = 3, States = { 146 147 148 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 22 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 9 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 36 
37 --> 38 
38 --> 39 
39 --> 40 39 
40 --> 41 
41 --> 42 
42 --> 43 42 
43 --> 44 
44 --> 45 
45 --> 46 45 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 145 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 55 
145 --> 146 
146 --> 149 147 
147 --> 148 
148 --> 146 
149 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 150 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_0, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_0, i32 1, i32 1, void @empty_15, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%image_input = alloca i64 1" [../src/hls/cnn.cpp:197]   --->   Operation 156 'alloca' 'image_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%layer_2_output = alloca i64 1" [../src/hls/cnn.cpp:212]   --->   Operation 157 'alloca' 'layer_2_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%layer_3_output = alloca i64 1" [../src/hls/cnn.cpp:223]   --->   Operation 158 'alloca' 'layer_3_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%layer_4_output = alloca i64 1" [../src/hls/cnn.cpp:232]   --->   Operation 159 'alloca' 'layer_4_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%layer_5_output = alloca i64 1" [../src/hls/cnn.cpp:243]   --->   Operation 160 'alloca' 'layer_5_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%layer_6_output = alloca i64 1" [../src/hls/cnn.cpp:252]   --->   Operation 161 'alloca' 'layer_6_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%layer_7_output = alloca i64 1" [../src/hls/cnn.cpp:263]   --->   Operation 162 'alloca' 'layer_7_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%layer_9_output = alloca i64 1" [../src/hls/cnn.cpp:275]   --->   Operation 163 'alloca' 'layer_9_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%layer_10_output = alloca i64 1" [../src/hls/cnn.cpp:284]   --->   Operation 164 'alloca' 'layer_10_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%layer_11_output = alloca i64 1" [../src/hls/cnn.cpp:294]   --->   Operation 165 'alloca' 'layer_11_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln200 = br void" [../src/hls/cnn.cpp:200]   --->   Operation 166 'br' 'br_ln200' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%i = phi i12 %add_ln200, void %.split18, i12 0, void" [../src/hls/cnn.cpp:200]   --->   Operation 167 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.96ns)   --->   "%add_ln200 = add i12 %i, i12 1" [../src/hls/cnn.cpp:200]   --->   Operation 168 'add' 'add_ln200' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.86ns)   --->   "%icmp_ln200 = icmp_eq  i12 %i, i12 3600" [../src/hls/cnn.cpp:200]   --->   Operation 170 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 171 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %.split18, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:200]   --->   Operation 172 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%single_pixel = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %infer_input_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 173 'read' 'single_pixel' <Predicate = (!icmp_ln200)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 174 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 174 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 175 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 175 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 176 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 176 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 177 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:203]   --->   Operation 177 'sitofp' 'conv' <Predicate = (!icmp_ln200)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i" [../src/hls/cnn.cpp:200]   --->   Operation 178 'zext' 'i_cast' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%image_input_addr = getelementptr i32 %image_input, i64 0, i64 %i_cast" [../src/hls/cnn.cpp:203]   --->   Operation 180 'getelementptr' 'image_input_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (1.35ns)   --->   "%store_ln203 = store i32 %conv, i12 %image_input_addr" [../src/hls/cnn.cpp:203]   --->   Operation 181 'store' 'store_ln203' <Predicate = (!icmp_ln200)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 182 'br' 'br_ln0' <Predicate = (!icmp_ln200)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.48>
ST_8 : Operation 183 [1/1] (0.48ns)   --->   "%br_ln31 = br void %.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 183 'br' 'br_ln31' <Predicate = true> <Delay = 0.48>

State 9 <SV = 3> <Delay = 4.16>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %add_ln31, void %.preheader, i12 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 184 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln31_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 185 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%ii = phi i6 %add_ln33, void %.preheader, i6 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:33]   --->   Operation 186 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.96ns)   --->   "%add_ln31 = add i12 %indvar_flatten, i12 1" [../src/hls/cnn.cpp:31]   --->   Operation 187 'add' 'add_ln31' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_1, i6 0" [../src/hls/cnn.cpp:31]   --->   Operation 188 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0" [../src/hls/cnn.cpp:31]   --->   Operation 189 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%p_shl10081_cast = zext i8 %p_shl1" [../src/hls/cnn.cpp:31]   --->   Operation 190 'zext' 'p_shl10081_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.96ns)   --->   "%empty_44 = sub i12 %p_shl, i12 %p_shl10081_cast" [../src/hls/cnn.cpp:31]   --->   Operation 191 'sub' 'empty_44' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp_eq  i12 %indvar_flatten, i12 3600" [../src/hls/cnn.cpp:31]   --->   Operation 193 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.preheader, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:31]   --->   Operation 194 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i6 %ii, i6 60" [../src/hls/cnn.cpp:33]   --->   Operation 195 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.44ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i6 0, i6 %ii" [../src/hls/cnn.cpp:31]   --->   Operation 196 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.88ns)   --->   "%add_ln31_1 = add i6 %i_1, i6 1" [../src/hls/cnn.cpp:31]   --->   Operation 197 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln31_1, i6 0" [../src/hls/cnn.cpp:31]   --->   Operation 198 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl10081_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln31_1, i2 0" [../src/hls/cnn.cpp:31]   --->   Operation 199 'bitconcatenate' 'p_shl10081_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl10081_cast_mid1 = zext i8 %p_shl10081_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 200 'zext' 'p_shl10081_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.96ns)   --->   "%p_mid1 = sub i12 %p_shl_mid1, i12 %p_shl10081_cast_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 201 'sub' 'p_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i12 %p_mid1, i12 %empty_44" [../src/hls/cnn.cpp:31]   --->   Operation 202 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.44ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i6 %add_ln31_1, i6 %i_1" [../src/hls/cnn.cpp:31]   --->   Operation 203 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node empty_46)   --->   "%ii_cast = zext i6 %select_ln31" [../src/hls/cnn.cpp:31]   --->   Operation 204 'zext' 'ii_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.96ns) (out node of the LUT)   --->   "%empty_46 = add i12 %ii_cast, i12 %select_ln31_1" [../src/hls/cnn.cpp:31]   --->   Operation 205 'add' 'empty_46' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i12 %empty_46" [../src/hls/cnn.cpp:37]   --->   Operation 206 'zext' 'zext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln37" [../src/hls/cnn.cpp:37]   --->   Operation 207 'getelementptr' 'image_input_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 208 [2/2] (1.35ns)   --->   "%image_input_load = load i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 208 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_9 : Operation 209 [1/1] (0.88ns)   --->   "%add_ln33 = add i6 %select_ln31, i6 1" [../src/hls/cnn.cpp:33]   --->   Operation 209 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 4> <Delay = 1.35>
ST_10 : Operation 210 [1/2] (1.35ns)   --->   "%image_input_load = load i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 210 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 11 <SV = 5> <Delay = 6.70>
ST_11 : Operation 211 [10/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 211 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 6.70>
ST_12 : Operation 212 [9/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 212 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 6.70>
ST_13 : Operation 213 [8/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 213 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 6.70>
ST_14 : Operation 214 [7/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 214 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 6.70>
ST_15 : Operation 215 [6/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 215 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 6.70>
ST_16 : Operation 216 [5/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 216 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 6.70>
ST_17 : Operation 217 [4/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 217 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 6.70>
ST_18 : Operation 218 [3/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 218 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 6.70>
ST_19 : Operation 219 [2/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 219 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 6.70>
ST_20 : Operation 220 [1/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 220 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 1.35>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @rescale1_rescale1_2_str"   --->   Operation 221 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 222 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 223 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/hls/cnn.cpp:33]   --->   Operation 224 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %conv12_i, i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 225 'store' 'store_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 227 [2/2] (0.00ns)   --->   "%call_ln214 = call void @set3DFloatArray.5, i32 %layer_2_output" [../src/hls/cnn.cpp:214]   --->   Operation 227 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 228 [2/2] (0.00ns)   --->   "%call_ln225 = call void @set3DFloatArray.4, i32 %layer_3_output" [../src/hls/cnn.cpp:225]   --->   Operation 228 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 229 [2/2] (0.00ns)   --->   "%call_ln234 = call void @set3DFloatArray.3, i32 %layer_4_output" [../src/hls/cnn.cpp:234]   --->   Operation 229 'call' 'call_ln234' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 230 [2/2] (0.00ns)   --->   "%call_ln245 = call void @set3DFloatArray.2, i32 %layer_5_output" [../src/hls/cnn.cpp:245]   --->   Operation 230 'call' 'call_ln245' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 231 [2/2] (0.00ns)   --->   "%call_ln254 = call void @set3DFloatArray.1, i32 %layer_6_output" [../src/hls/cnn.cpp:254]   --->   Operation 231 'call' 'call_ln254' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 232 [2/2] (0.00ns)   --->   "%call_ln265 = call void @set3DFloatArray, i32 %layer_7_output" [../src/hls/cnn.cpp:265]   --->   Operation 232 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 5> <Delay = 0.00>
ST_23 : Operation 233 [1/2] (0.00ns)   --->   "%call_ln214 = call void @set3DFloatArray.5, i32 %layer_2_output" [../src/hls/cnn.cpp:214]   --->   Operation 233 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 234 [1/2] (0.00ns)   --->   "%call_ln225 = call void @set3DFloatArray.4, i32 %layer_3_output" [../src/hls/cnn.cpp:225]   --->   Operation 234 'call' 'call_ln225' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln234 = call void @set3DFloatArray.3, i32 %layer_4_output" [../src/hls/cnn.cpp:234]   --->   Operation 235 'call' 'call_ln234' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln245 = call void @set3DFloatArray.2, i32 %layer_5_output" [../src/hls/cnn.cpp:245]   --->   Operation 236 'call' 'call_ln245' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln254 = call void @set3DFloatArray.1, i32 %layer_6_output" [../src/hls/cnn.cpp:254]   --->   Operation 237 'call' 'call_ln254' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln265 = call void @set3DFloatArray, i32 %layer_7_output" [../src/hls/cnn.cpp:265]   --->   Operation 238 'call' 'call_ln265' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 6> <Delay = 0.00>
ST_24 : Operation 239 [2/2] (0.00ns)   --->   "%call_ln216 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:216]   --->   Operation 239 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln216 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:216]   --->   Operation 240 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 8> <Delay = 0.00>
ST_26 : Operation 241 [2/2] (0.00ns)   --->   "%call_ln227 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:227]   --->   Operation 241 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 9> <Delay = 0.00>
ST_27 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln227 = call void @max_pooling2d.2, i32 %layer_2_output, i32 %layer_3_output" [../src/hls/cnn.cpp:227]   --->   Operation 242 'call' 'call_ln227' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 10> <Delay = 0.00>
ST_28 : Operation 243 [2/2] (0.00ns)   --->   "%call_ln236 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:236]   --->   Operation 243 'call' 'call_ln236' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 11> <Delay = 0.00>
ST_29 : Operation 244 [1/2] (0.00ns)   --->   "%call_ln236 = call void @conv2d.1, i32 %layer_3_output, i32 %layer_4_output, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:236]   --->   Operation 244 'call' 'call_ln236' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 12> <Delay = 0.00>
ST_30 : Operation 245 [2/2] (0.00ns)   --->   "%call_ln247 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:247]   --->   Operation 245 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 13> <Delay = 0.00>
ST_31 : Operation 246 [1/2] (0.00ns)   --->   "%call_ln247 = call void @max_pooling2d.1, i32 %layer_4_output, i32 %layer_5_output" [../src/hls/cnn.cpp:247]   --->   Operation 246 'call' 'call_ln247' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 14> <Delay = 0.00>
ST_32 : Operation 247 [2/2] (0.00ns)   --->   "%call_ln256 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:256]   --->   Operation 247 'call' 'call_ln256' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 15> <Delay = 0.00>
ST_33 : Operation 248 [1/2] (0.00ns)   --->   "%call_ln256 = call void @conv2d, i32 %layer_5_output, i32 %layer_6_output, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:256]   --->   Operation 248 'call' 'call_ln256' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 16> <Delay = 0.00>
ST_34 : Operation 249 [2/2] (0.00ns)   --->   "%call_ln267 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:267]   --->   Operation 249 'call' 'call_ln267' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 17> <Delay = 0.48>
ST_35 : Operation 250 [1/2] (0.00ns)   --->   "%call_ln267 = call void @max_pooling2d, i32 %layer_6_output, i32 %layer_7_output" [../src/hls/cnn.cpp:267]   --->   Operation 250 'call' 'call_ln267' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 251 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 251 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 36 <SV = 18> <Delay = 2.21>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln22, void %.split12, i7 0, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:22]   --->   Operation 252 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %i_2, i7 1" [../src/hls/cnn.cpp:22]   --->   Operation 253 'add' 'add_ln22' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 254 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_2, i7 64" [../src/hls/cnn.cpp:22]   --->   Operation 255 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 256 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split12, void %_Z15set1DFloatArrayPKiPff.exit" [../src/hls/cnn.cpp:22]   --->   Operation 257 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i_2" [../src/hls/cnn.cpp:22]   --->   Operation 258 'zext' 'i_3_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:22]   --->   Operation 259 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%layer_9_output_addr = getelementptr i32 %layer_9_output, i64 0, i64 %i_3_cast" [../src/hls/cnn.cpp:24]   --->   Operation 260 'getelementptr' 'layer_9_output_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i6 %layer_9_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 261 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 262 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 37 <SV = 19> <Delay = 0.00>
ST_37 : Operation 263 [2/2] (0.00ns)   --->   "%call_ln278 = call void @dense_relu.2, i32 %layer_7_output, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias" [../src/hls/cnn.cpp:278]   --->   Operation 263 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 20> <Delay = 0.48>
ST_38 : Operation 264 [1/2] (0.00ns)   --->   "%call_ln278 = call void @dense_relu.2, i32 %layer_7_output, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias" [../src/hls/cnn.cpp:278]   --->   Operation 264 'call' 'call_ln278' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 265 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 265 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 39 <SV = 21> <Delay = 2.22>
ST_39 : Operation 266 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln22_1, void %.split10, i6 0, void %_Z15set1DFloatArrayPKiPff.exit" [../src/hls/cnn.cpp:22]   --->   Operation 266 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 267 [1/1] (0.88ns)   --->   "%add_ln22_1 = add i6 %i_3, i6 1" [../src/hls/cnn.cpp:22]   --->   Operation 267 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 268 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 269 [1/1] (0.87ns)   --->   "%icmp_ln22_1 = icmp_eq  i6 %i_3, i6 32" [../src/hls/cnn.cpp:22]   --->   Operation 269 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 270 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 270 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %.split10, void %_Z15set1DFloatArrayPKiPff.exit11" [../src/hls/cnn.cpp:22]   --->   Operation 271 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 272 [1/1] (0.00ns)   --->   "%i_4_cast = zext i6 %i_3" [../src/hls/cnn.cpp:22]   --->   Operation 272 'zext' 'i_4_cast' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_39 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:22]   --->   Operation 273 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_39 : Operation 274 [1/1] (0.00ns)   --->   "%layer_10_output_addr = getelementptr i32 %layer_10_output, i64 0, i64 %i_4_cast" [../src/hls/cnn.cpp:24]   --->   Operation 274 'getelementptr' 'layer_10_output_addr' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_39 : Operation 275 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i5 %layer_10_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 275 'store' 'store_ln24' <Predicate = (!icmp_ln22_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 276 'br' 'br_ln0' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 40 <SV = 22> <Delay = 0.00>
ST_40 : Operation 277 [2/2] (0.00ns)   --->   "%call_ln287 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias" [../src/hls/cnn.cpp:287]   --->   Operation 277 'call' 'call_ln287' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 23> <Delay = 0.48>
ST_41 : Operation 278 [1/2] (0.00ns)   --->   "%call_ln287 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias" [../src/hls/cnn.cpp:287]   --->   Operation 278 'call' 'call_ln287' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 279 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 279 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 42 <SV = 24> <Delay = 1.66>
ST_42 : Operation 280 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %add_ln22_2, void %.split8, i5 0, void %_Z15set1DFloatArrayPKiPff.exit11" [../src/hls/cnn.cpp:22]   --->   Operation 280 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 281 [1/1] (0.87ns)   --->   "%add_ln22_2 = add i5 %i_4, i5 1" [../src/hls/cnn.cpp:22]   --->   Operation 281 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 282 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 282 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 283 [1/1] (0.87ns)   --->   "%icmp_ln22_2 = icmp_eq  i5 %i_4, i5 16" [../src/hls/cnn.cpp:22]   --->   Operation 283 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 284 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 284 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_2, void %.split8, void %_Z15set1DFloatArrayPKiPff.exit17" [../src/hls/cnn.cpp:22]   --->   Operation 285 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 286 [1/1] (0.00ns)   --->   "%i_5_cast = zext i5 %i_4" [../src/hls/cnn.cpp:22]   --->   Operation 286 'zext' 'i_5_cast' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_42 : Operation 287 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:22]   --->   Operation 287 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_42 : Operation 288 [1/1] (0.00ns)   --->   "%layer_11_output_addr = getelementptr i32 %layer_11_output, i64 0, i64 %i_5_cast" [../src/hls/cnn.cpp:24]   --->   Operation 288 'getelementptr' 'layer_11_output_addr' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_42 : Operation 289 [1/1] (0.79ns)   --->   "%store_ln24 = store i32 0, i4 %layer_11_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 289 'store' 'store_ln24' <Predicate = (!icmp_ln22_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 290 'br' 'br_ln0' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>

State 43 <SV = 25> <Delay = 0.00>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%layer_12_output_0_0 = alloca i32 1"   --->   Operation 291 'alloca' 'layer_12_output_0_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (0.00ns)   --->   "%layer_12_output_1_0 = alloca i32 1"   --->   Operation 292 'alloca' 'layer_12_output_1_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "%layer_12_output_2_0 = alloca i32 1"   --->   Operation 293 'alloca' 'layer_12_output_2_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%layer_12_output_3_0 = alloca i32 1"   --->   Operation 294 'alloca' 'layer_12_output_3_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 295 [2/2] (0.00ns)   --->   "%call_ln297 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias" [../src/hls/cnn.cpp:297]   --->   Operation 295 'call' 'call_ln297' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 26> <Delay = 0.48>
ST_44 : Operation 296 [1/2] (0.00ns)   --->   "%call_ln297 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias" [../src/hls/cnn.cpp:297]   --->   Operation 296 'call' 'call_ln297' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 297 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 297 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 45 <SV = 27> <Delay = 0.88>
ST_45 : Operation 298 [1/1] (0.00ns)   --->   "%i_5 = phi i3 0, void %_Z15set1DFloatArrayPKiPff.exit17, i3 %add_ln22_3, void %.split610126" [../src/hls/cnn.cpp:22]   --->   Operation 298 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 299 [1/1] (0.74ns)   --->   "%add_ln22_3 = add i3 %i_5, i3 1" [../src/hls/cnn.cpp:22]   --->   Operation 299 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "%layer_12_output_0_0_load = load i32 %layer_12_output_0_0"   --->   Operation 300 'load' 'layer_12_output_0_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 301 [1/1] (0.00ns)   --->   "%layer_12_output_1_0_load = load i32 %layer_12_output_1_0"   --->   Operation 301 'load' 'layer_12_output_1_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 302 [1/1] (0.00ns)   --->   "%layer_12_output_2_0_load = load i32 %layer_12_output_2_0"   --->   Operation 302 'load' 'layer_12_output_2_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 303 [1/1] (0.00ns)   --->   "%layer_12_output_3_0_load = load i32 %layer_12_output_3_0"   --->   Operation 303 'load' 'layer_12_output_3_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 304 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 305 [1/1] (0.69ns)   --->   "%icmp_ln22_3 = icmp_eq  i3 %i_5, i3 4" [../src/hls/cnn.cpp:22]   --->   Operation 305 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 306 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 306 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_3, void %.split6, void %_Z15set1DFloatArrayPKiPff.exit23.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 307 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hls/cnn.cpp:22]   --->   Operation 308 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_45 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %i_5" [../src/hls/cnn.cpp:24]   --->   Operation 309 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_45 : Operation 310 [1/1] (0.88ns)   --->   "%switch_ln24 = switch i2 %trunc_ln24, void %branch7, i2 0, void %.split6..split610126_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [../src/hls/cnn.cpp:24]   --->   Operation 310 'switch' 'switch_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.88>
ST_45 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_2_0" [../src/hls/cnn.cpp:24]   --->   Operation 311 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 2)> <Delay = 0.00>
ST_45 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610126" [../src/hls/cnn.cpp:24]   --->   Operation 312 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 2)> <Delay = 0.00>
ST_45 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_1_0" [../src/hls/cnn.cpp:24]   --->   Operation 313 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 1)> <Delay = 0.00>
ST_45 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610126" [../src/hls/cnn.cpp:24]   --->   Operation 314 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 1)> <Delay = 0.00>
ST_45 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_0_0" [../src/hls/cnn.cpp:24]   --->   Operation 315 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 0)> <Delay = 0.00>
ST_45 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610126" [../src/hls/cnn.cpp:24]   --->   Operation 316 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 0)> <Delay = 0.00>
ST_45 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_3_0" [../src/hls/cnn.cpp:24]   --->   Operation 317 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 3)> <Delay = 0.00>
ST_45 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610126" [../src/hls/cnn.cpp:24]   --->   Operation 318 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 3)> <Delay = 0.00>
ST_45 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 319 'br' 'br_ln0' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>

State 46 <SV = 28> <Delay = 0.79>
ST_46 : Operation 320 [1/1] (0.00ns)   --->   "%layer_12_output_3 = alloca i32 1"   --->   Operation 320 'alloca' 'layer_12_output_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 321 [1/1] (0.00ns)   --->   "%layer_12_output_3_1 = alloca i32 1"   --->   Operation 321 'alloca' 'layer_12_output_3_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 322 [1/1] (0.00ns)   --->   "%layer_12_output_3_3 = alloca i32 1"   --->   Operation 322 'alloca' 'layer_12_output_3_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 323 [1/1] (0.00ns)   --->   "%layer_12_output_3_2 = alloca i32 1"   --->   Operation 323 'alloca' 'layer_12_output_3_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 324 [1/1] (0.00ns)   --->   "%layer_11_output_addr_1 = getelementptr i32 %layer_11_output, i64 0, i64 0" [../src/hls/cnn.cpp:180]   --->   Operation 324 'getelementptr' 'layer_11_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 325 [2/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 325 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 326 [1/1] (0.00ns)   --->   "%layer_11_output_addr_2 = getelementptr i32 %layer_11_output, i64 0, i64 1" [../src/hls/cnn.cpp:180]   --->   Operation 326 'getelementptr' 'layer_11_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 327 [2/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 327 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 328 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_3_0_load, i32 %layer_12_output_3_2"   --->   Operation 328 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_46 : Operation 329 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_2_0_load, i32 %layer_12_output_3_3"   --->   Operation 329 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_46 : Operation 330 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_1_0_load, i32 %layer_12_output_3_1"   --->   Operation 330 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_46 : Operation 331 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_0_0_load, i32 %layer_12_output_3"   --->   Operation 331 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>

State 47 <SV = 29> <Delay = 0.79>
ST_47 : Operation 332 [1/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 332 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 333 [1/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 333 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 334 [1/1] (0.00ns)   --->   "%layer_11_output_addr_3 = getelementptr i32 %layer_11_output, i64 0, i64 2" [../src/hls/cnn.cpp:180]   --->   Operation 334 'getelementptr' 'layer_11_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 335 [2/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 335 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 336 [1/1] (0.00ns)   --->   "%layer_11_output_addr_4 = getelementptr i32 %layer_11_output, i64 0, i64 3" [../src/hls/cnn.cpp:180]   --->   Operation 336 'getelementptr' 'layer_11_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 337 [2/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 337 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 48 <SV = 30> <Delay = 0.79>
ST_48 : Operation 338 [1/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 338 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 339 [1/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 339 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 340 [1/1] (0.00ns)   --->   "%layer_11_output_addr_5 = getelementptr i32 %layer_11_output, i64 0, i64 4" [../src/hls/cnn.cpp:180]   --->   Operation 340 'getelementptr' 'layer_11_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 341 [2/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 341 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 342 [1/1] (0.00ns)   --->   "%layer_11_output_addr_6 = getelementptr i32 %layer_11_output, i64 0, i64 5" [../src/hls/cnn.cpp:180]   --->   Operation 342 'getelementptr' 'layer_11_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 343 [2/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 343 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 49 <SV = 31> <Delay = 0.79>
ST_49 : Operation 344 [1/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 344 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 345 [1/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 345 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 346 [1/1] (0.00ns)   --->   "%layer_11_output_addr_7 = getelementptr i32 %layer_11_output, i64 0, i64 6" [../src/hls/cnn.cpp:180]   --->   Operation 346 'getelementptr' 'layer_11_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 347 [2/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 347 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 348 [1/1] (0.00ns)   --->   "%layer_11_output_addr_8 = getelementptr i32 %layer_11_output, i64 0, i64 7" [../src/hls/cnn.cpp:180]   --->   Operation 348 'getelementptr' 'layer_11_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 349 [2/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 349 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 50 <SV = 32> <Delay = 0.79>
ST_50 : Operation 350 [1/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 350 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 351 [1/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 351 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 352 [1/1] (0.00ns)   --->   "%layer_11_output_addr_9 = getelementptr i32 %layer_11_output, i64 0, i64 8" [../src/hls/cnn.cpp:180]   --->   Operation 352 'getelementptr' 'layer_11_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 353 [2/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 353 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 354 [1/1] (0.00ns)   --->   "%layer_11_output_addr_10 = getelementptr i32 %layer_11_output, i64 0, i64 9" [../src/hls/cnn.cpp:180]   --->   Operation 354 'getelementptr' 'layer_11_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 355 [2/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 355 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 51 <SV = 33> <Delay = 0.79>
ST_51 : Operation 356 [1/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 356 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 357 [1/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 357 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%layer_11_output_addr_11 = getelementptr i32 %layer_11_output, i64 0, i64 10" [../src/hls/cnn.cpp:180]   --->   Operation 358 'getelementptr' 'layer_11_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 359 [2/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 359 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 360 [1/1] (0.00ns)   --->   "%layer_11_output_addr_12 = getelementptr i32 %layer_11_output, i64 0, i64 11" [../src/hls/cnn.cpp:180]   --->   Operation 360 'getelementptr' 'layer_11_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 361 [2/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 361 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 52 <SV = 34> <Delay = 0.79>
ST_52 : Operation 362 [1/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 362 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 363 [1/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 363 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 364 [1/1] (0.00ns)   --->   "%layer_11_output_addr_13 = getelementptr i32 %layer_11_output, i64 0, i64 12" [../src/hls/cnn.cpp:180]   --->   Operation 364 'getelementptr' 'layer_11_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 365 [2/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 365 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 366 [1/1] (0.00ns)   --->   "%layer_11_output_addr_14 = getelementptr i32 %layer_11_output, i64 0, i64 13" [../src/hls/cnn.cpp:180]   --->   Operation 366 'getelementptr' 'layer_11_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 367 [2/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 367 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 53 <SV = 35> <Delay = 0.79>
ST_53 : Operation 368 [1/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 368 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 369 [1/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 369 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%layer_11_output_addr_15 = getelementptr i32 %layer_11_output, i64 0, i64 14" [../src/hls/cnn.cpp:180]   --->   Operation 370 'getelementptr' 'layer_11_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 371 [2/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 371 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 372 [1/1] (0.00ns)   --->   "%layer_11_output_addr_16 = getelementptr i32 %layer_11_output, i64 0, i64 15" [../src/hls/cnn.cpp:180]   --->   Operation 372 'getelementptr' 'layer_11_output_addr_16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 373 [2/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:180]   --->   Operation 373 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 54 <SV = 36> <Delay = 0.79>
ST_54 : Operation 374 [1/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 374 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 375 [1/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:180]   --->   Operation 375 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 376 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit23"   --->   Operation 376 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 55 <SV = 37> <Delay = 1.35>
ST_55 : Operation 377 [1/1] (0.00ns)   --->   "%i_6 = phi i3 0, void %_Z15set1DFloatArrayPKiPff.exit23.preheader, i3 %add_ln176, void %.split410121" [../src/hls/cnn.cpp:176]   --->   Operation 377 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 378 [1/1] (0.69ns)   --->   "%icmp_ln176 = icmp_eq  i3 %i_6, i3 4" [../src/hls/cnn.cpp:176]   --->   Operation 378 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %.split4, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:176]   --->   Operation 379 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 380 [1/1] (0.00ns)   --->   "%i_7_cast5 = zext i3 %i_6" [../src/hls/cnn.cpp:176]   --->   Operation 380 'zext' 'i_7_cast5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_55 : Operation 381 [1/1] (0.00ns)   --->   "%layer_12_weights_addr = getelementptr i32 %layer_12_weights, i64 0, i64 %i_7_cast5" [../src/hls/cnn.cpp:180]   --->   Operation 381 'getelementptr' 'layer_12_weights_addr' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_55 : Operation 382 [2/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:180]   --->   Operation 382 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_55 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit23"   --->   Operation 383 'br' 'br_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 56 <SV = 38> <Delay = 6.02>
ST_56 : Operation 384 [1/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:180]   --->   Operation 384 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_56 : Operation 385 [4/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 385 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 386 [1/1] (0.19ns)   --->   "%xor_ln180 = xor i3 %i_6, i3 4" [../src/hls/cnn.cpp:180]   --->   Operation 386 'xor' 'xor_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 387 'zext' 'zext_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_56 : Operation 388 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_1 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 388 'getelementptr' 'layer_12_weights_addr_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_56 : Operation 389 [2/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 389 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 57 <SV = 39> <Delay = 6.02>
ST_57 : Operation 390 [3/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 390 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 391 [1/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:180]   --->   Operation 391 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_57 : Operation 392 [4/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 392 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_6" [../src/hls/cnn.cpp:180]   --->   Operation 393 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_57 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i4 %or_ln" [../src/hls/cnn.cpp:180]   --->   Operation 394 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_57 : Operation 395 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_2 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 395 'getelementptr' 'layer_12_weights_addr_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_57 : Operation 396 [2/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 396 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 58 <SV = 40> <Delay = 6.02>
ST_58 : Operation 397 [2/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 397 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 398 [3/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 398 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 399 [1/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:180]   --->   Operation 399 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_58 : Operation 400 [4/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 400 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 401 'sext' 'sext_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_58 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i4 %sext_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 402 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_58 : Operation 403 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_3 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_2" [../src/hls/cnn.cpp:180]   --->   Operation 403 'getelementptr' 'layer_12_weights_addr_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_58 : Operation 404 [2/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 404 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 59 <SV = 41> <Delay = 6.02>
ST_59 : Operation 405 [1/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:180]   --->   Operation 405 'fmul' 'mul7_i' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 406 [2/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 406 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 407 [3/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 407 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 408 [1/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:180]   --->   Operation 408 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_59 : Operation 409 [4/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 409 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln180_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %i_6" [../src/hls/cnn.cpp:180]   --->   Operation 410 'bitconcatenate' 'or_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_59 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i5 %or_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 411 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_59 : Operation 412 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_4 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_3" [../src/hls/cnn.cpp:180]   --->   Operation 412 'getelementptr' 'layer_12_weights_addr_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_59 : Operation 413 [2/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 413 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 60 <SV = 42> <Delay = 6.62>
ST_60 : Operation 414 [1/1] (0.00ns)   --->   "%layer_12_output_3_load = load i32 %layer_12_output_3" [../src/hls/cnn.cpp:180]   --->   Operation 414 'load' 'layer_12_output_3_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 415 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load = load i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:180]   --->   Operation 415 'load' 'layer_12_output_3_1_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 416 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load = load i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:180]   --->   Operation 416 'load' 'layer_12_output_3_3_load' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 417 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load_1 = load i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:180]   --->   Operation 417 'load' 'layer_12_output_3_2_load_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 418 [1/1] (0.00ns)   --->   "%i_7_cast11 = zext i3 %i_6" [../src/hls/cnn.cpp:176]   --->   Operation 418 'zext' 'i_7_cast11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 419 [1/1] (0.00ns)   --->   "%empty_52 = trunc i3 %i_6" [../src/hls/cnn.cpp:176]   --->   Operation 419 'trunc' 'empty_52' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 420 [1/1] (0.60ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load, i32 %layer_12_output_3_1_load, i32 %layer_12_output_3_3_load, i32 %layer_12_output_3_2_load_1, i2 %empty_52" [../src/hls/cnn.cpp:180]   --->   Operation 420 'mux' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 421 [5/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 421 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 422 [1/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:180]   --->   Operation 422 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 423 [2/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 423 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 424 [3/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 424 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 425 [1/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:180]   --->   Operation 425 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_60 : Operation 426 [4/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 426 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 427 [1/1] (0.87ns)   --->   "%add_ln180 = add i5 %i_7_cast11, i5 20" [../src/hls/cnn.cpp:180]   --->   Operation 427 'add' 'add_ln180' <Predicate = (!icmp_ln176)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i5 %add_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 428 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 429 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_5 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_4" [../src/hls/cnn.cpp:180]   --->   Operation 429 'getelementptr' 'layer_12_weights_addr_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_60 : Operation 430 [2/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 430 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_60 : Operation 431 [1/1] (0.88ns)   --->   "%switch_ln183 = switch i2 %empty_52, void %branch3, i2 0, void %.split4..split410121_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [../src/hls/cnn.cpp:183]   --->   Operation 431 'switch' 'switch_ln183' <Predicate = (!icmp_ln176)> <Delay = 0.88>

State 61 <SV = 43> <Delay = 6.02>
ST_61 : Operation 432 [4/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 432 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 433 [1/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:180]   --->   Operation 433 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 434 [2/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 434 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 435 [3/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 435 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 436 [1/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:180]   --->   Operation 436 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_61 : Operation 437 [4/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 437 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i4 %or_ln" [../src/hls/cnn.cpp:180]   --->   Operation 438 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_61 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i5 %sext_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 439 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_61 : Operation 440 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_6 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_5" [../src/hls/cnn.cpp:180]   --->   Operation 440 'getelementptr' 'layer_12_weights_addr_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_61 : Operation 441 [2/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 441 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 62 <SV = 44> <Delay = 6.02>
ST_62 : Operation 442 [3/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 442 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 443 [1/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:180]   --->   Operation 443 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 444 [2/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 444 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 445 [3/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 445 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 446 [1/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:180]   --->   Operation 446 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_62 : Operation 447 [4/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 447 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln180_2 = sext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 448 'sext' 'sext_ln180_2' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_62 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i5 %sext_ln180_2" [../src/hls/cnn.cpp:180]   --->   Operation 449 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_7 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_6" [../src/hls/cnn.cpp:180]   --->   Operation 450 'getelementptr' 'layer_12_weights_addr_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_62 : Operation 451 [2/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 451 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 63 <SV = 45> <Delay = 6.02>
ST_63 : Operation 452 [2/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 452 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 453 [1/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:180]   --->   Operation 453 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 454 [2/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 454 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 455 [3/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 455 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 456 [1/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:180]   --->   Operation 456 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_63 : Operation 457 [4/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 457 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln180_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 4, i3 %i_6" [../src/hls/cnn.cpp:180]   --->   Operation 458 'bitconcatenate' 'or_ln180_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_63 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln180_7 = zext i6 %or_ln180_3" [../src/hls/cnn.cpp:180]   --->   Operation 459 'zext' 'zext_ln180_7' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_63 : Operation 460 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_8 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_7" [../src/hls/cnn.cpp:180]   --->   Operation 460 'getelementptr' 'layer_12_weights_addr_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_63 : Operation 461 [2/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 461 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 64 <SV = 46> <Delay = 6.02>
ST_64 : Operation 462 [1/1] (0.00ns)   --->   "%i_7_cast4 = zext i3 %i_6" [../src/hls/cnn.cpp:176]   --->   Operation 462 'zext' 'i_7_cast4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_64 : Operation 463 [1/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:180]   --->   Operation 463 'fadd' 'add10_i' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 464 [1/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:180]   --->   Operation 464 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 465 [2/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 465 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 466 [3/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 466 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 467 [1/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:180]   --->   Operation 467 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_64 : Operation 468 [4/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 468 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 469 [1/1] (0.88ns)   --->   "%add_ln180_1 = add i6 %i_7_cast4, i6 36" [../src/hls/cnn.cpp:180]   --->   Operation 469 'add' 'add_ln180_1' <Predicate = (!icmp_ln176)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i6 %add_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 470 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_64 : Operation 471 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_9 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_8" [../src/hls/cnn.cpp:180]   --->   Operation 471 'getelementptr' 'layer_12_weights_addr_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_64 : Operation 472 [2/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 472 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 65 <SV = 47> <Delay = 6.02>
ST_65 : Operation 473 [1/1] (0.74ns)   --->   "%add_ln176 = add i3 %i_6, i3 1" [../src/hls/cnn.cpp:176]   --->   Operation 473 'add' 'add_ln176' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 474 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 474 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 475 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 475 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 476 [5/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 476 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 477 [1/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:180]   --->   Operation 477 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 478 [2/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 478 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 479 [3/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 479 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 480 [1/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:180]   --->   Operation 480 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_65 : Operation 481 [4/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 481 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln180_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i_6" [../src/hls/cnn.cpp:180]   --->   Operation 482 'bitconcatenate' 'or_ln180_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i6 %or_ln180_4" [../src/hls/cnn.cpp:180]   --->   Operation 483 'zext' 'zext_ln180_9' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 484 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_10 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_9" [../src/hls/cnn.cpp:180]   --->   Operation 484 'getelementptr' 'layer_12_weights_addr_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_65 : Operation 485 [2/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 485 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 66 <SV = 48> <Delay = 6.02>
ST_66 : Operation 486 [4/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 486 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 487 [1/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:180]   --->   Operation 487 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 488 [2/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 488 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 489 [3/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 489 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 490 [1/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:180]   --->   Operation 490 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_66 : Operation 491 [4/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 491 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 492 [1/1] (0.88ns)   --->   "%add_ln180_2 = add i6 %i_7_cast4, i6 44" [../src/hls/cnn.cpp:180]   --->   Operation 492 'add' 'add_ln180_2' <Predicate = (!icmp_ln176)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln180_10 = zext i6 %add_ln180_2" [../src/hls/cnn.cpp:180]   --->   Operation 493 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_66 : Operation 494 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_11 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_10" [../src/hls/cnn.cpp:180]   --->   Operation 494 'getelementptr' 'layer_12_weights_addr_11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_66 : Operation 495 [2/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 495 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 67 <SV = 49> <Delay = 6.02>
ST_67 : Operation 496 [3/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 496 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 497 [1/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:180]   --->   Operation 497 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 498 [2/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 498 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 499 [3/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 499 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 500 [1/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:180]   --->   Operation 500 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_67 : Operation 501 [4/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 501 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln180_3 = sext i5 %or_ln180_1" [../src/hls/cnn.cpp:180]   --->   Operation 502 'sext' 'sext_ln180_3' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_67 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i6 %sext_ln180_3" [../src/hls/cnn.cpp:180]   --->   Operation 503 'zext' 'zext_ln180_11' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_67 : Operation 504 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_12 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_11" [../src/hls/cnn.cpp:180]   --->   Operation 504 'getelementptr' 'layer_12_weights_addr_12' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_67 : Operation 505 [2/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 505 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 68 <SV = 50> <Delay = 6.02>
ST_68 : Operation 506 [2/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 506 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 507 [1/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:180]   --->   Operation 507 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 508 [2/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 508 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 509 [3/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 509 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 510 [1/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:180]   --->   Operation 510 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_68 : Operation 511 [4/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 511 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln180_4 = sext i5 %add_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 512 'sext' 'sext_ln180_4' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_68 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i6 %sext_ln180_4" [../src/hls/cnn.cpp:180]   --->   Operation 513 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_68 : Operation 514 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_13 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_12" [../src/hls/cnn.cpp:180]   --->   Operation 514 'getelementptr' 'layer_12_weights_addr_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_68 : Operation 515 [2/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 515 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 69 <SV = 51> <Delay = 6.02>
ST_69 : Operation 516 [1/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:180]   --->   Operation 516 'fadd' 'add10_i_1' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 517 [1/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:180]   --->   Operation 517 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 518 [2/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 518 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 519 [3/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 519 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 520 [1/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:180]   --->   Operation 520 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_69 : Operation 521 [4/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 521 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln180_5 = sext i4 %or_ln" [../src/hls/cnn.cpp:180]   --->   Operation 522 'sext' 'sext_ln180_5' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_69 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i6 %sext_ln180_5" [../src/hls/cnn.cpp:180]   --->   Operation 523 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_69 : Operation 524 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_14 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_13" [../src/hls/cnn.cpp:180]   --->   Operation 524 'getelementptr' 'layer_12_weights_addr_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_69 : Operation 525 [2/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 525 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 70 <SV = 52> <Delay = 6.02>
ST_70 : Operation 526 [5/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 526 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 527 [1/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:180]   --->   Operation 527 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 528 [2/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 528 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 529 [3/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 529 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 530 [1/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:180]   --->   Operation 530 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_70 : Operation 531 [4/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 531 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln180_6 = sext i3 %xor_ln180" [../src/hls/cnn.cpp:180]   --->   Operation 532 'sext' 'sext_ln180_6' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_70 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i6 %sext_ln180_6" [../src/hls/cnn.cpp:180]   --->   Operation 533 'zext' 'zext_ln180_14' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_70 : Operation 534 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_15 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln180_14" [../src/hls/cnn.cpp:180]   --->   Operation 534 'getelementptr' 'layer_12_weights_addr_15' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_70 : Operation 535 [2/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 535 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 71 <SV = 53> <Delay = 6.02>
ST_71 : Operation 536 [4/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 536 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 537 [1/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:180]   --->   Operation 537 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 538 [2/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 538 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 539 [3/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 539 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 540 [1/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:180]   --->   Operation 540 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln176)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_71 : Operation 541 [4/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 541 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 54> <Delay = 6.01>
ST_72 : Operation 542 [3/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 542 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 543 [1/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:180]   --->   Operation 543 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 544 [2/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 544 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 545 [3/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 545 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 55> <Delay = 6.01>
ST_73 : Operation 546 [2/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 546 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 547 [1/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:180]   --->   Operation 547 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 548 [2/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 548 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 56> <Delay = 6.01>
ST_74 : Operation 549 [1/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:180]   --->   Operation 549 'fadd' 'add10_i_2' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 550 [1/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:180]   --->   Operation 550 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln176)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 57> <Delay = 6.01>
ST_75 : Operation 551 [5/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 551 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 58> <Delay = 6.01>
ST_76 : Operation 552 [4/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 552 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 59> <Delay = 6.01>
ST_77 : Operation 553 [3/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 553 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 60> <Delay = 6.01>
ST_78 : Operation 554 [2/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 554 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 61> <Delay = 6.01>
ST_79 : Operation 555 [1/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:180]   --->   Operation 555 'fadd' 'add10_i_3' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 62> <Delay = 6.01>
ST_80 : Operation 556 [5/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 556 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 63> <Delay = 6.01>
ST_81 : Operation 557 [4/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 557 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 64> <Delay = 6.01>
ST_82 : Operation 558 [3/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 558 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 65> <Delay = 6.01>
ST_83 : Operation 559 [2/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 559 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 66> <Delay = 6.01>
ST_84 : Operation 560 [1/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:180]   --->   Operation 560 'fadd' 'add10_i_4' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 67> <Delay = 6.01>
ST_85 : Operation 561 [5/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 561 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 68> <Delay = 6.01>
ST_86 : Operation 562 [4/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 562 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 69> <Delay = 6.01>
ST_87 : Operation 563 [3/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 563 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 70> <Delay = 6.01>
ST_88 : Operation 564 [2/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 564 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 71> <Delay = 6.01>
ST_89 : Operation 565 [1/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:180]   --->   Operation 565 'fadd' 'add10_i_5' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 72> <Delay = 6.01>
ST_90 : Operation 566 [5/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 566 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 73> <Delay = 6.01>
ST_91 : Operation 567 [4/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 567 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 74> <Delay = 6.01>
ST_92 : Operation 568 [3/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 568 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 75> <Delay = 6.01>
ST_93 : Operation 569 [2/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 569 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 76> <Delay = 6.01>
ST_94 : Operation 570 [1/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:180]   --->   Operation 570 'fadd' 'add10_i_6' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 77> <Delay = 6.01>
ST_95 : Operation 571 [5/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 571 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 78> <Delay = 6.01>
ST_96 : Operation 572 [4/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 572 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 79> <Delay = 6.01>
ST_97 : Operation 573 [3/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 573 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 80> <Delay = 6.01>
ST_98 : Operation 574 [2/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 574 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 81> <Delay = 6.01>
ST_99 : Operation 575 [1/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:180]   --->   Operation 575 'fadd' 'add10_i_7' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 82> <Delay = 6.01>
ST_100 : Operation 576 [5/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 576 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 83> <Delay = 6.01>
ST_101 : Operation 577 [4/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 577 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 84> <Delay = 6.01>
ST_102 : Operation 578 [3/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 578 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 85> <Delay = 6.01>
ST_103 : Operation 579 [2/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 579 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 86> <Delay = 6.01>
ST_104 : Operation 580 [1/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:180]   --->   Operation 580 'fadd' 'add10_i_8' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 87> <Delay = 6.01>
ST_105 : Operation 581 [5/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 581 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 88> <Delay = 6.01>
ST_106 : Operation 582 [4/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 582 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 89> <Delay = 6.01>
ST_107 : Operation 583 [3/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 583 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 90> <Delay = 6.01>
ST_108 : Operation 584 [2/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 584 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 91> <Delay = 6.01>
ST_109 : Operation 585 [1/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:180]   --->   Operation 585 'fadd' 'add10_i_9' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 92> <Delay = 6.01>
ST_110 : Operation 586 [5/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 586 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 93> <Delay = 6.01>
ST_111 : Operation 587 [4/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 587 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 94> <Delay = 6.01>
ST_112 : Operation 588 [3/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 588 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 95> <Delay = 6.01>
ST_113 : Operation 589 [2/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 589 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 96> <Delay = 6.01>
ST_114 : Operation 590 [1/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:180]   --->   Operation 590 'fadd' 'add10_i_s' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 97> <Delay = 6.01>
ST_115 : Operation 591 [5/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 591 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 98> <Delay = 6.01>
ST_116 : Operation 592 [4/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 592 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 99> <Delay = 6.01>
ST_117 : Operation 593 [3/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 593 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 100> <Delay = 6.01>
ST_118 : Operation 594 [2/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 594 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 101> <Delay = 6.01>
ST_119 : Operation 595 [1/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:180]   --->   Operation 595 'fadd' 'add10_i_10' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 102> <Delay = 6.01>
ST_120 : Operation 596 [5/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 596 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 103> <Delay = 6.01>
ST_121 : Operation 597 [4/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 597 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 104> <Delay = 6.01>
ST_122 : Operation 598 [3/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 598 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 105> <Delay = 6.01>
ST_123 : Operation 599 [2/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 599 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 106> <Delay = 6.01>
ST_124 : Operation 600 [1/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:180]   --->   Operation 600 'fadd' 'add10_i_11' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 107> <Delay = 6.01>
ST_125 : Operation 601 [5/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 601 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 108> <Delay = 6.01>
ST_126 : Operation 602 [4/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 602 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 109> <Delay = 6.01>
ST_127 : Operation 603 [3/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 603 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 110> <Delay = 6.01>
ST_128 : Operation 604 [2/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 604 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 111> <Delay = 6.01>
ST_129 : Operation 605 [1/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:180]   --->   Operation 605 'fadd' 'add10_i_12' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 112> <Delay = 6.01>
ST_130 : Operation 606 [5/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 606 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 113> <Delay = 6.01>
ST_131 : Operation 607 [4/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 607 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 114> <Delay = 6.01>
ST_132 : Operation 608 [3/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 608 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 115> <Delay = 6.01>
ST_133 : Operation 609 [2/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 609 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 116> <Delay = 6.01>
ST_134 : Operation 610 [1/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:180]   --->   Operation 610 'fadd' 'add10_i_13' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 117> <Delay = 6.01>
ST_135 : Operation 611 [5/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 611 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 118> <Delay = 6.01>
ST_136 : Operation 612 [4/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 612 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 119> <Delay = 6.01>
ST_137 : Operation 613 [3/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 613 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 120> <Delay = 6.01>
ST_138 : Operation 614 [2/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 614 'fadd' 'add10_i_14' <Predicate = (!icmp_ln176)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 121> <Delay = 6.01>
ST_139 : Operation 615 [1/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:180]   --->   Operation 615 'fadd' 'add10_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 122> <Delay = 6.62>
ST_140 : Operation 616 [1/1] (0.60ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0151929, i32 0.00234322, i32 -0.0215879, i32 0.0331804, i2 %empty_52" [../src/hls/cnn.cpp:183]   --->   Operation 616 'mux' 'tmp_s' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 617 [5/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 617 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 123> <Delay = 6.01>
ST_141 : Operation 618 [4/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 618 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 124> <Delay = 6.01>
ST_142 : Operation 619 [3/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 619 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 125> <Delay = 6.01>
ST_143 : Operation 620 [2/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 620 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 126> <Delay = 6.50>
ST_144 : Operation 621 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/hls/cnn.cpp:176]   --->   Operation 621 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 622 [1/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:183]   --->   Operation 622 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 623 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:183]   --->   Operation 623 'store' 'store_ln183' <Predicate = (empty_52 == 2)> <Delay = 0.48>
ST_144 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split410121" [../src/hls/cnn.cpp:183]   --->   Operation 624 'br' 'br_ln183' <Predicate = (empty_52 == 2)> <Delay = 0.00>
ST_144 : Operation 625 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:183]   --->   Operation 625 'store' 'store_ln183' <Predicate = (empty_52 == 1)> <Delay = 0.48>
ST_144 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split410121" [../src/hls/cnn.cpp:183]   --->   Operation 626 'br' 'br_ln183' <Predicate = (empty_52 == 1)> <Delay = 0.00>
ST_144 : Operation 627 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3" [../src/hls/cnn.cpp:183]   --->   Operation 627 'store' 'store_ln183' <Predicate = (empty_52 == 0)> <Delay = 0.48>
ST_144 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split410121" [../src/hls/cnn.cpp:183]   --->   Operation 628 'br' 'br_ln183' <Predicate = (empty_52 == 0)> <Delay = 0.00>
ST_144 : Operation 629 [1/1] (0.48ns)   --->   "%store_ln183 = store i32 %layer_12_output_0, i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:183]   --->   Operation 629 'store' 'store_ln183' <Predicate = (empty_52 == 3)> <Delay = 0.48>
ST_144 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.split410121" [../src/hls/cnn.cpp:183]   --->   Operation 630 'br' 'br_ln183' <Predicate = (empty_52 == 3)> <Delay = 0.00>

State 145 <SV = 48> <Delay = 0.48>
ST_145 : Operation 631 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 631 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 146 <SV = 49> <Delay = 0.74>
ST_146 : Operation 632 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln315, void %.split, i3 0, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:315]   --->   Operation 632 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 633 [1/1] (0.74ns)   --->   "%add_ln315 = add i3 %i_7, i3 1" [../src/hls/cnn.cpp:315]   --->   Operation 633 'add' 'add_ln315' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 634 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 634 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 635 [1/1] (0.69ns)   --->   "%icmp_ln315 = icmp_eq  i3 %i_7, i3 4" [../src/hls/cnn.cpp:315]   --->   Operation 635 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 636 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 636 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %.split, void" [../src/hls/cnn.cpp:315]   --->   Operation 637 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln317 = trunc i3 %i_7" [../src/hls/cnn.cpp:317]   --->   Operation 638 'trunc' 'trunc_ln317' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 147 <SV = 50> <Delay = 0.60>
ST_147 : Operation 639 [1/1] (0.00ns)   --->   "%layer_12_output_3_load_1 = load i32 %layer_12_output_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 639 'load' 'layer_12_output_3_load_1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 640 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load_1 = load i32 %layer_12_output_3_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 640 'load' 'layer_12_output_3_1_load_1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 641 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load_1 = load i32 %layer_12_output_3_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 641 'load' 'layer_12_output_3_3_load_1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 642 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load = load i32 %layer_12_output_3_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 642 'load' 'layer_12_output_3_2_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 643 [1/1] (0.60ns)   --->   "%tmp_33 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load_1, i32 %layer_12_output_3_1_load_1, i32 %layer_12_output_3_3_load_1, i32 %layer_12_output_3_2_load, i2 %trunc_ln317" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 643 'mux' 'tmp_33' <Predicate = (!icmp_ln315)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 644 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %tmp_33" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 644 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 645 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 645 'write' 'write_ln174' <Predicate = (!icmp_ln315)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 148 <SV = 51> <Delay = 0.00>
ST_148 : Operation 646 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/hls/cnn.cpp:315]   --->   Operation 646 'specloopname' 'specloopname_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_148 : Operation 647 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 647 'write' 'write_ln174' <Predicate = (!icmp_ln315)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_148 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 648 'br' 'br_ln0' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 149 <SV = 50> <Delay = 0.00>
ST_149 : Operation 649 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [../src/hls/cnn.cpp:320]   --->   Operation 649 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:200) with incoming values : ('add_ln200', ../src/hls/cnn.cpp:200) [47]  (0.489 ns)

 <State 2>: 0.962ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:200) with incoming values : ('add_ln200', ../src/hls/cnn.cpp:200) [47]  (0 ns)
	'add' operation ('add_ln200', ../src/hls/cnn.cpp:200) [48]  (0.962 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:203) [57]  (6.67 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('image_input_addr', ../src/hls/cnn.cpp:203) [58]  (0 ns)
	'store' operation ('store_ln203', ../src/hls/cnn.cpp:203) of variable 'conv', ../src/hls/cnn.cpp:203 on array 'image_input', ../src/hls/cnn.cpp:197 [59]  (1.35 ns)

 <State 8>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:31) with incoming values : ('add_ln31', ../src/hls/cnn.cpp:31) [64]  (0.489 ns)

 <State 9>: 4.16ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:31) with incoming values : ('select_ln31_2', ../src/hls/cnn.cpp:31) [65]  (0 ns)
	'add' operation ('add_ln31_1', ../src/hls/cnn.cpp:31) [80]  (0.887 ns)
	'sub' operation ('p_mid1', ../src/hls/cnn.cpp:31) [84]  (0.962 ns)
	'select' operation ('select_ln31_1', ../src/hls/cnn.cpp:31) [85]  (0 ns)
	'add' operation ('empty_46', ../src/hls/cnn.cpp:31) [90]  (0.962 ns)
	'getelementptr' operation ('image_input_addr_1', ../src/hls/cnn.cpp:37) [92]  (0 ns)
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:197 [93]  (1.35 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:197 [93]  (1.35 ns)

 <State 11>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 17>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 18>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 19>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 20>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [94]  (6.71 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln37', ../src/hls/cnn.cpp:37) of variable 'conv12_i', ../src/hls/cnn.cpp:37 on array 'image_input', ../src/hls/cnn.cpp:197 [95]  (1.35 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [113]  (0.489 ns)

 <State 36>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [113]  (0 ns)
	'getelementptr' operation ('layer_9_output_addr', ../src/hls/cnn.cpp:24) [122]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'layer_9_output', ../src/hls/cnn.cpp:275 [123]  (1.35 ns)
	blocking operation 0.863 ns on control path)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_1', ../src/hls/cnn.cpp:22) [129]  (0.489 ns)

 <State 39>: 2.22ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_1', ../src/hls/cnn.cpp:22) [129]  (0 ns)
	'getelementptr' operation ('layer_10_output_addr', ../src/hls/cnn.cpp:24) [138]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'layer_10_output', ../src/hls/cnn.cpp:284 [139]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_2', ../src/hls/cnn.cpp:22) [145]  (0.489 ns)

 <State 42>: 1.67ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_2', ../src/hls/cnn.cpp:22) [145]  (0 ns)
	'add' operation ('add_ln22_2', ../src/hls/cnn.cpp:22) [146]  (0.878 ns)
	blocking operation 0.789 ns on control path)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_3', ../src/hls/cnn.cpp:22) [165]  (0.489 ns)

 <State 45>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_3', ../src/hls/cnn.cpp:22) [165]  (0 ns)
	blocking operation 0.884 ns on control path)

 <State 46>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('layer_11_output_addr_1', ../src/hls/cnn.cpp:180) [198]  (0 ns)
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [199]  (0.79 ns)

 <State 47>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [199]  (0.79 ns)

 <State 48>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_2', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [203]  (0.79 ns)

 <State 49>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_4', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [207]  (0.79 ns)

 <State 50>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_6', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [211]  (0.79 ns)

 <State 51>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_8', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [215]  (0.79 ns)

 <State 52>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_10', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [219]  (0.79 ns)

 <State 53>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_12', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [223]  (0.79 ns)

 <State 54>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_14', ../src/hls/cnn.cpp:180) on array 'layer_11_output', ../src/hls/cnn.cpp:294 [227]  (0.79 ns)

 <State 55>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:176) with incoming values : ('add_ln176', ../src/hls/cnn.cpp:176) [236]  (0 ns)
	'getelementptr' operation ('layer_12_weights_addr', ../src/hls/cnn.cpp:180) [253]  (0 ns)
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [254]  (1.35 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [254]  (1.35 ns)
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:180) [255]  (4.67 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_1', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [260]  (1.35 ns)
	'fmul' operation ('mul7_i_1', ../src/hls/cnn.cpp:180) [261]  (4.67 ns)

 <State 58>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_2', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [266]  (1.35 ns)
	'fmul' operation ('mul7_i_2', ../src/hls/cnn.cpp:180) [267]  (4.67 ns)

 <State 59>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_3', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [272]  (1.35 ns)
	'fmul' operation ('mul7_i_3', ../src/hls/cnn.cpp:180) [273]  (4.67 ns)

 <State 60>: 6.62ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load', ../src/hls/cnn.cpp:180) on local variable 'layer_12_output[3]' [243]  (0 ns)
	'mux' operation ('tmp', ../src/hls/cnn.cpp:180) [252]  (0.605 ns)
	'fadd' operation ('add10_i', ../src/hls/cnn.cpp:180) [256]  (6.02 ns)

 <State 61>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_5', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [284]  (1.35 ns)
	'fmul' operation ('mul7_i_5', ../src/hls/cnn.cpp:180) [285]  (4.67 ns)

 <State 62>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_6', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [290]  (1.35 ns)
	'fmul' operation ('mul7_i_6', ../src/hls/cnn.cpp:180) [291]  (4.67 ns)

 <State 63>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_7', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [296]  (1.35 ns)
	'fmul' operation ('mul7_i_7', ../src/hls/cnn.cpp:180) [297]  (4.67 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_8', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [302]  (1.35 ns)
	'fmul' operation ('mul7_i_8', ../src/hls/cnn.cpp:180) [303]  (4.67 ns)

 <State 65>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_9', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [308]  (1.35 ns)
	'fmul' operation ('mul7_i_9', ../src/hls/cnn.cpp:180) [309]  (4.67 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_10', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [314]  (1.35 ns)
	'fmul' operation ('mul7_i_s', ../src/hls/cnn.cpp:180) [315]  (4.67 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_11', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [320]  (1.35 ns)
	'fmul' operation ('mul7_i_10', ../src/hls/cnn.cpp:180) [321]  (4.67 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_12', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [326]  (1.35 ns)
	'fmul' operation ('mul7_i_11', ../src/hls/cnn.cpp:180) [327]  (4.67 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_13', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [332]  (1.35 ns)
	'fmul' operation ('mul7_i_12', ../src/hls/cnn.cpp:180) [333]  (4.67 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_14', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [338]  (1.35 ns)
	'fmul' operation ('mul7_i_13', ../src/hls/cnn.cpp:180) [339]  (4.67 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_15', ../src/hls/cnn.cpp:180) on array 'layer_12_weights' [344]  (1.35 ns)
	'fmul' operation ('mul7_i_14', ../src/hls/cnn.cpp:180) [345]  (4.67 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:180) [268]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:180) [268]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:180) [268]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [274]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [274]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [274]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [274]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:180) [274]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [280]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [280]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [280]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [280]  (6.02 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:180) [280]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [286]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [286]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [286]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [286]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:180) [286]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [292]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [292]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [292]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [292]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:180) [292]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [298]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [298]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [298]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [298]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:180) [298]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [304]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [304]  (6.02 ns)

 <State 102>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [304]  (6.02 ns)

 <State 103>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [304]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:180) [304]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [310]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [310]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [310]  (6.02 ns)

 <State 108>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [310]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:180) [310]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [316]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [316]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [316]  (6.02 ns)

 <State 113>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [316]  (6.02 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:180) [316]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [322]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [322]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [322]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [322]  (6.02 ns)

 <State 119>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:180) [322]  (6.02 ns)

 <State 120>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [328]  (6.02 ns)

 <State 121>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [328]  (6.02 ns)

 <State 122>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [328]  (6.02 ns)

 <State 123>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [328]  (6.02 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:180) [328]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [334]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [334]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [334]  (6.02 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [334]  (6.02 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:180) [334]  (6.02 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [340]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [340]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [340]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [340]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:180) [340]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [346]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [346]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [346]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [346]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:180) [346]  (6.02 ns)

 <State 140>: 6.62ns
The critical path consists of the following:
	'mux' operation ('tmp_s', ../src/hls/cnn.cpp:183) [347]  (0.605 ns)
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [348]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [348]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [348]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [348]  (6.02 ns)

 <State 144>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:183) [348]  (6.02 ns)
	'store' operation ('store_ln183', ../src/hls/cnn.cpp:183) of variable 'layer_12_output[0]', ../src/hls/cnn.cpp:183 on local variable 'layer_12_output[3]' [351]  (0.489 ns)

 <State 145>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:315) with incoming values : ('add_ln315', ../src/hls/cnn.cpp:315) [367]  (0.489 ns)

 <State 146>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:315) with incoming values : ('add_ln315', ../src/hls/cnn.cpp:315) [367]  (0 ns)
	'add' operation ('add_ln315', ../src/hls/cnn.cpp:315) [368]  (0.746 ns)

 <State 147>: 0.605ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'layer_12_output[3]' [374]  (0 ns)
	'mux' operation ('tmp_33', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [380]  (0.605 ns)

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
