Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 11:07:38 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_462_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 1.100ns (32.487%)  route 2.286ns (67.513%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.107ns = ( 6.107 - 4.000 ) 
    Source Clock Delay      (SCD):    2.615ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.664ns (routing 0.799ns, distribution 0.865ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.729ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=38333, routed)       1.664     2.615    Delay1No23_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X148Y551       FDCE                                         r  Delay1No23_instance/Y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y551       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.694 r  Delay1No23_instance/Y_reg[24]/Q
                         net (fo=8, routed)           0.750     3.444    Delay1No22_instance/Y_reg[33]_0[24]
    SLICE_X154Y518       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.568 r  Delay1No22_instance/geqOp_carry__0_i_12/O
                         net (fo=1, routed)           0.014     3.582    Sum11_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X154Y518       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.738 r  Sum11_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.764    Sum11_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X154Y519       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.816 r  Sum11_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.328     4.144    Delay1No23_instance/CO[0]
    SLICE_X150Y518       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     4.254 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.185     4.439    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X151Y517       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     4.538 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.060     4.598    Delay1No22_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X151Y517       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     4.744 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=33, routed)          0.492     5.236    Delay1No23_instance/shiftVal__5[0]
    SLICE_X157Y518       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     5.359 r  Delay1No23_instance/shiftedFracY_d1[40]_i_2/O
                         net (fo=4, routed)           0.218     5.577    Delay1No23_instance/shiftedFracY_d1_reg[38][9]
    SLICE_X155Y519       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.700 r  Delay1No23_instance/shiftedFracY_d1[28]_i_3/O
                         net (fo=2, routed)           0.141     5.841    Delay1No22_instance/Y_reg[26]_0[5]
    SLICE_X156Y518       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     5.929 r  Delay1No22_instance/shiftedFracY_d1[28]_i_1/O
                         net (fo=1, routed)           0.072     6.001    Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY[17]
    SLICE_X156Y518       FDRE                                         r  Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y8 (CLOCK_ROOT)    net (fo=38333, routed)       1.447     6.107    Sum11_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X156Y518       FDRE                                         r  Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/C
                         clock pessimism              0.361     6.468    
                         clock uncertainty           -0.035     6.433    
    SLICE_X156Y518       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.458    Sum11_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]
  -------------------------------------------------------------------
                         required time                          6.458    
                         arrival time                          -6.001    
  -------------------------------------------------------------------
                         slack                                  0.457    




