
GccApp1_Atmega328P.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002f2  00800100  00001d2e  00001dc2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001d2e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000033  008003f2  008003f2  000020b4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000020b4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002110  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000330  00000000  00000000  00002150  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002db2  00000000  00000000  00002480  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001235  00000000  00000000  00005232  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000181f  00000000  00000000  00006467  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000868  00000000  00000000  00007c88  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000def  00000000  00000000  000084f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000013b9  00000000  00000000  000092df  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002a0  00000000  00000000  0000a698  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3e 00 	jmp	0x7c	; 0x7c <__ctors_end>
       4:	0c 94 87 01 	jmp	0x30e	; 0x30e <__vector_1>
       8:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
       c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      10:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      14:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      18:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      1c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      20:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      24:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      28:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      2c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      30:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      34:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      38:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      3c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      40:	0c 94 09 05 	jmp	0xa12	; 0xa12 <__vector_16>
      44:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      48:	0c 94 22 0b 	jmp	0x1644	; 0x1644 <__vector_18>
      4c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      50:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      54:	0c 94 ea 01 	jmp	0x3d4	; 0x3d4 <__vector_21>
      58:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      5c:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      60:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      64:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <__bad_interrupt>
      68:	46 05       	cpc	r20, r6
      6a:	5a 05       	cpc	r21, r10
      6c:	48 05       	cpc	r20, r8
      6e:	4a 05       	cpc	r20, r10
      70:	4c 05       	cpc	r20, r12
      72:	4e 05       	cpc	r20, r14
      74:	50 05       	cpc	r21, r0
      76:	52 05       	cpc	r21, r2
      78:	54 05       	cpc	r21, r4
      7a:	56 05       	cpc	r21, r6

0000007c <__ctors_end>:
      7c:	11 24       	eor	r1, r1
      7e:	1f be       	out	0x3f, r1	; 63
      80:	cf ef       	ldi	r28, 0xFF	; 255
      82:	d8 e0       	ldi	r29, 0x08	; 8
      84:	de bf       	out	0x3e, r29	; 62
      86:	cd bf       	out	0x3d, r28	; 61

00000088 <__do_copy_data>:
      88:	13 e0       	ldi	r17, 0x03	; 3
      8a:	a0 e0       	ldi	r26, 0x00	; 0
      8c:	b1 e0       	ldi	r27, 0x01	; 1
      8e:	ee e2       	ldi	r30, 0x2E	; 46
      90:	fd e1       	ldi	r31, 0x1D	; 29
      92:	02 c0       	rjmp	.+4      	; 0x98 <__do_copy_data+0x10>
      94:	05 90       	lpm	r0, Z+
      96:	0d 92       	st	X+, r0
      98:	a2 3f       	cpi	r26, 0xF2	; 242
      9a:	b1 07       	cpc	r27, r17
      9c:	d9 f7       	brne	.-10     	; 0x94 <__do_copy_data+0xc>

0000009e <__do_clear_bss>:
      9e:	24 e0       	ldi	r18, 0x04	; 4
      a0:	a2 ef       	ldi	r26, 0xF2	; 242
      a2:	b3 e0       	ldi	r27, 0x03	; 3
      a4:	01 c0       	rjmp	.+2      	; 0xa8 <.do_clear_bss_start>

000000a6 <.do_clear_bss_loop>:
      a6:	1d 92       	st	X+, r1

000000a8 <.do_clear_bss_start>:
      a8:	a5 32       	cpi	r26, 0x25	; 37
      aa:	b2 07       	cpc	r27, r18
      ac:	e1 f7       	brne	.-8      	; 0xa6 <.do_clear_bss_loop>
      ae:	0e 94 1c 02 	call	0x438	; 0x438 <main>
      b2:	0c 94 95 0e 	jmp	0x1d2a	; 0x1d2a <_exit>

000000b6 <__bad_interrupt>:
      b6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ba <_Z9init_LEDsv>:
 #include "LED.hpp"

void init_LEDs(){

	// LED1 : PB0
	DDRB	|= (1 << DDB0);
      ba:	84 b1       	in	r24, 0x04	; 4
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	84 b9       	out	0x04, r24	; 4
	//PORTB	&= ~(1 << PINB0);
	
	// LED2, 3, 4 : PD7, 6, 5
	DDRD	|= ((1 << DDD7) | (1 << DDD6) | (1 << DDD5));
      c0:	8a b1       	in	r24, 0x0a	; 10
      c2:	80 6e       	ori	r24, 0xE0	; 224
      c4:	8a b9       	out	0x0a, r24	; 10
      c6:	08 95       	ret

000000c8 <_Z8set_LED1i>:
	
	return ;
}

void set_LED1(const BOOL is_on){
	if (is_on == TRUE) {
      c8:	01 97       	sbiw	r24, 0x01	; 1
      ca:	21 f4       	brne	.+8      	; 0xd4 <_Z8set_LED1i+0xc>
		PORTB |= (1 << PINB0);
      cc:	85 b1       	in	r24, 0x05	; 5
      ce:	81 60       	ori	r24, 0x01	; 1
      d0:	85 b9       	out	0x05, r24	; 5
      d2:	08 95       	ret
	} else {
		PORTB &= ~(1 << PINB0);
      d4:	85 b1       	in	r24, 0x05	; 5
      d6:	8e 7f       	andi	r24, 0xFE	; 254
      d8:	85 b9       	out	0x05, r24	; 5
      da:	08 95       	ret

000000dc <_Z8set_LED1v>:
	}
}

void set_LED1(){
	set_LED1(TRUE);
      dc:	81 e0       	ldi	r24, 0x01	; 1
      de:	90 e0       	ldi	r25, 0x00	; 0
      e0:	0e 94 64 00 	call	0xc8	; 0xc8 <_Z8set_LED1i>
      e4:	08 95       	ret

000000e6 <_Z10clear_LED1v>:
}

void clear_LED1(){
	set_LED1(FALSE);
      e6:	80 e0       	ldi	r24, 0x00	; 0
      e8:	90 e0       	ldi	r25, 0x00	; 0
      ea:	0e 94 64 00 	call	0xc8	; 0xc8 <_Z8set_LED1i>
      ee:	08 95       	ret

000000f0 <_Z8set_LED2i>:
}

void set_LED2(const BOOL is_on){
	if (is_on == TRUE) {
      f0:	01 97       	sbiw	r24, 0x01	; 1
      f2:	21 f4       	brne	.+8      	; 0xfc <_Z8set_LED2i+0xc>
		PORTD |= (1 << PIND7);
      f4:	8b b1       	in	r24, 0x0b	; 11
      f6:	80 68       	ori	r24, 0x80	; 128
      f8:	8b b9       	out	0x0b, r24	; 11
      fa:	08 95       	ret
		} else {
		PORTD &= ~(1 << PIND7);
      fc:	8b b1       	in	r24, 0x0b	; 11
      fe:	8f 77       	andi	r24, 0x7F	; 127
     100:	8b b9       	out	0x0b, r24	; 11
     102:	08 95       	ret

00000104 <_Z8set_LED2v>:
	}
}

void set_LED2(){
	set_LED2(TRUE);
     104:	81 e0       	ldi	r24, 0x01	; 1
     106:	90 e0       	ldi	r25, 0x00	; 0
     108:	0e 94 78 00 	call	0xf0	; 0xf0 <_Z8set_LED2i>
     10c:	08 95       	ret

0000010e <_Z10clear_LED2v>:
}

void clear_LED2(){
	set_LED2(FALSE);
     10e:	80 e0       	ldi	r24, 0x00	; 0
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	0e 94 78 00 	call	0xf0	; 0xf0 <_Z8set_LED2i>
     116:	08 95       	ret

00000118 <_Z9read_LED2v>:
}

BOOL read_LED2(){
	return (PORTD >> PIND7) & 0x01;
     118:	8b b1       	in	r24, 0x0b	; 11
     11a:	88 1f       	adc	r24, r24
     11c:	88 27       	eor	r24, r24
     11e:	88 1f       	adc	r24, r24
}
     120:	90 e0       	ldi	r25, 0x00	; 0
     122:	08 95       	ret

00000124 <_Z11toggle_LED2v>:

void toggle_LED2(){
	if (read_LED2() == TRUE){
     124:	0e 94 8c 00 	call	0x118	; 0x118 <_Z9read_LED2v>
     128:	01 97       	sbiw	r24, 0x01	; 1
     12a:	19 f4       	brne	.+6      	; 0x132 <_Z11toggle_LED2v+0xe>
		clear_LED2();
     12c:	0e 94 87 00 	call	0x10e	; 0x10e <_Z10clear_LED2v>
     130:	08 95       	ret
	} else {
		set_LED2();
     132:	0e 94 82 00 	call	0x104	; 0x104 <_Z8set_LED2v>
     136:	08 95       	ret

00000138 <_Z8set_LED3i>:
	}
}

void set_LED3(const BOOL is_on){
	if (is_on == TRUE) {
     138:	01 97       	sbiw	r24, 0x01	; 1
     13a:	21 f4       	brne	.+8      	; 0x144 <_Z8set_LED3i+0xc>
		PORTD |= (1 << PIND6);
     13c:	8b b1       	in	r24, 0x0b	; 11
     13e:	80 64       	ori	r24, 0x40	; 64
     140:	8b b9       	out	0x0b, r24	; 11
     142:	08 95       	ret
		} else {
		PORTD &= ~(1 << PIND6);
     144:	8b b1       	in	r24, 0x0b	; 11
     146:	8f 7b       	andi	r24, 0xBF	; 191
     148:	8b b9       	out	0x0b, r24	; 11
     14a:	08 95       	ret

0000014c <_Z8set_LED3v>:
	}
}

void set_LED3(){
	set_LED3(TRUE);
     14c:	81 e0       	ldi	r24, 0x01	; 1
     14e:	90 e0       	ldi	r25, 0x00	; 0
     150:	0e 94 9c 00 	call	0x138	; 0x138 <_Z8set_LED3i>
     154:	08 95       	ret

00000156 <_Z10clear_LED3v>:
}

void clear_LED3(){
	set_LED3(FALSE);
     156:	80 e0       	ldi	r24, 0x00	; 0
     158:	90 e0       	ldi	r25, 0x00	; 0
     15a:	0e 94 9c 00 	call	0x138	; 0x138 <_Z8set_LED3i>
     15e:	08 95       	ret

00000160 <_Z9read_LED3v>:
}

BOOL read_LED3(){
	return (PORTD >> PIND7) & 0x01;
     160:	8b b1       	in	r24, 0x0b	; 11
     162:	88 1f       	adc	r24, r24
     164:	88 27       	eor	r24, r24
     166:	88 1f       	adc	r24, r24
}
     168:	90 e0       	ldi	r25, 0x00	; 0
     16a:	08 95       	ret

0000016c <_Z11toggle_LED3v>:

void toggle_LED3(){
	if (read_LED3() == TRUE){
     16c:	0e 94 b0 00 	call	0x160	; 0x160 <_Z9read_LED3v>
     170:	01 97       	sbiw	r24, 0x01	; 1
     172:	19 f4       	brne	.+6      	; 0x17a <_Z11toggle_LED3v+0xe>
		clear_LED3();
     174:	0e 94 ab 00 	call	0x156	; 0x156 <_Z10clear_LED3v>
     178:	08 95       	ret
		} else {
		set_LED3();
     17a:	0e 94 a6 00 	call	0x14c	; 0x14c <_Z8set_LED3v>
     17e:	08 95       	ret

00000180 <_Z8set_LED4i>:
	}
}

void set_LED4(const BOOL is_on){
	if (is_on == TRUE) {
     180:	01 97       	sbiw	r24, 0x01	; 1
     182:	21 f4       	brne	.+8      	; 0x18c <_Z8set_LED4i+0xc>
		PORTD |= (1 << PIND5);
     184:	8b b1       	in	r24, 0x0b	; 11
     186:	80 62       	ori	r24, 0x20	; 32
     188:	8b b9       	out	0x0b, r24	; 11
     18a:	08 95       	ret
		} else {
		PORTD &= ~(1 << PIND5);
     18c:	8b b1       	in	r24, 0x0b	; 11
     18e:	8f 7d       	andi	r24, 0xDF	; 223
     190:	8b b9       	out	0x0b, r24	; 11
     192:	08 95       	ret

00000194 <_Z8set_LED4v>:
	}
}

void set_LED4(){
	set_LED4(TRUE);
     194:	81 e0       	ldi	r24, 0x01	; 1
     196:	90 e0       	ldi	r25, 0x00	; 0
     198:	0e 94 c0 00 	call	0x180	; 0x180 <_Z8set_LED4i>
     19c:	08 95       	ret

0000019e <_Z8set_LEDsv>:
	clear_LED3();
	clear_LED4();
}

void set_LEDs(){
	set_LED1();
     19e:	0e 94 6e 00 	call	0xdc	; 0xdc <_Z8set_LED1v>
	set_LED2();
     1a2:	0e 94 82 00 	call	0x104	; 0x104 <_Z8set_LED2v>
	set_LED3();
     1a6:	0e 94 a6 00 	call	0x14c	; 0x14c <_Z8set_LED3v>
	set_LED4();
     1aa:	0e 94 ca 00 	call	0x194	; 0x194 <_Z8set_LED4v>
     1ae:	08 95       	ret

000001b0 <_Z10clear_LED4v>:
void set_LED4(){
	set_LED4(TRUE);
}

void clear_LED4(){
	set_LED4(FALSE);
     1b0:	80 e0       	ldi	r24, 0x00	; 0
     1b2:	90 e0       	ldi	r25, 0x00	; 0
     1b4:	0e 94 c0 00 	call	0x180	; 0x180 <_Z8set_LED4i>
     1b8:	08 95       	ret

000001ba <_ZL18RTC_print_all_regsv>:
	t.year = 2025;

	return t;
}

static void RTC_print_all_regs(){
     1ba:	0f 93       	push	r16
     1bc:	1f 93       	push	r17
     1be:	cf 93       	push	r28
     1c0:	df 93       	push	r29
     1c2:	cd b7       	in	r28, 0x3d	; 61
     1c4:	de b7       	in	r29, 0x3e	; 62
     1c6:	cc 54       	subi	r28, 0x4C	; 76
     1c8:	d1 09       	sbc	r29, r1
     1ca:	0f b6       	in	r0, 0x3f	; 63
     1cc:	f8 94       	cli
     1ce:	de bf       	out	0x3e, r29	; 62
     1d0:	0f be       	out	0x3f, r0	; 63
     1d2:	cd bf       	out	0x3d, r28	; 61
	char buf[60];
	uint8_t reg_val[16];
	
	RTC_read_all_registers(reg_val, sizeof(reg_val));
     1d4:	60 e1       	ldi	r22, 0x10	; 16
     1d6:	ce 01       	movw	r24, r28
     1d8:	cd 96       	adiw	r24, 0x3d	; 61
     1da:	0e 94 0e 03 	call	0x61c	; 0x61c <_Z22RTC_read_all_registersPhh>
	
	sprintf(buf, "[Debug] RTC regs : Control %02x %02x\r\n", reg_val[0], reg_val[1]);
     1de:	9e ad       	ldd	r25, Y+62	; 0x3e
     1e0:	8d ad       	ldd	r24, Y+61	; 0x3d
     1e2:	1f 92       	push	r1
     1e4:	9f 93       	push	r25
     1e6:	1f 92       	push	r1
     1e8:	8f 93       	push	r24
     1ea:	80 e0       	ldi	r24, 0x00	; 0
     1ec:	91 e0       	ldi	r25, 0x01	; 1
     1ee:	9f 93       	push	r25
     1f0:	8f 93       	push	r24
     1f2:	8e 01       	movw	r16, r28
     1f4:	0f 5f       	subi	r16, 0xFF	; 255
     1f6:	1f 4f       	sbci	r17, 0xFF	; 255
     1f8:	1f 93       	push	r17
     1fa:	0f 93       	push	r16
     1fc:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
     200:	c8 01       	movw	r24, r16
     202:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	sprintf(buf, "[Debug] Sec - Year : %02x %02x %02x %02x %02x %02x %02x\r\n", reg_val[2], reg_val[3], reg_val[4], reg_val[5], reg_val[6], reg_val[7], reg_val[8]);
     206:	26 96       	adiw	r28, 0x06	; 6
     208:	6f ad       	ldd	r22, Y+63	; 0x3f
     20a:	26 97       	sbiw	r28, 0x06	; 6
     20c:	25 96       	adiw	r28, 0x05	; 5
     20e:	5f ad       	ldd	r21, Y+63	; 0x3f
     210:	25 97       	sbiw	r28, 0x05	; 5
     212:	24 96       	adiw	r28, 0x04	; 4
     214:	4f ad       	ldd	r20, Y+63	; 0x3f
     216:	24 97       	sbiw	r28, 0x04	; 4
     218:	23 96       	adiw	r28, 0x03	; 3
     21a:	3f ad       	ldd	r19, Y+63	; 0x3f
     21c:	23 97       	sbiw	r28, 0x03	; 3
     21e:	22 96       	adiw	r28, 0x02	; 2
     220:	2f ad       	ldd	r18, Y+63	; 0x3f
     222:	22 97       	sbiw	r28, 0x02	; 2
     224:	21 96       	adiw	r28, 0x01	; 1
     226:	9f ad       	ldd	r25, Y+63	; 0x3f
     228:	21 97       	sbiw	r28, 0x01	; 1
     22a:	8f ad       	ldd	r24, Y+63	; 0x3f
     22c:	1f 92       	push	r1
     22e:	6f 93       	push	r22
     230:	1f 92       	push	r1
     232:	5f 93       	push	r21
     234:	1f 92       	push	r1
     236:	4f 93       	push	r20
     238:	1f 92       	push	r1
     23a:	3f 93       	push	r19
     23c:	1f 92       	push	r1
     23e:	2f 93       	push	r18
     240:	1f 92       	push	r1
     242:	9f 93       	push	r25
     244:	1f 92       	push	r1
     246:	8f 93       	push	r24
     248:	87 e2       	ldi	r24, 0x27	; 39
     24a:	91 e0       	ldi	r25, 0x01	; 1
     24c:	9f 93       	push	r25
     24e:	8f 93       	push	r24
     250:	1f 93       	push	r17
     252:	0f 93       	push	r16
     254:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
     258:	c8 01       	movw	r24, r16
     25a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	sprintf(buf, "[Debug] Alarm : %02x %02x %02x %02x\r\n", reg_val[9], reg_val[10], reg_val[11], reg_val[12]);
     25e:	2a 96       	adiw	r28, 0x0a	; 10
     260:	3f ad       	ldd	r19, Y+63	; 0x3f
     262:	2a 97       	sbiw	r28, 0x0a	; 10
     264:	29 96       	adiw	r28, 0x09	; 9
     266:	2f ad       	ldd	r18, Y+63	; 0x3f
     268:	29 97       	sbiw	r28, 0x09	; 9
     26a:	28 96       	adiw	r28, 0x08	; 8
     26c:	9f ad       	ldd	r25, Y+63	; 0x3f
     26e:	28 97       	sbiw	r28, 0x08	; 8
     270:	27 96       	adiw	r28, 0x07	; 7
     272:	8f ad       	ldd	r24, Y+63	; 0x3f
     274:	27 97       	sbiw	r28, 0x07	; 7
     276:	1f 92       	push	r1
     278:	3f 93       	push	r19
     27a:	1f 92       	push	r1
     27c:	2f 93       	push	r18
     27e:	1f 92       	push	r1
     280:	9f 93       	push	r25
     282:	1f 92       	push	r1
     284:	8f 93       	push	r24
     286:	81 e6       	ldi	r24, 0x61	; 97
     288:	91 e0       	ldi	r25, 0x01	; 1
     28a:	9f 93       	push	r25
     28c:	8f 93       	push	r24
     28e:	1f 93       	push	r17
     290:	0f 93       	push	r16
     292:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
     296:	0f b6       	in	r0, 0x3f	; 63
     298:	f8 94       	cli
     29a:	de bf       	out	0x3e, r29	; 62
     29c:	0f be       	out	0x3f, r0	; 63
     29e:	cd bf       	out	0x3d, r28	; 61
     2a0:	c8 01       	movw	r24, r16
     2a2:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	sprintf(buf, "[Debug] CLKOUT & Timer : %02x %02x %02x\r\n", reg_val[13], reg_val[14], reg_val[15]);
     2a6:	2d 96       	adiw	r28, 0x0d	; 13
     2a8:	2f ad       	ldd	r18, Y+63	; 0x3f
     2aa:	2d 97       	sbiw	r28, 0x0d	; 13
     2ac:	2c 96       	adiw	r28, 0x0c	; 12
     2ae:	9f ad       	ldd	r25, Y+63	; 0x3f
     2b0:	2c 97       	sbiw	r28, 0x0c	; 12
     2b2:	2b 96       	adiw	r28, 0x0b	; 11
     2b4:	8f ad       	ldd	r24, Y+63	; 0x3f
     2b6:	2b 97       	sbiw	r28, 0x0b	; 11
     2b8:	1f 92       	push	r1
     2ba:	2f 93       	push	r18
     2bc:	1f 92       	push	r1
     2be:	9f 93       	push	r25
     2c0:	1f 92       	push	r1
     2c2:	8f 93       	push	r24
     2c4:	87 e8       	ldi	r24, 0x87	; 135
     2c6:	91 e0       	ldi	r25, 0x01	; 1
     2c8:	9f 93       	push	r25
     2ca:	8f 93       	push	r24
     2cc:	1f 93       	push	r17
     2ce:	0f 93       	push	r16
     2d0:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
     2d4:	c8 01       	movw	r24, r16
     2d6:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
}
     2da:	0f b6       	in	r0, 0x3f	; 63
     2dc:	f8 94       	cli
     2de:	de bf       	out	0x3e, r29	; 62
     2e0:	0f be       	out	0x3f, r0	; 63
     2e2:	cd bf       	out	0x3d, r28	; 61
     2e4:	c4 5b       	subi	r28, 0xB4	; 180
     2e6:	df 4f       	sbci	r29, 0xFF	; 255
     2e8:	0f b6       	in	r0, 0x3f	; 63
     2ea:	f8 94       	cli
     2ec:	de bf       	out	0x3e, r29	; 62
     2ee:	0f be       	out	0x3f, r0	; 63
     2f0:	cd bf       	out	0x3d, r28	; 61
     2f2:	df 91       	pop	r29
     2f4:	cf 91       	pop	r28
     2f6:	1f 91       	pop	r17
     2f8:	0f 91       	pop	r16
     2fa:	08 95       	ret

000002fc <_Z18init_1hz_interruptv>:
void init_1hz_interrupt(){
	// 入力ピンの設定
	// 最初はプルアップ付き入力でコンフィグしたはずだから、割愛
	
	// INT0外部割り込み許可設定。sei()は外側でやる
	EICRA |= (1 << ISC00) | (1 << ISC01);	// 立ち上がりエッジで割り込み
     2fc:	e9 e6       	ldi	r30, 0x69	; 105
     2fe:	f0 e0       	ldi	r31, 0x00	; 0
     300:	80 81       	ld	r24, Z
     302:	83 60       	ori	r24, 0x03	; 3
     304:	80 83       	st	Z, r24
	EIMSK |= (1 << INT0);					// INT0外部割り込み許可
     306:	8d b3       	in	r24, 0x1d	; 29
     308:	81 60       	ori	r24, 0x01	; 1
     30a:	8d bb       	out	0x1d, r24	; 29
     30c:	08 95       	ret

0000030e <__vector_1>:
}

ISR(INT0_vect){
     30e:	1f 92       	push	r1
     310:	0f 92       	push	r0
     312:	0f b6       	in	r0, 0x3f	; 63
     314:	0f 92       	push	r0
     316:	11 24       	eor	r1, r1
     318:	2f 93       	push	r18
     31a:	3f 93       	push	r19
     31c:	4f 93       	push	r20
     31e:	5f 93       	push	r21
     320:	6f 93       	push	r22
     322:	7f 93       	push	r23
     324:	8f 93       	push	r24
     326:	9f 93       	push	r25
     328:	af 93       	push	r26
     32a:	bf 93       	push	r27
     32c:	ef 93       	push	r30
     32e:	ff 93       	push	r31
	// LED 1 toggle
	toggle_LED2();
     330:	0e 94 92 00 	call	0x124	; 0x124 <_Z11toggle_LED2v>
	
	// +1 second
	master_time = time_countup(master_time);
     334:	20 91 f2 03 	lds	r18, 0x03F2	; 0x8003f2 <__data_end>
     338:	30 91 f3 03 	lds	r19, 0x03F3	; 0x8003f3 <__data_end+0x1>
     33c:	40 91 f4 03 	lds	r20, 0x03F4	; 0x8003f4 <__data_end+0x2>
     340:	50 91 f5 03 	lds	r21, 0x03F5	; 0x8003f5 <__data_end+0x3>
     344:	60 91 f6 03 	lds	r22, 0x03F6	; 0x8003f6 <__data_end+0x4>
     348:	70 91 f7 03 	lds	r23, 0x03F7	; 0x8003f7 <__data_end+0x5>
     34c:	80 91 f8 03 	lds	r24, 0x03F8	; 0x8003f8 <__data_end+0x6>
     350:	0e 94 24 07 	call	0xe48	; 0xe48 <_Z12time_countup4time>
     354:	20 93 f2 03 	sts	0x03F2, r18	; 0x8003f2 <__data_end>
     358:	30 93 f3 03 	sts	0x03F3, r19	; 0x8003f3 <__data_end+0x1>
     35c:	40 93 f4 03 	sts	0x03F4, r20	; 0x8003f4 <__data_end+0x2>
     360:	50 93 f5 03 	sts	0x03F5, r21	; 0x8003f5 <__data_end+0x3>
     364:	60 93 f6 03 	sts	0x03F6, r22	; 0x8003f6 <__data_end+0x4>
     368:	70 93 f7 03 	sts	0x03F7, r23	; 0x8003f7 <__data_end+0x5>
     36c:	80 93 f8 03 	sts	0x03F8, r24	; 0x8003f8 <__data_end+0x6>
	
	const uint16_t last_sensor_val = TEMPSensor_getLastValue();
     370:	0e 94 18 06 	call	0xc30	; 0xc30 <_Z23TEMPSensor_getLastValuev>
	const uint8_t temp = conv_to_temp(last_sensor_val);
     374:	0e 94 0a 06 	call	0xc14	; 0xc14 <_Z12conv_to_tempj>
	
	// 温度が50℃以下のときのみ、IV-16の表示をONにする
	if (temp <= 55){
     378:	88 33       	cpi	r24, 0x38	; 56
     37a:	28 f4       	brcc	.+10     	; 0x386 <__vector_1+0x78>
		set_LED4();
     37c:	0e 94 ca 00 	call	0x194	; 0x194 <_Z8set_LED4v>
		TC62D748_EnableDisplay();
     380:	0e 94 61 05 	call	0xac2	; 0xac2 <_Z22TC62D748_EnableDisplayv>
     384:	04 c0       	rjmp	.+8      	; 0x38e <__vector_1+0x80>
		
	} else {
		clear_LED4();
     386:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <_Z10clear_LED4v>
		TC62D748_DisableDisplay();
     38a:	0e 94 65 05 	call	0xaca	; 0xaca <_Z23TC62D748_DisableDisplayv>
	}
	
	TC62D748_send(master_time);	// 値はどちらにしろ更新しておく
     38e:	20 91 f2 03 	lds	r18, 0x03F2	; 0x8003f2 <__data_end>
     392:	30 91 f3 03 	lds	r19, 0x03F3	; 0x8003f3 <__data_end+0x1>
     396:	40 91 f4 03 	lds	r20, 0x03F4	; 0x8003f4 <__data_end+0x2>
     39a:	50 91 f5 03 	lds	r21, 0x03F5	; 0x8003f5 <__data_end+0x3>
     39e:	60 91 f6 03 	lds	r22, 0x03F6	; 0x8003f6 <__data_end+0x4>
     3a2:	70 91 f7 03 	lds	r23, 0x03F7	; 0x8003f7 <__data_end+0x5>
     3a6:	80 91 f8 03 	lds	r24, 0x03F8	; 0x8003f8 <__data_end+0x6>
     3aa:	0e 94 73 05 	call	0xae6	; 0xae6 <_Z13TC62D748_send4time>
	
	// 温度センサーの、次の値を更新するために、ADC変換開始
	TEMPSensor_startConvert();
     3ae:	0e 94 f5 05 	call	0xbea	; 0xbea <_Z23TEMPSensor_startConvertv>
	
	sprintf(buf, "[Debug] Last Val : %d, Temp : %d\r\n", last_temp, temp);
	
	uart_puts(buf);
#endif
}
     3b2:	ff 91       	pop	r31
     3b4:	ef 91       	pop	r30
     3b6:	bf 91       	pop	r27
     3b8:	af 91       	pop	r26
     3ba:	9f 91       	pop	r25
     3bc:	8f 91       	pop	r24
     3be:	7f 91       	pop	r23
     3c0:	6f 91       	pop	r22
     3c2:	5f 91       	pop	r21
     3c4:	4f 91       	pop	r20
     3c6:	3f 91       	pop	r19
     3c8:	2f 91       	pop	r18
     3ca:	0f 90       	pop	r0
     3cc:	0f be       	out	0x3f, r0	; 63
     3ce:	0f 90       	pop	r0
     3d0:	1f 90       	pop	r1
     3d2:	18 95       	reti

000003d4 <__vector_21>:

ISR(ADC_vect){
     3d4:	1f 92       	push	r1
     3d6:	0f 92       	push	r0
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	0f 92       	push	r0
     3dc:	11 24       	eor	r1, r1
     3de:	2f 93       	push	r18
     3e0:	3f 93       	push	r19
     3e2:	4f 93       	push	r20
     3e4:	5f 93       	push	r21
     3e6:	6f 93       	push	r22
     3e8:	7f 93       	push	r23
     3ea:	8f 93       	push	r24
     3ec:	9f 93       	push	r25
     3ee:	af 93       	push	r26
     3f0:	bf 93       	push	r27
     3f2:	ef 93       	push	r30
     3f4:	ff 93       	push	r31
	ADCSRA |= (1 << ADIF);   // ADIFフラグをクリア
     3f6:	ea e7       	ldi	r30, 0x7A	; 122
     3f8:	f0 e0       	ldi	r31, 0x00	; 0
     3fa:	80 81       	ld	r24, Z
     3fc:	80 61       	ori	r24, 0x10	; 16
     3fe:	80 83       	st	Z, r24
	
	const uint16_t val = TEMPSensor_readValue();
     400:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <_Z20TEMPSensor_readValuev>
	
	sprintf(buf, "[Debug] ADC_vect called. Val : %d, Temp : %d\r\n", val, conv_to_temp(val));
	
	uart_puts(buf);
#endif
}
     404:	ff 91       	pop	r31
     406:	ef 91       	pop	r30
     408:	bf 91       	pop	r27
     40a:	af 91       	pop	r26
     40c:	9f 91       	pop	r25
     40e:	8f 91       	pop	r24
     410:	7f 91       	pop	r23
     412:	6f 91       	pop	r22
     414:	5f 91       	pop	r21
     416:	4f 91       	pop	r20
     418:	3f 91       	pop	r19
     41a:	2f 91       	pop	r18
     41c:	0f 90       	pop	r0
     41e:	0f be       	out	0x3f, r0	; 63
     420:	0f 90       	pop	r0
     422:	1f 90       	pop	r1
     424:	18 95       	reti

00000426 <_Z9init_portv>:

void init_port(){
	// 一旦、全ポートをプルアップ付き入力にする（未使用ピンの破壊防止）
	// そのあと、各機能のinit()にて出力設定をする
	DDRB = 0x00;	// 全入力
     426:	14 b8       	out	0x04, r1	; 4
	PORTB = 0xFF;	// 全プルアップ
     428:	8f ef       	ldi	r24, 0xFF	; 255
     42a:	85 b9       	out	0x05, r24	; 5
	DDRC = 0x00;	// 全入力
     42c:	17 b8       	out	0x07, r1	; 7
	PORTC = 0xFE;	// 全プルアップ
     42e:	9e ef       	ldi	r25, 0xFE	; 254
     430:	98 b9       	out	0x08, r25	; 8
	DDRD = 0x00;	// 全入力
     432:	1a b8       	out	0x0a, r1	; 10
	PORTD = 0xFF;	// 全プルアップ
     434:	8b b9       	out	0x0b, r24	; 11
     436:	08 95       	ret

00000438 <main>:
	uart_puts(buf);
}


int main(void)
{
     438:	cf 93       	push	r28
     43a:	df 93       	push	r29
     43c:	cd b7       	in	r28, 0x3d	; 61
     43e:	de b7       	in	r29, 0x3e	; 62
     440:	e2 97       	sbiw	r28, 0x32	; 50
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	f8 94       	cli
     446:	de bf       	out	0x3e, r29	; 62
     448:	0f be       	out	0x3f, r0	; 63
     44a:	cd bf       	out	0x3d, r28	; 61
	init_port();
     44c:	0e 94 13 02 	call	0x426	; 0x426 <_Z9init_portv>
	
	// Debug用LED ON
	init_LEDs();
     450:	0e 94 5d 00 	call	0xba	; 0xba <_Z9init_LEDsv>
	set_LEDs();
     454:	0e 94 cf 00 	call	0x19e	; 0x19e <_Z8set_LEDsv>
	
	// UART 起動メッセージ
	uart_init();
     458:	0e 94 e7 08 	call	0x11ce	; 0x11ce <_Z9uart_initv>
	uart_puts("ATmega328P Clock booted\r\n");
     45c:	81 eb       	ldi	r24, 0xB1	; 177
     45e:	91 e0       	ldi	r25, 0x01	; 1
     460:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	// SPI 初期化
	TC62D748_init();
     464:	0e 94 68 05 	call	0xad0	; 0xad0 <_Z13TC62D748_initv>
	
	// スイッチ入力初期化（まだ割り込み不許可）
	init_switches();
     468:	0e 94 01 05 	call	0xa02	; 0xa02 <_Z13init_switchesv>
	
	// RTC初期化
	RTC_init();
     46c:	0e 94 dd 02 	call	0x5ba	; 0x5ba <_Z8RTC_initv>

	// RTCのVLが1の場合、RTCの時刻が飛んでいる可能性。初期化しておく。
	if (RTC_read_VL() == 1) {
     470:	0e 94 d8 04 	call	0x9b0	; 0x9b0 <_Z11RTC_read_VLv>
     474:	81 30       	cpi	r24, 0x01	; 1
     476:	41 f4       	brne	.+16     	; 0x488 <main+0x50>
		uart_puts("[Info] RTC VL bit == 1, time may be wrong\r\n");
     478:	8b ec       	ldi	r24, 0xCB	; 203
     47a:	91 e0       	ldi	r25, 0x01	; 1
     47c:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
		
		RTC_clear_VL();
     480:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <_Z12RTC_clear_VLv>
		RTC_set_project_default_setting();
     484:	0e 94 e5 02 	call	0x5ca	; 0x5ca <_Z31RTC_set_project_default_settingv>

	// RTCから時刻取得
	// master_time = time_force_init();
	// RTC_write_time(master_time);

	master_time = RTC_read_time();
     488:	0e 94 51 03 	call	0x6a2	; 0x6a2 <_Z13RTC_read_timev>
     48c:	20 93 f2 03 	sts	0x03F2, r18	; 0x8003f2 <__data_end>
     490:	30 93 f3 03 	sts	0x03F3, r19	; 0x8003f3 <__data_end+0x1>
     494:	40 93 f4 03 	sts	0x03F4, r20	; 0x8003f4 <__data_end+0x2>
     498:	50 93 f5 03 	sts	0x03F5, r21	; 0x8003f5 <__data_end+0x3>
     49c:	60 93 f6 03 	sts	0x03F6, r22	; 0x8003f6 <__data_end+0x4>
     4a0:	70 93 f7 03 	sts	0x03F7, r23	; 0x8003f7 <__data_end+0x5>
     4a4:	80 93 f8 03 	sts	0x03F8, r24	; 0x8003f8 <__data_end+0x6>
		
	// とりあえずIV-16に初期値表示
	TC62D748_send(master_time);
     4a8:	0e 94 73 05 	call	0xae6	; 0xae6 <_Z13TC62D748_send4time>
	
	// 温度センサー初期化
	TEMPSensor_init();
     4ac:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <_Z15TEMPSensor_initv>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4b0:	8f e0       	ldi	r24, 0x0F	; 15
     4b2:	97 e2       	ldi	r25, 0x27	; 39
     4b4:	01 97       	sbiw	r24, 0x01	; 1
     4b6:	f1 f7       	brne	.-4      	; 0x4b4 <main+0x7c>
     4b8:	00 c0       	rjmp	.+0      	; 0x4ba <main+0x82>
     4ba:	00 00       	nop
	
	_delay_ms(5);
	
	// RTCを読んだ直後から割り込みOKに
	init_1hz_interrupt();
     4bc:	0e 94 7e 01 	call	0x2fc	; 0x2fc <_Z18init_1hz_interruptv>
	sei();
     4c0:	78 94       	sei

	// UARTに初期値送信
	char buf[50];
	time_to_str(master_time, buf, 50);
     4c2:	0f 2e       	mov	r0, r31
     4c4:	f2 e3       	ldi	r31, 0x32	; 50
     4c6:	ef 2e       	mov	r14, r31
     4c8:	f0 2d       	mov	r31, r0
     4ca:	8e 01       	movw	r16, r28
     4cc:	0f 5f       	subi	r16, 0xFF	; 255
     4ce:	1f 4f       	sbci	r17, 0xFF	; 255
     4d0:	20 91 f2 03 	lds	r18, 0x03F2	; 0x8003f2 <__data_end>
     4d4:	30 91 f3 03 	lds	r19, 0x03F3	; 0x8003f3 <__data_end+0x1>
     4d8:	40 91 f4 03 	lds	r20, 0x03F4	; 0x8003f4 <__data_end+0x2>
     4dc:	50 91 f5 03 	lds	r21, 0x03F5	; 0x8003f5 <__data_end+0x3>
     4e0:	60 91 f6 03 	lds	r22, 0x03F6	; 0x8003f6 <__data_end+0x4>
     4e4:	70 91 f7 03 	lds	r23, 0x03F7	; 0x8003f7 <__data_end+0x5>
     4e8:	80 91 f8 03 	lds	r24, 0x03F8	; 0x8003f8 <__data_end+0x6>
     4ec:	0e 94 87 06 	call	0xd0e	; 0xd0e <_Z11time_to_str4timePch>
	
	uart_puts("Time recovered from RTC is ");
     4f0:	87 ef       	ldi	r24, 0xF7	; 247
     4f2:	91 e0       	ldi	r25, 0x01	; 1
     4f4:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	uart_puts(buf);
     4f8:	c8 01       	movw	r24, r16
     4fa:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	uart_puts("\r\n");
     4fe:	8f ea       	ldi	r24, 0xAF	; 175
     500:	93 e0       	ldi	r25, 0x03	; 3
     502:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	// UARTにRTCの全レジスタ出力
	RTC_print_all_regs();
     506:	0e 94 dd 00 	call	0x1ba	; 0x1ba <_ZL18RTC_print_all_regsv>
	
	// UART 受信待ち
	uart_puts("\r\n>");
     50a:	88 e6       	ldi	r24, 0x68	; 104
     50c:	93 e0       	ldi	r25, 0x03	; 3
     50e:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
		//const char recv_c = uart_getc();
		
		//uart_recv_process(recv_c);
		//uart_putc(recv_c);
		
		set_LED1();
     512:	0e 94 6e 00 	call	0xdc	; 0xdc <_Z8set_LED1v>
     516:	9f ef       	ldi	r25, 0xFF	; 255
     518:	24 e3       	ldi	r18, 0x34	; 52
     51a:	8c e0       	ldi	r24, 0x0C	; 12
     51c:	91 50       	subi	r25, 0x01	; 1
     51e:	20 40       	sbci	r18, 0x00	; 0
     520:	80 40       	sbci	r24, 0x00	; 0
     522:	e1 f7       	brne	.-8      	; 0x51c <main+0xe4>
     524:	00 c0       	rjmp	.+0      	; 0x526 <main+0xee>
     526:	00 00       	nop
		_delay_ms(500);
		
		clear_LED1();
     528:	0e 94 73 00 	call	0xe6	; 0xe6 <_Z10clear_LED1v>
     52c:	9f ef       	ldi	r25, 0xFF	; 255
     52e:	24 e3       	ldi	r18, 0x34	; 52
     530:	8c e0       	ldi	r24, 0x0C	; 12
     532:	91 50       	subi	r25, 0x01	; 1
     534:	20 40       	sbci	r18, 0x00	; 0
     536:	80 40       	sbci	r24, 0x00	; 0
     538:	e1 f7       	brne	.-8      	; 0x532 <main+0xfa>
     53a:	00 c0       	rjmp	.+0      	; 0x53c <main+0x104>
     53c:	00 00       	nop
     53e:	e9 cf       	rjmp	.-46     	; 0x512 <main+0xda>

00000540 <_ZL10_RTC_writehhh>:
		// printf(BR "App error! error_code = 0x%02X\n" RESET, error_code);
		// while (1); // loop indefinitely
	}
}

static ret_code_t _RTC_write(const uint8_t I2C_ADDR_WR, const uint8_t reg_addr, const uint8_t val){
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	00 d0       	rcall	.+0      	; 0x546 <_ZL10_RTC_writehhh+0x6>
     546:	cd b7       	in	r28, 0x3d	; 61
     548:	de b7       	in	r29, 0x3e	; 62
	ret_code_t error_code;
	
	uint8_t data[2];
	
	data[0] = reg_addr;
     54a:	69 83       	std	Y+1, r22	; 0x01
	data[1] = val;
     54c:	4a 83       	std	Y+2, r20	; 0x02
	
	error_code = tw_master_transmit(RTC_ADDR, data, sizeof(data), false);	// repeated-startしない
     54e:	20 e0       	ldi	r18, 0x00	; 0
     550:	42 e0       	ldi	r20, 0x02	; 2
     552:	be 01       	movw	r22, r28
     554:	6f 5f       	subi	r22, 0xFF	; 255
     556:	7f 4f       	sbci	r23, 0xFF	; 255
     558:	81 e5       	ldi	r24, 0x51	; 81
     55a:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <_Z18tw_master_transmithPhhb>
	
	ERROR_CHECK(error_code);
	
	return error_code;
}
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	df 91       	pop	r29
     564:	cf 91       	pop	r28
     566:	08 95       	ret

00000568 <_ZL13_RTC_readBytehhh>:

static uint8_t _RTC_readByte(const uint8_t I2C_ADDR_WR, const uint8_t I2C_ADDR_RD, const uint8_t reg_addr){
     568:	cf 93       	push	r28
     56a:	df 93       	push	r29
     56c:	00 d0       	rcall	.+0      	; 0x56e <_ZL13_RTC_readBytehhh+0x6>
     56e:	cd b7       	in	r28, 0x3d	; 61
     570:	de b7       	in	r29, 0x3e	; 62
	ret_code_t error_code;
	
	// 先に、読みたいレジスタのアドレスを送る。repeated-startで止める
	uint8_t send_data = reg_addr;
     572:	49 83       	std	Y+1, r20	; 0x01
			
	error_code = tw_master_transmit(RTC_ADDR, &send_data, sizeof(send_data), true);
     574:	21 e0       	ldi	r18, 0x01	; 1
     576:	41 e0       	ldi	r20, 0x01	; 1
     578:	be 01       	movw	r22, r28
     57a:	6f 5f       	subi	r22, 0xFF	; 255
     57c:	7f 4f       	sbci	r23, 0xFF	; 255
     57e:	81 e5       	ldi	r24, 0x51	; 81
     580:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <_Z18tw_master_transmithPhhb>
	// 次に、読み出すByte分だけ、読み出す
	#define RECV_DATA_LEN 1
	
	uint8_t recv_data[RECV_DATA_LEN];
	
	for (int i = 0; i < RECV_DATA_LEN; i++){
     584:	80 e0       	ldi	r24, 0x00	; 0
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	18 16       	cp	r1, r24
     58a:	19 06       	cpc	r1, r25
     58c:	4c f0       	brlt	.+18     	; 0x5a0 <_ZL13_RTC_readBytehhh+0x38>
		recv_data[i] = 0;
     58e:	e2 e0       	ldi	r30, 0x02	; 2
     590:	f0 e0       	ldi	r31, 0x00	; 0
     592:	ec 0f       	add	r30, r28
     594:	fd 1f       	adc	r31, r29
     596:	e8 0f       	add	r30, r24
     598:	f9 1f       	adc	r31, r25
     59a:	10 82       	st	Z, r1
	// 次に、読み出すByte分だけ、読み出す
	#define RECV_DATA_LEN 1
	
	uint8_t recv_data[RECV_DATA_LEN];
	
	for (int i = 0; i < RECV_DATA_LEN; i++){
     59c:	01 96       	adiw	r24, 0x01	; 1
     59e:	f4 cf       	rjmp	.-24     	; 0x588 <_ZL13_RTC_readBytehhh+0x20>
		recv_data[i] = 0;
	}
	
	error_code = tw_master_receive(RTC_ADDR, recv_data, sizeof(recv_data));
     5a0:	41 e0       	ldi	r20, 0x01	; 1
     5a2:	be 01       	movw	r22, r28
     5a4:	6e 5f       	subi	r22, 0xFE	; 254
     5a6:	7f 4f       	sbci	r23, 0xFF	; 255
     5a8:	81 e5       	ldi	r24, 0x51	; 81
     5aa:	0e 94 91 08 	call	0x1122	; 0x1122 <_Z17tw_master_receivehPhh>
	
	ERROR_CHECK(error_code);
	
	return recv_data[0];
}
     5ae:	8a 81       	ldd	r24, Y+2	; 0x02
     5b0:	0f 90       	pop	r0
     5b2:	0f 90       	pop	r0
     5b4:	df 91       	pop	r29
     5b6:	cf 91       	pop	r28
     5b8:	08 95       	ret

000005ba <_Z8RTC_initv>:
}

// デバイス非依存（公開）
void RTC_init(){
	// 400kHz、内部プルアップは使用しない
	tw_init(TW_FREQ_400K, false);
     5ba:	60 e0       	ldi	r22, 0x00	; 0
     5bc:	82 e0       	ldi	r24, 0x02	; 2
     5be:	0e 94 3b 08 	call	0x1076	; 0x1076 <_Z7tw_init15twi_freq_mode_tb>
	
	// RTC_1HZ_Intピンは、プルアップなしにする
	PORTD &= ~(1 << PORTD2);
     5c2:	8b b1       	in	r24, 0x0b	; 11
     5c4:	8b 7f       	andi	r24, 0xFB	; 251
     5c6:	8b b9       	out	0x0b, r24	; 11
     5c8:	08 95       	ret

000005ca <_Z31RTC_set_project_default_settingv>:
}
	
void RTC_set_project_default_setting(){
	ret_code_t error_code;
	
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_CTRL1,			0x00);
     5ca:	40 e0       	ldi	r20, 0x00	; 0
     5cc:	60 e0       	ldi	r22, 0x00	; 0
     5ce:	82 ea       	ldi	r24, 0xA2	; 162
     5d0:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_CTRL2,			0x00);
     5d4:	40 e0       	ldi	r20, 0x00	; 0
     5d6:	61 e0       	ldi	r22, 0x01	; 1
     5d8:	82 ea       	ldi	r24, 0xA2	; 162
     5da:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_CLKOUT_FREQ,		0b10000011);	// 1Hz output enable
     5de:	43 e8       	ldi	r20, 0x83	; 131
     5e0:	6d e0       	ldi	r22, 0x0D	; 13
     5e2:	82 ea       	ldi	r24, 0xA2	; 162
     5e4:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_TIMER_CTRL,		0x00);		// Timer off
     5e8:	40 e0       	ldi	r20, 0x00	; 0
     5ea:	6e e0       	ldi	r22, 0x0E	; 14
     5ec:	82 ea       	ldi	r24, 0xA2	; 162
     5ee:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	
	// Alarm disable
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_ALARM_MIN,		0x00);	
     5f2:	40 e0       	ldi	r20, 0x00	; 0
     5f4:	69 e0       	ldi	r22, 0x09	; 9
     5f6:	82 ea       	ldi	r24, 0xA2	; 162
     5f8:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_ALARM_HOUR,		0x00);
     5fc:	40 e0       	ldi	r20, 0x00	; 0
     5fe:	6a e0       	ldi	r22, 0x0A	; 10
     600:	82 ea       	ldi	r24, 0xA2	; 162
     602:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_ALARM_DAY,		0x00);
     606:	40 e0       	ldi	r20, 0x00	; 0
     608:	6b e0       	ldi	r22, 0x0B	; 11
     60a:	82 ea       	ldi	r24, 0xA2	; 162
     60c:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	error_code = _RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_ALARM_WEEKDAY,	0x00);
     610:	40 e0       	ldi	r20, 0x00	; 0
     612:	6c e0       	ldi	r22, 0x0C	; 12
     614:	82 ea       	ldi	r24, 0xA2	; 162
     616:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
     61a:	08 95       	ret

0000061c <_Z22RTC_read_all_registersPhh>:
	
	ERROR_CHECK(error_code);
}

void RTC_read_all_registers(uint8_t * buf, const uint8_t buf_len){
     61c:	ef 92       	push	r14
     61e:	ff 92       	push	r15
     620:	0f 93       	push	r16
     622:	1f 93       	push	r17
     624:	cf 93       	push	r28
     626:	df 93       	push	r29
	if (buf_len < 16) {
     628:	60 31       	cpi	r22, 0x10	; 16
     62a:	a0 f1       	brcs	.+104    	; 0x694 <_Z22RTC_read_all_registersPhh+0x78>
     62c:	8c 01       	movw	r16, r24
     62e:	c0 e0       	ldi	r28, 0x00	; 0
     630:	d0 e0       	ldi	r29, 0x00	; 0
		return;
	}
	
	//	_RTC_read16Byte(buf);
	for (int i = 0; i < 16; i++){
     632:	c0 31       	cpi	r28, 0x10	; 16
     634:	d1 05       	cpc	r29, r1
     636:	64 f4       	brge	.+24     	; 0x650 <_Z22RTC_read_all_registersPhh+0x34>
		buf[i] = _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, i);
     638:	78 01       	movw	r14, r16
     63a:	ec 0e       	add	r14, r28
     63c:	fd 1e       	adc	r15, r29
     63e:	4c 2f       	mov	r20, r28
     640:	63 ea       	ldi	r22, 0xA3	; 163
     642:	82 ea       	ldi	r24, 0xA2	; 162
     644:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>
     648:	f7 01       	movw	r30, r14
     64a:	80 83       	st	Z, r24
	if (buf_len < 16) {
		return;
	}
	
	//	_RTC_read16Byte(buf);
	for (int i = 0; i < 16; i++){
     64c:	21 96       	adiw	r28, 0x01	; 1
     64e:	f1 cf       	rjmp	.-30     	; 0x632 <_Z22RTC_read_all_registersPhh+0x16>
		buf[i] = _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, i);
	}
	
	buf[0]	&= RTC_REG_MASK_0;
	buf[1]	&= RTC_REG_MASK_1;
     650:	f8 01       	movw	r30, r16
     652:	81 81       	ldd	r24, Z+1	; 0x01
     654:	8f 7b       	andi	r24, 0xBF	; 191
     656:	81 83       	std	Z+1, r24	; 0x01
	buf[2]	&= RTC_REG_MASK_2;
	buf[3]	&= RTC_REG_MASK_3;
     658:	83 81       	ldd	r24, Z+3	; 0x03
     65a:	8f 77       	andi	r24, 0x7F	; 127
     65c:	83 83       	std	Z+3, r24	; 0x03
	buf[4]	&= RTC_REG_MASK_4;
     65e:	84 81       	ldd	r24, Z+4	; 0x04
     660:	8f 73       	andi	r24, 0x3F	; 63
     662:	84 83       	std	Z+4, r24	; 0x04
	buf[5]	&= RTC_REG_MASK_5;
     664:	85 81       	ldd	r24, Z+5	; 0x05
     666:	8f 73       	andi	r24, 0x3F	; 63
     668:	85 83       	std	Z+5, r24	; 0x05
	buf[6]	&= RTC_REG_MASK_6;
     66a:	86 81       	ldd	r24, Z+6	; 0x06
     66c:	88 70       	andi	r24, 0x08	; 8
     66e:	86 83       	std	Z+6, r24	; 0x06
	buf[7]	&= RTC_REG_MASK_7;
     670:	87 81       	ldd	r24, Z+7	; 0x07
     672:	8f 79       	andi	r24, 0x9F	; 159
     674:	87 83       	std	Z+7, r24	; 0x07
	buf[8]	&= RTC_REG_MASK_8;
	buf[9]	&= RTC_REG_MASK_9;
	buf[10]	&= RTC_REG_MASK_A;
     676:	82 85       	ldd	r24, Z+10	; 0x0a
     678:	8f 7b       	andi	r24, 0xBF	; 191
     67a:	82 87       	std	Z+10, r24	; 0x0a
	buf[11]	&= RTC_REG_MASK_B;
     67c:	83 85       	ldd	r24, Z+11	; 0x0b
     67e:	8f 7b       	andi	r24, 0xBF	; 191
     680:	83 87       	std	Z+11, r24	; 0x0b
	buf[12]	&= RTC_REG_MASK_C;
     682:	84 85       	ldd	r24, Z+12	; 0x0c
     684:	87 78       	andi	r24, 0x87	; 135
     686:	84 87       	std	Z+12, r24	; 0x0c
	buf[13]	&= RTC_REG_MASK_D;
     688:	85 85       	ldd	r24, Z+13	; 0x0d
     68a:	83 78       	andi	r24, 0x83	; 131
     68c:	85 87       	std	Z+13, r24	; 0x0d
	buf[14]	&= RTC_REG_MASK_E;
     68e:	86 85       	ldd	r24, Z+14	; 0x0e
     690:	83 78       	andi	r24, 0x83	; 131
     692:	86 87       	std	Z+14, r24	; 0x0e
	buf[15]	&= RTC_REG_MASK_F;
}
     694:	df 91       	pop	r29
     696:	cf 91       	pop	r28
     698:	1f 91       	pop	r17
     69a:	0f 91       	pop	r16
     69c:	ff 90       	pop	r15
     69e:	ef 90       	pop	r14
     6a0:	08 95       	ret

000006a2 <_Z13RTC_read_timev>:

time RTC_read_time(){
     6a2:	df 92       	push	r13
     6a4:	ef 92       	push	r14
     6a6:	ff 92       	push	r15
     6a8:	0f 93       	push	r16
     6aa:	1f 93       	push	r17
     6ac:	cf 93       	push	r28
     6ae:	df 93       	push	r29
     6b0:	cd b7       	in	r28, 0x3d	; 61
     6b2:	de b7       	in	r29, 0x3e	; 62
     6b4:	2e 97       	sbiw	r28, 0x0e	; 14
     6b6:	0f b6       	in	r0, 0x3f	; 63
     6b8:	f8 94       	cli
     6ba:	de bf       	out	0x3e, r29	; 62
     6bc:	0f be       	out	0x3f, r0	; 63
     6be:	cd bf       	out	0x3d, r28	; 61

	time t;
	
	const unsigned char seconds = _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_SEC);
     6c0:	42 e0       	ldi	r20, 0x02	; 2
     6c2:	63 ea       	ldi	r22, 0xA3	; 163
     6c4:	82 ea       	ldi	r24, 0xA2	; 162
     6c6:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>
     6ca:	d8 2e       	mov	r13, r24
	const unsigned char minutes = _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_MIN);
     6cc:	43 e0       	ldi	r20, 0x03	; 3
     6ce:	63 ea       	ldi	r22, 0xA3	; 163
     6d0:	82 ea       	ldi	r24, 0xA2	; 162
     6d2:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>
     6d6:	e8 2e       	mov	r14, r24
	const unsigned char hours	= _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_HOUR);
     6d8:	44 e0       	ldi	r20, 0x04	; 4
     6da:	63 ea       	ldi	r22, 0xA3	; 163
     6dc:	82 ea       	ldi	r24, 0xA2	; 162
     6de:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>
     6e2:	f8 2e       	mov	r15, r24
	const unsigned char days	= _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_DAY);
     6e4:	45 e0       	ldi	r20, 0x05	; 5
     6e6:	63 ea       	ldi	r22, 0xA3	; 163
     6e8:	82 ea       	ldi	r24, 0xA2	; 162
     6ea:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>
     6ee:	08 2f       	mov	r16, r24
	// 0x06はweekdays
	const unsigned char months	= _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_MONTH);
     6f0:	47 e0       	ldi	r20, 0x07	; 7
     6f2:	63 ea       	ldi	r22, 0xA3	; 163
     6f4:	82 ea       	ldi	r24, 0xA2	; 162
     6f6:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>
     6fa:	18 2f       	mov	r17, r24
	const unsigned char years	= _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_YEAR);
     6fc:	48 e0       	ldi	r20, 0x08	; 8
     6fe:	63 ea       	ldi	r22, 0xA3	; 163
     700:	82 ea       	ldi	r24, 0xA2	; 162
     702:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>

	// RTC形式（10進数）から、普通のucharに変換する

	t.second	= CONV_RTC_SEC_TO_UCHAR(seconds);
     706:	4d 2d       	mov	r20, r13
     708:	40 77       	andi	r20, 0x70	; 112
     70a:	50 e0       	ldi	r21, 0x00	; 0
     70c:	55 95       	asr	r21
     70e:	47 95       	ror	r20
     710:	55 95       	asr	r21
     712:	47 95       	ror	r20
     714:	55 95       	asr	r21
     716:	47 95       	ror	r20
     718:	55 95       	asr	r21
     71a:	47 95       	ror	r20
     71c:	44 0f       	add	r20, r20
     71e:	94 2f       	mov	r25, r20
     720:	99 0f       	add	r25, r25
     722:	99 0f       	add	r25, r25
     724:	49 0f       	add	r20, r25
     726:	9d 2d       	mov	r25, r13
     728:	9f 70       	andi	r25, 0x0F	; 15
     72a:	49 0f       	add	r20, r25
     72c:	4e 87       	std	Y+14, r20	; 0x0e
	t.minute	= CONV_RTC_MIN_TO_UCHAR(minutes);
     72e:	2e 2d       	mov	r18, r14
     730:	20 77       	andi	r18, 0x70	; 112
     732:	30 e0       	ldi	r19, 0x00	; 0
     734:	35 95       	asr	r19
     736:	27 95       	ror	r18
     738:	35 95       	asr	r19
     73a:	27 95       	ror	r18
     73c:	35 95       	asr	r19
     73e:	27 95       	ror	r18
     740:	35 95       	asr	r19
     742:	27 95       	ror	r18
     744:	22 0f       	add	r18, r18
     746:	92 2f       	mov	r25, r18
     748:	99 0f       	add	r25, r25
     74a:	99 0f       	add	r25, r25
     74c:	29 0f       	add	r18, r25
     74e:	9e 2d       	mov	r25, r14
     750:	9f 70       	andi	r25, 0x0F	; 15
     752:	29 0f       	add	r18, r25
     754:	2d 87       	std	Y+13, r18	; 0x0d
	t.hour		= CONV_RTC_HOUR_TO_UCHAR(hours);
     756:	6f 2d       	mov	r22, r15
     758:	60 73       	andi	r22, 0x30	; 48
     75a:	70 e0       	ldi	r23, 0x00	; 0
     75c:	75 95       	asr	r23
     75e:	67 95       	ror	r22
     760:	75 95       	asr	r23
     762:	67 95       	ror	r22
     764:	75 95       	asr	r23
     766:	67 95       	ror	r22
     768:	75 95       	asr	r23
     76a:	67 95       	ror	r22
     76c:	66 0f       	add	r22, r22
     76e:	96 2f       	mov	r25, r22
     770:	99 0f       	add	r25, r25
     772:	99 0f       	add	r25, r25
     774:	69 0f       	add	r22, r25
     776:	9f 2d       	mov	r25, r15
     778:	9f 70       	andi	r25, 0x0F	; 15
     77a:	69 0f       	add	r22, r25
     77c:	6c 87       	std	Y+12, r22	; 0x0c
	t.day		= CONV_RTC_DAY_TO_UCHAR(days);
     77e:	40 2f       	mov	r20, r16
     780:	40 73       	andi	r20, 0x30	; 48
     782:	50 e0       	ldi	r21, 0x00	; 0
     784:	55 95       	asr	r21
     786:	47 95       	ror	r20
     788:	55 95       	asr	r21
     78a:	47 95       	ror	r20
     78c:	55 95       	asr	r21
     78e:	47 95       	ror	r20
     790:	55 95       	asr	r21
     792:	47 95       	ror	r20
     794:	44 0f       	add	r20, r20
     796:	94 2f       	mov	r25, r20
     798:	99 0f       	add	r25, r25
     79a:	99 0f       	add	r25, r25
     79c:	49 0f       	add	r20, r25
     79e:	0f 70       	andi	r16, 0x0F	; 15
     7a0:	40 0f       	add	r20, r16
     7a2:	4b 87       	std	Y+11, r20	; 0x0b
	t.month		= CONV_RTC_MONTH_TO_UCHAR(months);
     7a4:	21 2f       	mov	r18, r17
     7a6:	20 71       	andi	r18, 0x10	; 16
     7a8:	30 e0       	ldi	r19, 0x00	; 0
     7aa:	35 95       	asr	r19
     7ac:	27 95       	ror	r18
     7ae:	35 95       	asr	r19
     7b0:	27 95       	ror	r18
     7b2:	35 95       	asr	r19
     7b4:	27 95       	ror	r18
     7b6:	35 95       	asr	r19
     7b8:	27 95       	ror	r18
     7ba:	22 0f       	add	r18, r18
     7bc:	92 2f       	mov	r25, r18
     7be:	99 0f       	add	r25, r25
     7c0:	99 0f       	add	r25, r25
     7c2:	29 0f       	add	r18, r25
     7c4:	1f 70       	andi	r17, 0x0F	; 15
     7c6:	21 0f       	add	r18, r17
     7c8:	2a 87       	std	Y+10, r18	; 0x0a
	t.year		= 2000 + CONV_RTC_YEAR_TO_UCHAR(years);
     7ca:	28 2f       	mov	r18, r24
     7cc:	22 95       	swap	r18
     7ce:	2f 70       	andi	r18, 0x0F	; 15
     7d0:	30 e0       	ldi	r19, 0x00	; 0
     7d2:	a9 01       	movw	r20, r18
     7d4:	44 0f       	add	r20, r20
     7d6:	55 1f       	adc	r21, r21
     7d8:	22 0f       	add	r18, r18
     7da:	33 1f       	adc	r19, r19
     7dc:	22 0f       	add	r18, r18
     7de:	33 1f       	adc	r19, r19
     7e0:	22 0f       	add	r18, r18
     7e2:	33 1f       	adc	r19, r19
     7e4:	24 0f       	add	r18, r20
     7e6:	35 1f       	adc	r19, r21
     7e8:	8f 70       	andi	r24, 0x0F	; 15
     7ea:	28 0f       	add	r18, r24
     7ec:	31 1d       	adc	r19, r1
     7ee:	20 53       	subi	r18, 0x30	; 48
     7f0:	38 4f       	sbci	r19, 0xF8	; 248
     7f2:	39 87       	std	Y+9, r19	; 0x09
     7f4:	28 87       	std	Y+8, r18	; 0x08

	return t;
     7f6:	87 e0       	ldi	r24, 0x07	; 7
     7f8:	fe 01       	movw	r30, r28
     7fa:	38 96       	adiw	r30, 0x08	; 8
     7fc:	de 01       	movw	r26, r28
     7fe:	11 96       	adiw	r26, 0x01	; 1
     800:	01 90       	ld	r0, Z+
     802:	0d 92       	st	X+, r0
     804:	8a 95       	dec	r24
     806:	e1 f7       	brne	.-8      	; 0x800 <__DATA_REGION_LENGTH__>
     808:	29 81       	ldd	r18, Y+1	; 0x01
     80a:	3a 81       	ldd	r19, Y+2	; 0x02
     80c:	4b 81       	ldd	r20, Y+3	; 0x03
     80e:	5c 81       	ldd	r21, Y+4	; 0x04
     810:	6d 81       	ldd	r22, Y+5	; 0x05
     812:	7e 81       	ldd	r23, Y+6	; 0x06
}
     814:	8f 81       	ldd	r24, Y+7	; 0x07
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	2e 96       	adiw	r28, 0x0e	; 14
     81a:	0f b6       	in	r0, 0x3f	; 63
     81c:	f8 94       	cli
     81e:	de bf       	out	0x3e, r29	; 62
     820:	0f be       	out	0x3f, r0	; 63
     822:	cd bf       	out	0x3d, r28	; 61
     824:	df 91       	pop	r29
     826:	cf 91       	pop	r28
     828:	1f 91       	pop	r17
     82a:	0f 91       	pop	r16
     82c:	ff 90       	pop	r15
     82e:	ef 90       	pop	r14
     830:	df 90       	pop	r13
     832:	08 95       	ret

00000834 <_Z14RTC_write_time4time>:

void RTC_write_time(const time t){
     834:	1f 93       	push	r17
     836:	cf 93       	push	r28
     838:	df 93       	push	r29
     83a:	cd b7       	in	r28, 0x3d	; 61
     83c:	de b7       	in	r29, 0x3e	; 62
     83e:	27 97       	sbiw	r28, 0x07	; 7
     840:	0f b6       	in	r0, 0x3f	; 63
     842:	f8 94       	cli
     844:	de bf       	out	0x3e, r29	; 62
     846:	0f be       	out	0x3f, r0	; 63
     848:	cd bf       	out	0x3d, r28	; 61
     84a:	29 83       	std	Y+1, r18	; 0x01
     84c:	3a 83       	std	Y+2, r19	; 0x02
     84e:	4b 83       	std	Y+3, r20	; 0x03
     850:	5c 83       	std	Y+4, r21	; 0x04
     852:	6d 83       	std	Y+5, r22	; 0x05
     854:	7e 83       	std	Y+6, r23	; 0x06
	_RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_SEC, CONV_UCHAR_TO_RTC_SEC(t.second));
     856:	1d ec       	ldi	r17, 0xCD	; 205
     858:	81 9f       	mul	r24, r17
     85a:	91 2d       	mov	r25, r1
     85c:	11 24       	eor	r1, r1
     85e:	96 95       	lsr	r25
     860:	96 95       	lsr	r25
     862:	96 95       	lsr	r25
     864:	20 e1       	ldi	r18, 0x10	; 16
     866:	92 9f       	mul	r25, r18
     868:	a0 01       	movw	r20, r0
     86a:	11 24       	eor	r1, r1
     86c:	99 0f       	add	r25, r25
     86e:	29 2f       	mov	r18, r25
     870:	22 0f       	add	r18, r18
     872:	22 0f       	add	r18, r18
     874:	92 0f       	add	r25, r18
     876:	89 1b       	sub	r24, r25
     878:	8f 70       	andi	r24, 0x0F	; 15
     87a:	48 2b       	or	r20, r24
     87c:	62 e0       	ldi	r22, 0x02	; 2
     87e:	82 ea       	ldi	r24, 0xA2	; 162
     880:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	_RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_MIN, CONV_UCHAR_TO_RTC_MIN(t.minute));
     884:	9e 81       	ldd	r25, Y+6	; 0x06
     886:	91 9f       	mul	r25, r17
     888:	81 2d       	mov	r24, r1
     88a:	11 24       	eor	r1, r1
     88c:	86 95       	lsr	r24
     88e:	86 95       	lsr	r24
     890:	86 95       	lsr	r24
     892:	20 e1       	ldi	r18, 0x10	; 16
     894:	82 9f       	mul	r24, r18
     896:	a0 01       	movw	r20, r0
     898:	11 24       	eor	r1, r1
     89a:	88 0f       	add	r24, r24
     89c:	28 2f       	mov	r18, r24
     89e:	22 0f       	add	r18, r18
     8a0:	22 0f       	add	r18, r18
     8a2:	82 0f       	add	r24, r18
     8a4:	98 1b       	sub	r25, r24
     8a6:	9f 70       	andi	r25, 0x0F	; 15
     8a8:	49 2b       	or	r20, r25
     8aa:	4f 77       	andi	r20, 0x7F	; 127
     8ac:	63 e0       	ldi	r22, 0x03	; 3
     8ae:	82 ea       	ldi	r24, 0xA2	; 162
     8b0:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	_RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_HOUR, CONV_UCHAR_TO_RTC_HOUR(t.hour));
     8b4:	9d 81       	ldd	r25, Y+5	; 0x05
     8b6:	91 9f       	mul	r25, r17
     8b8:	81 2d       	mov	r24, r1
     8ba:	11 24       	eor	r1, r1
     8bc:	86 95       	lsr	r24
     8be:	86 95       	lsr	r24
     8c0:	86 95       	lsr	r24
     8c2:	20 e1       	ldi	r18, 0x10	; 16
     8c4:	82 9f       	mul	r24, r18
     8c6:	a0 01       	movw	r20, r0
     8c8:	11 24       	eor	r1, r1
     8ca:	88 0f       	add	r24, r24
     8cc:	28 2f       	mov	r18, r24
     8ce:	22 0f       	add	r18, r18
     8d0:	22 0f       	add	r18, r18
     8d2:	82 0f       	add	r24, r18
     8d4:	98 1b       	sub	r25, r24
     8d6:	9f 70       	andi	r25, 0x0F	; 15
     8d8:	49 2b       	or	r20, r25
     8da:	4f 73       	andi	r20, 0x3F	; 63
     8dc:	64 e0       	ldi	r22, 0x04	; 4
     8de:	82 ea       	ldi	r24, 0xA2	; 162
     8e0:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	_RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_DAY, CONV_UCHAR_TO_RTC_DAY(t.day));
     8e4:	9c 81       	ldd	r25, Y+4	; 0x04
     8e6:	91 9f       	mul	r25, r17
     8e8:	81 2d       	mov	r24, r1
     8ea:	11 24       	eor	r1, r1
     8ec:	86 95       	lsr	r24
     8ee:	86 95       	lsr	r24
     8f0:	86 95       	lsr	r24
     8f2:	20 e1       	ldi	r18, 0x10	; 16
     8f4:	82 9f       	mul	r24, r18
     8f6:	a0 01       	movw	r20, r0
     8f8:	11 24       	eor	r1, r1
     8fa:	88 0f       	add	r24, r24
     8fc:	28 2f       	mov	r18, r24
     8fe:	22 0f       	add	r18, r18
     900:	22 0f       	add	r18, r18
     902:	82 0f       	add	r24, r18
     904:	98 1b       	sub	r25, r24
     906:	9f 70       	andi	r25, 0x0F	; 15
     908:	49 2b       	or	r20, r25
     90a:	4f 73       	andi	r20, 0x3F	; 63
     90c:	65 e0       	ldi	r22, 0x05	; 5
     90e:	82 ea       	ldi	r24, 0xA2	; 162
     910:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	
	_RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_MONTH, CONV_UCHAR_TO_RTC_MONTH(t.month));
     914:	9b 81       	ldd	r25, Y+3	; 0x03
     916:	91 9f       	mul	r25, r17
     918:	81 2d       	mov	r24, r1
     91a:	11 24       	eor	r1, r1
     91c:	86 95       	lsr	r24
     91e:	86 95       	lsr	r24
     920:	86 95       	lsr	r24
     922:	20 e1       	ldi	r18, 0x10	; 16
     924:	82 9f       	mul	r24, r18
     926:	a0 01       	movw	r20, r0
     928:	11 24       	eor	r1, r1
     92a:	88 0f       	add	r24, r24
     92c:	28 2f       	mov	r18, r24
     92e:	22 0f       	add	r18, r18
     930:	22 0f       	add	r18, r18
     932:	82 0f       	add	r24, r18
     934:	98 1b       	sub	r25, r24
     936:	9f 70       	andi	r25, 0x0F	; 15
     938:	49 2b       	or	r20, r25
     93a:	4f 79       	andi	r20, 0x9F	; 159
     93c:	67 e0       	ldi	r22, 0x07	; 7
     93e:	82 ea       	ldi	r24, 0xA2	; 162
     940:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
	
	// 年は下2桁を渡す
	const uint8_t year_for_rtc = (uint8_t)(t.year % 100);
     944:	49 81       	ldd	r20, Y+1	; 0x01
     946:	5a 81       	ldd	r21, Y+2	; 0x02
     948:	9a 01       	movw	r18, r20
     94a:	36 95       	lsr	r19
     94c:	27 95       	ror	r18
     94e:	36 95       	lsr	r19
     950:	27 95       	ror	r18
     952:	ab e7       	ldi	r26, 0x7B	; 123
     954:	b4 e1       	ldi	r27, 0x14	; 20
     956:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <__umulhisi3>
     95a:	96 95       	lsr	r25
     95c:	87 95       	ror	r24
     95e:	64 e6       	ldi	r22, 0x64	; 100
     960:	68 9f       	mul	r22, r24
     962:	90 01       	movw	r18, r0
     964:	69 9f       	mul	r22, r25
     966:	30 0d       	add	r19, r0
     968:	11 24       	eor	r1, r1
     96a:	ca 01       	movw	r24, r20
     96c:	82 1b       	sub	r24, r18
     96e:	93 0b       	sbc	r25, r19
	
	_RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_YEAR, CONV_UCHAR_TO_RTC_YEAR(year_for_rtc));
     970:	81 9f       	mul	r24, r17
     972:	11 2d       	mov	r17, r1
     974:	11 24       	eor	r1, r1
     976:	16 95       	lsr	r17
     978:	16 95       	lsr	r17
     97a:	16 95       	lsr	r17
     97c:	20 e1       	ldi	r18, 0x10	; 16
     97e:	12 9f       	mul	r17, r18
     980:	a0 01       	movw	r20, r0
     982:	11 24       	eor	r1, r1
     984:	11 0f       	add	r17, r17
     986:	91 2f       	mov	r25, r17
     988:	99 0f       	add	r25, r25
     98a:	99 0f       	add	r25, r25
     98c:	19 0f       	add	r17, r25
     98e:	81 1b       	sub	r24, r17
     990:	8f 70       	andi	r24, 0x0F	; 15
     992:	48 2b       	or	r20, r24
     994:	68 e0       	ldi	r22, 0x08	; 8
     996:	82 ea       	ldi	r24, 0xA2	; 162
     998:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>

	return;
}
     99c:	27 96       	adiw	r28, 0x07	; 7
     99e:	0f b6       	in	r0, 0x3f	; 63
     9a0:	f8 94       	cli
     9a2:	de bf       	out	0x3e, r29	; 62
     9a4:	0f be       	out	0x3f, r0	; 63
     9a6:	cd bf       	out	0x3d, r28	; 61
     9a8:	df 91       	pop	r29
     9aa:	cf 91       	pop	r28
     9ac:	1f 91       	pop	r17
     9ae:	08 95       	ret

000009b0 <_Z11RTC_read_VLv>:

unsigned char RTC_read_VL(){
	const unsigned char second = _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_SEC);
     9b0:	42 e0       	ldi	r20, 0x02	; 2
     9b2:	63 ea       	ldi	r22, 0xA3	; 163
     9b4:	82 ea       	ldi	r24, 0xA2	; 162
     9b6:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>

	if ((second & 0x80) != 0x00) {
     9ba:	88 23       	and	r24, r24
     9bc:	14 f4       	brge	.+4      	; 0x9c2 <_Z11RTC_read_VLv+0x12>
		return 1;
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	08 95       	ret
		} else {
		return 0;
     9c2:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     9c4:	08 95       	ret

000009c6 <_Z12RTC_clear_VLv>:

void RTC_clear_VL(){
	const unsigned char second = _RTC_readByte(RTC_ADDR_WR, RTC_ADDR_RD, RTC_REG_ADDR_SEC);
     9c6:	42 e0       	ldi	r20, 0x02	; 2
     9c8:	63 ea       	ldi	r22, 0xA3	; 163
     9ca:	82 ea       	ldi	r24, 0xA2	; 162
     9cc:	0e 94 b4 02 	call	0x568	; 0x568 <_ZL13_RTC_readBytehhh>
	
	_RTC_write(RTC_ADDR_WR, RTC_REG_ADDR_SEC, 0x7F & CONV_UCHAR_TO_RTC_SEC(second));
     9d0:	9d ec       	ldi	r25, 0xCD	; 205
     9d2:	89 9f       	mul	r24, r25
     9d4:	91 2d       	mov	r25, r1
     9d6:	11 24       	eor	r1, r1
     9d8:	96 95       	lsr	r25
     9da:	96 95       	lsr	r25
     9dc:	96 95       	lsr	r25
     9de:	20 e1       	ldi	r18, 0x10	; 16
     9e0:	92 9f       	mul	r25, r18
     9e2:	a0 01       	movw	r20, r0
     9e4:	11 24       	eor	r1, r1
     9e6:	99 0f       	add	r25, r25
     9e8:	29 2f       	mov	r18, r25
     9ea:	22 0f       	add	r18, r18
     9ec:	22 0f       	add	r18, r18
     9ee:	92 0f       	add	r25, r18
     9f0:	89 1b       	sub	r24, r25
     9f2:	8f 70       	andi	r24, 0x0F	; 15
     9f4:	48 2b       	or	r20, r24
     9f6:	4f 77       	andi	r20, 0x7F	; 127
     9f8:	62 e0       	ldi	r22, 0x02	; 2
     9fa:	82 ea       	ldi	r24, 0xA2	; 162
     9fc:	0e 94 a0 02 	call	0x540	; 0x540 <_ZL10_RTC_writehhh>
     a00:	08 95       	ret

00000a02 <_Z13init_switchesv>:

void init_switches(){
	// 最初にプルアップあり入力で設定しちゃうので、スルー（12/24は分圧されるかもしれない。5Vと2.5Vの中間に）
	
	// 内部でTimer0を使い、50msごとにポーリングするようにする
	TCCR0A = 0x00;	// Normal mode, no pin output
     a02:	14 bc       	out	0x24, r1	; 36
	TCCR0B = (1 << CS02) | (0 << CS01) | (1 << CS00);	// clk / 1024 (30ms)
     a04:	85 e0       	ldi	r24, 0x05	; 5
     a06:	85 bd       	out	0x25, r24	; 37
	TCNT0 = 0x00;
     a08:	16 bc       	out	0x26, r1	; 38
	
	TIMSK0 = (1 << TOIE0);	// Enable OVF irq
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
     a10:	08 95       	ret

00000a12 <__vector_16>:
}

ISR(TIMER0_OVF_vect){
     a12:	1f 92       	push	r1
     a14:	0f 92       	push	r0
     a16:	0f b6       	in	r0, 0x3f	; 63
     a18:	0f 92       	push	r0
     a1a:	11 24       	eor	r1, r1
     a1c:	2f 93       	push	r18
     a1e:	3f 93       	push	r19
     a20:	4f 93       	push	r20
     a22:	5f 93       	push	r21
     a24:	6f 93       	push	r22
     a26:	7f 93       	push	r23
     a28:	8f 93       	push	r24
     a2a:	9f 93       	push	r25
     a2c:	af 93       	push	r26
     a2e:	bf 93       	push	r27
     a30:	ef 93       	push	r30
     a32:	ff 93       	push	r31
	readSW();
	toggle_LED3();
     a34:	0e 94 b6 00 	call	0x16c	; 0x16c <_Z11toggle_LED3v>
}
     a38:	ff 91       	pop	r31
     a3a:	ef 91       	pop	r30
     a3c:	bf 91       	pop	r27
     a3e:	af 91       	pop	r26
     a40:	9f 91       	pop	r25
     a42:	8f 91       	pop	r24
     a44:	7f 91       	pop	r23
     a46:	6f 91       	pop	r22
     a48:	5f 91       	pop	r21
     a4a:	4f 91       	pop	r20
     a4c:	3f 91       	pop	r19
     a4e:	2f 91       	pop	r18
     a50:	0f 90       	pop	r0
     a52:	0f be       	out	0x3f, r0	; 63
     a54:	0f 90       	pop	r0
     a56:	1f 90       	pop	r1
     a58:	18 95       	reti

00000a5a <_ZL8nSLAT_onv>:
// SCK (OUT) : PB5

static bool isDisplay;

static void nSLAT_on(){
	PORTB	|= (1 << PORTB1);
     a5a:	85 b1       	in	r24, 0x05	; 5
     a5c:	82 60       	ori	r24, 0x02	; 2
     a5e:	85 b9       	out	0x05, r24	; 5
     a60:	08 95       	ret

00000a62 <_ZL9nSLAT_offv>:
}

static void nSLAT_off(){
	PORTB	&= ~(1 << PORTB1);
     a62:	85 b1       	in	r24, 0x05	; 5
     a64:	8d 7f       	andi	r24, 0xFD	; 253
     a66:	85 b9       	out	0x05, r24	; 5
     a68:	08 95       	ret

00000a6a <_ZL6nOE_onv>:
}

static void nOE_on(){
	PORTB	|= (1 << PORTB2);
     a6a:	85 b1       	in	r24, 0x05	; 5
     a6c:	84 60       	ori	r24, 0x04	; 4
     a6e:	85 b9       	out	0x05, r24	; 5
     a70:	08 95       	ret

00000a72 <_ZL7nOE_offv>:
}

static void nOE_off(){
	PORTB	&= ~(1 << PORTB2);
     a72:	85 b1       	in	r24, 0x05	; 5
     a74:	8b 7f       	andi	r24, 0xFB	; 251
     a76:	85 b9       	out	0x05, r24	; 5
     a78:	08 95       	ret

00000a7a <_ZL16conv_dec_to_7segh>:
}

static unsigned char conv_dec_to_7seg(const unsigned char dec){
	switch (dec){
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	8a 30       	cpi	r24, 0x0A	; 10
     a7e:	91 05       	cpc	r25, r1
     a80:	b8 f4       	brcc	.+46     	; 0xab0 <_ZL16conv_dec_to_7segh+0x36>
     a82:	fc 01       	movw	r30, r24
     a84:	ec 5c       	subi	r30, 0xCC	; 204
     a86:	ff 4f       	sbci	r31, 0xFF	; 255
     a88:	0c 94 5c 0b 	jmp	0x16b8	; 0x16b8 <__tablejump2__>
		// G F E D C B Aの順番で送る。右詰めで定義している（最上位ビットは0）。1の位は1bit左シフトする
		case 0: return 0b00111111;
     a8c:	8f e3       	ldi	r24, 0x3F	; 63
     a8e:	08 95       	ret
		case 1: return 0b00000110;
		case 2: return 0b01011011;
     a90:	8b e5       	ldi	r24, 0x5B	; 91
     a92:	08 95       	ret
		case 3: return 0b01001111;
     a94:	8f e4       	ldi	r24, 0x4F	; 79
     a96:	08 95       	ret
		case 4: return 0b01100110;
     a98:	86 e6       	ldi	r24, 0x66	; 102
     a9a:	08 95       	ret
		case 5: return 0b01101101;
     a9c:	8d e6       	ldi	r24, 0x6D	; 109
     a9e:	08 95       	ret
		case 6: return 0b01111101;
     aa0:	8d e7       	ldi	r24, 0x7D	; 125
     aa2:	08 95       	ret
		case 7: return 0b00100111;
     aa4:	87 e2       	ldi	r24, 0x27	; 39
     aa6:	08 95       	ret
		case 8: return 0b01111111;
     aa8:	8f e7       	ldi	r24, 0x7F	; 127
     aaa:	08 95       	ret
		case 9: return 0b01101111;
     aac:	8f e6       	ldi	r24, 0x6F	; 111
     aae:	08 95       	ret
		default : return 0b00000000;
     ab0:	80 e0       	ldi	r24, 0x00	; 0
     ab2:	08 95       	ret

static unsigned char conv_dec_to_7seg(const unsigned char dec){
	switch (dec){
		// G F E D C B Aの順番で送る。右詰めで定義している（最上位ビットは0）。1の位は1bit左シフトする
		case 0: return 0b00111111;
		case 1: return 0b00000110;
     ab4:	86 e0       	ldi	r24, 0x06	; 6
		case 7: return 0b00100111;
		case 8: return 0b01111111;
		case 9: return 0b01101111;
		default : return 0b00000000;
	}
}
     ab6:	08 95       	ret

00000ab8 <_ZL18SPI_MasterTransmitc>:

static void SPI_MasterTransmit(char cData)
{
	/* 転送を開始 */
	SPDR = cData;
     ab8:	8e bd       	out	0x2e, r24	; 46
	/* 転送完了を待つ */
	while(!(SPSR & (1<<SPIF))){}
     aba:	0d b4       	in	r0, 0x2d	; 45
     abc:	07 fe       	sbrs	r0, 7
     abe:	fd cf       	rjmp	.-6      	; 0xaba <_ZL18SPI_MasterTransmitc+0x2>
	
	return;
}
     ac0:	08 95       	ret

00000ac2 <_Z22TC62D748_EnableDisplayv>:

void TC62D748_EnableDisplay(){
	isDisplay = true;
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	80 93 f9 03 	sts	0x03F9, r24	; 0x8003f9 <_ZL9isDisplay>
     ac8:	08 95       	ret

00000aca <_Z23TC62D748_DisableDisplayv>:
}

void TC62D748_DisableDisplay(){
	isDisplay = false;
     aca:	10 92 f9 03 	sts	0x03F9, r1	; 0x8003f9 <_ZL9isDisplay>
     ace:	08 95       	ret

00000ad0 <_Z13TC62D748_initv>:
}

void TC62D748_init()
{
	// MOSI, SCK, nOE, nSLATを出力に、SCKを入力に設定
	DDRB	|= (1 << DDB1) | (1 << DDB2) | (1 << DDB3) | (1 << DDB5);
     ad0:	84 b1       	in	r24, 0x04	; 4
     ad2:	8e 62       	ori	r24, 0x2E	; 46
     ad4:	84 b9       	out	0x04, r24	; 4
	
	// 出力ポートは、とりあえず0にしておく
	PORTB	|= (1 << PORTB5) | (1 << PORTB3) | (1 << PORTB2) | (1 << PORTB1);
     ad6:	85 b1       	in	r24, 0x05	; 5
     ad8:	8e 62       	ori	r24, 0x2E	; 46
     ada:	85 b9       	out	0x05, r24	; 5
	
	// SPIをマスターとして有効に設定、クロック・レートをfck/16に設定
	SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     adc:	81 e5       	ldi	r24, 0x51	; 81
     ade:	8c bd       	out	0x2c, r24	; 44
	
	// 初期は消灯設定
	isDisplay = false;
     ae0:	10 92 f9 03 	sts	0x03F9, r1	; 0x8003f9 <_ZL9isDisplay>
     ae4:	08 95       	ret

00000ae6 <_Z13TC62D748_send4time>:
}

void TC62D748_send(const time t){
     ae6:	0f 93       	push	r16
     ae8:	1f 93       	push	r17
     aea:	cf 93       	push	r28
     aec:	df 93       	push	r29
     aee:	cd b7       	in	r28, 0x3d	; 61
     af0:	de b7       	in	r29, 0x3e	; 62
     af2:	27 97       	sbiw	r28, 0x07	; 7
     af4:	0f b6       	in	r0, 0x3f	; 63
     af6:	f8 94       	cli
     af8:	de bf       	out	0x3e, r29	; 62
     afa:	0f be       	out	0x3f, r0	; 63
     afc:	cd bf       	out	0x3d, r28	; 61
     afe:	6d 83       	std	Y+5, r22	; 0x05
     b00:	7e 83       	std	Y+6, r23	; 0x06
     b02:	8f 83       	std	Y+7, r24	; 0x07
	nOE_on();		// disable output
     b04:	0e 94 35 05 	call	0xa6a	; 0xa6a <_ZL6nOE_onv>
	nSLAT_off();
     b08:	0e 94 31 05 	call	0xa62	; 0xa62 <_ZL9nSLAT_offv>
	
	//SCK = 0;
	//MOSI = 0;

	// 1の位から先に送る。1の位はシフト必要
	SPI_MasterTransmit((conv_dec_to_7seg((unsigned char)(t.hour % 10)) << 1) & 0xFE);
     b0c:	8d 81       	ldd	r24, Y+5	; 0x05
     b0e:	1d ec       	ldi	r17, 0xCD	; 205
     b10:	81 9f       	mul	r24, r17
     b12:	01 2d       	mov	r16, r1
     b14:	11 24       	eor	r1, r1
     b16:	06 95       	lsr	r16
     b18:	06 95       	lsr	r16
     b1a:	06 95       	lsr	r16
     b1c:	20 2f       	mov	r18, r16
     b1e:	22 0f       	add	r18, r18
     b20:	92 2f       	mov	r25, r18
     b22:	99 0f       	add	r25, r25
     b24:	99 0f       	add	r25, r25
     b26:	92 0f       	add	r25, r18
     b28:	89 1b       	sub	r24, r25
     b2a:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZL16conv_dec_to_7segh>
     b2e:	88 0f       	add	r24, r24
     b30:	0e 94 5c 05 	call	0xab8	; 0xab8 <_ZL18SPI_MasterTransmitc>
	SPI_MasterTransmit(conv_dec_to_7seg((unsigned char)(t.hour / 10)));
     b34:	80 2f       	mov	r24, r16
     b36:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZL16conv_dec_to_7segh>
     b3a:	0e 94 5c 05 	call	0xab8	; 0xab8 <_ZL18SPI_MasterTransmitc>
	
	// 1の位から先に送る。1の位はシフト必要
	SPI_MasterTransmit((conv_dec_to_7seg((unsigned char)(t.minute % 10)) << 1) & 0xFE);
     b3e:	8e 81       	ldd	r24, Y+6	; 0x06
     b40:	81 9f       	mul	r24, r17
     b42:	01 2d       	mov	r16, r1
     b44:	11 24       	eor	r1, r1
     b46:	06 95       	lsr	r16
     b48:	06 95       	lsr	r16
     b4a:	06 95       	lsr	r16
     b4c:	20 2f       	mov	r18, r16
     b4e:	22 0f       	add	r18, r18
     b50:	92 2f       	mov	r25, r18
     b52:	99 0f       	add	r25, r25
     b54:	99 0f       	add	r25, r25
     b56:	92 0f       	add	r25, r18
     b58:	89 1b       	sub	r24, r25
     b5a:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZL16conv_dec_to_7segh>
     b5e:	88 0f       	add	r24, r24
     b60:	0e 94 5c 05 	call	0xab8	; 0xab8 <_ZL18SPI_MasterTransmitc>
	SPI_MasterTransmit(conv_dec_to_7seg((unsigned char)(t.minute / 10)));
     b64:	80 2f       	mov	r24, r16
     b66:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZL16conv_dec_to_7segh>
     b6a:	0e 94 5c 05 	call	0xab8	; 0xab8 <_ZL18SPI_MasterTransmitc>
	
	// 1の位から先に送る。1の位はシフト必要
	SPI_MasterTransmit((conv_dec_to_7seg((unsigned char)(t.second % 10)) << 1) & 0xFE);
     b6e:	8f 81       	ldd	r24, Y+7	; 0x07
     b70:	81 9f       	mul	r24, r17
     b72:	11 2d       	mov	r17, r1
     b74:	11 24       	eor	r1, r1
     b76:	16 95       	lsr	r17
     b78:	16 95       	lsr	r17
     b7a:	16 95       	lsr	r17
     b7c:	21 2f       	mov	r18, r17
     b7e:	22 0f       	add	r18, r18
     b80:	92 2f       	mov	r25, r18
     b82:	99 0f       	add	r25, r25
     b84:	99 0f       	add	r25, r25
     b86:	92 0f       	add	r25, r18
     b88:	89 1b       	sub	r24, r25
     b8a:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZL16conv_dec_to_7segh>
     b8e:	88 0f       	add	r24, r24
     b90:	0e 94 5c 05 	call	0xab8	; 0xab8 <_ZL18SPI_MasterTransmitc>
	SPI_MasterTransmit(conv_dec_to_7seg((unsigned char)(t.second / 10)));
     b94:	81 2f       	mov	r24, r17
     b96:	0e 94 3d 05 	call	0xa7a	; 0xa7a <_ZL16conv_dec_to_7segh>
     b9a:	0e 94 5c 05 	call	0xab8	; 0xab8 <_ZL18SPI_MasterTransmitc>

	// nSLAT on-off
	nSLAT_on();
     b9e:	0e 94 2d 05 	call	0xa5a	; 0xa5a <_ZL8nSLAT_onv>
	nSLAT_off();
     ba2:	0e 94 31 05 	call	0xa62	; 0xa62 <_ZL9nSLAT_offv>

	if (isDisplay) {
     ba6:	80 91 f9 03 	lds	r24, 0x03F9	; 0x8003f9 <_ZL9isDisplay>
     baa:	81 11       	cpse	r24, r1
		// nOE enable
		nOE_off();
     bac:	0e 94 39 05 	call	0xa72	; 0xa72 <_ZL7nOE_offv>
	}

	return;
     bb0:	27 96       	adiw	r28, 0x07	; 7
     bb2:	0f b6       	in	r0, 0x3f	; 63
     bb4:	f8 94       	cli
     bb6:	de bf       	out	0x3e, r29	; 62
     bb8:	0f be       	out	0x3f, r0	; 63
     bba:	cd bf       	out	0x3d, r28	; 61
     bbc:	df 91       	pop	r29
     bbe:	cf 91       	pop	r28
     bc0:	1f 91       	pop	r17
     bc2:	0f 91       	pop	r16
     bc4:	08 95       	ret

00000bc6 <_Z15TEMPSensor_initv>:

static uint16_t last_read_val;

void TEMPSensor_init(){
	// プルアップ抵抗かならず切ること！（分圧されて2.5Vくらいに固定される）
	DDRC	&= ~(1 << DDC0);	// set input
     bc6:	87 b1       	in	r24, 0x07	; 7
     bc8:	8e 7f       	andi	r24, 0xFE	; 254
     bca:	87 b9       	out	0x07, r24	; 7
	PORTC	&= ~(1 << PORTC0);	// without pull-up reg.
     bcc:	88 b1       	in	r24, 0x08	; 8
     bce:	8e 7f       	andi	r24, 0xFE	; 254
     bd0:	88 b9       	out	0x08, r24	; 8
	// ADSC : 0 AD変換開始しない
	// ADATE : 0 AD変換自動開始しない
	// ADIF : 1 AD完了割り込み要求フラグ
	// ADIE : 1 割り込み許可
	// ADPS2-0 : 110 分周比64（400kHzくらいにあわせる）
	ADCSRA = (1 << ADEN) | (0 << ADSC) | (0 << ADATE) | (0 << ADIF) | (1 << ADIE) | (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);
     bd2:	8e e8       	ldi	r24, 0x8E	; 142
     bd4:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
	
	// REFS1-0 : 01 (ref = AVcc)
	// ADLAR : 0 変換データレジスタ右揃え
	// MUX3-0 : 0000 ADC0を選択
	ADMUX = (0 << REFS1) | (1 << REFS0) | (0 << ADLAR) | (0 << MUX3) | (0 << MUX2) | (0 << MUX1) | (0 << MUX0);
     bd8:	80 e4       	ldi	r24, 0x40	; 64
     bda:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
	
	DIDR0 |= (1 << ADC0D);
     bde:	ee e7       	ldi	r30, 0x7E	; 126
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	80 81       	ld	r24, Z
     be4:	81 60       	ori	r24, 0x01	; 1
     be6:	80 83       	st	Z, r24
     be8:	08 95       	ret

00000bea <_Z23TEMPSensor_startConvertv>:
}

void TEMPSensor_startConvert(){
	ADCSRA |= (1 << ADSC);
     bea:	ea e7       	ldi	r30, 0x7A	; 122
     bec:	f0 e0       	ldi	r31, 0x00	; 0
     bee:	80 81       	ld	r24, Z
     bf0:	80 64       	ori	r24, 0x40	; 64
     bf2:	80 83       	st	Z, r24
     bf4:	08 95       	ret

00000bf6 <_Z20TEMPSensor_readValuev>:

uint16_t TEMPSensor_readValue(){
	uint16_t val;
	
	// ADC結果読み込む（ADCLから読むこと）
	uint8_t lower_val = ADCL;
     bf6:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
	uint8_t higher_val = ADCH & 0x03;
     bfa:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
     bfe:	83 70       	andi	r24, 0x03	; 3
	
	val = (higher_val << 8) + lower_val;
     c00:	90 e0       	ldi	r25, 0x00	; 0
     c02:	98 2f       	mov	r25, r24
     c04:	88 27       	eor	r24, r24
     c06:	82 0f       	add	r24, r18
     c08:	91 1d       	adc	r25, r1
	//val = ADC;
	
	last_read_val = val;
     c0a:	90 93 fb 03 	sts	0x03FB, r25	; 0x8003fb <_ZL13last_read_val+0x1>
     c0e:	80 93 fa 03 	sts	0x03FA, r24	; 0x8003fa <_ZL13last_read_val>
	
	return val;
}
     c12:	08 95       	ret

00000c14 <_Z12conv_to_tempj>:

uint8_t conv_to_temp(const uint16_t sensor_val){
	return (uint8_t)((sensor_val * 5 * 100) / 1024);
     c14:	24 ef       	ldi	r18, 0xF4	; 244
     c16:	31 e0       	ldi	r19, 0x01	; 1
     c18:	ac 01       	movw	r20, r24
     c1a:	42 9f       	mul	r20, r18
     c1c:	c0 01       	movw	r24, r0
     c1e:	43 9f       	mul	r20, r19
     c20:	90 0d       	add	r25, r0
     c22:	52 9f       	mul	r21, r18
     c24:	90 0d       	add	r25, r0
     c26:	11 24       	eor	r1, r1
}
     c28:	89 2f       	mov	r24, r25
     c2a:	86 95       	lsr	r24
     c2c:	86 95       	lsr	r24
     c2e:	08 95       	ret

00000c30 <_Z23TEMPSensor_getLastValuev>:

uint16_t TEMPSensor_getLastValue(){
	return last_read_val;
     c30:	80 91 fa 03 	lds	r24, 0x03FA	; 0x8003fa <_ZL13last_read_val>
     c34:	90 91 fb 03 	lds	r25, 0x03FB	; 0x8003fb <_ZL13last_read_val+0x1>
     c38:	08 95       	ret

00000c3a <_Z11str_to_timePKc>:

	return t;
}

// "YYYY/MM/DD HH:MM:SS"形式。N文字目にYYYY, MM, DD, ...があること前提のプログラムなので、これ以外の形式は受け付けない
time str_to_time(const char* str){
     c3a:	0f 93       	push	r16
     c3c:	1f 93       	push	r17
     c3e:	cf 93       	push	r28
     c40:	df 93       	push	r29
     c42:	cd b7       	in	r28, 0x3d	; 61
     c44:	de b7       	in	r29, 0x3e	; 62
     c46:	6c 97       	sbiw	r28, 0x1c	; 28
     c48:	0f b6       	in	r0, 0x3f	; 63
     c4a:	f8 94       	cli
     c4c:	de bf       	out	0x3e, r29	; 62
     c4e:	0f be       	out	0x3f, r0	; 63
     c50:	cd bf       	out	0x3d, r28	; 61
     c52:	8c 01       	movw	r16, r24
	time t = time_init();
	
	char str_y[4] = { str[0], str[1], str[2], str[3]};
     c54:	f8 01       	movw	r30, r16
     c56:	80 81       	ld	r24, Z
     c58:	8f 87       	std	Y+15, r24	; 0x0f
     c5a:	81 81       	ldd	r24, Z+1	; 0x01
     c5c:	88 8b       	std	Y+16, r24	; 0x10
     c5e:	82 81       	ldd	r24, Z+2	; 0x02
     c60:	89 8b       	std	Y+17, r24	; 0x11
     c62:	83 81       	ldd	r24, Z+3	; 0x03
     c64:	8a 8b       	std	Y+18, r24	; 0x12
	t.year = (unsigned int)atoi(str_y);
     c66:	ce 01       	movw	r24, r28
     c68:	0f 96       	adiw	r24, 0x0f	; 15
     c6a:	0e 94 85 0b 	call	0x170a	; 0x170a <atoi>
     c6e:	99 87       	std	Y+9, r25	; 0x09
     c70:	88 87       	std	Y+8, r24	; 0x08
	
	char str_mo[2] = { str[5], str[6] };
     c72:	f8 01       	movw	r30, r16
     c74:	85 81       	ldd	r24, Z+5	; 0x05
     c76:	8b 8b       	std	Y+19, r24	; 0x13
     c78:	86 81       	ldd	r24, Z+6	; 0x06
     c7a:	8c 8b       	std	Y+20, r24	; 0x14
	t.month = (unsigned char)atoi(str_mo);
     c7c:	ce 01       	movw	r24, r28
     c7e:	43 96       	adiw	r24, 0x13	; 19
     c80:	0e 94 85 0b 	call	0x170a	; 0x170a <atoi>
     c84:	8a 87       	std	Y+10, r24	; 0x0a
	
	char str_d[2] = { str[8], str[9] } ;
     c86:	f8 01       	movw	r30, r16
     c88:	80 85       	ldd	r24, Z+8	; 0x08
     c8a:	8d 8b       	std	Y+21, r24	; 0x15
     c8c:	81 85       	ldd	r24, Z+9	; 0x09
     c8e:	8e 8b       	std	Y+22, r24	; 0x16
	t.day = (unsigned char)atoi(str_d);
     c90:	ce 01       	movw	r24, r28
     c92:	45 96       	adiw	r24, 0x15	; 21
     c94:	0e 94 85 0b 	call	0x170a	; 0x170a <atoi>
     c98:	8b 87       	std	Y+11, r24	; 0x0b
	
	char str_h[2] = { str[11], str[12] };
     c9a:	f8 01       	movw	r30, r16
     c9c:	83 85       	ldd	r24, Z+11	; 0x0b
     c9e:	8f 8b       	std	Y+23, r24	; 0x17
     ca0:	84 85       	ldd	r24, Z+12	; 0x0c
     ca2:	88 8f       	std	Y+24, r24	; 0x18
	t.hour = (unsigned char)atoi(str_h);
     ca4:	ce 01       	movw	r24, r28
     ca6:	47 96       	adiw	r24, 0x17	; 23
     ca8:	0e 94 85 0b 	call	0x170a	; 0x170a <atoi>
     cac:	8c 87       	std	Y+12, r24	; 0x0c
	
	char str_m[2] = { str[14], str[15] };
     cae:	f8 01       	movw	r30, r16
     cb0:	86 85       	ldd	r24, Z+14	; 0x0e
     cb2:	89 8f       	std	Y+25, r24	; 0x19
     cb4:	87 85       	ldd	r24, Z+15	; 0x0f
     cb6:	8a 8f       	std	Y+26, r24	; 0x1a
	t.minute = (unsigned char)atoi(str_m);
     cb8:	ce 01       	movw	r24, r28
     cba:	49 96       	adiw	r24, 0x19	; 25
     cbc:	0e 94 85 0b 	call	0x170a	; 0x170a <atoi>
     cc0:	8d 87       	std	Y+13, r24	; 0x0d
	
	char str_s[2] = { str[17], str[18] };
     cc2:	f8 01       	movw	r30, r16
     cc4:	81 89       	ldd	r24, Z+17	; 0x11
     cc6:	8b 8f       	std	Y+27, r24	; 0x1b
     cc8:	82 89       	ldd	r24, Z+18	; 0x12
     cca:	8c 8f       	std	Y+28, r24	; 0x1c
	t.second = (unsigned char)atoi(str_s);
     ccc:	ce 01       	movw	r24, r28
     cce:	4b 96       	adiw	r24, 0x1b	; 27
     cd0:	0e 94 85 0b 	call	0x170a	; 0x170a <atoi>
     cd4:	8e 87       	std	Y+14, r24	; 0x0e
	
	return t;
     cd6:	87 e0       	ldi	r24, 0x07	; 7
     cd8:	fe 01       	movw	r30, r28
     cda:	38 96       	adiw	r30, 0x08	; 8
     cdc:	de 01       	movw	r26, r28
     cde:	11 96       	adiw	r26, 0x01	; 1
     ce0:	01 90       	ld	r0, Z+
     ce2:	0d 92       	st	X+, r0
     ce4:	8a 95       	dec	r24
     ce6:	e1 f7       	brne	.-8      	; 0xce0 <_Z11str_to_timePKc+0xa6>
     ce8:	29 81       	ldd	r18, Y+1	; 0x01
     cea:	3a 81       	ldd	r19, Y+2	; 0x02
     cec:	4b 81       	ldd	r20, Y+3	; 0x03
     cee:	5c 81       	ldd	r21, Y+4	; 0x04
     cf0:	6d 81       	ldd	r22, Y+5	; 0x05
     cf2:	7e 81       	ldd	r23, Y+6	; 0x06
}
     cf4:	8f 81       	ldd	r24, Y+7	; 0x07
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	6c 96       	adiw	r28, 0x1c	; 28
     cfa:	0f b6       	in	r0, 0x3f	; 63
     cfc:	f8 94       	cli
     cfe:	de bf       	out	0x3e, r29	; 62
     d00:	0f be       	out	0x3f, r0	; 63
     d02:	cd bf       	out	0x3d, r28	; 61
     d04:	df 91       	pop	r29
     d06:	cf 91       	pop	r28
     d08:	1f 91       	pop	r17
     d0a:	0f 91       	pop	r16
     d0c:	08 95       	ret

00000d0e <_Z11time_to_str4timePch>:

void time_to_str(const time t, char * buf, const uint8_t buf_len){
     d0e:	ef 92       	push	r14
     d10:	0f 93       	push	r16
     d12:	1f 93       	push	r17
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	cd b7       	in	r28, 0x3d	; 61
     d1a:	de b7       	in	r29, 0x3e	; 62
     d1c:	27 97       	sbiw	r28, 0x07	; 7
     d1e:	0f b6       	in	r0, 0x3f	; 63
     d20:	f8 94       	cli
     d22:	de bf       	out	0x3e, r29	; 62
     d24:	0f be       	out	0x3f, r0	; 63
     d26:	cd bf       	out	0x3d, r28	; 61
     d28:	29 83       	std	Y+1, r18	; 0x01
     d2a:	3a 83       	std	Y+2, r19	; 0x02
     d2c:	4b 83       	std	Y+3, r20	; 0x03
     d2e:	5c 83       	std	Y+4, r21	; 0x04
     d30:	6d 83       	std	Y+5, r22	; 0x05
     d32:	7e 83       	std	Y+6, r23	; 0x06
     d34:	8f 83       	std	Y+7, r24	; 0x07
	if (buf_len < 19) {
     d36:	82 e1       	ldi	r24, 0x12	; 18
     d38:	8e 15       	cp	r24, r14
     d3a:	f8 f4       	brcc	.+62     	; 0xd7a <_Z11time_to_str4timePch+0x6c>
		return;
	}
	
	sprintf(buf, "%04d/%02u/%02u %02u:%02u:%02u", t.year, t.month, t.day, t.hour, t.minute, t.second);
     d3c:	6f 81       	ldd	r22, Y+7	; 0x07
     d3e:	4d 81       	ldd	r20, Y+5	; 0x05
     d40:	3c 81       	ldd	r19, Y+4	; 0x04
     d42:	2b 81       	ldd	r18, Y+3	; 0x03
     d44:	89 81       	ldd	r24, Y+1	; 0x01
     d46:	9a 81       	ldd	r25, Y+2	; 0x02
     d48:	1f 92       	push	r1
     d4a:	6f 93       	push	r22
     d4c:	1f 92       	push	r1
     d4e:	7f 93       	push	r23
     d50:	1f 92       	push	r1
     d52:	4f 93       	push	r20
     d54:	1f 92       	push	r1
     d56:	3f 93       	push	r19
     d58:	1f 92       	push	r1
     d5a:	2f 93       	push	r18
     d5c:	9f 93       	push	r25
     d5e:	8f 93       	push	r24
     d60:	83 e1       	ldi	r24, 0x13	; 19
     d62:	92 e0       	ldi	r25, 0x02	; 2
     d64:	9f 93       	push	r25
     d66:	8f 93       	push	r24
     d68:	1f 93       	push	r17
     d6a:	0f 93       	push	r16
     d6c:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
     d70:	0f b6       	in	r0, 0x3f	; 63
     d72:	f8 94       	cli
     d74:	de bf       	out	0x3e, r29	; 62
     d76:	0f be       	out	0x3f, r0	; 63
     d78:	cd bf       	out	0x3d, r28	; 61
}
     d7a:	27 96       	adiw	r28, 0x07	; 7
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	f8 94       	cli
     d80:	de bf       	out	0x3e, r29	; 62
     d82:	0f be       	out	0x3f, r0	; 63
     d84:	cd bf       	out	0x3d, r28	; 61
     d86:	df 91       	pop	r29
     d88:	cf 91       	pop	r28
     d8a:	1f 91       	pop	r17
     d8c:	0f 91       	pop	r16
     d8e:	ef 90       	pop	r14
     d90:	08 95       	ret

00000d92 <_Z17check_time_format4time>:

// 指定した範囲内に収まっているかを確認する
// 年の範囲は適当
// 月の最終日の判定も適当
bool check_time_format(const time t){
     d92:	cf 93       	push	r28
     d94:	df 93       	push	r29
     d96:	cd b7       	in	r28, 0x3d	; 61
     d98:	de b7       	in	r29, 0x3e	; 62
     d9a:	27 97       	sbiw	r28, 0x07	; 7
     d9c:	0f b6       	in	r0, 0x3f	; 63
     d9e:	f8 94       	cli
     da0:	de bf       	out	0x3e, r29	; 62
     da2:	0f be       	out	0x3f, r0	; 63
     da4:	cd bf       	out	0x3d, r28	; 61
     da6:	29 83       	std	Y+1, r18	; 0x01
     da8:	3a 83       	std	Y+2, r19	; 0x02
     daa:	8f 83       	std	Y+7, r24	; 0x07
	if (t.year < 1900 || t.year > 3000) {
     dac:	89 81       	ldd	r24, Y+1	; 0x01
     dae:	9a 81       	ldd	r25, Y+2	; 0x02
     db0:	8c 56       	subi	r24, 0x6C	; 108
     db2:	97 40       	sbci	r25, 0x07	; 7
     db4:	8d 34       	cpi	r24, 0x4D	; 77
     db6:	94 40       	sbci	r25, 0x04	; 4
     db8:	68 f4       	brcc	.+26     	; 0xdd4 <_Z17check_time_format4time+0x42>
		return false;
		} else if (t.month > 12 || t.month < 0){
     dba:	4d 30       	cpi	r20, 0x0D	; 13
     dbc:	68 f4       	brcc	.+26     	; 0xdd8 <_Z17check_time_format4time+0x46>
		return false;
		} else if (t.day > 31 || t.day < 0){
     dbe:	50 32       	cpi	r21, 0x20	; 32
     dc0:	68 f4       	brcc	.+26     	; 0xddc <_Z17check_time_format4time+0x4a>
		return false;
		} else if (t.hour > 24 || t.hour < 0){
     dc2:	69 31       	cpi	r22, 0x19	; 25
     dc4:	68 f4       	brcc	.+26     	; 0xde0 <_Z17check_time_format4time+0x4e>
		return false;
		} else if (t.minute > 59 || t.minute < 0){
     dc6:	7c 33       	cpi	r23, 0x3C	; 60
     dc8:	68 f4       	brcc	.+26     	; 0xde4 <_Z17check_time_format4time+0x52>
		return false;
		} else if (t.second > 59 || t.second < 0){
     dca:	8f 81       	ldd	r24, Y+7	; 0x07
     dcc:	8c 33       	cpi	r24, 0x3C	; 60
     dce:	60 f0       	brcs	.+24     	; 0xde8 <_Z17check_time_format4time+0x56>
		return false;
     dd0:	80 e0       	ldi	r24, 0x00	; 0
     dd2:	0b c0       	rjmp	.+22     	; 0xdea <_Z17check_time_format4time+0x58>
// 指定した範囲内に収まっているかを確認する
// 年の範囲は適当
// 月の最終日の判定も適当
bool check_time_format(const time t){
	if (t.year < 1900 || t.year > 3000) {
		return false;
     dd4:	80 e0       	ldi	r24, 0x00	; 0
     dd6:	09 c0       	rjmp	.+18     	; 0xdea <_Z17check_time_format4time+0x58>
		} else if (t.month > 12 || t.month < 0){
		return false;
     dd8:	80 e0       	ldi	r24, 0x00	; 0
     dda:	07 c0       	rjmp	.+14     	; 0xdea <_Z17check_time_format4time+0x58>
		} else if (t.day > 31 || t.day < 0){
		return false;
     ddc:	80 e0       	ldi	r24, 0x00	; 0
     dde:	05 c0       	rjmp	.+10     	; 0xdea <_Z17check_time_format4time+0x58>
		} else if (t.hour > 24 || t.hour < 0){
		return false;
     de0:	80 e0       	ldi	r24, 0x00	; 0
     de2:	03 c0       	rjmp	.+6      	; 0xdea <_Z17check_time_format4time+0x58>
		} else if (t.minute > 59 || t.minute < 0){
		return false;
     de4:	80 e0       	ldi	r24, 0x00	; 0
     de6:	01 c0       	rjmp	.+2      	; 0xdea <_Z17check_time_format4time+0x58>
		} else if (t.second > 59 || t.second < 0){
		return false;
	}
	
	return true;
     de8:	81 e0       	ldi	r24, 0x01	; 1
}
     dea:	27 96       	adiw	r28, 0x07	; 7
     dec:	0f b6       	in	r0, 0x3f	; 63
     dee:	f8 94       	cli
     df0:	de bf       	out	0x3e, r29	; 62
     df2:	0f be       	out	0x3f, r0	; 63
     df4:	cd bf       	out	0x3d, r28	; 61
     df6:	df 91       	pop	r29
     df8:	cf 91       	pop	r28
     dfa:	08 95       	ret

00000dfc <_Z12is_leap_yearh>:

unsigned char is_leap_year(const unsigned char year){
     dfc:	28 2f       	mov	r18, r24
	if (year % 400 == 0){ return 1; }
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	60 e9       	ldi	r22, 0x90	; 144
     e02:	71 e0       	ldi	r23, 0x01	; 1
     e04:	0e 94 48 0b 	call	0x1690	; 0x1690 <__divmodhi4>
     e08:	89 2b       	or	r24, r25
     e0a:	d1 f0       	breq	.+52     	; 0xe40 <_Z12is_leap_yearh+0x44>
	else if (year % 100 == 0) { return 0; }
     e0c:	89 e2       	ldi	r24, 0x29	; 41
     e0e:	28 9f       	mul	r18, r24
     e10:	81 2d       	mov	r24, r1
     e12:	11 24       	eor	r1, r1
     e14:	82 95       	swap	r24
     e16:	8f 70       	andi	r24, 0x0F	; 15
     e18:	92 2f       	mov	r25, r18
     e1a:	34 e6       	ldi	r19, 0x64	; 100
     e1c:	83 9f       	mul	r24, r19
     e1e:	90 19       	sub	r25, r0
     e20:	11 24       	eor	r1, r1
     e22:	89 2f       	mov	r24, r25
     e24:	99 23       	and	r25, r25
     e26:	79 f0       	breq	.+30     	; 0xe46 <_Z12is_leap_yearh+0x4a>
	else if (year % 0x03 == 0) { return 1; }		// year % 4 == 0
     e28:	8b ea       	ldi	r24, 0xAB	; 171
     e2a:	28 9f       	mul	r18, r24
     e2c:	81 2d       	mov	r24, r1
     e2e:	11 24       	eor	r1, r1
     e30:	86 95       	lsr	r24
     e32:	98 2f       	mov	r25, r24
     e34:	99 0f       	add	r25, r25
     e36:	89 0f       	add	r24, r25
     e38:	28 13       	cpse	r18, r24
     e3a:	04 c0       	rjmp	.+8      	; 0xe44 <_Z12is_leap_yearh+0x48>
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	08 95       	ret
	
	return true;
}

unsigned char is_leap_year(const unsigned char year){
	if (year % 400 == 0){ return 1; }
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	08 95       	ret
	else if (year % 100 == 0) { return 0; }
	else if (year % 0x03 == 0) { return 1; }		// year % 4 == 0
	else { return 0; }
     e44:	80 e0       	ldi	r24, 0x00	; 0
}
     e46:	08 95       	ret

00000e48 <_Z12time_countup4time>:

time time_countup(const time src){
     e48:	0f 93       	push	r16
     e4a:	1f 93       	push	r17
     e4c:	cf 93       	push	r28
     e4e:	df 93       	push	r29
     e50:	cd b7       	in	r28, 0x3d	; 61
     e52:	de b7       	in	r29, 0x3e	; 62
     e54:	65 97       	sbiw	r28, 0x15	; 21
     e56:	0f b6       	in	r0, 0x3f	; 63
     e58:	f8 94       	cli
     e5a:	de bf       	out	0x3e, r29	; 62
     e5c:	0f be       	out	0x3f, r0	; 63
     e5e:	cd bf       	out	0x3d, r28	; 61
     e60:	2f 87       	std	Y+15, r18	; 0x0f
     e62:	38 8b       	std	Y+16, r19	; 0x10
     e64:	49 8b       	std	Y+17, r20	; 0x11
     e66:	5a 8b       	std	Y+18, r21	; 0x12
     e68:	6b 8b       	std	Y+19, r22	; 0x13
     e6a:	7c 8b       	std	Y+20, r23	; 0x14
     e6c:	8d 8b       	std	Y+21, r24	; 0x15
	time t = src;
     e6e:	87 e0       	ldi	r24, 0x07	; 7
     e70:	fe 01       	movw	r30, r28
     e72:	3f 96       	adiw	r30, 0x0f	; 15
     e74:	de 01       	movw	r26, r28
     e76:	18 96       	adiw	r26, 0x08	; 8
     e78:	01 90       	ld	r0, Z+
     e7a:	0d 92       	st	X+, r0
     e7c:	8a 95       	dec	r24
     e7e:	e1 f7       	brne	.-8      	; 0xe78 <_Z12time_countup4time+0x30>

	t.second++;
     e80:	8e 85       	ldd	r24, Y+14	; 0x0e
     e82:	8f 5f       	subi	r24, 0xFF	; 255
     e84:	8e 87       	std	Y+14, r24	; 0x0e

	if (t.second == 60){
     e86:	8c 33       	cpi	r24, 0x3C	; 60
     e88:	09 f0       	breq	.+2      	; 0xe8c <_Z12time_countup4time+0x44>
     e8a:	58 c0       	rjmp	.+176    	; 0xf3c <_Z12time_countup4time+0xf4>
		t.second = 0;
     e8c:	1e 86       	std	Y+14, r1	; 0x0e
		t.minute++;
     e8e:	8d 85       	ldd	r24, Y+13	; 0x0d
     e90:	8f 5f       	subi	r24, 0xFF	; 255
     e92:	8d 87       	std	Y+13, r24	; 0x0d
		if (t.minute == 60) {
     e94:	8c 33       	cpi	r24, 0x3C	; 60
     e96:	09 f0       	breq	.+2      	; 0xe9a <_Z12time_countup4time+0x52>
     e98:	51 c0       	rjmp	.+162    	; 0xf3c <_Z12time_countup4time+0xf4>
			t.minute = 0;
     e9a:	1d 86       	std	Y+13, r1	; 0x0d
			t.hour++;
     e9c:	8c 85       	ldd	r24, Y+12	; 0x0c
     e9e:	8f 5f       	subi	r24, 0xFF	; 255
     ea0:	8c 87       	std	Y+12, r24	; 0x0c
			if(t.hour == 24){
     ea2:	88 31       	cpi	r24, 0x18	; 24
     ea4:	09 f0       	breq	.+2      	; 0xea8 <_Z12time_countup4time+0x60>
     ea6:	4a c0       	rjmp	.+148    	; 0xf3c <_Z12time_countup4time+0xf4>
				t.hour = 0;
     ea8:	1c 86       	std	Y+12, r1	; 0x0c
				t.day++;
     eaa:	0b 85       	ldd	r16, Y+11	; 0x0b
     eac:	0f 5f       	subi	r16, 0xFF	; 255
     eae:	0b 87       	std	Y+11, r16	; 0x0b
				if (
				(((t.month == 4) || (t.month == 6) || (t.month == 9) || (t.month == 11)) && (t.day == 30))
     eb0:	1a 85       	ldd	r17, Y+10	; 0x0a
				|| (((t.month == 1) || (t.month == 3) || (t.month == 5) || (t.month == 7) || (t.month == 8) || (t.month == 10) || (t.month == 12)) && (t.day == 31))
				|| ((t.month == 2) && (is_leap_year(t.year) == 1) && (t.day == 29))
				|| ((t.month == 2) && (is_leap_year(t.year) == 0) && (t.day == 28))
     eb2:	14 30       	cpi	r17, 0x04	; 4
     eb4:	31 f0       	breq	.+12     	; 0xec2 <_Z12time_countup4time+0x7a>
			t.hour++;
			if(t.hour == 24){
				t.hour = 0;
				t.day++;
				if (
				(((t.month == 4) || (t.month == 6) || (t.month == 9) || (t.month == 11)) && (t.day == 30))
     eb6:	16 30       	cpi	r17, 0x06	; 6
     eb8:	21 f0       	breq	.+8      	; 0xec2 <_Z12time_countup4time+0x7a>
     eba:	19 30       	cpi	r17, 0x09	; 9
     ebc:	11 f0       	breq	.+4      	; 0xec2 <_Z12time_countup4time+0x7a>
     ebe:	1b 30       	cpi	r17, 0x0B	; 11
     ec0:	11 f4       	brne	.+4      	; 0xec6 <_Z12time_countup4time+0x7e>
     ec2:	0e 31       	cpi	r16, 0x1E	; 30
     ec4:	19 f1       	breq	.+70     	; 0xf0c <_Z12time_countup4time+0xc4>
				|| (((t.month == 1) || (t.month == 3) || (t.month == 5) || (t.month == 7) || (t.month == 8) || (t.month == 10) || (t.month == 12)) && (t.day == 31))
     ec6:	11 30       	cpi	r17, 0x01	; 1
     ec8:	61 f0       	breq	.+24     	; 0xee2 <_Z12time_countup4time+0x9a>
     eca:	13 30       	cpi	r17, 0x03	; 3
     ecc:	51 f0       	breq	.+20     	; 0xee2 <_Z12time_countup4time+0x9a>
     ece:	15 30       	cpi	r17, 0x05	; 5
     ed0:	41 f0       	breq	.+16     	; 0xee2 <_Z12time_countup4time+0x9a>
     ed2:	17 30       	cpi	r17, 0x07	; 7
     ed4:	31 f0       	breq	.+12     	; 0xee2 <_Z12time_countup4time+0x9a>
     ed6:	18 30       	cpi	r17, 0x08	; 8
     ed8:	21 f0       	breq	.+8      	; 0xee2 <_Z12time_countup4time+0x9a>
     eda:	1a 30       	cpi	r17, 0x0A	; 10
     edc:	11 f0       	breq	.+4      	; 0xee2 <_Z12time_countup4time+0x9a>
     ede:	1c 30       	cpi	r17, 0x0C	; 12
     ee0:	11 f4       	brne	.+4      	; 0xee6 <_Z12time_countup4time+0x9e>
     ee2:	0f 31       	cpi	r16, 0x1F	; 31
     ee4:	a9 f0       	breq	.+42     	; 0xf10 <_Z12time_countup4time+0xc8>
				|| ((t.month == 2) && (is_leap_year(t.year) == 1) && (t.day == 29))
     ee6:	12 30       	cpi	r17, 0x02	; 2
     ee8:	39 f4       	brne	.+14     	; 0xef8 <_Z12time_countup4time+0xb0>
     eea:	88 85       	ldd	r24, Y+8	; 0x08
     eec:	0e 94 fe 06 	call	0xdfc	; 0xdfc <_Z12is_leap_yearh>
     ef0:	81 30       	cpi	r24, 0x01	; 1
     ef2:	11 f4       	brne	.+4      	; 0xef8 <_Z12time_countup4time+0xb0>
     ef4:	0d 31       	cpi	r16, 0x1D	; 29
     ef6:	71 f0       	breq	.+28     	; 0xf14 <_Z12time_countup4time+0xcc>
				|| ((t.month == 2) && (is_leap_year(t.year) == 0) && (t.day == 28))
     ef8:	12 30       	cpi	r17, 0x02	; 2
     efa:	71 f4       	brne	.+28     	; 0xf18 <_Z12time_countup4time+0xd0>
     efc:	88 85       	ldd	r24, Y+8	; 0x08
     efe:	0e 94 fe 06 	call	0xdfc	; 0xdfc <_Z12is_leap_yearh>
     f02:	81 11       	cpse	r24, r1
     f04:	0b c0       	rjmp	.+22     	; 0xf1c <_Z12time_countup4time+0xd4>
     f06:	0c 31       	cpi	r16, 0x1C	; 28
     f08:	59 f0       	breq	.+22     	; 0xf20 <_Z12time_countup4time+0xd8>
     f0a:	0b c0       	rjmp	.+22     	; 0xf22 <_Z12time_countup4time+0xda>
     f0c:	81 e0       	ldi	r24, 0x01	; 1
     f0e:	09 c0       	rjmp	.+18     	; 0xf22 <_Z12time_countup4time+0xda>
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	07 c0       	rjmp	.+14     	; 0xf22 <_Z12time_countup4time+0xda>
     f14:	81 e0       	ldi	r24, 0x01	; 1
     f16:	05 c0       	rjmp	.+10     	; 0xf22 <_Z12time_countup4time+0xda>
     f18:	80 e0       	ldi	r24, 0x00	; 0
     f1a:	03 c0       	rjmp	.+6      	; 0xf22 <_Z12time_countup4time+0xda>
     f1c:	80 e0       	ldi	r24, 0x00	; 0
     f1e:	01 c0       	rjmp	.+2      	; 0xf22 <_Z12time_countup4time+0xda>
     f20:	81 e0       	ldi	r24, 0x01	; 1
			t.minute = 0;
			t.hour++;
			if(t.hour == 24){
				t.hour = 0;
				t.day++;
				if (
     f22:	88 23       	and	r24, r24
     f24:	59 f0       	breq	.+22     	; 0xf3c <_Z12time_countup4time+0xf4>
				(((t.month == 4) || (t.month == 6) || (t.month == 9) || (t.month == 11)) && (t.day == 30))
				|| (((t.month == 1) || (t.month == 3) || (t.month == 5) || (t.month == 7) || (t.month == 8) || (t.month == 10) || (t.month == 12)) && (t.day == 31))
				|| ((t.month == 2) && (is_leap_year(t.year) == 1) && (t.day == 29))
				|| ((t.month == 2) && (is_leap_year(t.year) == 0) && (t.day == 28))
				) {
					t.day = 0;
     f26:	1b 86       	std	Y+11, r1	; 0x0b
					t.month++;
     f28:	1f 5f       	subi	r17, 0xFF	; 255
     f2a:	1a 87       	std	Y+10, r17	; 0x0a
					if (t.month == 12){
     f2c:	1c 30       	cpi	r17, 0x0C	; 12
     f2e:	31 f4       	brne	.+12     	; 0xf3c <_Z12time_countup4time+0xf4>
						t.month = 0;
     f30:	1a 86       	std	Y+10, r1	; 0x0a
						t.year++;
     f32:	88 85       	ldd	r24, Y+8	; 0x08
     f34:	99 85       	ldd	r25, Y+9	; 0x09
     f36:	01 96       	adiw	r24, 0x01	; 1
     f38:	99 87       	std	Y+9, r25	; 0x09
     f3a:	88 87       	std	Y+8, r24	; 0x08
				}
			}
		}
	}

	return t;
     f3c:	87 e0       	ldi	r24, 0x07	; 7
     f3e:	fe 01       	movw	r30, r28
     f40:	38 96       	adiw	r30, 0x08	; 8
     f42:	de 01       	movw	r26, r28
     f44:	11 96       	adiw	r26, 0x01	; 1
     f46:	01 90       	ld	r0, Z+
     f48:	0d 92       	st	X+, r0
     f4a:	8a 95       	dec	r24
     f4c:	e1 f7       	brne	.-8      	; 0xf46 <_Z12time_countup4time+0xfe>
     f4e:	29 81       	ldd	r18, Y+1	; 0x01
     f50:	3a 81       	ldd	r19, Y+2	; 0x02
     f52:	4b 81       	ldd	r20, Y+3	; 0x03
     f54:	5c 81       	ldd	r21, Y+4	; 0x04
     f56:	6d 81       	ldd	r22, Y+5	; 0x05
     f58:	7e 81       	ldd	r23, Y+6	; 0x06
     f5a:	8f 81       	ldd	r24, Y+7	; 0x07
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	65 96       	adiw	r28, 0x15	; 21
     f60:	0f b6       	in	r0, 0x3f	; 63
     f62:	f8 94       	cli
     f64:	de bf       	out	0x3e, r29	; 62
     f66:	0f be       	out	0x3f, r0	; 63
     f68:	cd bf       	out	0x3d, r28	; 61
     f6a:	df 91       	pop	r29
     f6c:	cf 91       	pop	r28
     f6e:	1f 91       	pop	r17
     f70:	0f 91       	pop	r16
     f72:	08 95       	ret

00000f74 <_ZL8tw_startv>:
{
	/* Send START condition */
#if DEBUG_LOG
	printf(BG "Send START condition..." RESET);
#endif
	TWCR =  (1 << TWINT) | (1 << TWEN) | (1 << TWSTA);
     f74:	84 ea       	ldi	r24, 0xA4	; 164
     f76:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	/* Wait for TWINT flag to set */
	while (!(TWCR & (1 << TWINT)));
     f7a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     f7e:	88 23       	and	r24, r24
     f80:	e4 f7       	brge	.-8      	; 0xf7a <_ZL8tw_startv+0x6>
	
	/* Check error */
	if (TW_STATUS != TW_START && TW_STATUS != TW_REP_START)
     f82:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     f86:	88 7f       	andi	r24, 0xF8	; 248
     f88:	88 30       	cpi	r24, 0x08	; 8
     f8a:	39 f0       	breq	.+14     	; 0xf9a <_ZL8tw_startv+0x26>
     f8c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     f90:	88 7f       	andi	r24, 0xF8	; 248
     f92:	80 31       	cpi	r24, 0x10	; 16
     f94:	21 f4       	brne	.+8      	; 0xf9e <_ZL8tw_startv+0x2a>
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	03 c0       	rjmp	.+6      	; 0xfa0 <_ZL8tw_startv+0x2c>
     f9a:	80 e0       	ldi	r24, 0x00	; 0
     f9c:	01 c0       	rjmp	.+2      	; 0xfa0 <_ZL8tw_startv+0x2c>
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	88 23       	and	r24, r24
     fa2:	29 f0       	breq	.+10     	; 0xfae <_ZL8tw_startv+0x3a>
	{
#if DEBUG_LOG
		printf("\n");
#endif
		return TW_STATUS;
     fa4:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     fa8:	88 7f       	andi	r24, 0xF8	; 248
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	08 95       	ret
	}
	
#if DEBUG_LOG
	printf("SUCCESS\n");
#endif
	return SUCCESS;
     fae:	80 e0       	ldi	r24, 0x00	; 0
     fb0:	90 e0       	ldi	r25, 0x00	; 0
}
     fb2:	08 95       	ret

00000fb4 <_ZL7tw_stopv>:
{
	/* Send STOP condition */
#if DEBUG_LOG
	puts(BG "Send STOP condition." RESET);
#endif
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
     fb4:	84 e9       	ldi	r24, 0x94	; 148
     fb6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     fba:	08 95       	ret

00000fbc <_ZL12tw_write_slah>:
{
	/* Transmit slave address with read/write flag */
#if DEBUG_LOG
	printf(BG "Write SLA + R/W: 0x%02X..." RESET, sla);
#endif
	TWDR = sla;
     fbc:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1 << TWINT) | (1 << TWEN);
     fc0:	84 e8       	ldi	r24, 0x84	; 132
     fc2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	/* Wait for TWINT flag to set */
	while (!(TWCR & (1 << TWINT)));
     fc6:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     fca:	88 23       	and	r24, r24
     fcc:	e4 f7       	brge	.-8      	; 0xfc6 <_ZL12tw_write_slah+0xa>
	if (TW_STATUS != TW_MT_SLA_ACK && TW_STATUS != TW_MR_SLA_ACK)
     fce:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     fd2:	88 7f       	andi	r24, 0xF8	; 248
     fd4:	88 31       	cpi	r24, 0x18	; 24
     fd6:	39 f0       	breq	.+14     	; 0xfe6 <_ZL12tw_write_slah+0x2a>
     fd8:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     fdc:	88 7f       	andi	r24, 0xF8	; 248
     fde:	80 34       	cpi	r24, 0x40	; 64
     fe0:	21 f4       	brne	.+8      	; 0xfea <_ZL12tw_write_slah+0x2e>
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	03 c0       	rjmp	.+6      	; 0xfec <_ZL12tw_write_slah+0x30>
     fe6:	80 e0       	ldi	r24, 0x00	; 0
     fe8:	01 c0       	rjmp	.+2      	; 0xfec <_ZL12tw_write_slah+0x30>
     fea:	81 e0       	ldi	r24, 0x01	; 1
     fec:	88 23       	and	r24, r24
     fee:	29 f0       	breq	.+10     	; 0xffa <_ZL12tw_write_slah+0x3e>
	{
#if DEBUG_LOG
		printf("\n");
#endif
		return TW_STATUS;
     ff0:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     ff4:	88 7f       	andi	r24, 0xF8	; 248
     ff6:	90 e0       	ldi	r25, 0x00	; 0
     ff8:	08 95       	ret
	}

#if DEBUG_LOG
	printf("SUCCESS\n");
#endif
	return SUCCESS;
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	90 e0       	ldi	r25, 0x00	; 0
}
     ffe:	08 95       	ret

00001000 <_ZL8tw_writeh>:
{
	/* Transmit 1 byte*/
#if DEBUG_LOG
	printf(BG "Write data byte: 0x%02X..." RESET, data);
#endif
	TWDR = data;
    1000:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
	TWCR = (1 << TWINT) | (1 << TWEN);
    1004:	84 e8       	ldi	r24, 0x84	; 132
    1006:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	/* Wait for TWINT flag to set */
	while (!(TWCR & (1 << TWINT)));
    100a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    100e:	88 23       	and	r24, r24
    1010:	e4 f7       	brge	.-8      	; 0x100a <_ZL8tw_writeh+0xa>
	if (TW_STATUS != TW_MT_DATA_ACK)
    1012:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
    1016:	88 7f       	andi	r24, 0xF8	; 248
    1018:	88 32       	cpi	r24, 0x28	; 40
    101a:	29 f0       	breq	.+10     	; 0x1026 <_ZL8tw_writeh+0x26>
	{
#if DEBUG_LOG
		printf("\n");
#endif
		return TW_STATUS;
    101c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
    1020:	88 7f       	andi	r24, 0xF8	; 248
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	08 95       	ret
	}
	
#if DEBUG_LOG
	printf("SUCCESS\n");
#endif
	return SUCCESS;
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	90 e0       	ldi	r25, 0x00	; 0
}
    102a:	08 95       	ret

0000102c <_ZL7tw_readb>:


static uint8_t tw_read(bool read_ack)
{
	if (read_ack)
    102c:	88 23       	and	r24, r24
    102e:	81 f0       	breq	.+32     	; 0x1050 <_ZL7tw_readb+0x24>
	{
		TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1030:	84 ec       	ldi	r24, 0xC4	; 196
    1032:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
		while (!(TWCR & (1 << TWINT)));
    1036:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    103a:	88 23       	and	r24, r24
    103c:	e4 f7       	brge	.-8      	; 0x1036 <_ZL7tw_readb+0xa>
		if (TW_STATUS != TW_MR_DATA_ACK)
    103e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
    1042:	88 7f       	andi	r24, 0xF8	; 248
    1044:	80 35       	cpi	r24, 0x50	; 80
    1046:	a1 f0       	breq	.+40     	; 0x1070 <_ZL7tw_readb+0x44>
		{
			return TW_STATUS;
    1048:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
    104c:	88 7f       	andi	r24, 0xF8	; 248
    104e:	08 95       	ret
		}
	}
	else
	{
		TWCR = (1 << TWINT) | (1 << TWEN);
    1050:	84 e8       	ldi	r24, 0x84	; 132
    1052:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
		while (!(TWCR & (1 << TWINT)));
    1056:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    105a:	88 23       	and	r24, r24
    105c:	e4 f7       	brge	.-8      	; 0x1056 <_ZL7tw_readb+0x2a>
		if (TW_STATUS != TW_MR_DATA_NACK)
    105e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
    1062:	88 7f       	andi	r24, 0xF8	; 248
    1064:	88 35       	cpi	r24, 0x58	; 88
    1066:	21 f0       	breq	.+8      	; 0x1070 <_ZL7tw_readb+0x44>
		{
			return TW_STATUS;
    1068:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
    106c:	88 7f       	andi	r24, 0xF8	; 248
    106e:	08 95       	ret
		}
	}
	uint8_t data = TWDR;
    1070:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
#if DEBUG_LOG
	printf(BG "Read data byte: 0x%02X\n" RESET, data);
#endif
	return data;
}
    1074:	08 95       	ret

00001076 <_Z7tw_init15twi_freq_mode_tb>:


void tw_init(twi_freq_mode_t twi_freq_mode, bool pullup_en)
{
	DDRC  |= (1 << TW_SDA_PIN) | (1 << TW_SCL_PIN);
    1076:	97 b1       	in	r25, 0x07	; 7
    1078:	90 63       	ori	r25, 0x30	; 48
    107a:	97 b9       	out	0x07, r25	; 7
	if (pullup_en)
    107c:	66 23       	and	r22, r22
    107e:	21 f0       	breq	.+8      	; 0x1088 <_Z7tw_init15twi_freq_mode_tb+0x12>
	{
#if DEBUG_LOG
		puts(BG "Enable pull-up resistor." RESET);
#endif
		PORTC |= (1 << TW_SDA_PIN) | (1 << TW_SCL_PIN);
    1080:	98 b1       	in	r25, 0x08	; 8
    1082:	90 63       	ori	r25, 0x30	; 48
    1084:	98 b9       	out	0x08, r25	; 8
    1086:	03 c0       	rjmp	.+6      	; 0x108e <_Z7tw_init15twi_freq_mode_tb+0x18>
	}
	else
	{
		PORTC &= ~((1 << TW_SDA_PIN) | (1 << TW_SCL_PIN));
    1088:	98 b1       	in	r25, 0x08	; 8
    108a:	9f 7c       	andi	r25, 0xCF	; 207
    108c:	98 b9       	out	0x08, r25	; 8
	}
	DDRC  &= ~((1 << TW_SDA_PIN) | (1 << TW_SCL_PIN));
    108e:	97 b1       	in	r25, 0x07	; 7
    1090:	9f 7c       	andi	r25, 0xCF	; 207
    1092:	97 b9       	out	0x07, r25	; 7
	
	switch (twi_freq_mode)
    1094:	81 30       	cpi	r24, 0x01	; 1
    1096:	41 f0       	breq	.+16     	; 0x10a8 <_Z7tw_init15twi_freq_mode_tb+0x32>
    1098:	18 f0       	brcs	.+6      	; 0x10a0 <_Z7tw_init15twi_freq_mode_tb+0x2a>
    109a:	82 30       	cpi	r24, 0x02	; 2
    109c:	49 f0       	breq	.+18     	; 0x10b0 <_Z7tw_init15twi_freq_mode_tb+0x3a>
    109e:	08 95       	ret
	{
		case TW_FREQ_100K:
		/* Set bit rate register 72 and prescaler to 1 resulting in
		SCL_freq = 16MHz/(16 + 2*72*1) = 100KHz	*/
		TWBR = 72;
    10a0:	88 e4       	ldi	r24, 0x48	; 72
    10a2:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
		break;
    10a6:	08 95       	ret
		
		case TW_FREQ_250K:
		/* Set bit rate register 24 and prescaler to 1 resulting in
		SCL_freq = 16MHz/(16 + 2*24*1) = 250KHz	*/
		TWBR = 24;
    10a8:	88 e1       	ldi	r24, 0x18	; 24
    10aa:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
		break;
    10ae:	08 95       	ret
		
		case TW_FREQ_400K:
		/* Set bit rate register 12 and prescaler to 1 resulting in
		SCL_freq = 16MHz/(16 + 2*12*1) = 400KHz	*/
		TWBR = 2;	// 8MHz駆動なので、2にしておく
    10b0:	82 e0       	ldi	r24, 0x02	; 2
    10b2:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
    10b6:	08 95       	ret

000010b8 <_Z18tw_master_transmithPhhb>:
	}
}


ret_code_t tw_master_transmit(uint8_t slave_addr, uint8_t* p_data, uint8_t len, bool repeat_start)
{
    10b8:	ef 92       	push	r14
    10ba:	ff 92       	push	r15
    10bc:	0f 93       	push	r16
    10be:	1f 93       	push	r17
    10c0:	cf 93       	push	r28
    10c2:	df 93       	push	r29
    10c4:	c8 2f       	mov	r28, r24
    10c6:	7b 01       	movw	r14, r22
    10c8:	14 2f       	mov	r17, r20
    10ca:	02 2f       	mov	r16, r18
	ret_code_t error_code;
	
	/* Send START condition */
	error_code = tw_start();
    10cc:	0e 94 ba 07 	call	0xf74	; 0xf74 <_ZL8tw_startv>
	if (error_code != SUCCESS)
    10d0:	00 97       	sbiw	r24, 0x00	; 0
    10d2:	01 f5       	brne	.+64     	; 0x1114 <_Z18tw_master_transmithPhhb+0x5c>
	{
		return error_code;
	}
	
	/* Send slave address with WRITE flag */
	error_code = tw_write_sla(TW_SLA_W(slave_addr));
    10d4:	8c 2f       	mov	r24, r28
    10d6:	88 0f       	add	r24, r24
    10d8:	0e 94 de 07 	call	0xfbc	; 0xfbc <_ZL12tw_write_slah>
	if (error_code != SUCCESS)
    10dc:	00 97       	sbiw	r24, 0x00	; 0
    10de:	d1 f4       	brne	.+52     	; 0x1114 <_Z18tw_master_transmithPhhb+0x5c>
    10e0:	c0 e0       	ldi	r28, 0x00	; 0
    10e2:	d0 e0       	ldi	r29, 0x00	; 0
	{
		return error_code;
	}
	
	/* Send data byte in single or burst mode */
	for (int i = 0; i < len; ++i)
    10e4:	81 2f       	mov	r24, r17
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	c8 17       	cp	r28, r24
    10ea:	d9 07       	cpc	r29, r25
    10ec:	54 f4       	brge	.+20     	; 0x1102 <_Z18tw_master_transmithPhhb+0x4a>
	{
		error_code = tw_write(p_data[i]);
    10ee:	f7 01       	movw	r30, r14
    10f0:	ec 0f       	add	r30, r28
    10f2:	fd 1f       	adc	r31, r29
    10f4:	80 81       	ld	r24, Z
    10f6:	0e 94 00 08 	call	0x1000	; 0x1000 <_ZL8tw_writeh>
		if (error_code != SUCCESS)
    10fa:	00 97       	sbiw	r24, 0x00	; 0
    10fc:	59 f4       	brne	.+22     	; 0x1114 <_Z18tw_master_transmithPhhb+0x5c>
	{
		return error_code;
	}
	
	/* Send data byte in single or burst mode */
	for (int i = 0; i < len; ++i)
    10fe:	21 96       	adiw	r28, 0x01	; 1
    1100:	f1 cf       	rjmp	.-30     	; 0x10e4 <_Z18tw_master_transmithPhhb+0x2c>
		{
			return error_code;
		}
	}
	
	if (!repeat_start)
    1102:	01 11       	cpse	r16, r1
    1104:	05 c0       	rjmp	.+10     	; 0x1110 <_Z18tw_master_transmithPhhb+0x58>
	{
		/* Send STOP condition */
		tw_stop();
    1106:	0e 94 da 07 	call	0xfb4	; 0xfb4 <_ZL7tw_stopv>
	}
	
	return SUCCESS;
    110a:	80 e0       	ldi	r24, 0x00	; 0
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	02 c0       	rjmp	.+4      	; 0x1114 <_Z18tw_master_transmithPhhb+0x5c>
    1110:	80 e0       	ldi	r24, 0x00	; 0
    1112:	90 e0       	ldi	r25, 0x00	; 0
}
    1114:	df 91       	pop	r29
    1116:	cf 91       	pop	r28
    1118:	1f 91       	pop	r17
    111a:	0f 91       	pop	r16
    111c:	ff 90       	pop	r15
    111e:	ef 90       	pop	r14
    1120:	08 95       	ret

00001122 <_Z17tw_master_receivehPhh>:


ret_code_t tw_master_receive(uint8_t slave_addr, uint8_t* p_data, uint8_t len)
{
    1122:	cf 92       	push	r12
    1124:	df 92       	push	r13
    1126:	ff 92       	push	r15
    1128:	0f 93       	push	r16
    112a:	1f 93       	push	r17
    112c:	cf 93       	push	r28
    112e:	df 93       	push	r29
    1130:	c8 2f       	mov	r28, r24
    1132:	8b 01       	movw	r16, r22
    1134:	f4 2e       	mov	r15, r20
	ret_code_t error_code;
	
	/* Send START condition */
	error_code = tw_start();
    1136:	0e 94 ba 07 	call	0xf74	; 0xf74 <_ZL8tw_startv>
    113a:	9c 01       	movw	r18, r24
	if (error_code != SUCCESS)
    113c:	00 97       	sbiw	r24, 0x00	; 0
    113e:	49 f5       	brne	.+82     	; 0x1192 <_Z17tw_master_receivehPhh+0x70>
	{
		return error_code;
	}
	
	/* Write slave address with READ flag */
	error_code = tw_write_sla(TW_SLA_R(slave_addr));
    1140:	8c 2f       	mov	r24, r28
    1142:	90 e0       	ldi	r25, 0x00	; 0
    1144:	88 0f       	add	r24, r24
    1146:	99 1f       	adc	r25, r25
    1148:	81 60       	ori	r24, 0x01	; 1
    114a:	0e 94 de 07 	call	0xfbc	; 0xfbc <_ZL12tw_write_slah>
	if (error_code != SUCCESS)
    114e:	00 97       	sbiw	r24, 0x00	; 0
    1150:	09 f5       	brne	.+66     	; 0x1194 <_Z17tw_master_receivehPhh+0x72>
    1152:	c0 e0       	ldi	r28, 0x00	; 0
    1154:	d0 e0       	ldi	r29, 0x00	; 0
	{
		return error_code;
	}
	
	/* Read single or multiple data byte and send ack */
	for (int i = 0; i < len-1; ++i)
    1156:	8f 2d       	mov	r24, r15
    1158:	90 e0       	ldi	r25, 0x00	; 0
    115a:	01 97       	sbiw	r24, 0x01	; 1
    115c:	c8 17       	cp	r28, r24
    115e:	d9 07       	cpc	r29, r25
    1160:	54 f4       	brge	.+20     	; 0x1176 <_Z17tw_master_receivehPhh+0x54>
	{
		p_data[i] = tw_read(TW_READ_ACK);
    1162:	68 01       	movw	r12, r16
    1164:	cc 0e       	add	r12, r28
    1166:	dd 1e       	adc	r13, r29
    1168:	81 e0       	ldi	r24, 0x01	; 1
    116a:	0e 94 16 08 	call	0x102c	; 0x102c <_ZL7tw_readb>
    116e:	f6 01       	movw	r30, r12
    1170:	80 83       	st	Z, r24
	{
		return error_code;
	}
	
	/* Read single or multiple data byte and send ack */
	for (int i = 0; i < len-1; ++i)
    1172:	21 96       	adiw	r28, 0x01	; 1
    1174:	f0 cf       	rjmp	.-32     	; 0x1156 <_Z17tw_master_receivehPhh+0x34>
	{
		p_data[i] = tw_read(TW_READ_ACK);
	}
	p_data[len-1] = tw_read(TW_READ_NACK);
    1176:	cf 2d       	mov	r28, r15
    1178:	d0 e0       	ldi	r29, 0x00	; 0
    117a:	21 97       	sbiw	r28, 0x01	; 1
    117c:	c0 0f       	add	r28, r16
    117e:	d1 1f       	adc	r29, r17
    1180:	80 e0       	ldi	r24, 0x00	; 0
    1182:	0e 94 16 08 	call	0x102c	; 0x102c <_ZL7tw_readb>
    1186:	88 83       	st	Y, r24
	
	/* Send STOP condition */
	tw_stop();
    1188:	0e 94 da 07 	call	0xfb4	; 0xfb4 <_ZL7tw_stopv>
	
	return SUCCESS;
    118c:	80 e0       	ldi	r24, 0x00	; 0
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	01 c0       	rjmp	.+2      	; 0x1194 <_Z17tw_master_receivehPhh+0x72>
	
	/* Send START condition */
	error_code = tw_start();
	if (error_code != SUCCESS)
	{
		return error_code;
    1192:	93 2f       	mov	r25, r19
	
	/* Send STOP condition */
	tw_stop();
	
	return SUCCESS;
}
    1194:	df 91       	pop	r29
    1196:	cf 91       	pop	r28
    1198:	1f 91       	pop	r17
    119a:	0f 91       	pop	r16
    119c:	ff 90       	pop	r15
    119e:	df 90       	pop	r13
    11a0:	cf 90       	pop	r12
    11a2:	08 95       	ret

000011a4 <_ZL12uart_buf_addc>:

// 送信されるまでブロッキング
char uart_getc() {
	while( !(UCSR0A & (1<<RXC0)) );
	return UDR0;
}
    11a4:	90 91 03 04 	lds	r25, 0x0403	; 0x800403 <uart_recv_buf_cnt>
    11a8:	e9 2f       	mov	r30, r25
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	eb 5f       	subi	r30, 0xFB	; 251
    11ae:	fb 4f       	sbci	r31, 0xFB	; 251
    11b0:	80 83       	st	Z, r24
    11b2:	9f 5f       	subi	r25, 0xFF	; 255
    11b4:	90 93 03 04 	sts	0x0403, r25	; 0x800403 <uart_recv_buf_cnt>
    11b8:	08 95       	ret

000011ba <_ZL14uart_buf_clearv>:
    11ba:	10 92 03 04 	sts	0x0403, r1	; 0x800403 <uart_recv_buf_cnt>
    11be:	80 e2       	ldi	r24, 0x20	; 32
    11c0:	e5 e0       	ldi	r30, 0x05	; 5
    11c2:	f4 e0       	ldi	r31, 0x04	; 4
    11c4:	df 01       	movw	r26, r30
    11c6:	1d 92       	st	X+, r1
    11c8:	8a 95       	dec	r24
    11ca:	e9 f7       	brne	.-6      	; 0x11c6 <_ZL14uart_buf_clearv+0xc>
    11cc:	08 95       	ret

000011ce <_Z9uart_initv>:
    11ce:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
    11d2:	86 e0       	ldi	r24, 0x06	; 6
    11d4:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
    11d8:	8c e0       	ldi	r24, 0x0C	; 12
    11da:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
    11de:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
    11e2:	88 e9       	ldi	r24, 0x98	; 152
    11e4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
    11e8:	08 95       	ret

000011ea <_Z9uart_putcc>:
    11ea:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
    11ee:	95 ff       	sbrs	r25, 5
    11f0:	fc cf       	rjmp	.-8      	; 0x11ea <_Z9uart_putcc>
    11f2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
    11f6:	08 95       	ret

000011f8 <_Z9uart_putsPKc>:

// 送信されるまでブロッキング
void uart_puts(const char* str){
    11f8:	cf 93       	push	r28
    11fa:	df 93       	push	r29
    11fc:	ec 01       	movw	r28, r24
	while (*str){
    11fe:	88 81       	ld	r24, Y
    1200:	88 23       	and	r24, r24
    1202:	21 f0       	breq	.+8      	; 0x120c <_Z9uart_putsPKc+0x14>
		uart_putc(*str++);
    1204:	21 96       	adiw	r28, 0x01	; 1
    1206:	0e 94 f5 08 	call	0x11ea	; 0x11ea <_Z9uart_putcc>
	return UDR0;
}

// 送信されるまでブロッキング
void uart_puts(const char* str){
	while (*str){
    120a:	f9 cf       	rjmp	.-14     	; 0x11fe <_Z9uart_putsPKc+0x6>
		uart_putc(*str++);
	}
}
    120c:	df 91       	pop	r29
    120e:	cf 91       	pop	r28
    1210:	08 95       	ret

00001212 <_ZL18RTC_print_all_regsv>:

time uart_recv_time;

extern time master_time;

static void RTC_print_all_regs(){
    1212:	0f 93       	push	r16
    1214:	1f 93       	push	r17
    1216:	cf 93       	push	r28
    1218:	df 93       	push	r29
    121a:	cd b7       	in	r28, 0x3d	; 61
    121c:	de b7       	in	r29, 0x3e	; 62
    121e:	cc 54       	subi	r28, 0x4C	; 76
    1220:	d1 09       	sbc	r29, r1
    1222:	0f b6       	in	r0, 0x3f	; 63
    1224:	f8 94       	cli
    1226:	de bf       	out	0x3e, r29	; 62
    1228:	0f be       	out	0x3f, r0	; 63
    122a:	cd bf       	out	0x3d, r28	; 61
	char buf[60];
	uint8_t reg_val[16];
	
	RTC_read_all_registers(reg_val, sizeof(reg_val));
    122c:	60 e1       	ldi	r22, 0x10	; 16
    122e:	ce 01       	movw	r24, r28
    1230:	cd 96       	adiw	r24, 0x3d	; 61
    1232:	0e 94 0e 03 	call	0x61c	; 0x61c <_Z22RTC_read_all_registersPhh>
	
	sprintf(buf, "[Debug] RTC regs : Control %02x %02x\r\n", reg_val[0], reg_val[1]);
    1236:	9e ad       	ldd	r25, Y+62	; 0x3e
    1238:	8d ad       	ldd	r24, Y+61	; 0x3d
    123a:	1f 92       	push	r1
    123c:	9f 93       	push	r25
    123e:	1f 92       	push	r1
    1240:	8f 93       	push	r24
    1242:	80 e0       	ldi	r24, 0x00	; 0
    1244:	91 e0       	ldi	r25, 0x01	; 1
    1246:	9f 93       	push	r25
    1248:	8f 93       	push	r24
    124a:	8e 01       	movw	r16, r28
    124c:	0f 5f       	subi	r16, 0xFF	; 255
    124e:	1f 4f       	sbci	r17, 0xFF	; 255
    1250:	1f 93       	push	r17
    1252:	0f 93       	push	r16
    1254:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
    1258:	c8 01       	movw	r24, r16
    125a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	sprintf(buf, "[Debug] Sec - Year : %02x %02x %02x %02x %02x %02x %02x\r\n", reg_val[2], reg_val[3], reg_val[4], reg_val[5], reg_val[6], reg_val[7], reg_val[8]);
    125e:	26 96       	adiw	r28, 0x06	; 6
    1260:	6f ad       	ldd	r22, Y+63	; 0x3f
    1262:	26 97       	sbiw	r28, 0x06	; 6
    1264:	25 96       	adiw	r28, 0x05	; 5
    1266:	5f ad       	ldd	r21, Y+63	; 0x3f
    1268:	25 97       	sbiw	r28, 0x05	; 5
    126a:	24 96       	adiw	r28, 0x04	; 4
    126c:	4f ad       	ldd	r20, Y+63	; 0x3f
    126e:	24 97       	sbiw	r28, 0x04	; 4
    1270:	23 96       	adiw	r28, 0x03	; 3
    1272:	3f ad       	ldd	r19, Y+63	; 0x3f
    1274:	23 97       	sbiw	r28, 0x03	; 3
    1276:	22 96       	adiw	r28, 0x02	; 2
    1278:	2f ad       	ldd	r18, Y+63	; 0x3f
    127a:	22 97       	sbiw	r28, 0x02	; 2
    127c:	21 96       	adiw	r28, 0x01	; 1
    127e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1280:	21 97       	sbiw	r28, 0x01	; 1
    1282:	8f ad       	ldd	r24, Y+63	; 0x3f
    1284:	1f 92       	push	r1
    1286:	6f 93       	push	r22
    1288:	1f 92       	push	r1
    128a:	5f 93       	push	r21
    128c:	1f 92       	push	r1
    128e:	4f 93       	push	r20
    1290:	1f 92       	push	r1
    1292:	3f 93       	push	r19
    1294:	1f 92       	push	r1
    1296:	2f 93       	push	r18
    1298:	1f 92       	push	r1
    129a:	9f 93       	push	r25
    129c:	1f 92       	push	r1
    129e:	8f 93       	push	r24
    12a0:	87 e2       	ldi	r24, 0x27	; 39
    12a2:	91 e0       	ldi	r25, 0x01	; 1
    12a4:	9f 93       	push	r25
    12a6:	8f 93       	push	r24
    12a8:	1f 93       	push	r17
    12aa:	0f 93       	push	r16
    12ac:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
    12b0:	c8 01       	movw	r24, r16
    12b2:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	sprintf(buf, "[Debug] Alarm : %02x %02x %02x %02x\r\n", reg_val[9], reg_val[10], reg_val[11], reg_val[12]);
    12b6:	2a 96       	adiw	r28, 0x0a	; 10
    12b8:	3f ad       	ldd	r19, Y+63	; 0x3f
    12ba:	2a 97       	sbiw	r28, 0x0a	; 10
    12bc:	29 96       	adiw	r28, 0x09	; 9
    12be:	2f ad       	ldd	r18, Y+63	; 0x3f
    12c0:	29 97       	sbiw	r28, 0x09	; 9
    12c2:	28 96       	adiw	r28, 0x08	; 8
    12c4:	9f ad       	ldd	r25, Y+63	; 0x3f
    12c6:	28 97       	sbiw	r28, 0x08	; 8
    12c8:	27 96       	adiw	r28, 0x07	; 7
    12ca:	8f ad       	ldd	r24, Y+63	; 0x3f
    12cc:	27 97       	sbiw	r28, 0x07	; 7
    12ce:	1f 92       	push	r1
    12d0:	3f 93       	push	r19
    12d2:	1f 92       	push	r1
    12d4:	2f 93       	push	r18
    12d6:	1f 92       	push	r1
    12d8:	9f 93       	push	r25
    12da:	1f 92       	push	r1
    12dc:	8f 93       	push	r24
    12de:	81 e6       	ldi	r24, 0x61	; 97
    12e0:	91 e0       	ldi	r25, 0x01	; 1
    12e2:	9f 93       	push	r25
    12e4:	8f 93       	push	r24
    12e6:	1f 93       	push	r17
    12e8:	0f 93       	push	r16
    12ea:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
    12ee:	0f b6       	in	r0, 0x3f	; 63
    12f0:	f8 94       	cli
    12f2:	de bf       	out	0x3e, r29	; 62
    12f4:	0f be       	out	0x3f, r0	; 63
    12f6:	cd bf       	out	0x3d, r28	; 61
    12f8:	c8 01       	movw	r24, r16
    12fa:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
	
	sprintf(buf, "[Debug] CLKOUT & Timer : %02x %02x %02x\r\n", reg_val[13], reg_val[14], reg_val[15]);
    12fe:	2d 96       	adiw	r28, 0x0d	; 13
    1300:	2f ad       	ldd	r18, Y+63	; 0x3f
    1302:	2d 97       	sbiw	r28, 0x0d	; 13
    1304:	2c 96       	adiw	r28, 0x0c	; 12
    1306:	9f ad       	ldd	r25, Y+63	; 0x3f
    1308:	2c 97       	sbiw	r28, 0x0c	; 12
    130a:	2b 96       	adiw	r28, 0x0b	; 11
    130c:	8f ad       	ldd	r24, Y+63	; 0x3f
    130e:	2b 97       	sbiw	r28, 0x0b	; 11
    1310:	1f 92       	push	r1
    1312:	2f 93       	push	r18
    1314:	1f 92       	push	r1
    1316:	9f 93       	push	r25
    1318:	1f 92       	push	r1
    131a:	8f 93       	push	r24
    131c:	87 e8       	ldi	r24, 0x87	; 135
    131e:	91 e0       	ldi	r25, 0x01	; 1
    1320:	9f 93       	push	r25
    1322:	8f 93       	push	r24
    1324:	1f 93       	push	r17
    1326:	0f 93       	push	r16
    1328:	0e 94 ab 0b 	call	0x1756	; 0x1756 <sprintf>
	uart_puts(buf);
    132c:	c8 01       	movw	r24, r16
    132e:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
}
    1332:	0f b6       	in	r0, 0x3f	; 63
    1334:	f8 94       	cli
    1336:	de bf       	out	0x3e, r29	; 62
    1338:	0f be       	out	0x3f, r0	; 63
    133a:	cd bf       	out	0x3d, r28	; 61
    133c:	c4 5b       	subi	r28, 0xB4	; 180
    133e:	df 4f       	sbci	r29, 0xFF	; 255
    1340:	0f b6       	in	r0, 0x3f	; 63
    1342:	f8 94       	cli
    1344:	de bf       	out	0x3e, r29	; 62
    1346:	0f be       	out	0x3f, r0	; 63
    1348:	cd bf       	out	0x3d, r28	; 61
    134a:	df 91       	pop	r29
    134c:	cf 91       	pop	r28
    134e:	1f 91       	pop	r17
    1350:	0f 91       	pop	r16
    1352:	08 95       	ret

00001354 <_Z17uart_recv_processc>:
// 'r'	RTCのレジスタを時間部分のみ読み込み、UARTで送信。
// 'R'	RTCのレジスタを全て読み込み、UARTで送信。
// 'w'	RTCへの時刻セット。入力を促すメッセージをUARTで送信。ステートを変える
// 't'	RAM上の時刻データをUARTで送信。
// 'h'	ヘルプを表示
void uart_recv_process(const char recv_c){
    1354:	cf 92       	push	r12
    1356:	df 92       	push	r13
    1358:	ef 92       	push	r14
    135a:	0f 93       	push	r16
    135c:	1f 93       	push	r17
    135e:	cf 93       	push	r28
    1360:	df 93       	push	r29
    1362:	cd b7       	in	r28, 0x3d	; 61
    1364:	de b7       	in	r29, 0x3e	; 62
    1366:	6e 97       	sbiw	r28, 0x1e	; 30
    1368:	0f b6       	in	r0, 0x3f	; 63
    136a:	f8 94       	cli
    136c:	de bf       	out	0x3e, r29	; 62
    136e:	0f be       	out	0x3f, r0	; 63
    1370:	cd bf       	out	0x3d, r28	; 61
    1372:	18 2f       	mov	r17, r24
	
	uart_putc(recv_c);
    1374:	0e 94 f5 08 	call	0x11ea	; 0x11ea <_Z9uart_putcc>
	
	if (uart_recv_state == UART_RECV_STATE_NORMAL){
    1378:	80 91 04 04 	lds	r24, 0x0404	; 0x800404 <uart_recv_state>
    137c:	81 30       	cpi	r24, 0x01	; 1
    137e:	09 f0       	breq	.+2      	; 0x1382 <_Z17uart_recv_processc+0x2e>
    1380:	af c0       	rjmp	.+350    	; 0x14e0 <_Z17uart_recv_processc+0x18c>
		
		if (recv_c == 'r') {
    1382:	12 37       	cpi	r17, 0x72	; 114
    1384:	e9 f5       	brne	.+122    	; 0x1400 <_Z17uart_recv_processc+0xac>
			uart_puts("\r\n");
    1386:	8f ea       	ldi	r24, 0xAF	; 175
    1388:	93 e0       	ldi	r25, 0x03	; 3
    138a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			master_time = RTC_read_time();
    138e:	0e 94 51 03 	call	0x6a2	; 0x6a2 <_Z13RTC_read_timev>
    1392:	20 93 f2 03 	sts	0x03F2, r18	; 0x8003f2 <__data_end>
    1396:	30 93 f3 03 	sts	0x03F3, r19	; 0x8003f3 <__data_end+0x1>
    139a:	40 93 f4 03 	sts	0x03F4, r20	; 0x8003f4 <__data_end+0x2>
    139e:	50 93 f5 03 	sts	0x03F5, r21	; 0x8003f5 <__data_end+0x3>
    13a2:	60 93 f6 03 	sts	0x03F6, r22	; 0x8003f6 <__data_end+0x4>
    13a6:	70 93 f7 03 	sts	0x03F7, r23	; 0x8003f7 <__data_end+0x5>
    13aa:	80 93 f8 03 	sts	0x03F8, r24	; 0x8003f8 <__data_end+0x6>

			uart_puts("Time recovered from RTC is ");
    13ae:	87 ef       	ldi	r24, 0xF7	; 247
    13b0:	91 e0       	ldi	r25, 0x01	; 1
    13b2:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			
			char buf[30] = {'\0'};
    13b6:	ce 01       	movw	r24, r28
    13b8:	01 96       	adiw	r24, 0x01	; 1
    13ba:	6c 01       	movw	r12, r24
    13bc:	8e e1       	ldi	r24, 0x1E	; 30
    13be:	f6 01       	movw	r30, r12
    13c0:	11 92       	st	Z+, r1
    13c2:	8a 95       	dec	r24
    13c4:	e9 f7       	brne	.-6      	; 0x13c0 <_Z17uart_recv_processc+0x6c>
			time_to_str(master_time, buf, 30);
    13c6:	0f 2e       	mov	r0, r31
    13c8:	fe e1       	ldi	r31, 0x1E	; 30
    13ca:	ef 2e       	mov	r14, r31
    13cc:	f0 2d       	mov	r31, r0
    13ce:	86 01       	movw	r16, r12
    13d0:	20 91 f2 03 	lds	r18, 0x03F2	; 0x8003f2 <__data_end>
    13d4:	30 91 f3 03 	lds	r19, 0x03F3	; 0x8003f3 <__data_end+0x1>
    13d8:	40 91 f4 03 	lds	r20, 0x03F4	; 0x8003f4 <__data_end+0x2>
    13dc:	50 91 f5 03 	lds	r21, 0x03F5	; 0x8003f5 <__data_end+0x3>
    13e0:	60 91 f6 03 	lds	r22, 0x03F6	; 0x8003f6 <__data_end+0x4>
    13e4:	70 91 f7 03 	lds	r23, 0x03F7	; 0x8003f7 <__data_end+0x5>
    13e8:	80 91 f8 03 	lds	r24, 0x03F8	; 0x8003f8 <__data_end+0x6>
    13ec:	0e 94 87 06 	call	0xd0e	; 0xd0e <_Z11time_to_str4timePch>

			uart_puts(buf);
    13f0:	c6 01       	movw	r24, r12
    13f2:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("\r\n>");
    13f6:	88 e6       	ldi	r24, 0x68	; 104
    13f8:	93 e0       	ldi	r25, 0x03	; 3
    13fa:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
    13fe:	14 c1       	rjmp	.+552    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
		} else if (recv_c == 'R') {
    1400:	12 35       	cpi	r17, 0x52	; 82
    1402:	59 f4       	brne	.+22     	; 0x141a <_Z17uart_recv_processc+0xc6>
			uart_puts("\r\n");
    1404:	8f ea       	ldi	r24, 0xAF	; 175
    1406:	93 e0       	ldi	r25, 0x03	; 3
    1408:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			
			RTC_print_all_regs();
    140c:	0e 94 09 09 	call	0x1212	; 0x1212 <_ZL18RTC_print_all_regsv>
			uart_puts("\r\n>");
    1410:	88 e6       	ldi	r24, 0x68	; 104
    1412:	93 e0       	ldi	r25, 0x03	; 3
    1414:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
    1418:	07 c1       	rjmp	.+526    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
		} else if (recv_c == 'h') {
    141a:	18 36       	cpi	r17, 0x68	; 104
    141c:	e9 f4       	brne	.+58     	; 0x1458 <_Z17uart_recv_processc+0x104>
			uart_puts("\r\n");
    141e:	8f ea       	ldi	r24, 0xAF	; 175
    1420:	93 e0       	ldi	r25, 0x03	; 3
    1422:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("HELP\r\n");
    1426:	81 e3       	ldi	r24, 0x31	; 49
    1428:	92 e0       	ldi	r25, 0x02	; 2
    142a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("'r' : Read time registers of RTC-8564\r\n");
    142e:	88 e3       	ldi	r24, 0x38	; 56
    1430:	92 e0       	ldi	r25, 0x02	; 2
    1432:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("'R' : Read all registers of RTC-8564\r\n");
    1436:	80 e6       	ldi	r24, 0x60	; 96
    1438:	92 e0       	ldi	r25, 0x02	; 2
    143a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("'w' : Write time registers of RTC-8564\r\n");
    143e:	87 e8       	ldi	r24, 0x87	; 135
    1440:	92 e0       	ldi	r25, 0x02	; 2
    1442:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("'t' : Read time value on RAM\r\n");
    1446:	80 eb       	ldi	r24, 0xB0	; 176
    1448:	92 e0       	ldi	r25, 0x02	; 2
    144a:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("'h' : help\r\n>");
    144e:	8f ec       	ldi	r24, 0xCF	; 207
    1450:	92 e0       	ldi	r25, 0x02	; 2
    1452:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
    1456:	e8 c0       	rjmp	.+464    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
		} else if (recv_c == 't') {
    1458:	14 37       	cpi	r17, 0x74	; 116
    145a:	69 f5       	brne	.+90     	; 0x14b6 <_Z17uart_recv_processc+0x162>
			uart_puts("\r\n");
    145c:	8f ea       	ldi	r24, 0xAF	; 175
    145e:	93 e0       	ldi	r25, 0x03	; 3
    1460:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("Time value on RAM is ");
    1464:	8d ed       	ldi	r24, 0xDD	; 221
    1466:	92 e0       	ldi	r25, 0x02	; 2
    1468:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			
			char buf[30] = {'\0'};
    146c:	ce 01       	movw	r24, r28
    146e:	01 96       	adiw	r24, 0x01	; 1
    1470:	6c 01       	movw	r12, r24
    1472:	8e e1       	ldi	r24, 0x1E	; 30
    1474:	f6 01       	movw	r30, r12
    1476:	11 92       	st	Z+, r1
    1478:	8a 95       	dec	r24
    147a:	e9 f7       	brne	.-6      	; 0x1476 <_Z17uart_recv_processc+0x122>
			time_to_str(master_time, buf, 30);
    147c:	0f 2e       	mov	r0, r31
    147e:	fe e1       	ldi	r31, 0x1E	; 30
    1480:	ef 2e       	mov	r14, r31
    1482:	f0 2d       	mov	r31, r0
    1484:	86 01       	movw	r16, r12
    1486:	20 91 f2 03 	lds	r18, 0x03F2	; 0x8003f2 <__data_end>
    148a:	30 91 f3 03 	lds	r19, 0x03F3	; 0x8003f3 <__data_end+0x1>
    148e:	40 91 f4 03 	lds	r20, 0x03F4	; 0x8003f4 <__data_end+0x2>
    1492:	50 91 f5 03 	lds	r21, 0x03F5	; 0x8003f5 <__data_end+0x3>
    1496:	60 91 f6 03 	lds	r22, 0x03F6	; 0x8003f6 <__data_end+0x4>
    149a:	70 91 f7 03 	lds	r23, 0x03F7	; 0x8003f7 <__data_end+0x5>
    149e:	80 91 f8 03 	lds	r24, 0x03F8	; 0x8003f8 <__data_end+0x6>
    14a2:	0e 94 87 06 	call	0xd0e	; 0xd0e <_Z11time_to_str4timePch>

			uart_puts(buf);
    14a6:	c6 01       	movw	r24, r12
    14a8:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("\r\n>");
    14ac:	88 e6       	ldi	r24, 0x68	; 104
    14ae:	93 e0       	ldi	r25, 0x03	; 3
    14b0:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
    14b4:	b9 c0       	rjmp	.+370    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
		} else if (recv_c == 'w') {
    14b6:	17 37       	cpi	r17, 0x77	; 119
    14b8:	09 f0       	breq	.+2      	; 0x14bc <_Z17uart_recv_processc+0x168>
    14ba:	b6 c0       	rjmp	.+364    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
			uart_puts("w\r\n");
    14bc:	83 ef       	ldi	r24, 0xF3	; 243
    14be:	92 e0       	ldi	r25, 0x02	; 2
    14c0:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("Write time to RTC mode.\r\n");
    14c4:	87 ef       	ldi	r24, 0xF7	; 247
    14c6:	92 e0       	ldi	r25, 0x02	; 2
    14c8:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("Input \"YYYY/MM/DD HH:MM:SS\" and Press Enter\r\n>");
    14cc:	81 e1       	ldi	r24, 0x11	; 17
    14ce:	93 e0       	ldi	r25, 0x03	; 3
    14d0:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			
			uart_recv_state = UART_RECV_STATE_TIME_SET;
    14d4:	82 e0       	ldi	r24, 0x02	; 2
    14d6:	80 93 04 04 	sts	0x0404, r24	; 0x800404 <uart_recv_state>
			
			// 念の為のクリア
			uart_buf_clear();
    14da:	0e 94 dd 08 	call	0x11ba	; 0x11ba <_ZL14uart_buf_clearv>
    14de:	a4 c0       	rjmp	.+328    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
		}
	} else if (uart_recv_state == UART_RECV_STATE_TIME_SET) {
    14e0:	82 30       	cpi	r24, 0x02	; 2
    14e2:	09 f0       	breq	.+2      	; 0x14e6 <_Z17uart_recv_processc+0x192>
    14e4:	61 c0       	rjmp	.+194    	; 0x15a8 <_Z17uart_recv_processc+0x254>
		if ((recv_c == '\n') || (recv_c == '\0')) {
    14e6:	1a 30       	cpi	r17, 0x0A	; 10
    14e8:	11 f0       	breq	.+4      	; 0x14ee <_Z17uart_recv_processc+0x19a>
    14ea:	11 11       	cpse	r17, r1
    14ec:	59 c0       	rjmp	.+178    	; 0x15a0 <_Z17uart_recv_processc+0x24c>
			uart_recv_buf[uart_recv_buf_cnt] = '\0';
    14ee:	e0 91 03 04 	lds	r30, 0x0403	; 0x800403 <uart_recv_buf_cnt>
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	eb 5f       	subi	r30, 0xFB	; 251
    14f6:	fb 4f       	sbci	r31, 0xFB	; 251
    14f8:	10 82       	st	Z, r1
			
			uart_puts(uart_recv_buf);
    14fa:	85 e0       	ldi	r24, 0x05	; 5
    14fc:	94 e0       	ldi	r25, 0x04	; 4
    14fe:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			
			uart_recv_time = str_to_time(uart_recv_buf);
    1502:	85 e0       	ldi	r24, 0x05	; 5
    1504:	94 e0       	ldi	r25, 0x04	; 4
    1506:	0e 94 1d 06 	call	0xc3a	; 0xc3a <_Z11str_to_timePKc>
    150a:	20 93 fc 03 	sts	0x03FC, r18	; 0x8003fc <uart_recv_time>
    150e:	30 93 fd 03 	sts	0x03FD, r19	; 0x8003fd <uart_recv_time+0x1>
    1512:	40 93 fe 03 	sts	0x03FE, r20	; 0x8003fe <uart_recv_time+0x2>
    1516:	50 93 ff 03 	sts	0x03FF, r21	; 0x8003ff <uart_recv_time+0x3>
    151a:	60 93 00 04 	sts	0x0400, r22	; 0x800400 <uart_recv_time+0x4>
    151e:	70 93 01 04 	sts	0x0401, r23	; 0x800401 <uart_recv_time+0x5>
    1522:	80 93 02 04 	sts	0x0402, r24	; 0x800402 <uart_recv_time+0x6>
			
			char buf[30] = {'\0'};
    1526:	fe 01       	movw	r30, r28
    1528:	31 96       	adiw	r30, 0x01	; 1
    152a:	6f 01       	movw	r12, r30
    152c:	9e e1       	ldi	r25, 0x1E	; 30
    152e:	11 92       	st	Z+, r1
    1530:	9a 95       	dec	r25
    1532:	e9 f7       	brne	.-6      	; 0x152e <_Z17uart_recv_processc+0x1da>
			time_to_str(uart_recv_time, buf, 30);
    1534:	0f 2e       	mov	r0, r31
    1536:	fe e1       	ldi	r31, 0x1E	; 30
    1538:	ef 2e       	mov	r14, r31
    153a:	f0 2d       	mov	r31, r0
    153c:	86 01       	movw	r16, r12
    153e:	0e 94 87 06 	call	0xd0e	; 0xd0e <_Z11time_to_str4timePch>
			
			uart_puts("\r\nYour input is :\r\n");
    1542:	80 e4       	ldi	r24, 0x40	; 64
    1544:	93 e0       	ldi	r25, 0x03	; 3
    1546:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts(buf);
    154a:	c6 01       	movw	r24, r12
    154c:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			uart_puts("\r\n");
    1550:	8f ea       	ldi	r24, 0xAF	; 175
    1552:	93 e0       	ldi	r25, 0x03	; 3
    1554:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			
			if (check_time_format(uart_recv_time)){
    1558:	20 91 fc 03 	lds	r18, 0x03FC	; 0x8003fc <uart_recv_time>
    155c:	30 91 fd 03 	lds	r19, 0x03FD	; 0x8003fd <uart_recv_time+0x1>
    1560:	40 91 fe 03 	lds	r20, 0x03FE	; 0x8003fe <uart_recv_time+0x2>
    1564:	50 91 ff 03 	lds	r21, 0x03FF	; 0x8003ff <uart_recv_time+0x3>
    1568:	60 91 00 04 	lds	r22, 0x0400	; 0x800400 <uart_recv_time+0x4>
    156c:	70 91 01 04 	lds	r23, 0x0401	; 0x800401 <uart_recv_time+0x5>
    1570:	80 91 02 04 	lds	r24, 0x0402	; 0x800402 <uart_recv_time+0x6>
    1574:	0e 94 c9 06 	call	0xd92	; 0xd92 <_Z17check_time_format4time>
    1578:	88 23       	and	r24, r24
    157a:	41 f0       	breq	.+16     	; 0x158c <_Z17uart_recv_processc+0x238>
				uart_puts("OK to proceed? (y/n)\r\n>");
    157c:	84 e5       	ldi	r24, 0x54	; 84
    157e:	93 e0       	ldi	r25, 0x03	; 3
    1580:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			
				uart_recv_state = UART_RECV_STATE_TIME_SET_CHK;
    1584:	84 e0       	ldi	r24, 0x04	; 4
    1586:	80 93 04 04 	sts	0x0404, r24	; 0x800404 <uart_recv_state>
    158a:	07 c0       	rjmp	.+14     	; 0x159a <_Z17uart_recv_processc+0x246>
			} else {
				uart_puts("Your input exceed the limit. Write cancelled.\r\n>");
    158c:	8c e6       	ldi	r24, 0x6C	; 108
    158e:	93 e0       	ldi	r25, 0x03	; 3
    1590:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
				
				uart_recv_state = UART_RECV_STATE_NORMAL;
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	80 93 04 04 	sts	0x0404, r24	; 0x800404 <uart_recv_state>
			}
			
			uart_buf_clear();
    159a:	0e 94 dd 08 	call	0x11ba	; 0x11ba <_ZL14uart_buf_clearv>
    159e:	44 c0       	rjmp	.+136    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
			
		} else {
			uart_buf_add(recv_c);
    15a0:	81 2f       	mov	r24, r17
    15a2:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <_ZL12uart_buf_addc>
    15a6:	40 c0       	rjmp	.+128    	; 0x1628 <_Z17uart_recv_processc+0x2d4>
		}
	} else if (uart_recv_state == UART_RECV_STATE_TIME_SET_CHK) {
    15a8:	84 30       	cpi	r24, 0x04	; 4
    15aa:	c9 f5       	brne	.+114    	; 0x161e <_Z17uart_recv_processc+0x2ca>
			if ((recv_c == 'Y') || (recv_c == 'y')) {
    15ac:	19 35       	cpi	r17, 0x59	; 89
    15ae:	11 f0       	breq	.+4      	; 0x15b4 <_Z17uart_recv_processc+0x260>
    15b0:	19 37       	cpi	r17, 0x79	; 121
    15b2:	11 f5       	brne	.+68     	; 0x15f8 <_Z17uart_recv_processc+0x2a4>
				uart_puts("\r\nBegin writing...\r\n");
    15b4:	8d e9       	ldi	r24, 0x9D	; 157
    15b6:	93 e0       	ldi	r25, 0x03	; 3
    15b8:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
				
				RTC_write_time(uart_recv_time);
    15bc:	20 91 fc 03 	lds	r18, 0x03FC	; 0x8003fc <uart_recv_time>
    15c0:	30 91 fd 03 	lds	r19, 0x03FD	; 0x8003fd <uart_recv_time+0x1>
    15c4:	40 91 fe 03 	lds	r20, 0x03FE	; 0x8003fe <uart_recv_time+0x2>
    15c8:	50 91 ff 03 	lds	r21, 0x03FF	; 0x8003ff <uart_recv_time+0x3>
    15cc:	60 91 00 04 	lds	r22, 0x0400	; 0x800400 <uart_recv_time+0x4>
    15d0:	70 91 01 04 	lds	r23, 0x0401	; 0x800401 <uart_recv_time+0x5>
    15d4:	80 91 02 04 	lds	r24, 0x0402	; 0x800402 <uart_recv_time+0x6>
    15d8:	0e 94 1a 04 	call	0x834	; 0x834 <_Z14RTC_write_time4time>
				
				uart_puts("\r\nEnd\r\n>");
    15dc:	82 eb       	ldi	r24, 0xB2	; 178
    15de:	93 e0       	ldi	r25, 0x03	; 3
    15e0:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
				
				// RAMへも即時反映
				master_time = uart_recv_time;
    15e4:	87 e0       	ldi	r24, 0x07	; 7
    15e6:	ec ef       	ldi	r30, 0xFC	; 252
    15e8:	f3 e0       	ldi	r31, 0x03	; 3
    15ea:	a2 ef       	ldi	r26, 0xF2	; 242
    15ec:	b3 e0       	ldi	r27, 0x03	; 3
    15ee:	01 90       	ld	r0, Z+
    15f0:	0d 92       	st	X+, r0
    15f2:	8a 95       	dec	r24
    15f4:	e1 f7       	brne	.-8      	; 0x15ee <_Z17uart_recv_processc+0x29a>
    15f6:	0d c0       	rjmp	.+26     	; 0x1612 <_Z17uart_recv_processc+0x2be>
				
			} else if ((recv_c == 'N') || (recv_c == 'n')) {
    15f8:	1e 34       	cpi	r17, 0x4E	; 78
    15fa:	11 f0       	breq	.+4      	; 0x1600 <_Z17uart_recv_processc+0x2ac>
    15fc:	1e 36       	cpi	r17, 0x6E	; 110
    15fe:	29 f4       	brne	.+10     	; 0x160a <_Z17uart_recv_processc+0x2b6>
				uart_puts("\r\nWrite cancelled.\r\n>");
    1600:	8b eb       	ldi	r24, 0xBB	; 187
    1602:	93 e0       	ldi	r25, 0x03	; 3
    1604:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
    1608:	04 c0       	rjmp	.+8      	; 0x1612 <_Z17uart_recv_processc+0x2be>
			} else {
				uart_puts("\r\nBad input. Write cancelled.\r\n>");
    160a:	81 ed       	ldi	r24, 0xD1	; 209
    160c:	93 e0       	ldi	r25, 0x03	; 3
    160e:	0e 94 fc 08 	call	0x11f8	; 0x11f8 <_Z9uart_putsPKc>
			}
			
			uart_recv_state = UART_RECV_STATE_NORMAL;
    1612:	81 e0       	ldi	r24, 0x01	; 1
    1614:	80 93 04 04 	sts	0x0404, r24	; 0x800404 <uart_recv_state>
			
			uart_buf_clear();
    1618:	0e 94 dd 08 	call	0x11ba	; 0x11ba <_ZL14uart_buf_clearv>
    161c:	05 c0       	rjmp	.+10     	; 0x1628 <_Z17uart_recv_processc+0x2d4>
	} else {
		// Exception
		uart_recv_state = UART_RECV_STATE_NORMAL;
    161e:	81 e0       	ldi	r24, 0x01	; 1
    1620:	80 93 04 04 	sts	0x0404, r24	; 0x800404 <uart_recv_state>
		
		uart_buf_clear();
    1624:	0e 94 dd 08 	call	0x11ba	; 0x11ba <_ZL14uart_buf_clearv>
	}
	
    1628:	6e 96       	adiw	r28, 0x1e	; 30
    162a:	0f b6       	in	r0, 0x3f	; 63
    162c:	f8 94       	cli
    162e:	de bf       	out	0x3e, r29	; 62
    1630:	0f be       	out	0x3f, r0	; 63
    1632:	cd bf       	out	0x3d, r28	; 61
    1634:	df 91       	pop	r29
    1636:	cf 91       	pop	r28
    1638:	1f 91       	pop	r17
    163a:	0f 91       	pop	r16
    163c:	ef 90       	pop	r14
    163e:	df 90       	pop	r13
    1640:	cf 90       	pop	r12
    1642:	08 95       	ret

00001644 <__vector_18>:
#include "uart.hpp"

// Device dependent
// https://threesons-technicalmemo.blogspot.com/2014/12/2.html

ISR(USART_RX_vect){
    1644:	1f 92       	push	r1
    1646:	0f 92       	push	r0
    1648:	0f b6       	in	r0, 0x3f	; 63
    164a:	0f 92       	push	r0
    164c:	11 24       	eor	r1, r1
    164e:	2f 93       	push	r18
    1650:	3f 93       	push	r19
    1652:	4f 93       	push	r20
    1654:	5f 93       	push	r21
    1656:	6f 93       	push	r22
    1658:	7f 93       	push	r23
    165a:	8f 93       	push	r24
    165c:	9f 93       	push	r25
    165e:	af 93       	push	r26
    1660:	bf 93       	push	r27
    1662:	ef 93       	push	r30
    1664:	ff 93       	push	r31
	const char recv_c = UDR0;
    1666:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
	
//	#ifdef _DEBUG_ISR
//	uart_puts("[Debug] UART0 Rx irq occured.\r\n");
//	#endif
	
	uart_recv_process(recv_c);
    166a:	0e 94 aa 09 	call	0x1354	; 0x1354 <_Z17uart_recv_processc>
	
	return ;
}
    166e:	ff 91       	pop	r31
    1670:	ef 91       	pop	r30
    1672:	bf 91       	pop	r27
    1674:	af 91       	pop	r26
    1676:	9f 91       	pop	r25
    1678:	8f 91       	pop	r24
    167a:	7f 91       	pop	r23
    167c:	6f 91       	pop	r22
    167e:	5f 91       	pop	r21
    1680:	4f 91       	pop	r20
    1682:	3f 91       	pop	r19
    1684:	2f 91       	pop	r18
    1686:	0f 90       	pop	r0
    1688:	0f be       	out	0x3f, r0	; 63
    168a:	0f 90       	pop	r0
    168c:	1f 90       	pop	r1
    168e:	18 95       	reti

00001690 <__divmodhi4>:
    1690:	97 fb       	bst	r25, 7
    1692:	07 2e       	mov	r0, r23
    1694:	16 f4       	brtc	.+4      	; 0x169a <__divmodhi4+0xa>
    1696:	00 94       	com	r0
    1698:	07 d0       	rcall	.+14     	; 0x16a8 <__divmodhi4_neg1>
    169a:	77 fd       	sbrc	r23, 7
    169c:	09 d0       	rcall	.+18     	; 0x16b0 <__divmodhi4_neg2>
    169e:	0e 94 71 0b 	call	0x16e2	; 0x16e2 <__udivmodhi4>
    16a2:	07 fc       	sbrc	r0, 7
    16a4:	05 d0       	rcall	.+10     	; 0x16b0 <__divmodhi4_neg2>
    16a6:	3e f4       	brtc	.+14     	; 0x16b6 <__divmodhi4_exit>

000016a8 <__divmodhi4_neg1>:
    16a8:	90 95       	com	r25
    16aa:	81 95       	neg	r24
    16ac:	9f 4f       	sbci	r25, 0xFF	; 255
    16ae:	08 95       	ret

000016b0 <__divmodhi4_neg2>:
    16b0:	70 95       	com	r23
    16b2:	61 95       	neg	r22
    16b4:	7f 4f       	sbci	r23, 0xFF	; 255

000016b6 <__divmodhi4_exit>:
    16b6:	08 95       	ret

000016b8 <__tablejump2__>:
    16b8:	ee 0f       	add	r30, r30
    16ba:	ff 1f       	adc	r31, r31
    16bc:	05 90       	lpm	r0, Z+
    16be:	f4 91       	lpm	r31, Z
    16c0:	e0 2d       	mov	r30, r0
    16c2:	09 94       	ijmp

000016c4 <__umulhisi3>:
    16c4:	a2 9f       	mul	r26, r18
    16c6:	b0 01       	movw	r22, r0
    16c8:	b3 9f       	mul	r27, r19
    16ca:	c0 01       	movw	r24, r0
    16cc:	a3 9f       	mul	r26, r19
    16ce:	70 0d       	add	r23, r0
    16d0:	81 1d       	adc	r24, r1
    16d2:	11 24       	eor	r1, r1
    16d4:	91 1d       	adc	r25, r1
    16d6:	b2 9f       	mul	r27, r18
    16d8:	70 0d       	add	r23, r0
    16da:	81 1d       	adc	r24, r1
    16dc:	11 24       	eor	r1, r1
    16de:	91 1d       	adc	r25, r1
    16e0:	08 95       	ret

000016e2 <__udivmodhi4>:
    16e2:	aa 1b       	sub	r26, r26
    16e4:	bb 1b       	sub	r27, r27
    16e6:	51 e1       	ldi	r21, 0x11	; 17
    16e8:	07 c0       	rjmp	.+14     	; 0x16f8 <__udivmodhi4_ep>

000016ea <__udivmodhi4_loop>:
    16ea:	aa 1f       	adc	r26, r26
    16ec:	bb 1f       	adc	r27, r27
    16ee:	a6 17       	cp	r26, r22
    16f0:	b7 07       	cpc	r27, r23
    16f2:	10 f0       	brcs	.+4      	; 0x16f8 <__udivmodhi4_ep>
    16f4:	a6 1b       	sub	r26, r22
    16f6:	b7 0b       	sbc	r27, r23

000016f8 <__udivmodhi4_ep>:
    16f8:	88 1f       	adc	r24, r24
    16fa:	99 1f       	adc	r25, r25
    16fc:	5a 95       	dec	r21
    16fe:	a9 f7       	brne	.-22     	; 0x16ea <__udivmodhi4_loop>
    1700:	80 95       	com	r24
    1702:	90 95       	com	r25
    1704:	bc 01       	movw	r22, r24
    1706:	cd 01       	movw	r24, r26
    1708:	08 95       	ret

0000170a <atoi>:
    170a:	fc 01       	movw	r30, r24
    170c:	88 27       	eor	r24, r24
    170e:	99 27       	eor	r25, r25
    1710:	e8 94       	clt
    1712:	21 91       	ld	r18, Z+
    1714:	20 32       	cpi	r18, 0x20	; 32
    1716:	e9 f3       	breq	.-6      	; 0x1712 <atoi+0x8>
    1718:	29 30       	cpi	r18, 0x09	; 9
    171a:	10 f0       	brcs	.+4      	; 0x1720 <atoi+0x16>
    171c:	2e 30       	cpi	r18, 0x0E	; 14
    171e:	c8 f3       	brcs	.-14     	; 0x1712 <atoi+0x8>
    1720:	2b 32       	cpi	r18, 0x2B	; 43
    1722:	41 f0       	breq	.+16     	; 0x1734 <atoi+0x2a>
    1724:	2d 32       	cpi	r18, 0x2D	; 45
    1726:	39 f4       	brne	.+14     	; 0x1736 <atoi+0x2c>
    1728:	68 94       	set
    172a:	04 c0       	rjmp	.+8      	; 0x1734 <atoi+0x2a>
    172c:	0e 94 a3 0b 	call	0x1746	; 0x1746 <__mulhi_const_10>
    1730:	82 0f       	add	r24, r18
    1732:	91 1d       	adc	r25, r1
    1734:	21 91       	ld	r18, Z+
    1736:	20 53       	subi	r18, 0x30	; 48
    1738:	2a 30       	cpi	r18, 0x0A	; 10
    173a:	c0 f3       	brcs	.-16     	; 0x172c <atoi+0x22>
    173c:	1e f4       	brtc	.+6      	; 0x1744 <atoi+0x3a>
    173e:	90 95       	com	r25
    1740:	81 95       	neg	r24
    1742:	9f 4f       	sbci	r25, 0xFF	; 255
    1744:	08 95       	ret

00001746 <__mulhi_const_10>:
    1746:	7a e0       	ldi	r23, 0x0A	; 10
    1748:	97 9f       	mul	r25, r23
    174a:	90 2d       	mov	r25, r0
    174c:	87 9f       	mul	r24, r23
    174e:	80 2d       	mov	r24, r0
    1750:	91 0d       	add	r25, r1
    1752:	11 24       	eor	r1, r1
    1754:	08 95       	ret

00001756 <sprintf>:
    1756:	ae e0       	ldi	r26, 0x0E	; 14
    1758:	b0 e0       	ldi	r27, 0x00	; 0
    175a:	e1 eb       	ldi	r30, 0xB1	; 177
    175c:	fb e0       	ldi	r31, 0x0B	; 11
    175e:	0c 94 6c 0e 	jmp	0x1cd8	; 0x1cd8 <__prologue_saves__+0x1c>
    1762:	0d 89       	ldd	r16, Y+21	; 0x15
    1764:	1e 89       	ldd	r17, Y+22	; 0x16
    1766:	86 e0       	ldi	r24, 0x06	; 6
    1768:	8c 83       	std	Y+4, r24	; 0x04
    176a:	1a 83       	std	Y+2, r17	; 0x02
    176c:	09 83       	std	Y+1, r16	; 0x01
    176e:	8f ef       	ldi	r24, 0xFF	; 255
    1770:	9f e7       	ldi	r25, 0x7F	; 127
    1772:	9e 83       	std	Y+6, r25	; 0x06
    1774:	8d 83       	std	Y+5, r24	; 0x05
    1776:	ae 01       	movw	r20, r28
    1778:	47 5e       	subi	r20, 0xE7	; 231
    177a:	5f 4f       	sbci	r21, 0xFF	; 255
    177c:	6f 89       	ldd	r22, Y+23	; 0x17
    177e:	78 8d       	ldd	r23, Y+24	; 0x18
    1780:	ce 01       	movw	r24, r28
    1782:	01 96       	adiw	r24, 0x01	; 1
    1784:	0e 94 cd 0b 	call	0x179a	; 0x179a <vfprintf>
    1788:	ef 81       	ldd	r30, Y+7	; 0x07
    178a:	f8 85       	ldd	r31, Y+8	; 0x08
    178c:	e0 0f       	add	r30, r16
    178e:	f1 1f       	adc	r31, r17
    1790:	10 82       	st	Z, r1
    1792:	2e 96       	adiw	r28, 0x0e	; 14
    1794:	e4 e0       	ldi	r30, 0x04	; 4
    1796:	0c 94 88 0e 	jmp	0x1d10	; 0x1d10 <__epilogue_restores__+0x1c>

0000179a <vfprintf>:
    179a:	ab e0       	ldi	r26, 0x0B	; 11
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	e3 ed       	ldi	r30, 0xD3	; 211
    17a0:	fb e0       	ldi	r31, 0x0B	; 11
    17a2:	0c 94 5e 0e 	jmp	0x1cbc	; 0x1cbc <__prologue_saves__>
    17a6:	6c 01       	movw	r12, r24
    17a8:	7b 01       	movw	r14, r22
    17aa:	8a 01       	movw	r16, r20
    17ac:	fc 01       	movw	r30, r24
    17ae:	17 82       	std	Z+7, r1	; 0x07
    17b0:	16 82       	std	Z+6, r1	; 0x06
    17b2:	83 81       	ldd	r24, Z+3	; 0x03
    17b4:	81 ff       	sbrs	r24, 1
    17b6:	cc c1       	rjmp	.+920    	; 0x1b50 <vfprintf+0x3b6>
    17b8:	ce 01       	movw	r24, r28
    17ba:	01 96       	adiw	r24, 0x01	; 1
    17bc:	3c 01       	movw	r6, r24
    17be:	f6 01       	movw	r30, r12
    17c0:	93 81       	ldd	r25, Z+3	; 0x03
    17c2:	f7 01       	movw	r30, r14
    17c4:	93 fd       	sbrc	r25, 3
    17c6:	85 91       	lpm	r24, Z+
    17c8:	93 ff       	sbrs	r25, 3
    17ca:	81 91       	ld	r24, Z+
    17cc:	7f 01       	movw	r14, r30
    17ce:	88 23       	and	r24, r24
    17d0:	09 f4       	brne	.+2      	; 0x17d4 <vfprintf+0x3a>
    17d2:	ba c1       	rjmp	.+884    	; 0x1b48 <vfprintf+0x3ae>
    17d4:	85 32       	cpi	r24, 0x25	; 37
    17d6:	39 f4       	brne	.+14     	; 0x17e6 <vfprintf+0x4c>
    17d8:	93 fd       	sbrc	r25, 3
    17da:	85 91       	lpm	r24, Z+
    17dc:	93 ff       	sbrs	r25, 3
    17de:	81 91       	ld	r24, Z+
    17e0:	7f 01       	movw	r14, r30
    17e2:	85 32       	cpi	r24, 0x25	; 37
    17e4:	29 f4       	brne	.+10     	; 0x17f0 <vfprintf+0x56>
    17e6:	b6 01       	movw	r22, r12
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    17ee:	e7 cf       	rjmp	.-50     	; 0x17be <vfprintf+0x24>
    17f0:	91 2c       	mov	r9, r1
    17f2:	21 2c       	mov	r2, r1
    17f4:	31 2c       	mov	r3, r1
    17f6:	ff e1       	ldi	r31, 0x1F	; 31
    17f8:	f3 15       	cp	r31, r3
    17fa:	d8 f0       	brcs	.+54     	; 0x1832 <vfprintf+0x98>
    17fc:	8b 32       	cpi	r24, 0x2B	; 43
    17fe:	79 f0       	breq	.+30     	; 0x181e <vfprintf+0x84>
    1800:	38 f4       	brcc	.+14     	; 0x1810 <vfprintf+0x76>
    1802:	80 32       	cpi	r24, 0x20	; 32
    1804:	79 f0       	breq	.+30     	; 0x1824 <vfprintf+0x8a>
    1806:	83 32       	cpi	r24, 0x23	; 35
    1808:	a1 f4       	brne	.+40     	; 0x1832 <vfprintf+0x98>
    180a:	23 2d       	mov	r18, r3
    180c:	20 61       	ori	r18, 0x10	; 16
    180e:	1d c0       	rjmp	.+58     	; 0x184a <vfprintf+0xb0>
    1810:	8d 32       	cpi	r24, 0x2D	; 45
    1812:	61 f0       	breq	.+24     	; 0x182c <vfprintf+0x92>
    1814:	80 33       	cpi	r24, 0x30	; 48
    1816:	69 f4       	brne	.+26     	; 0x1832 <vfprintf+0x98>
    1818:	23 2d       	mov	r18, r3
    181a:	21 60       	ori	r18, 0x01	; 1
    181c:	16 c0       	rjmp	.+44     	; 0x184a <vfprintf+0xb0>
    181e:	83 2d       	mov	r24, r3
    1820:	82 60       	ori	r24, 0x02	; 2
    1822:	38 2e       	mov	r3, r24
    1824:	e3 2d       	mov	r30, r3
    1826:	e4 60       	ori	r30, 0x04	; 4
    1828:	3e 2e       	mov	r3, r30
    182a:	2a c0       	rjmp	.+84     	; 0x1880 <vfprintf+0xe6>
    182c:	f3 2d       	mov	r31, r3
    182e:	f8 60       	ori	r31, 0x08	; 8
    1830:	1d c0       	rjmp	.+58     	; 0x186c <vfprintf+0xd2>
    1832:	37 fc       	sbrc	r3, 7
    1834:	2d c0       	rjmp	.+90     	; 0x1890 <vfprintf+0xf6>
    1836:	20 ed       	ldi	r18, 0xD0	; 208
    1838:	28 0f       	add	r18, r24
    183a:	2a 30       	cpi	r18, 0x0A	; 10
    183c:	40 f0       	brcs	.+16     	; 0x184e <vfprintf+0xb4>
    183e:	8e 32       	cpi	r24, 0x2E	; 46
    1840:	b9 f4       	brne	.+46     	; 0x1870 <vfprintf+0xd6>
    1842:	36 fc       	sbrc	r3, 6
    1844:	81 c1       	rjmp	.+770    	; 0x1b48 <vfprintf+0x3ae>
    1846:	23 2d       	mov	r18, r3
    1848:	20 64       	ori	r18, 0x40	; 64
    184a:	32 2e       	mov	r3, r18
    184c:	19 c0       	rjmp	.+50     	; 0x1880 <vfprintf+0xe6>
    184e:	36 fe       	sbrs	r3, 6
    1850:	06 c0       	rjmp	.+12     	; 0x185e <vfprintf+0xc4>
    1852:	8a e0       	ldi	r24, 0x0A	; 10
    1854:	98 9e       	mul	r9, r24
    1856:	20 0d       	add	r18, r0
    1858:	11 24       	eor	r1, r1
    185a:	92 2e       	mov	r9, r18
    185c:	11 c0       	rjmp	.+34     	; 0x1880 <vfprintf+0xe6>
    185e:	ea e0       	ldi	r30, 0x0A	; 10
    1860:	2e 9e       	mul	r2, r30
    1862:	20 0d       	add	r18, r0
    1864:	11 24       	eor	r1, r1
    1866:	22 2e       	mov	r2, r18
    1868:	f3 2d       	mov	r31, r3
    186a:	f0 62       	ori	r31, 0x20	; 32
    186c:	3f 2e       	mov	r3, r31
    186e:	08 c0       	rjmp	.+16     	; 0x1880 <vfprintf+0xe6>
    1870:	8c 36       	cpi	r24, 0x6C	; 108
    1872:	21 f4       	brne	.+8      	; 0x187c <vfprintf+0xe2>
    1874:	83 2d       	mov	r24, r3
    1876:	80 68       	ori	r24, 0x80	; 128
    1878:	38 2e       	mov	r3, r24
    187a:	02 c0       	rjmp	.+4      	; 0x1880 <vfprintf+0xe6>
    187c:	88 36       	cpi	r24, 0x68	; 104
    187e:	41 f4       	brne	.+16     	; 0x1890 <vfprintf+0xf6>
    1880:	f7 01       	movw	r30, r14
    1882:	93 fd       	sbrc	r25, 3
    1884:	85 91       	lpm	r24, Z+
    1886:	93 ff       	sbrs	r25, 3
    1888:	81 91       	ld	r24, Z+
    188a:	7f 01       	movw	r14, r30
    188c:	81 11       	cpse	r24, r1
    188e:	b3 cf       	rjmp	.-154    	; 0x17f6 <vfprintf+0x5c>
    1890:	98 2f       	mov	r25, r24
    1892:	9f 7d       	andi	r25, 0xDF	; 223
    1894:	95 54       	subi	r25, 0x45	; 69
    1896:	93 30       	cpi	r25, 0x03	; 3
    1898:	28 f4       	brcc	.+10     	; 0x18a4 <vfprintf+0x10a>
    189a:	0c 5f       	subi	r16, 0xFC	; 252
    189c:	1f 4f       	sbci	r17, 0xFF	; 255
    189e:	9f e3       	ldi	r25, 0x3F	; 63
    18a0:	99 83       	std	Y+1, r25	; 0x01
    18a2:	0d c0       	rjmp	.+26     	; 0x18be <vfprintf+0x124>
    18a4:	83 36       	cpi	r24, 0x63	; 99
    18a6:	31 f0       	breq	.+12     	; 0x18b4 <vfprintf+0x11a>
    18a8:	83 37       	cpi	r24, 0x73	; 115
    18aa:	71 f0       	breq	.+28     	; 0x18c8 <vfprintf+0x12e>
    18ac:	83 35       	cpi	r24, 0x53	; 83
    18ae:	09 f0       	breq	.+2      	; 0x18b2 <vfprintf+0x118>
    18b0:	59 c0       	rjmp	.+178    	; 0x1964 <vfprintf+0x1ca>
    18b2:	21 c0       	rjmp	.+66     	; 0x18f6 <vfprintf+0x15c>
    18b4:	f8 01       	movw	r30, r16
    18b6:	80 81       	ld	r24, Z
    18b8:	89 83       	std	Y+1, r24	; 0x01
    18ba:	0e 5f       	subi	r16, 0xFE	; 254
    18bc:	1f 4f       	sbci	r17, 0xFF	; 255
    18be:	88 24       	eor	r8, r8
    18c0:	83 94       	inc	r8
    18c2:	91 2c       	mov	r9, r1
    18c4:	53 01       	movw	r10, r6
    18c6:	13 c0       	rjmp	.+38     	; 0x18ee <vfprintf+0x154>
    18c8:	28 01       	movw	r4, r16
    18ca:	f2 e0       	ldi	r31, 0x02	; 2
    18cc:	4f 0e       	add	r4, r31
    18ce:	51 1c       	adc	r5, r1
    18d0:	f8 01       	movw	r30, r16
    18d2:	a0 80       	ld	r10, Z
    18d4:	b1 80       	ldd	r11, Z+1	; 0x01
    18d6:	36 fe       	sbrs	r3, 6
    18d8:	03 c0       	rjmp	.+6      	; 0x18e0 <vfprintf+0x146>
    18da:	69 2d       	mov	r22, r9
    18dc:	70 e0       	ldi	r23, 0x00	; 0
    18de:	02 c0       	rjmp	.+4      	; 0x18e4 <vfprintf+0x14a>
    18e0:	6f ef       	ldi	r22, 0xFF	; 255
    18e2:	7f ef       	ldi	r23, 0xFF	; 255
    18e4:	c5 01       	movw	r24, r10
    18e6:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <strnlen>
    18ea:	4c 01       	movw	r8, r24
    18ec:	82 01       	movw	r16, r4
    18ee:	f3 2d       	mov	r31, r3
    18f0:	ff 77       	andi	r31, 0x7F	; 127
    18f2:	3f 2e       	mov	r3, r31
    18f4:	16 c0       	rjmp	.+44     	; 0x1922 <vfprintf+0x188>
    18f6:	28 01       	movw	r4, r16
    18f8:	22 e0       	ldi	r18, 0x02	; 2
    18fa:	42 0e       	add	r4, r18
    18fc:	51 1c       	adc	r5, r1
    18fe:	f8 01       	movw	r30, r16
    1900:	a0 80       	ld	r10, Z
    1902:	b1 80       	ldd	r11, Z+1	; 0x01
    1904:	36 fe       	sbrs	r3, 6
    1906:	03 c0       	rjmp	.+6      	; 0x190e <vfprintf+0x174>
    1908:	69 2d       	mov	r22, r9
    190a:	70 e0       	ldi	r23, 0x00	; 0
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <vfprintf+0x178>
    190e:	6f ef       	ldi	r22, 0xFF	; 255
    1910:	7f ef       	ldi	r23, 0xFF	; 255
    1912:	c5 01       	movw	r24, r10
    1914:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <strnlen_P>
    1918:	4c 01       	movw	r8, r24
    191a:	f3 2d       	mov	r31, r3
    191c:	f0 68       	ori	r31, 0x80	; 128
    191e:	3f 2e       	mov	r3, r31
    1920:	82 01       	movw	r16, r4
    1922:	33 fc       	sbrc	r3, 3
    1924:	1b c0       	rjmp	.+54     	; 0x195c <vfprintf+0x1c2>
    1926:	82 2d       	mov	r24, r2
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	88 16       	cp	r8, r24
    192c:	99 06       	cpc	r9, r25
    192e:	b0 f4       	brcc	.+44     	; 0x195c <vfprintf+0x1c2>
    1930:	b6 01       	movw	r22, r12
    1932:	80 e2       	ldi	r24, 0x20	; 32
    1934:	90 e0       	ldi	r25, 0x00	; 0
    1936:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    193a:	2a 94       	dec	r2
    193c:	f4 cf       	rjmp	.-24     	; 0x1926 <vfprintf+0x18c>
    193e:	f5 01       	movw	r30, r10
    1940:	37 fc       	sbrc	r3, 7
    1942:	85 91       	lpm	r24, Z+
    1944:	37 fe       	sbrs	r3, 7
    1946:	81 91       	ld	r24, Z+
    1948:	5f 01       	movw	r10, r30
    194a:	b6 01       	movw	r22, r12
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    1952:	21 10       	cpse	r2, r1
    1954:	2a 94       	dec	r2
    1956:	21 e0       	ldi	r18, 0x01	; 1
    1958:	82 1a       	sub	r8, r18
    195a:	91 08       	sbc	r9, r1
    195c:	81 14       	cp	r8, r1
    195e:	91 04       	cpc	r9, r1
    1960:	71 f7       	brne	.-36     	; 0x193e <vfprintf+0x1a4>
    1962:	e8 c0       	rjmp	.+464    	; 0x1b34 <vfprintf+0x39a>
    1964:	84 36       	cpi	r24, 0x64	; 100
    1966:	11 f0       	breq	.+4      	; 0x196c <vfprintf+0x1d2>
    1968:	89 36       	cpi	r24, 0x69	; 105
    196a:	41 f5       	brne	.+80     	; 0x19bc <vfprintf+0x222>
    196c:	f8 01       	movw	r30, r16
    196e:	37 fe       	sbrs	r3, 7
    1970:	07 c0       	rjmp	.+14     	; 0x1980 <vfprintf+0x1e6>
    1972:	60 81       	ld	r22, Z
    1974:	71 81       	ldd	r23, Z+1	; 0x01
    1976:	82 81       	ldd	r24, Z+2	; 0x02
    1978:	93 81       	ldd	r25, Z+3	; 0x03
    197a:	0c 5f       	subi	r16, 0xFC	; 252
    197c:	1f 4f       	sbci	r17, 0xFF	; 255
    197e:	08 c0       	rjmp	.+16     	; 0x1990 <vfprintf+0x1f6>
    1980:	60 81       	ld	r22, Z
    1982:	71 81       	ldd	r23, Z+1	; 0x01
    1984:	07 2e       	mov	r0, r23
    1986:	00 0c       	add	r0, r0
    1988:	88 0b       	sbc	r24, r24
    198a:	99 0b       	sbc	r25, r25
    198c:	0e 5f       	subi	r16, 0xFE	; 254
    198e:	1f 4f       	sbci	r17, 0xFF	; 255
    1990:	f3 2d       	mov	r31, r3
    1992:	ff 76       	andi	r31, 0x6F	; 111
    1994:	3f 2e       	mov	r3, r31
    1996:	97 ff       	sbrs	r25, 7
    1998:	09 c0       	rjmp	.+18     	; 0x19ac <vfprintf+0x212>
    199a:	90 95       	com	r25
    199c:	80 95       	com	r24
    199e:	70 95       	com	r23
    19a0:	61 95       	neg	r22
    19a2:	7f 4f       	sbci	r23, 0xFF	; 255
    19a4:	8f 4f       	sbci	r24, 0xFF	; 255
    19a6:	9f 4f       	sbci	r25, 0xFF	; 255
    19a8:	f0 68       	ori	r31, 0x80	; 128
    19aa:	3f 2e       	mov	r3, r31
    19ac:	2a e0       	ldi	r18, 0x0A	; 10
    19ae:	30 e0       	ldi	r19, 0x00	; 0
    19b0:	a3 01       	movw	r20, r6
    19b2:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__ultoa_invert>
    19b6:	88 2e       	mov	r8, r24
    19b8:	86 18       	sub	r8, r6
    19ba:	45 c0       	rjmp	.+138    	; 0x1a46 <vfprintf+0x2ac>
    19bc:	85 37       	cpi	r24, 0x75	; 117
    19be:	31 f4       	brne	.+12     	; 0x19cc <vfprintf+0x232>
    19c0:	23 2d       	mov	r18, r3
    19c2:	2f 7e       	andi	r18, 0xEF	; 239
    19c4:	b2 2e       	mov	r11, r18
    19c6:	2a e0       	ldi	r18, 0x0A	; 10
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	25 c0       	rjmp	.+74     	; 0x1a16 <vfprintf+0x27c>
    19cc:	93 2d       	mov	r25, r3
    19ce:	99 7f       	andi	r25, 0xF9	; 249
    19d0:	b9 2e       	mov	r11, r25
    19d2:	8f 36       	cpi	r24, 0x6F	; 111
    19d4:	c1 f0       	breq	.+48     	; 0x1a06 <vfprintf+0x26c>
    19d6:	18 f4       	brcc	.+6      	; 0x19de <vfprintf+0x244>
    19d8:	88 35       	cpi	r24, 0x58	; 88
    19da:	79 f0       	breq	.+30     	; 0x19fa <vfprintf+0x260>
    19dc:	b5 c0       	rjmp	.+362    	; 0x1b48 <vfprintf+0x3ae>
    19de:	80 37       	cpi	r24, 0x70	; 112
    19e0:	19 f0       	breq	.+6      	; 0x19e8 <vfprintf+0x24e>
    19e2:	88 37       	cpi	r24, 0x78	; 120
    19e4:	21 f0       	breq	.+8      	; 0x19ee <vfprintf+0x254>
    19e6:	b0 c0       	rjmp	.+352    	; 0x1b48 <vfprintf+0x3ae>
    19e8:	e9 2f       	mov	r30, r25
    19ea:	e0 61       	ori	r30, 0x10	; 16
    19ec:	be 2e       	mov	r11, r30
    19ee:	b4 fe       	sbrs	r11, 4
    19f0:	0d c0       	rjmp	.+26     	; 0x1a0c <vfprintf+0x272>
    19f2:	fb 2d       	mov	r31, r11
    19f4:	f4 60       	ori	r31, 0x04	; 4
    19f6:	bf 2e       	mov	r11, r31
    19f8:	09 c0       	rjmp	.+18     	; 0x1a0c <vfprintf+0x272>
    19fa:	34 fe       	sbrs	r3, 4
    19fc:	0a c0       	rjmp	.+20     	; 0x1a12 <vfprintf+0x278>
    19fe:	29 2f       	mov	r18, r25
    1a00:	26 60       	ori	r18, 0x06	; 6
    1a02:	b2 2e       	mov	r11, r18
    1a04:	06 c0       	rjmp	.+12     	; 0x1a12 <vfprintf+0x278>
    1a06:	28 e0       	ldi	r18, 0x08	; 8
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	05 c0       	rjmp	.+10     	; 0x1a16 <vfprintf+0x27c>
    1a0c:	20 e1       	ldi	r18, 0x10	; 16
    1a0e:	30 e0       	ldi	r19, 0x00	; 0
    1a10:	02 c0       	rjmp	.+4      	; 0x1a16 <vfprintf+0x27c>
    1a12:	20 e1       	ldi	r18, 0x10	; 16
    1a14:	32 e0       	ldi	r19, 0x02	; 2
    1a16:	f8 01       	movw	r30, r16
    1a18:	b7 fe       	sbrs	r11, 7
    1a1a:	07 c0       	rjmp	.+14     	; 0x1a2a <vfprintf+0x290>
    1a1c:	60 81       	ld	r22, Z
    1a1e:	71 81       	ldd	r23, Z+1	; 0x01
    1a20:	82 81       	ldd	r24, Z+2	; 0x02
    1a22:	93 81       	ldd	r25, Z+3	; 0x03
    1a24:	0c 5f       	subi	r16, 0xFC	; 252
    1a26:	1f 4f       	sbci	r17, 0xFF	; 255
    1a28:	06 c0       	rjmp	.+12     	; 0x1a36 <vfprintf+0x29c>
    1a2a:	60 81       	ld	r22, Z
    1a2c:	71 81       	ldd	r23, Z+1	; 0x01
    1a2e:	80 e0       	ldi	r24, 0x00	; 0
    1a30:	90 e0       	ldi	r25, 0x00	; 0
    1a32:	0e 5f       	subi	r16, 0xFE	; 254
    1a34:	1f 4f       	sbci	r17, 0xFF	; 255
    1a36:	a3 01       	movw	r20, r6
    1a38:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <__ultoa_invert>
    1a3c:	88 2e       	mov	r8, r24
    1a3e:	86 18       	sub	r8, r6
    1a40:	fb 2d       	mov	r31, r11
    1a42:	ff 77       	andi	r31, 0x7F	; 127
    1a44:	3f 2e       	mov	r3, r31
    1a46:	36 fe       	sbrs	r3, 6
    1a48:	0d c0       	rjmp	.+26     	; 0x1a64 <vfprintf+0x2ca>
    1a4a:	23 2d       	mov	r18, r3
    1a4c:	2e 7f       	andi	r18, 0xFE	; 254
    1a4e:	a2 2e       	mov	r10, r18
    1a50:	89 14       	cp	r8, r9
    1a52:	58 f4       	brcc	.+22     	; 0x1a6a <vfprintf+0x2d0>
    1a54:	34 fe       	sbrs	r3, 4
    1a56:	0b c0       	rjmp	.+22     	; 0x1a6e <vfprintf+0x2d4>
    1a58:	32 fc       	sbrc	r3, 2
    1a5a:	09 c0       	rjmp	.+18     	; 0x1a6e <vfprintf+0x2d4>
    1a5c:	83 2d       	mov	r24, r3
    1a5e:	8e 7e       	andi	r24, 0xEE	; 238
    1a60:	a8 2e       	mov	r10, r24
    1a62:	05 c0       	rjmp	.+10     	; 0x1a6e <vfprintf+0x2d4>
    1a64:	b8 2c       	mov	r11, r8
    1a66:	a3 2c       	mov	r10, r3
    1a68:	03 c0       	rjmp	.+6      	; 0x1a70 <vfprintf+0x2d6>
    1a6a:	b8 2c       	mov	r11, r8
    1a6c:	01 c0       	rjmp	.+2      	; 0x1a70 <vfprintf+0x2d6>
    1a6e:	b9 2c       	mov	r11, r9
    1a70:	a4 fe       	sbrs	r10, 4
    1a72:	0f c0       	rjmp	.+30     	; 0x1a92 <vfprintf+0x2f8>
    1a74:	fe 01       	movw	r30, r28
    1a76:	e8 0d       	add	r30, r8
    1a78:	f1 1d       	adc	r31, r1
    1a7a:	80 81       	ld	r24, Z
    1a7c:	80 33       	cpi	r24, 0x30	; 48
    1a7e:	21 f4       	brne	.+8      	; 0x1a88 <vfprintf+0x2ee>
    1a80:	9a 2d       	mov	r25, r10
    1a82:	99 7e       	andi	r25, 0xE9	; 233
    1a84:	a9 2e       	mov	r10, r25
    1a86:	09 c0       	rjmp	.+18     	; 0x1a9a <vfprintf+0x300>
    1a88:	a2 fe       	sbrs	r10, 2
    1a8a:	06 c0       	rjmp	.+12     	; 0x1a98 <vfprintf+0x2fe>
    1a8c:	b3 94       	inc	r11
    1a8e:	b3 94       	inc	r11
    1a90:	04 c0       	rjmp	.+8      	; 0x1a9a <vfprintf+0x300>
    1a92:	8a 2d       	mov	r24, r10
    1a94:	86 78       	andi	r24, 0x86	; 134
    1a96:	09 f0       	breq	.+2      	; 0x1a9a <vfprintf+0x300>
    1a98:	b3 94       	inc	r11
    1a9a:	a3 fc       	sbrc	r10, 3
    1a9c:	11 c0       	rjmp	.+34     	; 0x1ac0 <vfprintf+0x326>
    1a9e:	a0 fe       	sbrs	r10, 0
    1aa0:	06 c0       	rjmp	.+12     	; 0x1aae <vfprintf+0x314>
    1aa2:	b2 14       	cp	r11, r2
    1aa4:	88 f4       	brcc	.+34     	; 0x1ac8 <vfprintf+0x32e>
    1aa6:	28 0c       	add	r2, r8
    1aa8:	92 2c       	mov	r9, r2
    1aaa:	9b 18       	sub	r9, r11
    1aac:	0e c0       	rjmp	.+28     	; 0x1aca <vfprintf+0x330>
    1aae:	b2 14       	cp	r11, r2
    1ab0:	60 f4       	brcc	.+24     	; 0x1aca <vfprintf+0x330>
    1ab2:	b6 01       	movw	r22, r12
    1ab4:	80 e2       	ldi	r24, 0x20	; 32
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    1abc:	b3 94       	inc	r11
    1abe:	f7 cf       	rjmp	.-18     	; 0x1aae <vfprintf+0x314>
    1ac0:	b2 14       	cp	r11, r2
    1ac2:	18 f4       	brcc	.+6      	; 0x1aca <vfprintf+0x330>
    1ac4:	2b 18       	sub	r2, r11
    1ac6:	02 c0       	rjmp	.+4      	; 0x1acc <vfprintf+0x332>
    1ac8:	98 2c       	mov	r9, r8
    1aca:	21 2c       	mov	r2, r1
    1acc:	a4 fe       	sbrs	r10, 4
    1ace:	10 c0       	rjmp	.+32     	; 0x1af0 <vfprintf+0x356>
    1ad0:	b6 01       	movw	r22, r12
    1ad2:	80 e3       	ldi	r24, 0x30	; 48
    1ad4:	90 e0       	ldi	r25, 0x00	; 0
    1ad6:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    1ada:	a2 fe       	sbrs	r10, 2
    1adc:	17 c0       	rjmp	.+46     	; 0x1b0c <vfprintf+0x372>
    1ade:	a1 fc       	sbrc	r10, 1
    1ae0:	03 c0       	rjmp	.+6      	; 0x1ae8 <vfprintf+0x34e>
    1ae2:	88 e7       	ldi	r24, 0x78	; 120
    1ae4:	90 e0       	ldi	r25, 0x00	; 0
    1ae6:	02 c0       	rjmp	.+4      	; 0x1aec <vfprintf+0x352>
    1ae8:	88 e5       	ldi	r24, 0x58	; 88
    1aea:	90 e0       	ldi	r25, 0x00	; 0
    1aec:	b6 01       	movw	r22, r12
    1aee:	0c c0       	rjmp	.+24     	; 0x1b08 <vfprintf+0x36e>
    1af0:	8a 2d       	mov	r24, r10
    1af2:	86 78       	andi	r24, 0x86	; 134
    1af4:	59 f0       	breq	.+22     	; 0x1b0c <vfprintf+0x372>
    1af6:	a1 fe       	sbrs	r10, 1
    1af8:	02 c0       	rjmp	.+4      	; 0x1afe <vfprintf+0x364>
    1afa:	8b e2       	ldi	r24, 0x2B	; 43
    1afc:	01 c0       	rjmp	.+2      	; 0x1b00 <vfprintf+0x366>
    1afe:	80 e2       	ldi	r24, 0x20	; 32
    1b00:	a7 fc       	sbrc	r10, 7
    1b02:	8d e2       	ldi	r24, 0x2D	; 45
    1b04:	b6 01       	movw	r22, r12
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    1b0c:	89 14       	cp	r8, r9
    1b0e:	38 f4       	brcc	.+14     	; 0x1b1e <vfprintf+0x384>
    1b10:	b6 01       	movw	r22, r12
    1b12:	80 e3       	ldi	r24, 0x30	; 48
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    1b1a:	9a 94       	dec	r9
    1b1c:	f7 cf       	rjmp	.-18     	; 0x1b0c <vfprintf+0x372>
    1b1e:	8a 94       	dec	r8
    1b20:	f3 01       	movw	r30, r6
    1b22:	e8 0d       	add	r30, r8
    1b24:	f1 1d       	adc	r31, r1
    1b26:	80 81       	ld	r24, Z
    1b28:	b6 01       	movw	r22, r12
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    1b30:	81 10       	cpse	r8, r1
    1b32:	f5 cf       	rjmp	.-22     	; 0x1b1e <vfprintf+0x384>
    1b34:	22 20       	and	r2, r2
    1b36:	09 f4       	brne	.+2      	; 0x1b3a <vfprintf+0x3a0>
    1b38:	42 ce       	rjmp	.-892    	; 0x17be <vfprintf+0x24>
    1b3a:	b6 01       	movw	r22, r12
    1b3c:	80 e2       	ldi	r24, 0x20	; 32
    1b3e:	90 e0       	ldi	r25, 0x00	; 0
    1b40:	0e 94 c4 0d 	call	0x1b88	; 0x1b88 <fputc>
    1b44:	2a 94       	dec	r2
    1b46:	f6 cf       	rjmp	.-20     	; 0x1b34 <vfprintf+0x39a>
    1b48:	f6 01       	movw	r30, r12
    1b4a:	86 81       	ldd	r24, Z+6	; 0x06
    1b4c:	97 81       	ldd	r25, Z+7	; 0x07
    1b4e:	02 c0       	rjmp	.+4      	; 0x1b54 <vfprintf+0x3ba>
    1b50:	8f ef       	ldi	r24, 0xFF	; 255
    1b52:	9f ef       	ldi	r25, 0xFF	; 255
    1b54:	2b 96       	adiw	r28, 0x0b	; 11
    1b56:	e2 e1       	ldi	r30, 0x12	; 18
    1b58:	0c 94 7a 0e 	jmp	0x1cf4	; 0x1cf4 <__epilogue_restores__>

00001b5c <strnlen_P>:
    1b5c:	fc 01       	movw	r30, r24
    1b5e:	05 90       	lpm	r0, Z+
    1b60:	61 50       	subi	r22, 0x01	; 1
    1b62:	70 40       	sbci	r23, 0x00	; 0
    1b64:	01 10       	cpse	r0, r1
    1b66:	d8 f7       	brcc	.-10     	; 0x1b5e <strnlen_P+0x2>
    1b68:	80 95       	com	r24
    1b6a:	90 95       	com	r25
    1b6c:	8e 0f       	add	r24, r30
    1b6e:	9f 1f       	adc	r25, r31
    1b70:	08 95       	ret

00001b72 <strnlen>:
    1b72:	fc 01       	movw	r30, r24
    1b74:	61 50       	subi	r22, 0x01	; 1
    1b76:	70 40       	sbci	r23, 0x00	; 0
    1b78:	01 90       	ld	r0, Z+
    1b7a:	01 10       	cpse	r0, r1
    1b7c:	d8 f7       	brcc	.-10     	; 0x1b74 <strnlen+0x2>
    1b7e:	80 95       	com	r24
    1b80:	90 95       	com	r25
    1b82:	8e 0f       	add	r24, r30
    1b84:	9f 1f       	adc	r25, r31
    1b86:	08 95       	ret

00001b88 <fputc>:
    1b88:	0f 93       	push	r16
    1b8a:	1f 93       	push	r17
    1b8c:	cf 93       	push	r28
    1b8e:	df 93       	push	r29
    1b90:	fb 01       	movw	r30, r22
    1b92:	23 81       	ldd	r18, Z+3	; 0x03
    1b94:	21 fd       	sbrc	r18, 1
    1b96:	03 c0       	rjmp	.+6      	; 0x1b9e <fputc+0x16>
    1b98:	8f ef       	ldi	r24, 0xFF	; 255
    1b9a:	9f ef       	ldi	r25, 0xFF	; 255
    1b9c:	2c c0       	rjmp	.+88     	; 0x1bf6 <fputc+0x6e>
    1b9e:	22 ff       	sbrs	r18, 2
    1ba0:	16 c0       	rjmp	.+44     	; 0x1bce <fputc+0x46>
    1ba2:	46 81       	ldd	r20, Z+6	; 0x06
    1ba4:	57 81       	ldd	r21, Z+7	; 0x07
    1ba6:	24 81       	ldd	r18, Z+4	; 0x04
    1ba8:	35 81       	ldd	r19, Z+5	; 0x05
    1baa:	42 17       	cp	r20, r18
    1bac:	53 07       	cpc	r21, r19
    1bae:	44 f4       	brge	.+16     	; 0x1bc0 <fputc+0x38>
    1bb0:	a0 81       	ld	r26, Z
    1bb2:	b1 81       	ldd	r27, Z+1	; 0x01
    1bb4:	9d 01       	movw	r18, r26
    1bb6:	2f 5f       	subi	r18, 0xFF	; 255
    1bb8:	3f 4f       	sbci	r19, 0xFF	; 255
    1bba:	31 83       	std	Z+1, r19	; 0x01
    1bbc:	20 83       	st	Z, r18
    1bbe:	8c 93       	st	X, r24
    1bc0:	26 81       	ldd	r18, Z+6	; 0x06
    1bc2:	37 81       	ldd	r19, Z+7	; 0x07
    1bc4:	2f 5f       	subi	r18, 0xFF	; 255
    1bc6:	3f 4f       	sbci	r19, 0xFF	; 255
    1bc8:	37 83       	std	Z+7, r19	; 0x07
    1bca:	26 83       	std	Z+6, r18	; 0x06
    1bcc:	14 c0       	rjmp	.+40     	; 0x1bf6 <fputc+0x6e>
    1bce:	8b 01       	movw	r16, r22
    1bd0:	ec 01       	movw	r28, r24
    1bd2:	fb 01       	movw	r30, r22
    1bd4:	00 84       	ldd	r0, Z+8	; 0x08
    1bd6:	f1 85       	ldd	r31, Z+9	; 0x09
    1bd8:	e0 2d       	mov	r30, r0
    1bda:	09 95       	icall
    1bdc:	89 2b       	or	r24, r25
    1bde:	e1 f6       	brne	.-72     	; 0x1b98 <fputc+0x10>
    1be0:	d8 01       	movw	r26, r16
    1be2:	16 96       	adiw	r26, 0x06	; 6
    1be4:	8d 91       	ld	r24, X+
    1be6:	9c 91       	ld	r25, X
    1be8:	17 97       	sbiw	r26, 0x07	; 7
    1bea:	01 96       	adiw	r24, 0x01	; 1
    1bec:	17 96       	adiw	r26, 0x07	; 7
    1bee:	9c 93       	st	X, r25
    1bf0:	8e 93       	st	-X, r24
    1bf2:	16 97       	sbiw	r26, 0x06	; 6
    1bf4:	ce 01       	movw	r24, r28
    1bf6:	df 91       	pop	r29
    1bf8:	cf 91       	pop	r28
    1bfa:	1f 91       	pop	r17
    1bfc:	0f 91       	pop	r16
    1bfe:	08 95       	ret

00001c00 <__ultoa_invert>:
    1c00:	fa 01       	movw	r30, r20
    1c02:	aa 27       	eor	r26, r26
    1c04:	28 30       	cpi	r18, 0x08	; 8
    1c06:	51 f1       	breq	.+84     	; 0x1c5c <__ultoa_invert+0x5c>
    1c08:	20 31       	cpi	r18, 0x10	; 16
    1c0a:	81 f1       	breq	.+96     	; 0x1c6c <__ultoa_invert+0x6c>
    1c0c:	e8 94       	clt
    1c0e:	6f 93       	push	r22
    1c10:	6e 7f       	andi	r22, 0xFE	; 254
    1c12:	6e 5f       	subi	r22, 0xFE	; 254
    1c14:	7f 4f       	sbci	r23, 0xFF	; 255
    1c16:	8f 4f       	sbci	r24, 0xFF	; 255
    1c18:	9f 4f       	sbci	r25, 0xFF	; 255
    1c1a:	af 4f       	sbci	r26, 0xFF	; 255
    1c1c:	b1 e0       	ldi	r27, 0x01	; 1
    1c1e:	3e d0       	rcall	.+124    	; 0x1c9c <__ultoa_invert+0x9c>
    1c20:	b4 e0       	ldi	r27, 0x04	; 4
    1c22:	3c d0       	rcall	.+120    	; 0x1c9c <__ultoa_invert+0x9c>
    1c24:	67 0f       	add	r22, r23
    1c26:	78 1f       	adc	r23, r24
    1c28:	89 1f       	adc	r24, r25
    1c2a:	9a 1f       	adc	r25, r26
    1c2c:	a1 1d       	adc	r26, r1
    1c2e:	68 0f       	add	r22, r24
    1c30:	79 1f       	adc	r23, r25
    1c32:	8a 1f       	adc	r24, r26
    1c34:	91 1d       	adc	r25, r1
    1c36:	a1 1d       	adc	r26, r1
    1c38:	6a 0f       	add	r22, r26
    1c3a:	71 1d       	adc	r23, r1
    1c3c:	81 1d       	adc	r24, r1
    1c3e:	91 1d       	adc	r25, r1
    1c40:	a1 1d       	adc	r26, r1
    1c42:	20 d0       	rcall	.+64     	; 0x1c84 <__ultoa_invert+0x84>
    1c44:	09 f4       	brne	.+2      	; 0x1c48 <__ultoa_invert+0x48>
    1c46:	68 94       	set
    1c48:	3f 91       	pop	r19
    1c4a:	2a e0       	ldi	r18, 0x0A	; 10
    1c4c:	26 9f       	mul	r18, r22
    1c4e:	11 24       	eor	r1, r1
    1c50:	30 19       	sub	r19, r0
    1c52:	30 5d       	subi	r19, 0xD0	; 208
    1c54:	31 93       	st	Z+, r19
    1c56:	de f6       	brtc	.-74     	; 0x1c0e <__ultoa_invert+0xe>
    1c58:	cf 01       	movw	r24, r30
    1c5a:	08 95       	ret
    1c5c:	46 2f       	mov	r20, r22
    1c5e:	47 70       	andi	r20, 0x07	; 7
    1c60:	40 5d       	subi	r20, 0xD0	; 208
    1c62:	41 93       	st	Z+, r20
    1c64:	b3 e0       	ldi	r27, 0x03	; 3
    1c66:	0f d0       	rcall	.+30     	; 0x1c86 <__ultoa_invert+0x86>
    1c68:	c9 f7       	brne	.-14     	; 0x1c5c <__ultoa_invert+0x5c>
    1c6a:	f6 cf       	rjmp	.-20     	; 0x1c58 <__ultoa_invert+0x58>
    1c6c:	46 2f       	mov	r20, r22
    1c6e:	4f 70       	andi	r20, 0x0F	; 15
    1c70:	40 5d       	subi	r20, 0xD0	; 208
    1c72:	4a 33       	cpi	r20, 0x3A	; 58
    1c74:	18 f0       	brcs	.+6      	; 0x1c7c <__ultoa_invert+0x7c>
    1c76:	49 5d       	subi	r20, 0xD9	; 217
    1c78:	31 fd       	sbrc	r19, 1
    1c7a:	40 52       	subi	r20, 0x20	; 32
    1c7c:	41 93       	st	Z+, r20
    1c7e:	02 d0       	rcall	.+4      	; 0x1c84 <__ultoa_invert+0x84>
    1c80:	a9 f7       	brne	.-22     	; 0x1c6c <__ultoa_invert+0x6c>
    1c82:	ea cf       	rjmp	.-44     	; 0x1c58 <__ultoa_invert+0x58>
    1c84:	b4 e0       	ldi	r27, 0x04	; 4
    1c86:	a6 95       	lsr	r26
    1c88:	97 95       	ror	r25
    1c8a:	87 95       	ror	r24
    1c8c:	77 95       	ror	r23
    1c8e:	67 95       	ror	r22
    1c90:	ba 95       	dec	r27
    1c92:	c9 f7       	brne	.-14     	; 0x1c86 <__ultoa_invert+0x86>
    1c94:	00 97       	sbiw	r24, 0x00	; 0
    1c96:	61 05       	cpc	r22, r1
    1c98:	71 05       	cpc	r23, r1
    1c9a:	08 95       	ret
    1c9c:	9b 01       	movw	r18, r22
    1c9e:	ac 01       	movw	r20, r24
    1ca0:	0a 2e       	mov	r0, r26
    1ca2:	06 94       	lsr	r0
    1ca4:	57 95       	ror	r21
    1ca6:	47 95       	ror	r20
    1ca8:	37 95       	ror	r19
    1caa:	27 95       	ror	r18
    1cac:	ba 95       	dec	r27
    1cae:	c9 f7       	brne	.-14     	; 0x1ca2 <__ultoa_invert+0xa2>
    1cb0:	62 0f       	add	r22, r18
    1cb2:	73 1f       	adc	r23, r19
    1cb4:	84 1f       	adc	r24, r20
    1cb6:	95 1f       	adc	r25, r21
    1cb8:	a0 1d       	adc	r26, r0
    1cba:	08 95       	ret

00001cbc <__prologue_saves__>:
    1cbc:	2f 92       	push	r2
    1cbe:	3f 92       	push	r3
    1cc0:	4f 92       	push	r4
    1cc2:	5f 92       	push	r5
    1cc4:	6f 92       	push	r6
    1cc6:	7f 92       	push	r7
    1cc8:	8f 92       	push	r8
    1cca:	9f 92       	push	r9
    1ccc:	af 92       	push	r10
    1cce:	bf 92       	push	r11
    1cd0:	cf 92       	push	r12
    1cd2:	df 92       	push	r13
    1cd4:	ef 92       	push	r14
    1cd6:	ff 92       	push	r15
    1cd8:	0f 93       	push	r16
    1cda:	1f 93       	push	r17
    1cdc:	cf 93       	push	r28
    1cde:	df 93       	push	r29
    1ce0:	cd b7       	in	r28, 0x3d	; 61
    1ce2:	de b7       	in	r29, 0x3e	; 62
    1ce4:	ca 1b       	sub	r28, r26
    1ce6:	db 0b       	sbc	r29, r27
    1ce8:	0f b6       	in	r0, 0x3f	; 63
    1cea:	f8 94       	cli
    1cec:	de bf       	out	0x3e, r29	; 62
    1cee:	0f be       	out	0x3f, r0	; 63
    1cf0:	cd bf       	out	0x3d, r28	; 61
    1cf2:	09 94       	ijmp

00001cf4 <__epilogue_restores__>:
    1cf4:	2a 88       	ldd	r2, Y+18	; 0x12
    1cf6:	39 88       	ldd	r3, Y+17	; 0x11
    1cf8:	48 88       	ldd	r4, Y+16	; 0x10
    1cfa:	5f 84       	ldd	r5, Y+15	; 0x0f
    1cfc:	6e 84       	ldd	r6, Y+14	; 0x0e
    1cfe:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d00:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d02:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d04:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d06:	b9 84       	ldd	r11, Y+9	; 0x09
    1d08:	c8 84       	ldd	r12, Y+8	; 0x08
    1d0a:	df 80       	ldd	r13, Y+7	; 0x07
    1d0c:	ee 80       	ldd	r14, Y+6	; 0x06
    1d0e:	fd 80       	ldd	r15, Y+5	; 0x05
    1d10:	0c 81       	ldd	r16, Y+4	; 0x04
    1d12:	1b 81       	ldd	r17, Y+3	; 0x03
    1d14:	aa 81       	ldd	r26, Y+2	; 0x02
    1d16:	b9 81       	ldd	r27, Y+1	; 0x01
    1d18:	ce 0f       	add	r28, r30
    1d1a:	d1 1d       	adc	r29, r1
    1d1c:	0f b6       	in	r0, 0x3f	; 63
    1d1e:	f8 94       	cli
    1d20:	de bf       	out	0x3e, r29	; 62
    1d22:	0f be       	out	0x3f, r0	; 63
    1d24:	cd bf       	out	0x3d, r28	; 61
    1d26:	ed 01       	movw	r28, r26
    1d28:	08 95       	ret

00001d2a <_exit>:
    1d2a:	f8 94       	cli

00001d2c <__stop_program>:
    1d2c:	ff cf       	rjmp	.-2      	; 0x1d2c <__stop_program>
