

================================================================
== Vitis HLS Report for 'filter_kernel'
================================================================
* Date:           Mon Mar 24 04:06:39 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 55 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 17 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 56 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [filter.cpp:138]   --->   Operation 57 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i32 %kernel, i64 0, i64 0"   --->   Operation 58 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%line_buffer = alloca i64 1" [filter.cpp:109]   --->   Operation 59 'alloca' 'line_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%line_buffer_1 = alloca i64 1" [filter.cpp:109]   --->   Operation 60 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%line_buffer_2 = alloca i64 1" [filter.cpp:109]   --->   Operation 61 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%line_buffer_3 = alloca i64 1" [filter.cpp:109]   --->   Operation 62 'alloca' 'line_buffer_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%line_buffer_4 = alloca i64 1" [filter.cpp:109]   --->   Operation 63 'alloca' 'line_buffer_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%line_buffer_5 = alloca i64 1" [filter.cpp:109]   --->   Operation 64 'alloca' 'line_buffer_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%line_buffer_6 = alloca i64 1" [filter.cpp:109]   --->   Operation 65 'alloca' 'line_buffer_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%line_buffer_7 = alloca i64 1" [filter.cpp:109]   --->   Operation 66 'alloca' 'line_buffer_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%line_buffer_8 = alloca i64 1" [filter.cpp:109]   --->   Operation 67 'alloca' 'line_buffer_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_2, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_21, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_22, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%kernel_load = load i4 %kernel_addr"   --->   Operation 71 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln138 = store i31 0, i31 %row" [filter.cpp:138]   --->   Operation 72 'store' 'store_ln138' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %phi_urem"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.81>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr i32 %kernel, i64 0, i64 1"   --->   Operation 74 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (4.81ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_2, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 4.81> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 76 [1/2] (4.81ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_21, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 4.81> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 77 [1/2] (4.81ns)   --->   "%call_ln0 = call void @filter_kernel_Pipeline_VITIS_LOOP_119_22, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 4.81> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 78 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load = load i4 %kernel_addr"   --->   Operation 78 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 79 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i4 %kernel_addr_1"   --->   Operation 79 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i32 %kernel, i64 0, i64 2"   --->   Operation 80 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_1 = load i4 %kernel_addr_1"   --->   Operation 81 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 82 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i4 %kernel_addr_2"   --->   Operation 82 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i32 %kernel, i64 0, i64 3"   --->   Operation 83 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_2 = load i4 %kernel_addr_2"   --->   Operation 84 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 85 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i4 %kernel_addr_3"   --->   Operation 85 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i32 %kernel, i64 0, i64 4"   --->   Operation 86 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_3 = load i4 %kernel_addr_3"   --->   Operation 87 'load' 'kernel_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 88 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i4 %kernel_addr_4"   --->   Operation 88 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i32 %kernel, i64 0, i64 5"   --->   Operation 89 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_4 = load i4 %kernel_addr_4"   --->   Operation 90 'load' 'kernel_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 91 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i4 %kernel_addr_5"   --->   Operation 91 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i32 %kernel, i64 0, i64 6"   --->   Operation 92 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_5 = load i4 %kernel_addr_5"   --->   Operation 93 'load' 'kernel_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 94 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i4 %kernel_addr_6"   --->   Operation 94 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i32 %kernel, i64 0, i64 7"   --->   Operation 95 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_6 = load i4 %kernel_addr_6"   --->   Operation 96 'load' 'kernel_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 97 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i4 %kernel_addr_7"   --->   Operation 97 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 98 [2/2] (1.00ns)   --->   "%kernel_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_factor"   --->   Operation 98 'read' 'kernel_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 99 [2/2] (1.00ns)   --->   "%image_height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_height"   --->   Operation 99 'read' 'image_height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 100 [2/2] (1.00ns)   --->   "%image_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_width"   --->   Operation 100 'read' 'image_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i32 %kernel, i64 0, i64 8"   --->   Operation 101 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_7 = load i4 %kernel_addr_7"   --->   Operation 102 'load' 'kernel_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 103 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i4 %kernel_addr_8"   --->   Operation 103 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 104 [1/2] (1.00ns)   --->   "%kernel_factor_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_factor"   --->   Operation 104 'read' 'kernel_factor_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 105 [1/2] (1.00ns)   --->   "%image_height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_height"   --->   Operation 105 'read' 'image_height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 106 [1/2] (1.00ns)   --->   "%image_width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_width"   --->   Operation 106 'read' 'image_width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 107 [1/2] ( I:2.32ns O:2.32ns )   --->   "%kernel_load_8 = load i4 %kernel_addr_8"   --->   Operation 107 'load' 'kernel_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 108 [6/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %kernel_factor_read"   --->   Operation 108 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 109 [6/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %kernel_load"   --->   Operation 109 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 110 [6/6] (6.41ns)   --->   "%conv17_i_s = sitofp i32 %kernel_load_1"   --->   Operation 110 'sitofp' 'conv17_i_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 111 [6/6] (6.41ns)   --->   "%conv17_i_3 = sitofp i32 %kernel_load_2"   --->   Operation 111 'sitofp' 'conv17_i_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 112 [6/6] (6.41ns)   --->   "%conv17_i_1 = sitofp i32 %kernel_load_3"   --->   Operation 112 'sitofp' 'conv17_i_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 113 [6/6] (6.41ns)   --->   "%conv17_i_1_1 = sitofp i32 %kernel_load_4"   --->   Operation 113 'sitofp' 'conv17_i_1_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 114 [6/6] (6.41ns)   --->   "%conv17_i_1_2 = sitofp i32 %kernel_load_5"   --->   Operation 114 'sitofp' 'conv17_i_1_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 115 [6/6] (6.41ns)   --->   "%conv17_i_2 = sitofp i32 %kernel_load_6"   --->   Operation 115 'sitofp' 'conv17_i_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 116 [6/6] (6.41ns)   --->   "%conv17_i_2_1 = sitofp i32 %kernel_load_7"   --->   Operation 116 'sitofp' 'conv17_i_2_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 117 [6/6] (6.41ns)   --->   "%conv17_i_2_2 = sitofp i32 %kernel_load_8"   --->   Operation 117 'sitofp' 'conv17_i_2_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 118 [5/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %kernel_factor_read"   --->   Operation 118 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 119 [5/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %kernel_load"   --->   Operation 119 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 120 [5/6] (6.41ns)   --->   "%conv17_i_s = sitofp i32 %kernel_load_1"   --->   Operation 120 'sitofp' 'conv17_i_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 121 [5/6] (6.41ns)   --->   "%conv17_i_3 = sitofp i32 %kernel_load_2"   --->   Operation 121 'sitofp' 'conv17_i_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 122 [5/6] (6.41ns)   --->   "%conv17_i_1 = sitofp i32 %kernel_load_3"   --->   Operation 122 'sitofp' 'conv17_i_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 123 [5/6] (6.41ns)   --->   "%conv17_i_1_1 = sitofp i32 %kernel_load_4"   --->   Operation 123 'sitofp' 'conv17_i_1_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 124 [5/6] (6.41ns)   --->   "%conv17_i_1_2 = sitofp i32 %kernel_load_5"   --->   Operation 124 'sitofp' 'conv17_i_1_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 125 [5/6] (6.41ns)   --->   "%conv17_i_2 = sitofp i32 %kernel_load_6"   --->   Operation 125 'sitofp' 'conv17_i_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 126 [5/6] (6.41ns)   --->   "%conv17_i_2_1 = sitofp i32 %kernel_load_7"   --->   Operation 126 'sitofp' 'conv17_i_2_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 127 [5/6] (6.41ns)   --->   "%conv17_i_2_2 = sitofp i32 %kernel_load_8"   --->   Operation 127 'sitofp' 'conv17_i_2_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 128 [4/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %kernel_factor_read"   --->   Operation 128 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 129 [4/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %kernel_load"   --->   Operation 129 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 130 [4/6] (6.41ns)   --->   "%conv17_i_s = sitofp i32 %kernel_load_1"   --->   Operation 130 'sitofp' 'conv17_i_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 131 [4/6] (6.41ns)   --->   "%conv17_i_3 = sitofp i32 %kernel_load_2"   --->   Operation 131 'sitofp' 'conv17_i_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 132 [4/6] (6.41ns)   --->   "%conv17_i_1 = sitofp i32 %kernel_load_3"   --->   Operation 132 'sitofp' 'conv17_i_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 133 [4/6] (6.41ns)   --->   "%conv17_i_1_1 = sitofp i32 %kernel_load_4"   --->   Operation 133 'sitofp' 'conv17_i_1_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 134 [4/6] (6.41ns)   --->   "%conv17_i_1_2 = sitofp i32 %kernel_load_5"   --->   Operation 134 'sitofp' 'conv17_i_1_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 135 [4/6] (6.41ns)   --->   "%conv17_i_2 = sitofp i32 %kernel_load_6"   --->   Operation 135 'sitofp' 'conv17_i_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 136 [4/6] (6.41ns)   --->   "%conv17_i_2_1 = sitofp i32 %kernel_load_7"   --->   Operation 136 'sitofp' 'conv17_i_2_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 137 [4/6] (6.41ns)   --->   "%conv17_i_2_2 = sitofp i32 %kernel_load_8"   --->   Operation 137 'sitofp' 'conv17_i_2_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 138 [3/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %kernel_factor_read"   --->   Operation 138 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 139 [3/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %kernel_load"   --->   Operation 139 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 140 [3/6] (6.41ns)   --->   "%conv17_i_s = sitofp i32 %kernel_load_1"   --->   Operation 140 'sitofp' 'conv17_i_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 141 [3/6] (6.41ns)   --->   "%conv17_i_3 = sitofp i32 %kernel_load_2"   --->   Operation 141 'sitofp' 'conv17_i_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 142 [3/6] (6.41ns)   --->   "%conv17_i_1 = sitofp i32 %kernel_load_3"   --->   Operation 142 'sitofp' 'conv17_i_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 143 [3/6] (6.41ns)   --->   "%conv17_i_1_1 = sitofp i32 %kernel_load_4"   --->   Operation 143 'sitofp' 'conv17_i_1_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 144 [3/6] (6.41ns)   --->   "%conv17_i_1_2 = sitofp i32 %kernel_load_5"   --->   Operation 144 'sitofp' 'conv17_i_1_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 145 [3/6] (6.41ns)   --->   "%conv17_i_2 = sitofp i32 %kernel_load_6"   --->   Operation 145 'sitofp' 'conv17_i_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 146 [3/6] (6.41ns)   --->   "%conv17_i_2_1 = sitofp i32 %kernel_load_7"   --->   Operation 146 'sitofp' 'conv17_i_2_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 147 [3/6] (6.41ns)   --->   "%conv17_i_2_2 = sitofp i32 %kernel_load_8"   --->   Operation 147 'sitofp' 'conv17_i_2_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 148 [2/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %kernel_factor_read"   --->   Operation 148 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 149 [2/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %kernel_load"   --->   Operation 149 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 150 [2/6] (6.41ns)   --->   "%conv17_i_s = sitofp i32 %kernel_load_1"   --->   Operation 150 'sitofp' 'conv17_i_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 151 [2/6] (6.41ns)   --->   "%conv17_i_3 = sitofp i32 %kernel_load_2"   --->   Operation 151 'sitofp' 'conv17_i_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 152 [2/6] (6.41ns)   --->   "%conv17_i_1 = sitofp i32 %kernel_load_3"   --->   Operation 152 'sitofp' 'conv17_i_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 153 [2/6] (6.41ns)   --->   "%conv17_i_1_1 = sitofp i32 %kernel_load_4"   --->   Operation 153 'sitofp' 'conv17_i_1_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 154 [2/6] (6.41ns)   --->   "%conv17_i_1_2 = sitofp i32 %kernel_load_5"   --->   Operation 154 'sitofp' 'conv17_i_1_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 155 [2/6] (6.41ns)   --->   "%conv17_i_2 = sitofp i32 %kernel_load_6"   --->   Operation 155 'sitofp' 'conv17_i_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 156 [2/6] (6.41ns)   --->   "%conv17_i_2_1 = sitofp i32 %kernel_load_7"   --->   Operation 156 'sitofp' 'conv17_i_2_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 157 [2/6] (6.41ns)   --->   "%conv17_i_2_2 = sitofp i32 %kernel_load_8"   --->   Operation 157 'sitofp' 'conv17_i_2_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%spectopmodule_ln84 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filter.cpp:84]   --->   Operation 158 'spectopmodule' 'spectopmodule_ln84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_width"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_width, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_width, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_height"   --->   Operation 162 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_height, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_height, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_factor"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_factor, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_factor, void @empty_4, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_8, i32 0, i32 0, void @empty_3, i32 1, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %kernel, i64 666, i64 207, i64 1"   --->   Operation 170 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, void @empty_9, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln119 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_10" [filter.cpp:119]   --->   Operation 183 'specaxissidechannel' 'specaxissidechannel_ln119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln119 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_11" [filter.cpp:119]   --->   Operation 184 'specaxissidechannel' 'specaxissidechannel_ln119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (2.55ns)   --->   "%sub14_i = add i32 %image_height_read, i32 4294967295"   --->   Operation 185 'add' 'sub14_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sub14_i"   --->   Operation 186 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (2.55ns)   --->   "%sub23_i = add i32 %image_width_read, i32 4294967295"   --->   Operation 187 'add' 'sub23_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%empty_27 = trunc i32 %sub23_i"   --->   Operation 188 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [1/6] (6.41ns)   --->   "%conv18_i = sitofp i32 %kernel_factor_read"   --->   Operation 189 'sitofp' 'conv18_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 190 [1/6] (6.41ns)   --->   "%conv17_i = sitofp i32 %kernel_load"   --->   Operation 190 'sitofp' 'conv17_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 191 [1/6] (6.41ns)   --->   "%conv17_i_s = sitofp i32 %kernel_load_1"   --->   Operation 191 'sitofp' 'conv17_i_s' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 192 [1/6] (6.41ns)   --->   "%conv17_i_3 = sitofp i32 %kernel_load_2"   --->   Operation 192 'sitofp' 'conv17_i_3' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 193 [1/6] (6.41ns)   --->   "%conv17_i_1 = sitofp i32 %kernel_load_3"   --->   Operation 193 'sitofp' 'conv17_i_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 194 [1/6] (6.41ns)   --->   "%conv17_i_1_1 = sitofp i32 %kernel_load_4"   --->   Operation 194 'sitofp' 'conv17_i_1_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 195 [1/6] (6.41ns)   --->   "%conv17_i_1_2 = sitofp i32 %kernel_load_5"   --->   Operation 195 'sitofp' 'conv17_i_1_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 196 [1/6] (6.41ns)   --->   "%conv17_i_2 = sitofp i32 %kernel_load_6"   --->   Operation 196 'sitofp' 'conv17_i_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 197 [1/6] (6.41ns)   --->   "%conv17_i_2_1 = sitofp i32 %kernel_load_7"   --->   Operation 197 'sitofp' 'conv17_i_2_1' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 198 [1/6] (6.41ns)   --->   "%conv17_i_2_2 = sitofp i32 %kernel_load_8"   --->   Operation 198 'sitofp' 'conv17_i_2_2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln138 = br void %VITIS_LOOP_139_8" [filter.cpp:138]   --->   Operation 199 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.65>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%row_1 = load i31 %row" [filter.cpp:138]   --->   Operation 200 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i31 %row_1" [filter.cpp:138]   --->   Operation 201 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (2.55ns)   --->   "%icmp_ln138 = icmp_slt  i32 %zext_ln138, i32 %image_height_read" [filter.cpp:138]   --->   Operation 202 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/1] (2.52ns)   --->   "%row_2 = add i31 %row_1, i31 1" [filter.cpp:138]   --->   Operation 203 'add' 'row_2' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.end70.loopexit, void %VITIS_LOOP_139_8.split" [filter.cpp:138]   --->   Operation 204 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (2.55ns)   --->   "%cmp62 = icmp_eq  i32 %zext_ln138, i32 %sub14_i" [filter.cpp:138]   --->   Operation 205 'icmp' 'cmp62' <Predicate = (icmp_ln138)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%src_row_4_cast = zext i31 %row_2" [filter.cpp:138]   --->   Operation 206 'zext' 'src_row_4_cast' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (2.52ns)   --->   "%src_row = add i32 %zext_ln138, i32 4294967295" [filter.cpp:138]   --->   Operation 207 'add' 'src_row' <Predicate = (icmp_ln138)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %src_row, i32 31" [filter.cpp:138]   --->   Operation 208 'bitselect' 'tmp' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_17 : Operation 209 [36/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 209 'urem' 'sub_i_op' <Predicate = (icmp_ln138)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (2.55ns)   --->   "%slt = icmp_slt  i32 %src_row_4_cast, i32 %image_height_read" [filter.cpp:138]   --->   Operation 210 'icmp' 'slt' <Predicate = (icmp_ln138)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node src_row_3)   --->   "%rev = xor i1 %slt, i1 1" [filter.cpp:138]   --->   Operation 211 'xor' 'rev' <Predicate = (icmp_ln138)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%src_row_3 = select i1 %rev, i31 %empty, i31 %row_2" [filter.cpp:138]   --->   Operation 212 'select' 'src_row_3' <Predicate = (icmp_ln138)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 213 [1/1] (1.58ns)   --->   "%store_ln138 = store i31 %row_2, i31 %row" [filter.cpp:138]   --->   Operation 213 'store' 'store_ln138' <Predicate = (icmp_ln138)> <Delay = 1.58>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 214 [35/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 214 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [35/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 215 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 216 [34/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 216 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 217 [34/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 217 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 218 [33/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 218 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [33/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 219 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 220 [32/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 220 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 221 [32/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 221 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 222 [31/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 222 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [31/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 223 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 224 [30/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 224 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [30/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 225 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 226 [29/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 226 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [29/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 227 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 228 [28/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 228 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 229 [28/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 229 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 230 [27/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 230 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 231 [27/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 231 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 232 [26/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 232 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 233 [26/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 233 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 234 [25/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 234 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 235 [25/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 235 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 236 [24/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 236 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 237 [24/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 237 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 238 [23/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 238 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [23/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 239 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 240 [22/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 240 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 241 [22/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 241 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 242 [21/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 242 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 243 [21/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 243 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 244 [20/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 244 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 245 [20/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 245 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 246 [19/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 246 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 247 [19/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 247 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 248 [18/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 248 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 249 [18/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 249 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 250 [17/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 250 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 251 [17/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 251 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 252 [16/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 252 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 253 [16/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 253 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 254 [15/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 254 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 255 [15/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 255 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 256 [14/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 256 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 257 [14/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 257 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 258 [13/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 258 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [13/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 259 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 260 [12/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 260 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 261 [12/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 261 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 262 [11/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 262 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 263 [11/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 263 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 264 [10/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 264 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 265 [10/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 265 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 266 [9/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 266 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 267 [9/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 267 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.13>
ST_45 : Operation 268 [8/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 268 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 269 [8/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 269 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.13>
ST_46 : Operation 270 [7/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 270 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 271 [7/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 271 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.13>
ST_47 : Operation 272 [6/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 272 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 273 [6/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 273 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.13>
ST_48 : Operation 274 [5/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 274 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 275 [5/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 275 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.13>
ST_49 : Operation 276 [4/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 276 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 277 [4/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 277 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.13>
ST_50 : Operation 278 [3/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 278 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 279 [3/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 279 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.13>
ST_51 : Operation 280 [2/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 280 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 281 [2/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 281 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.12>
ST_52 : Operation 282 [1/36] (4.13ns)   --->   "%sub_i_op = urem i32 %src_row, i32 3" [filter.cpp:138]   --->   Operation 282 'urem' 'sub_i_op' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 283 [1/1] (0.00ns)   --->   "%empty_28 = trunc i2 %sub_i_op" [filter.cpp:138]   --->   Operation 283 'trunc' 'empty_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_52 : Operation 284 [1/1] (0.99ns)   --->   "%empty_29 = select i1 %tmp, i2 0, i2 %empty_28" [filter.cpp:138]   --->   Operation 284 'select' 'empty_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 285 [1/35] (4.11ns)   --->   "%buffer_row = urem i31 %src_row_3, i31 3" [filter.cpp:138]   --->   Operation 285 'urem' 'buffer_row' <Predicate = true> <Delay = 4.11> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 34> <II = 2> <Delay = 4.11> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.84>
ST_53 : Operation 286 [1/1] (0.00ns)   --->   "%phi_urem_load = load i31 %phi_urem" [filter.cpp:138]   --->   Operation 286 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i31 %phi_urem_load" [filter.cpp:138]   --->   Operation 287 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 288 [1/1] (0.00ns)   --->   "%empty_30 = trunc i2 %buffer_row" [filter.cpp:138]   --->   Operation 288 'trunc' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 289 [2/2] (4.14ns)   --->   "%call_ln138 = call void @filter_kernel_Pipeline_VITIS_LOOP_139_8, i32 %image_width_read, i2 %empty_29, i32 %conv17_i, i32 %conv18_i, i32 %conv17_i_s, i32 %conv17_i_3, i32 %conv17_i_1, i32 %conv17_i_1_1, i32 %conv17_i_1_2, i32 %conv17_i_2, i32 %conv17_i_2_1, i32 %conv17_i_2_2, i32 %sub23_i, i1 %cmp62, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i11 %empty_27, i2 %trunc_ln138, i2 %empty_30" [filter.cpp:138]   --->   Operation 289 'call' 'call_ln138' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core
ST_53 : Operation 290 [1/1] (2.52ns)   --->   "%add_ln138_1 = add i31 %phi_urem_load, i31 1" [filter.cpp:138]   --->   Operation 290 'add' 'add_ln138_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 291 [1/1] (2.52ns)   --->   "%icmp_ln138_1 = icmp_eq  i31 %phi_urem_load, i31 2" [filter.cpp:138]   --->   Operation 291 'icmp' 'icmp_ln138_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 292 [1/1] (0.73ns)   --->   "%select_ln138 = select i1 %icmp_ln138_1, i31 0, i31 %add_ln138_1" [filter.cpp:138]   --->   Operation 292 'select' 'select_ln138' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 293 [1/1] (1.58ns)   --->   "%store_ln138 = store i31 %select_ln138, i31 %phi_urem" [filter.cpp:138]   --->   Operation 293 'store' 'store_ln138' <Predicate = true> <Delay = 1.58>

State 54 <SV = 53> <Delay = 4.45>
ST_54 : Operation 294 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filter.cpp:138]   --->   Operation 294 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 295 [1/2] (4.45ns)   --->   "%call_ln138 = call void @filter_kernel_Pipeline_VITIS_LOOP_139_8, i32 %image_width_read, i2 %empty_29, i32 %conv17_i, i32 %conv18_i, i32 %conv17_i_s, i32 %conv17_i_3, i32 %conv17_i_1, i32 %conv17_i_1_1, i32 %conv17_i_1_2, i32 %conv17_i_2, i32 %conv17_i_2_1, i32 %conv17_i_2_2, i32 %sub23_i, i1 %cmp62, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i8 %line_buffer_8, i8 %line_buffer_7, i8 %line_buffer_6, i8 %line_buffer_5, i8 %line_buffer_4, i8 %line_buffer_3, i8 %line_buffer_2, i8 %line_buffer_1, i8 %line_buffer, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i11 %empty_27, i2 %trunc_ln138, i2 %empty_30" [filter.cpp:138]   --->   Operation 295 'call' 'call_ln138' <Predicate = true> <Delay = 4.45> <CoreType = "Generic">   --->   Generic Core
ST_54 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln138 = br void %VITIS_LOOP_139_8" [filter.cpp:138]   --->   Operation 296 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 0.00>
ST_55 : Operation 297 [1/1] (0.00ns)   --->   "%ret_ln158 = ret" [filter.cpp:158]   --->   Operation 297 'ret' 'ret_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('kernel_addr') [18]  (0.000 ns)
	'load' operation 32 bit ('kernel_load') on array 'kernel' [71]  (2.322 ns)

 <State 2>: 4.815ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'filter_kernel_Pipeline_VITIS_LOOP_119_2' [63]  (4.815 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_1') on array 'kernel' [73]  (2.322 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_2') on array 'kernel' [75]  (2.322 ns)

 <State 5>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_3') on array 'kernel' [77]  (2.322 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_4') on array 'kernel' [79]  (2.322 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_5') on array 'kernel' [81]  (2.322 ns)

 <State 8>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_6') on array 'kernel' [83]  (2.322 ns)

 <State 9>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_7') on array 'kernel' [85]  (2.322 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('kernel_load_8') on array 'kernel' [87]  (2.322 ns)

 <State 11>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv18_i') [70]  (6.413 ns)

 <State 12>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv18_i') [70]  (6.413 ns)

 <State 13>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv18_i') [70]  (6.413 ns)

 <State 14>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv18_i') [70]  (6.413 ns)

 <State 15>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv18_i') [70]  (6.413 ns)

 <State 16>: 6.413ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('conv18_i') [70]  (6.413 ns)

 <State 17>: 6.657ns
The critical path consists of the following:
	'load' operation 31 bit ('row', filter.cpp:138) on local variable 'row', filter.cpp:138 [93]  (0.000 ns)
	'add' operation 32 bit ('src_row', filter.cpp:138) [104]  (2.522 ns)
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 18>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 19>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 20>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 21>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 22>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 23>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 24>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 25>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 26>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 27>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 28>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 29>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 30>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 31>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 32>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 33>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 34>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 35>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 36>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 37>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 38>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 39>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 40>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 41>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 42>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 43>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 44>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 45>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 46>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 47>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 48>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 49>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 50>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 51>: 4.135ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)

 <State 52>: 5.128ns
The critical path consists of the following:
	'urem' operation 2 bit ('sub_i_op', filter.cpp:138) [106]  (4.135 ns)
	'select' operation 2 bit ('empty_29', filter.cpp:138) [108]  (0.993 ns)

 <State 53>: 4.844ns
The critical path consists of the following:
	'load' operation 31 bit ('phi_urem_load', filter.cpp:138) on local variable 'phi_urem' [99]  (0.000 ns)
	'add' operation 31 bit ('add_ln138_1', filter.cpp:138) [115]  (2.522 ns)
	'select' operation 31 bit ('select_ln138', filter.cpp:138) [117]  (0.733 ns)
	'store' operation 0 bit ('store_ln138', filter.cpp:138) of variable 'select_ln138', filter.cpp:138 on local variable 'phi_urem' [119]  (1.588 ns)

 <State 54>: 4.453ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln138', filter.cpp:138) to 'filter_kernel_Pipeline_VITIS_LOOP_139_8' [114]  (4.453 ns)

 <State 55>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
