-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_3_ROM_AUTeOg is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101010001010111111011011100", 1 => "00111101000110011001011111010110", 2 => "10111100101010100010000000011010", 3 => "00111101100101111110101111111100", 
    4 => "00111101100000110010111101001011", 5 => "00111101101000100101101101111010", 6 => "10111011000101010110111101010111", 7 => "00111101100110100010001010001000", 
    8 => "00111101101110000011001100111001", 9 => "10111101011000110111011001000001", 10 => "00111100111010000001000100100001", 11 => "00111101100110000100001111100000", 
    12 => "00111101000001100111110111100101", 13 => "00111101000001011110001000000010", 14 => "10111101000110000010010011011001", 15 => "10111100101000110001110110101101", 
    16 => "10111101100001001101010010100101", 17 => "00111101110101011101001000101110", 18 => "10111011010100100111011111001000", 19 => "00111101000110001110110100101101", 
    20 => "00111100101001011100101001001101", 21 => "10111101100011110010111100010010", 22 => "00111101001110111000100110100110", 23 => "10111101010101100010001100000101", 
    24 => "00111101110011010111011000000101", 25 => "00111101001101010101111101001000", 26 => "10111100100111101101110000010101", 27 => "10111101101000111010100111011010", 
    28 => "10111100101110011001100001011010", 29 => "10111101011100100101010010111110", 30 => "00111101011001001100011110001001", 31 => "10111100100010100111110110011011", 
    32 => "10111100101001010101100001001110", 33 => "10111101101010011101100010001001", 34 => "10111101000011001011001110111110", 35 => "00111101000101100001000111011010", 
    36 => "00111101001111000001111101011010", 37 => "10111100101001111110110001101101", 38 => "10111100100010111011000011110111", 39 => "10111100011101100101111001100111", 
    40 => "10111101100010111001111010010101", 41 => "10111011001111101110001101001111", 42 => "00111101000111101001000011101000", 43 => "00111101011000101011010011011100", 
    44 => "00111100111001001011100110111011", 45 => "10111100011001010001111101111110", 46 => "10111101000111011110001111001101", 47 => "00111100101000001101011001011001", 
    48 => "00111101001001000101011101010010", 49 => "00111100010110110110000000011111", 50 => "10111101111001110011110001010110", 51 => "00111100001010110110100010000110", 
    52 => "00111101101111001000001011100001", 53 => "10111101101011000011110111111000", 54 => "10111101000000111001101111011111", 55 => "10111101100110000010101110010000", 
    56 => "10111101010100101111100100101000", 57 => "00111101010000011110110101101101", 58 => "10111100101111101100101010000010", 59 => "10111100111101111100100111000100", 
    60 => "10111101111100011001100101110100", 61 => "00111011101100000001101111011011", 62 => "10111101100101001101000010110110", 63 => "00111101010110000010110110111000", 
    64 => "10111100111011001011110000000110", 65 => "00111100010010110101010110011110", 66 => "10111110001001111100000010111011", 67 => "00111100001000111111110110011001", 
    68 => "00111101110111011111001000011011", 69 => "10111101000010010100001100101101", 70 => "10111101111100100001111011001011", 71 => "10111100101001001100001011000000", 
    72 => "10111101110001001111101001010111", 73 => "00111101010010001111001010001011", 74 => "10111101010010110001111111001100", 75 => "10111101011111101010011111000111", 
    76 => "10111101001111010010010111100111", 77 => "10111101110011001100111000101001", 78 => "00111101101110110010011001011100", 79 => "00111101010111110110001100001000", 
    80 => "00111100111010101010000110010000", 81 => "00111100101101001000000111010011", 82 => "10111101100101001101001000111110", 83 => "00111101111010011101111110111010", 
    84 => "10111101100011000001101001000001", 85 => "10111101001100101010111011111000", 86 => "00111100100101000000010100001100", 87 => "10111101000100110100101011011101", 
    88 => "10111101100001011111011101000001", 89 => "10111101001000000010000110011011", 90 => "00111100110110101101111100010110", 91 => "10111101010110101100101100000100", 
    92 => "10111101101000010010001001100101", 93 => "10111100100100010001010111100111", 94 => "10111101001101111110101101011111", 95 => "10111101010100011001010100100100", 
    96 => "00111101110010001110101101101101", 97 => "10111101010001011110101011100110", 98 => "10111101011101111000100101000010", 99 => "00111101111100111101110101101000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

