
---------- Begin Simulation Statistics ----------
final_tick                                  108241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55449                       # Simulator instruction rate (inst/s)
host_mem_usage                                2211552                       # Number of bytes of host memory used
host_op_rate                                   110013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.59                       # Real time elapsed on the host
host_tick_rate                              181982000                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       32964                       # Number of instructions simulated
sim_ops                                         65429                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000108                       # Number of seconds simulated
sim_ticks                                   108241000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     20129                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    14747                       # number of cc regfile writes
system.cpu.committedInsts                       32964                       # Number of Instructions Simulated
system.cpu.committedOps                         65429                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.283643                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.283643                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     99822                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    37588                       # number of floating regfile writes
system.cpu.idleCycles                           39800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  488                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4173                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.667098                       # Inst execution rate
system.cpu.iew.exec_refs                         5032                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2035                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1162                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2466                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2213                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               73686                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2997                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               160                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 72208                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2795                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    481                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2922                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          432                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             56                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     91430                       # num instructions consuming a value
system.cpu.iew.wb_count                         70804                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649524                       # average fanout of values written-back
system.cpu.iew.wb_producers                     59386                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.654127                       # insts written-back per cycle
system.cpu.iew.wb_sent                          70931                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    43532                       # number of integer regfile reads
system.cpu.int_regfile_writes                   26604                       # number of integer regfile writes
system.cpu.ipc                               0.304540                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.304540                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               597      0.82%      0.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 41524     57.38%     58.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.01%     58.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.03%     58.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 138      0.19%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                24590     33.98%     92.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     92.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.15%     92.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     92.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.06%     92.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 252      0.35%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     92.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2855      3.95%     96.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1563      2.16%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             181      0.25%     99.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            488      0.67%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  72368                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   42372                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               80645                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        38130                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              38295                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        4230                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.058451                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      90      2.13%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   4096     96.83%     98.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.21%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.05%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     17      0.40%     99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     6      0.14%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.12%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  33629                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             136811                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        32674                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             43656                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      73684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     72368                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                48                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         68442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.057362                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.435506                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               53493     78.16%     78.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3183      4.65%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2064      3.02%     85.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1098      1.60%     87.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 969      1.42%     88.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 677      0.99%     89.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 429      0.63%     90.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 304      0.44%     90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6225      9.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           68442                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.668576                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                13                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2466                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2213                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   14336                       # number of misc regfile reads
system.cpu.numCycles                           108242                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1550                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                    5006                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4142                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               632                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3273                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    3000                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.659028                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     210                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct         2880                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong          455                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect           80                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            3                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           42                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect         2894                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong           12                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            2                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           17                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong          285                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            8                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit           11                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1           32                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2           33                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3           27                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            4                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10            1                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0           89                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            7                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            1                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts            8225                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               454                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples        67126                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.974719                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.439159                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           55114     82.11%     82.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            2187      3.26%     85.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1200      1.79%     87.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             844      1.26%     88.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             605      0.90%     89.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             347      0.52%     89.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             148      0.22%     90.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             181      0.27%     90.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8            6500      9.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total        67126                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                32964                       # Number of instructions committed
system.cpu.commit.opsCommitted                  65429                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3180                       # Number of memory references committed
system.cpu.commit.loads                          1549                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       3780                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      38077                       # Number of committed floating point instructions.
system.cpu.commit.integer                       27776                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          285      0.44%      0.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        36829     56.29%     56.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            6      0.01%     56.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.03%     56.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          137      0.21%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     56.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        24578     37.56%     94.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     94.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.15%     94.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     94.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.07%     94.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          251      0.38%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1487      2.27%     97.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1165      1.78%     99.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           62      0.09%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.71%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        65429                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples          6500                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    48520                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                  9270                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      9830                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   341                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    481                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 3166                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                  74046                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1081                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2341                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2036                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            68                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108241000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              50492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          38691                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        5006                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3214                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         16928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1392                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           267                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      1926                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   510                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples              68442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.112650                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.710275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                    58082     84.86%     84.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      171      0.25%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      230      0.34%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      236      0.34%     85.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      393      0.57%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      228      0.33%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                      232      0.34%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      251      0.37%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     8619     12.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total                68442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.046248                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.357449                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        1977                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            92                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    108241000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          88                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                     917                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    582                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    588                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    108241000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    481                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    48820                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4144                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            142                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                      9811                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  5044                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                  73893                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    279                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4614                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands               82664                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      184816                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                    47103                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     99893                       # Number of floating rename lookups
system.cpu.rename.committedMaps                 73386                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                     9272                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       5                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      2147                       # count of insts added to the skid buffer
system.cpu.rob.reads                           134124                       # The number of ROB reads
system.cpu.rob.writes                          148636                       # The number of ROB writes
system.cpu.thread_0.numInsts                    32964                       # Number of Instructions committed
system.cpu.thread_0.numOps                      65429                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples      1926.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2140.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000093674750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 8721                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 171                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4073                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1632                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4073                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1632                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     212                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1427                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.75                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.65                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    281                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     27                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    348                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1491                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1926                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     7                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   129                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1468                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1292                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1093                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      661                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      380                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      181                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       81                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       37                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       16                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      336.818182                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     306.315464                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-31               1      9.09%      9.09% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::96-127             1      9.09%     18.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-159            2     18.18%     36.36% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::160-191            1      9.09%     45.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-223            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::352-383            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::608-639            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-799            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::896-927            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.545455                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.522306                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.934199                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8     72.73%     72.73% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     27.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    13568                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   136913                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12298                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1264.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     113.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      108234000                       # Total gap between requests
system.mem_ctrl.avgGap                       18971.78                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       123264                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data        12096                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1354                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1138792139.762197256088                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 111750630.537411883473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 12509123.160355133936                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1926                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         2147                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1632                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     55696000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data     81773250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   2213051000                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     28917.96                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     38087.21                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   1356036.15                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       123136                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data        13649                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         136785                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       123136                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       123136                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12298                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12298                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1924                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         2147                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            4071                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1632                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1632                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst    1137609593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     126098244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1263707837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst   1137609593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total   1137609593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data    113616837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        113616837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst   1137609593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    239715080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1377324674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  3861                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  182                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           527                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           955                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           126                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           284                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4            28                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           356                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           127                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            44                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            94                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           45                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          163                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          393                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          250                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          401                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            26                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1            47                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             7                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3            57                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           45                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                 65075500                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               19305000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           137469250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 16854.57                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            35604.57                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 3087                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 172                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             79.95                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            94.51                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples          772                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   328.538860                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   187.911584                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   353.434701                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          276     35.75%     35.75% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          198     25.65%     61.40% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           72      9.33%     70.73% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           43      5.57%     76.30% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           19      2.46%     78.76% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           15      1.94%     80.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           11      1.42%     82.12% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           15      1.94%     84.07% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          123     15.93%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total          772                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 247104                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11648                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              2282.905738                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               107.611718                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    18.68                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                17.84                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.84                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                80.61                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    108241000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy          3748500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          1965810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy        17400180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         715140                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy     48579390                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy       655680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy       81055020                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    748.838425                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      1298500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF      3380000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    103562500                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1849260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           963930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        10167360                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         234900                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     46983960                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy      1999200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy       70188930                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    648.450495                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      4821750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF      3380000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    100039250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    108241000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4073                       # Transaction distribution
system.membus.trans_dist::ReadResp               4071                       # Transaction distribution
system.membus.trans_dist::WriteReq               1632                       # Transaction distribution
system.membus.trans_dist::WriteResp              1632                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port         3850                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total         3850                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         7558                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total         7558                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11408                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       123136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       123136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        25947                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total        25947                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  149083                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5705                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5705    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5705                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    108241000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7337000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10213750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              9.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6812500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
