Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 23:12:38 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              41 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             109 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                         |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                | reset_cond/M_reset_cond_in            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[0]_1[0] | reset_cond/Q[0]                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q[3]_i_1_n_0  | reset_cond/Q[0]                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_bit_ctr_d                     | reset_cond/Q[0]                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_ctr_d                         | reset_cond/Q[0]                       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                                                |                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_pixel_address_ctr_d           | reset_cond/Q[0]                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0_i_2_n_0      |                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/ram/mem_reg_128_255_0_0_i_1_n_0    |                                       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/ram/D_player_writer_pointer_d_0        | reset_cond/Q[0]                       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | game_data_path/ram_mode/driver/D_rst_ctr_d                     | reset_cond/Q[0]                       |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | btn_cond_left/sel                                              | btn_cond_left/sync/clear              |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | btn_cond_right/D_ctr_q_reg[11]_0                               | btn_cond_right/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | game_data_path/game_cu/E[0]                                    | reset_cond/Q[0]                       |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG |                                                                | reset_cond/Q[0]                       |               13 |             41 |         3.15 |
+----------------+----------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


