{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 01:03:47 2022 " "Info: Processing started: Thu Sep 15 01:03:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU_8 -c ALU_8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU_8 -c ALU_8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[0\] F\[3\] 13.332 ns Longest " "Info: Longest tpd from source pin \"S\[0\]\" to destination pin \"F\[3\]\" is 13.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns S\[0\] 1 PIN PIN_G14 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G14; Fanout = 8; PIN Node = 'S\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "ALU_8.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/ALU_8.bdf" { { 168 24 192 184 "S\[3..0\]" "" } { 144 272 312 160 "S\[0\]" "" } { 160 272 312 176 "S\[1\]" "" } { 176 272 312 192 "S\[2\]" "" } { 192 272 312 208 "S\[3\]" "" } { 432 272 312 448 "S\[0\]" "" } { 448 272 312 464 "S\[1\]" "" } { 464 272 312 480 "S\[2\]" "" } { 480 272 312 496 "S\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.339 ns) + CELL(0.438 ns) 6.607 ns 74181:inst\|43~0 2 COMB LCCOMB_X41_Y35_N12 3 " "Info: 2: + IC(5.339 ns) + CELL(0.438 ns) = 6.607 ns; Loc. = LCCOMB_X41_Y35_N12; Fanout = 3; COMB Node = '74181:inst\|43~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { S[0] 74181:inst|43~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.393 ns) 7.687 ns 74181:inst\|77~0 3 COMB LCCOMB_X42_Y35_N24 2 " "Info: 3: + IC(0.687 ns) + CELL(0.393 ns) = 7.687 ns; Loc. = LCCOMB_X42_Y35_N24; Fanout = 2; COMB Node = '74181:inst\|77~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { 74181:inst|43~0 74181:inst|77~0 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.271 ns) 8.223 ns 74181:inst\|77~1 4 COMB LCCOMB_X42_Y35_N18 1 " "Info: 4: + IC(0.265 ns) + CELL(0.271 ns) = 8.223 ns; Loc. = LCCOMB_X42_Y35_N18; Fanout = 1; COMB Node = '74181:inst\|77~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 74181:inst|77~0 74181:inst|77~1 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.621 ns 74181:inst\|77~3 5 COMB LCCOMB_X42_Y35_N30 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 8.621 ns; Loc. = LCCOMB_X42_Y35_N30; Fanout = 1; COMB Node = '74181:inst\|77~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { 74181:inst|77~1 74181:inst|77~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(2.642 ns) 13.332 ns F\[3\] 6 PIN PIN_D23 0 " "Info: 6: + IC(2.069 ns) + CELL(2.642 ns) = 13.332 ns; Loc. = PIN_D23; Fanout = 0; PIN Node = 'F\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { 74181:inst|77~3 F[3] } "NODE_NAME" } } { "ALU_8.bdf" "" { Schematic "G:/mywork/CPU_8/ALU_8/ALU_8.bdf" { { 344 552 728 360 "F\[7..0\]" "" } { 64 432 480 80 "F\[0\]" "" } { 80 432 472 96 "F\[1\]" "" } { 96 432 480 112 "F\[2\]" "" } { 112 432 480 128 "F\[3\]" "" } { 352 432 472 368 "F\[4\]" "" } { 368 432 472 384 "F\[5\]" "" } { 384 432 472 400 "F\[6\]" "" } { 400 432 472 416 "F\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.724 ns ( 35.43 % ) " "Info: Total cell delay = 4.724 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.608 ns ( 64.57 % ) " "Info: Total interconnect delay = 8.608 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.332 ns" { S[0] 74181:inst|43~0 74181:inst|77~0 74181:inst|77~1 74181:inst|77~3 F[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.332 ns" { S[0] {} S[0]~combout {} 74181:inst|43~0 {} 74181:inst|77~0 {} 74181:inst|77~1 {} 74181:inst|77~3 {} F[3] {} } { 0.000ns 0.000ns 5.339ns 0.687ns 0.265ns 0.248ns 2.069ns } { 0.000ns 0.830ns 0.438ns 0.393ns 0.271ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 01:03:47 2022 " "Info: Processing ended: Thu Sep 15 01:03:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
