$date
	Sun Oct 23 08:39:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#521524
b1000 !
1"
#521526
b1000 &
b1000 %
1$
#521527
0"
#521530
b100 &
b100 %
#521534
b10 &
b10 %
#521538
b1 &
b1 %
1#
#521542
b0 &
0#
b0 %
0$
#1501777
b1011 !
1"
#1501778
b1011 &
b1011 %
1$
#1501779
0"
#1501782
b100010 &
b100010 %
#1501786
b10001 &
b10001 %
#1501790
b110100 &
b110100 %
#1501794
b11010 &
b11010 %
#1501798
b1101 &
b1101 %
#1501802
b101000 &
b101000 %
#1501806
b10100 &
b10100 %
#1501810
b1010 &
b1010 %
#1501814
b101 &
b101 %
#1501818
b10000 &
b10000 %
#1501822
b1000 &
b1000 %
#1501826
b100 &
b100 %
#1501830
b10 &
b10 %
#1501834
b1 &
b1 %
1#
#1501838
b0 &
0#
b0 %
0$
#2479034
b10111 &
b10111 %
1$
b10111 !
1"
#2479035
0"
#2479038
b1000110 &
b1000110 %
#2479042
b100011 &
b100011 %
#2479046
b1101010 &
b1101010 %
#2479050
b110101 &
b110101 %
#2479054
b10100000 &
b10100000 %
#2479058
b1010000 &
b1010000 %
#2479062
b101000 &
b101000 %
#2479066
b10100 &
b10100 %
#2479070
b1010 &
b1010 %
#2479074
b101 &
b101 %
#2479078
b10000 &
b10000 %
#2479082
b1000 &
b1000 %
#2479086
b100 &
b100 %
#2479090
b10 &
b10 %
#2479094
b1 &
1#
b1 %
#2479098
b0 &
b0 %
0#
0$
#4500012
