{
  "processor": "GTE G65SC802",
  "manufacturer": "GTE Microcircuits",
  "year": 1985,
  "schema_version": "1.0",
  "source": "WDC 65C816 datasheet (second-source)",
  "base_architecture": "wdc65816",
  "base_timing_reference": "WDC W65C816S datasheet",
  "timing_notes": "GTE second-source of WDC 65C816 in 6502-compatible 40-pin DIP; identical ISA timing to W65C816",
  "instruction_count": 30,
  "instructions": [
    {"mnemonic": "ADC", "opcode": "0x69", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,V,Z,C", "notes": "Add with carry immediate"},
    {"mnemonic": "SBC", "opcode": "0xE9", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,V,Z,C", "notes": "Subtract with carry immediate"},
    {"mnemonic": "AND", "opcode": "0x29", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Logical AND immediate"},
    {"mnemonic": "ORA", "opcode": "0x09", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Logical OR immediate"},
    {"mnemonic": "EOR", "opcode": "0x49", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Exclusive OR immediate"},
    {"mnemonic": "INC", "opcode": "0x1A", "bytes": 1, "cycles": 2, "category": "alu", "addressing_mode": "accumulator", "flags_affected": "N,Z", "notes": "Increment accumulator"},
    {"mnemonic": "LDA", "opcode": "0xA5", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "direct_page", "flags_affected": "N,Z", "notes": "Load accumulator direct page"},
    {"mnemonic": "STA", "opcode": "0x85", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "direct_page", "flags_affected": "none", "notes": "Store accumulator direct page"},
    {"mnemonic": "LDX", "opcode": "0xA2", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "N,Z", "notes": "Load X register immediate"},
    {"mnemonic": "TAX", "opcode": "0xAA", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer A to X"},
    {"mnemonic": "TXA", "opcode": "0x8A", "bytes": 1, "cycles": 2, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Transfer X to A"},
    {"mnemonic": "LDA.ABS", "opcode": "0xAD", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "absolute", "flags_affected": "N,Z", "notes": "Load accumulator absolute"},
    {"mnemonic": "STA.ABS", "opcode": "0x8D", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Store accumulator absolute"},
    {"mnemonic": "LDA.IDX", "opcode": "0xB1", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indirect_y", "flags_affected": "N,Z", "notes": "Load indirect indexed Y"},
    {"mnemonic": "STA.IDX", "opcode": "0x91", "bytes": 2, "cycles": 6, "category": "memory", "addressing_mode": "indirect_y", "flags_affected": "none", "notes": "Store indirect indexed Y"},
    {"mnemonic": "BNE", "opcode": "0xD0", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal (taken)"},
    {"mnemonic": "BEQ", "opcode": "0xF0", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal (taken)"},
    {"mnemonic": "JMP", "opcode": "0x4C", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump absolute"},
    {"mnemonic": "JSR", "opcode": "0x20", "bytes": 3, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "opcode": "0x60", "bytes": 1, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "PHA", "opcode": "0x48", "bytes": 1, "cycles": 3, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push accumulator"},
    {"mnemonic": "PLA", "opcode": "0x68", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "N,Z", "notes": "Pull accumulator"},
    {"mnemonic": "PHX", "opcode": "0xDA", "bytes": 1, "cycles": 3, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push X register"},
    {"mnemonic": "PEA", "opcode": "0xF4", "bytes": 3, "cycles": 5, "category": "stack", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Push effective absolute address"},
    {"mnemonic": "LDA.L", "opcode": "0xAF", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "absolute_long", "flags_affected": "N,Z", "notes": "Load accumulator long (24-bit address)"},
    {"mnemonic": "STA.L", "opcode": "0x8F", "bytes": 4, "cycles": 5, "category": "memory", "addressing_mode": "absolute_long", "flags_affected": "none", "notes": "Store accumulator long (24-bit address)"},
    {"mnemonic": "JML", "opcode": "0x5C", "bytes": 4, "cycles": 4, "category": "control", "addressing_mode": "absolute_long", "flags_affected": "none", "notes": "Jump long (24-bit)"},
    {"mnemonic": "JSL", "opcode": "0x22", "bytes": 4, "cycles": 8, "category": "control", "addressing_mode": "absolute_long", "flags_affected": "none", "notes": "Jump to subroutine long (24-bit)"},
    {"mnemonic": "NOP", "opcode": "0xEA", "bytes": 1, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "XCE", "opcode": "0xFB", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "C,E", "notes": "Exchange carry and emulation flags"}
  ]
}
