\documentclass[oneside]{discothesis}
\usepackage[outputdir=build]{minted}
\usepackage{pdfpages} 
\setminted[python]{frame=lines, fontsize=\footnotesize, linenos}    

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% DOCUMENT METADATA

\thesistype{A MEng Project Final Report} % Master's Thesis, Bachelor's Thesis, Semester Thesis, Group Project
\title{Clock and Data Recovery over Optical Links and Networks}

\author{Ammar Bin Shaqeel Ahmed}
\email{ammar.ahmed.16@ucl.ac.uk \\ 16080322}

\institute{University College London}

% Optionally, you can put in your own logo here
%logo{\includegraphics[width=0.2\columnwidth]{figures/disco_logo_faded}}

\supervisors{Dr. Georgios Zervas}
\assessor{Dr. Domani√ß Lavery}

% Optionally, keywords and categories of the work can be shown (on the Abstract page)
%\keywords{Keywords go here.}
%\categories{ACM categories go here.}

\date{May, 2020}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

\begin{document}

\frontmatter % do not remove this line
\maketitle
\cleardoublepage

\begin{acknowledgements}
I would like to thank Dr. Georgios Zervas for his help and support during this
project. He was always approachable and encouraging throughout.

\noindent
I am also very grateful to Vaibhawa Mishra and Kari Clark for all their
insights and suggestions.  
\end{acknowledgements}

\begin{abstract}
In this project we aim to develop a system that can perform burst-mode
source-synchronous optical transmission to demonstrate the feasibility of
such communication in data centres. Modern data centres require
rapid switch reconfiguration, and optical switches could theoretically meet
those requirements. However they are limited by CDR locking times which would be
bypassed in a source-synchronous system.  We were not able to demonstrate a
fully working system but were able to demonstrate bust-mode transmission and
prepare hardware for optical transmission. We were not able to demonstrate
source-synchronous reception.


\end{abstract}

\tableofcontents

\mainmatter % do not remove this line

% Start writing here
\include{chp/intro}
\include{chp/theory}
\include{chp/objectives}
\include{chp/method}
\include{chp/conclusion}

% This displays the bibliography for all cited external documents. All references have to be defined in the file references.bib and can then be cited from within this document.
\bibliographystyle{IEEEtran}
\bibliography{ref}

% This creates an appendix chapter, comment if not needed.
\appendix
\chapter{Transceiver Settings}%
\label{cha:transceiver_settings}
The configuration of the Transceiver Wizard can be found here.

\section{Transceiver Wizard Settings}%
\label{sec:transceiver_wizard_settings}


\begin{figure}[ht]
    \centering
    \hspace*{-2cm}\includegraphics[width=1.3\linewidth]{img/transceiver1.png}
    \caption{Transceiver Wizard Settings}%
    \label{fig:transceiver1}
\end{figure}

\cleardoublepage

\begin{figure}[t]
    \centering
    \hspace*{-2cm}\includegraphics[width=1.3\linewidth]{img/transceiver2.png}
    \caption{Transceiver Wizard Settings 2}%
    \label{fig:transceiver2}
\end{figure}

\cleardoublepage

\section{External Clock Settings}%
\label{sec:external_clock_settings}


\begin{figure}[ht]
    \centering
    \hspace*{-2cm}\includegraphics[width=1.3\linewidth]{img/clock_settings.png}
    \caption{External Clock Settings}%
    \label{fig:clock_settings}
\end{figure}

\cleardoublepage

\section{Constraints}%
\label{sec:constraints}
\begin{minted}[linenos,numbersep=5pt,frame=lines,framesep=2mm]{c}

set_property PACKAGE_PIN AN41 [get_ports mgtrefclk0_x0y1_n] 
set_property PACKAGE_PIN AN40 [get_ports mgtrefclk0_x0y1_p]

set_property IOSTANDARD DIFF_SSTL12 [get_ports hb_gtwiz_reset_clk_freerun_in_p]

set_property PACKAGE_PIN AY23 [get_ports hb_gtwiz_reset_clk_freerun_in_n]
set_property PACKAGE_PIN AY24 [get_ports hb_gtwiz_reset_clk_freerun_in_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports hb_gtwiz_reset_clk_freerun_in_n]

set_property package_pin BE23 [get_ports hb_gtwiz_reset_all_in] 
set_property IOSTANDARD LVCMOS18 [get_ports hb_gtwiz_reset_all_in]

set_property PACKAGE_PIN BB24 [get_ports link_down_latched_reset_in]
set_property IOSTANDARD LVCMOS18 [get_ports link_down_latched_reset_in]


# LED1 (working correctly) 
set_property PACKAGE_PIN AV34 [get_ports link_status_out] 
set_property IOSTANDARD LVCMOS12 [get_ports link_status_out]

# LED0 (not working) 
set_property PACKAGE_PIN AT32 [get_ports link_down_latched_out] 
set_property IOSTANDARD LVCMOS12 [get_ports link_down_latched_out]

# Clock constraints for clocks provided as inputs to the core 
------------------------------------------------------------------------------
create_clock -period 8.000 -name clk_freerun [get_ports hb_gtwiz_reset_clk_freerun_in_p] 
create_clock -period 6.400 -name clk_mgtrefclk0_x0y1_p [get_ports mgtrefclk0_x0y1_p]

# False path constraints #
-------------------------------------------------------------------------------
set_false_path -to [get_cells -hierarchical -filter {NAME =~
*bit_synchronizer*inst/i_in_meta_reg}] 
set_false_path -to [get_cells -hierarchical -filter {NAME =~
*reset_synchronizer*inst/rst_in_*_reg}]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*D -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_meta*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync1*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync2*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_sync3*}]]
set_false_path -to [get_pins -filter REF_PIN_NAME=~*PRE -of_objects [get_cells
-hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_out*}]]


set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub] set_property
C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub] connect_debug_port dbg_hub/clk
[get_nets hb_gtwiz_reset_clk_freerun_buf_int]
\end{minted}

\chapter{Verilog Code}%
\label{cha:verilog_code}
Here we include the different wrappers for the PRBS burst mode/checking. 
Most of the code is provided by the Xilinx wizard~\cite{wizard_guide}. The
modifications are the sections titled "Burst Mode Logic".

\section{PRBS Generator/Checker Module}%
\label{sec:prbs_generator_checker_module}
Mainly unmodified, with the exception of line 60 - changed to output zeros when
the enable flag is 1'b0.

\begin{minted}[linenos,numbersep=5pt,frame=lines,framesep=2mm]{verilog}

module gtwizard_ultrascale_1_prbs_any(RST, CLK, DATA_IN, EN, DATA_OUT);

  //--------------------------------------------
  // Configuration parameters
  //--------------------------------------------
   parameter CHK_MODE = 0;
   parameter INV_PATTERN = 1;
   parameter POLY_LENGHT = 31;
   parameter POLY_TAP = 28;
   parameter NBITS = 16;

  //--------------------------------------------
  // Input/Outputs
  //--------------------------------------------

   input  wire RST;
   input  wire CLK;
   input  wire [NBITS - 1:0] DATA_IN;
   input  wire EN;
   output reg  [NBITS - 1:0] DATA_OUT = {NBITS{1'b1}};

  //--------------------------------------------
  // Internal variables
  //--------------------------------------------

   wire [1:POLY_LENGHT] prbs[NBITS:0];
   wire [NBITS - 1:0] data_in_i;
   wire [NBITS - 1:0] prbs_xor_a;
   wire [NBITS - 1:0] prbs_xor_b;
   wire [NBITS:1] prbs_msb;
   // reg [NBITS - 1:0] DATA_HOLD = {NBITS{1'b1}};
   reg  [1:POLY_LENGHT]prbs_reg = {(POLY_LENGHT){1'b1}};

  //--------------------------------------------
  // Implementation
  //--------------------------------------------

   assign data_in_i = INV_PATTERN == 0 ? DATA_IN : ( ~DATA_IN);
   assign prbs[0] = prbs_reg;

   genvar I;
   generate for (I=0; I<NBITS; I=I+1) begin : g1
      assign prbs_xor_a[I] = prbs[I][POLY_TAP] ^ prbs[I][POLY_LENGHT];
      assign prbs_xor_b[I] = prbs_xor_a[I] ^ data_in_i[I];
      assign prbs_msb[I+1] = CHK_MODE == 0 ? prbs_xor_a[I]  :  data_in_i[I];
      assign prbs[I+1] = {prbs_msb[I+1] , prbs[I][1:POLY_LENGHT-1]};
   end
   endgenerate

   always @(posedge CLK) begin
      if(RST == 1'b 1) begin
         prbs_reg <= {POLY_LENGHT{1'b1}};
         DATA_OUT <= {NBITS{1'b1}};
      end
      else if(EN == 1'b 1) begin
         DATA_OUT <= prbs_xor_b;
         prbs_reg <= prbs[NBITS];
      end
      else if(EN == 1'b 0) begin
        DATA_OUT <= 32'b 0;
      end
  end

endmodule
\end{minted}
\cleardoublepage

\section{Single Channel Burst Mode}%
\label{sec:single_channel_burst_mode}
\begin{minted}[linenos,numbersep=5pt,frame=lines,framesep=2mm]{verilog}

module gtwizard_ultrascale_1_example_stimulus_raw (
  input  wire         gtwiz_reset_all_in,
  input  wire         gtwiz_userclk_tx_usrclk2_in,
  input  wire         gtwiz_userclk_tx_active_in,
  // input  wire         enable,
  output wire [31:0] txdata_out
);


  // ------------------------------------------------------------------------
  // Reset synchronizer
  // ------------------------------------------------------------------------

  // Synchronize the example stimulus reset condition into the txusrclk2 domain
  wire example_stimulus_reset_int = gtwiz_reset_all_in || ~gtwiz_userclk_tx_active_in;
  wire example_stimulus_reset_sync;

  (* DONT_TOUCH = "TRUE" *)
  gtwizard_ultrascale_1_example_reset_synchronizer
  example_stimulus_reset_synchronizer_inst (
    .clk_in  (gtwiz_userclk_tx_usrclk2_in),
    .rst_in  (example_stimulus_reset_int),
    .rst_out (example_stimulus_reset_sync)
  );


  // -----------------------------------------------------------------------
  // PRBS generator output enable and sideband control generation
  // ----------------------------------------------------------------------

  reg prbs_any_gen_en_int = 1'b1;

  // ------------------------------------------------------------------
  // Burst Mode Logic
  // ------------------------------------------------------------------

  reg [1:0] prbs_ctr = 2'd0;

  always @(posedge gtwiz_userclk_tx_usrclk2_in) begin
    if (example_stimulus_reset_sync) begin
      prbs_ctr <= 2'd0;
      prbs_any_gen_en_int  <= 1'b0;
    end

    else begin
         if(prbs_ctr >= 2'd3)begin
                    prbs_ctr <= 0;
                    prbs_any_gen_en_int  <= ~prbs_any_gen_en_int;
             end
             else begin
                    prbs_ctr <= prbs_ctr + 2'd1;
             end
       end
     end

  // ---------------------------------------------------------------------
  // PRBS generator block
  // --------------------------------------------------------------------
  // The prbs_any block, described in Xilinx Application Note 884 (XAPP884), "An
  // Attribute-Programmable PRBS Generator and Checker", generates or checks a
  // parameterizable PRBS sequence. Instantiate and parameterize a prbs_any block
  // to generate a PRBS31 sequence with parallel data sized to the transmitter
  // user data width.

  gtwizard_ultrascale_1_prbs_any # (
    .CHK_MODE    (0),
    .INV_PATTERN (0),
    .POLY_LENGHT (7),
    .POLY_TAP    (6),
    .NBITS       (32)
  ) prbs_any_gen_inst (
    .RST      (example_stimulus_reset_sync),
    .CLK      (gtwiz_userclk_tx_usrclk2_in),
    .DATA_IN  (32'b0),
    .EN       (prbs_any_gen_en_int),
    .DATA_OUT (txdata_out)
  );


endmodule
\end{minted}
\cleardoublepage

\section{Two Channel Burst Mode}%
\label{sec:two_channel_burst_mode}
\begin{minted}[linenos,numbersep=5pt,frame=lines,framesep=2mm]{verilog}
module example_stimulus_two_channel (
  input  wire         gtwiz_reset_all_in,
  input  wire         gtwiz_userclk_tx_usrclk2_in,
  input  wire         gtwiz_userclk_tx_active_in,
  // input  wire         enable,
  output wire [31:0] txdata1_out,
  output wire [31:0] txdata2_out
);


  // -----------------------------------------------------------------
  // Reset synchronizer
  // -----------------------------------------------------------------

  // Synchronize the example stimulus reset condition into the txusrclk2 domain
  wire example_stimulus_reset_int = gtwiz_reset_all_in || ~gtwiz_userclk_tx_active_in;
  wire example_stimulus_reset_sync;

  (* DONT_TOUCH = "TRUE" *)
  gtwizard_ultrascale_1_example_reset_synchronizer
  example_stimulus_reset_synchronizer_inst (
    .clk_in  (gtwiz_userclk_tx_usrclk2_in),
    .rst_in  (example_stimulus_reset_int),
    .rst_out (example_stimulus_reset_sync)
  );


  // ------------------------------------------------------------------
  // PRBS generator output enable and sideband control generation
  // ------------------------------------------------------------------

  // For raw mode data transmission, the PRBS generator is always enabled
  reg prbs_any_gen_en_int = 1'b1;
  
  // ------------------------------------------------------------------
  // Burst Mode Logic
  // ------------------------------------------------------------------

  reg [1:0] prbs_ctr = 2'd0;
  reg select = 1'b0;
  reg [31:0] txdata1;
  reg [31:0] txdata2;
  wire [31:0] txdata_out;


  always @(posedge gtwiz_userclk_tx_usrclk2_in) begin
    if (example_stimulus_reset_sync) begin
      prbs_ctr <= 2'd0;
      txdata1  <= 31'b0;
      txdata2  <= 31'b0;
    end

    else begin
         if(prbs_ctr >= 2'd3)begin
                    prbs_ctr <= 0;
                    select  <= ~select;
             end
             else begin
                    prbs_ctr <= prbs_ctr + 2'd1;
             end
       end
     end
     
     always@(*) begin
        if (select == 1'b1) begin
            txdata1 = txdata_out;
            txdata2 = 31'b0;
        end else begin
            txdata1 = 31'b0;
            txdata2 = txdata_out;
        end
    end
    
    assign txdata1_out = txdata1;
    assign txdata2_out = txdata2;



  // ------------------------------------------------------------------------
  // PRBS generator block 
  // ------------------------------------------------------------------------

  // The prbs_any block, described in Xilinx Application Note 884 (XAPP884), "An
  // Attribute-Programmable PRBS Generator and Checker", generates or checks a
  // parameterizable PRBS sequence. Instantiate and parameterize a prbs_any block
  // to generate a PRBS31 sequence with parallel data sized to the transmitter
  // user data width.

  gtwizard_ultrascale_1_prbs_any # (
    .CHK_MODE    (0),
    .INV_PATTERN (0),
    .POLY_LENGHT (7),
    .POLY_TAP    (6),
    .NBITS       (32)
  ) prbs_any_gen_inst (
    .RST      (example_stimulus_reset_sync),
    .CLK      (gtwiz_userclk_tx_usrclk2_in),
    .DATA_IN  (32'b0),
    .EN       (prbs_any_gen_en_int),
    .DATA_OUT (txdata_out)
  );
endmodule
\end{minted}

\cleardoublepage

\section{Burst Mode Checking}%
\label{sec:burst_mode_checking}
\begin{minted}[linenos,numbersep=5pt,frame=lines,framesep=2mm]{verilog}
module gtwizard_ultrascale_1_example_checking_raw (
  input  wire         gtwiz_reset_all_in,
  input  wire         gtwiz_userclk_rx_usrclk2_in,
  input  wire         gtwiz_userclk_rx_active_in,
  input  wire [31:0] rxdata_in,
  output reg          prbs_match_out = 1'b0
);


  // --------------------------------------------------------------------------
  // Reset synchronizer
  // --------------------------------------------------------------------------

  // Synchronize the example stimulus reset condition into the rxusrclk2 domain
  wire example_checking_reset_int = gtwiz_reset_all_in || ~gtwiz_userclk_rx_active_in;
  wire example_checking_reset_sync;

  (* DONT_TOUCH = "TRUE" *)
  gtwizard_ultrascale_1_example_reset_synchronizer
  example_checking_reset_synchronizer_inst (
    .clk_in  (gtwiz_userclk_rx_usrclk2_in),
    .rst_in  (example_checking_reset_int),
    .rst_out (example_checking_reset_sync)
  );

  // -------------------------------------------------------------------------
  // PRBS checker enable and sideband control generation
  // -------------------------------------------------------------------------

  // For raw mode data reception, the PRBS checker is always enabled
  reg prbs_any_chk_en_int = 1'b1;

  // ------------------------------------------------------------------
  // Burst Mode Logic
  // ------------------------------------------------------------------

  reg [31:0] last_prbs = 32'b0;
  reg [31:0] checked_prbs = 32'b0;

  // AND gate to check if incoming data is all zeros
  always @(posedge gtwiz_userclk_rx_usrclk2_in) begin
      if (example_checking_reset_sync) begin
          last_prbs <= 1'b0;
          prbs_any_chk_en_int <= 1'b0;
      end
      // loads incoming data to register
      else begin
          last_prbs <= rxdata_in;
      end

      // checks if registered data is 0 
      if (~(|last_prbs) | (last_prbs == 32'b1)) begin
          prbs_any_chk_en_int <= 1'b0;
      end
      else begin
          prbs_any_chk_en_int <= 1'b1;
          checked_prbs <= last_prbs;
      end
  end


  // -----------------------------------------------------------------------
  // PRBS checker block
  // -----------------------------------------------------------------------

  // The prbs_any block, described in xilinx application note 884 (xapp884), "an
  // attribute-programmable prbs generator and checker", generates or checks a
  // parameterizable prbs sequence. instantiate and parameterize a prbs_any block
  // to check a prbs31 sequence with parallel data sized to the receiver user data
  // width.

  wire [31:0] prbs_any_chk_error_int;


  gtwizard_ultrascale_1_prbs_any # (
    .CHK_MODE    (1),
    .INV_PATTERN (0),
    .POLY_LENGHT (7),
    .POLY_TAP    (6),
    .NBITS       (32)
  ) prbs_any_chk_inst (
    .RST      (example_checking_reset_sync),
    .CLK      (gtwiz_userclk_rx_usrclk2_in),
    .DATA_IN  (checked_prbs),
    .EN       (prbs_any_chk_en_int),
    .DATA_OUT (prbs_any_chk_error_int)
  );





  // the prbs_any block indicates a match of the parallel prbs data when all
  // data_out bits are 0. register the result of the nor function as the prbs
  // match indicator.
  always @(posedge gtwiz_userclk_rx_usrclk2_in) begin
    if (example_checking_reset_sync)
      prbs_match_out <= 1'b0;
    else
      prbs_match_out <= ~(|prbs_any_chk_error_int);
  end
endmodule
\end{minted}




\cleardoublepage
\includepdf[pages=1,pagecommand=\chapter{SOA PCB Design}\label{cha:soa_pcb}]{soa.pdf}
\includepdf[pages=1,pagecommand=\chapter{Substrate Design}\label{cha:substrate}]{substrate.pdf}
\includepdf[pages=-]{declaration.pdf}
\end{document}
