<root><simulation><result_generated_time />2023-05-16 17:41:25<layer><layer_spec />{'B': 1, 'K': 128, 'C': 256, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />11829248<total_data_size_element />{'W': 32768, 'I': 92416, 'O': 46208}<total_data_reuse />{'W': 361, 'I': 128.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/13</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />280</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [361, 1, 1], 'O': [361, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], [('OX', 19)]], [], [], []]<I />[[], [[('OY', 19)], [('OX', 19)]], [], []]<O />[[], [[('OY', 19)], [('OX', 19)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 64)], [('C', 4), ('C', 64), ('K', 2)], []]<I />[[('K', 64), ('C', 4)], [('C', 64), ('K', 2)], []]<O />[[('K', 64), ('C', 4), ('C', 64)], [('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [361.0, 1, 1, 1], 'I': [1.0, 64.0, 2.0, 1.0], 'O': [1.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 262144, 262144], 'I': [32, 739328, 739328], 'O': [512, 369664, 369664], 'O_partial': [512, 0, 0], 'O_final': [0, 369664, 369664]}<actual_mem_utilization_individual />{'W': [1.0, 0.01, 0.0], 'I': [0.06, 0.02, 0.0], 'O': [1.0, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.04, 0.0], 'I': [0.06, 0.04, 0.0], 'O': [1.0, 0.04, 0.0]}<effective_mem_size_bit />{'W': [8, 65536, 262144], 'I': [8, 739328, 739328], 'O': [512, 184832, 369664], 'O_partial': [512, 0, 0], 'O_final': [0, 184832, 369664]}<total_unit_count />{'W': [361, 1, 1, 1], 'I': [361, 361, 1, 1], 'O': [361, 361, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [361, 361, 1, 1], 'O': [361, 361, 1, 1]}<duplicate_unit_count />{'W': [361.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[32768, 32768], [32768, 32768], [32768, 0]]<I />[[184832, 184832], [184832, 92416], [92416, 0]]<O />[[(11783040, 11829248), (46208, 0)], [(0, 46208), (46208, 0)], [(0, 46208), (0, 0)]]<O_partial />[[(11783040, 11829248), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (46208, 0)], [(0, 46208), (46208, 0)], [(0, 46208), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4096, 4096], [512, 512], [128, 0]]<I />[[23104, 23104], [2888, 1444], [361, 0]]<O />[[(1472880, 1478656), (5776, 0)], [(0, 722), (722, 0)], [(0, 180), (0, 0)]]<O_partial />[([1472880, 1478656], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5776, 0]), ([0, 722], [722, 0]), ([0, 180], [0, 0])]</mem_access_count_word><mac_count><active />11829248<idle />21725184</mac_count></basic_info><energy><total_energy />26947624.7<mem_energy_breakdown><W />[2.9, 101.5, 170.5]<I />[16.2, 438.2, 480.8]<O />[1035.9, 143.1, 240.4]</mem_energy_breakdown><MAC_energy><active_MAC />25858736.1<idle_MAC />1086259.2<total />26944995.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.327<utilization_without_data_loading />0.3463<utilization_spatial />0.3525<utilization_temporal_with_data_loading />0.9276<mac_utilize_temporal_without_data_loading />0.9822</mac_array_utilization><latency><latency_cycle_with_data_loading />35326<latency_cycle_without_data_loading />33362<ideal_computing_cycle />32768<data_loading><load_cycle_total />1964<load_cycle_individual />{'W': [8, 512, 0], 'I': [23, 1444, 0]}<load_cycle_combined />{'W': 512, 'I': 1444}</data_loading><mem_stalling><mem_stall_cycle_total />594<mem_stall_cycle_individual />{'W': [[-32767], [-28616, -32193], [-32768, -32768]], 'I': [[-32767], [-32512, -29591], [-32768, -32768]], 'O': [[-32768], [-112, 594], [-32046, -32588]]}<mem_stall_cycle_shared />{'W': [[-32767], [-28616, 0], [0, 0]], 'I': [[-32767], [-32512, 0], [0, 0]], 'O': [[-32768], [-112, 594], [-32046, -32588]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 262144, 262144], 'I': [32, 739328, 739328], 'O': [512, 369664, 369664], 'O_partial': [512, 0, 0], 'O_final': [0, 369664, 369664]}<data_size_each_level_total />{'W': [512, 262144, 262144], 'I': [11552, 739328, 739328], 'O': [184832, 369664, 369664]}<loop_cycles_each_level />{'W': [64, 32768, 32768], 'I': [256, 32768, 32768], 'O': [16384, 32768, 32768]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 2, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [45.1, 22.6], [22.6, 22.6]], 'O': [[8.0, 0.0], [11.3, 11.3], [11.3, 11.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]], 'I': [[8.0, 0.1], [45.1, 45.1], [45.1, 22.6]], 'O': [[8.0, 8.0], [2888.0, 11.3], [11.3, 11.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'I': [[8.0, 0.1], [45.1, 22.6], [22.6, 0]], 'O': [[8.0, 8.0], [2888.0, 11.3], [11.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [64.4, 2918.6], [30.6, 11.3]], 'I': [[8.0, 0.1], [64.4, 2918.6], [30.6, 11.3]], 'O': [[8.0, 8.0], [64.4, 2918.6], [30.6, 11.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 32768], [64, 64, 512], [32768, 32768, 1]], 'I': [[1, 1, 32768], [256, 256, 128], [32768, 32768, 1]], 'O': [[1, 1, 32768], [64, 16384, 2], [32768, 32768, 1]]}<trans_time_real />{'W': [[0, 1, 32768], [[8, 64, 512], [1, 64, 512]], [[512, 32768, 1], [128, 32768, 1]]], 'I': [[0, 1, 32768], [[0, 256, 128], [23, 256, 128]], [[1444, 32768, 1], [361, 32768, 1]]], 'O': [[0, 1, 32768], [[8, 16384, 2], [361, 16384, 2]], [[722, 32768, 1], [180, 32768, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-32256, -32640]], 'I': [[-1], [-256, -233], [-31324, -32407]], 'O': [[-1], [-56, 297], [-32046, -32588]]}<single_stall_count />{'W': [32767, 511, 0], 'I': [32767, 127, 0], 'O': [32768, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [722, 0]}, 1: {'W': [4088, 0], 'I': [2921, 0], 'O': [128, 722]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-32768, -32768], [-32046, -32768]], 1: [[-25759, -32768], [-32640, -32046]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.8<mem_area_percentage />99.2 %</area></results><elapsed_time_second />0</simulation></root>