Starting Command: report_test_structures 

INFO (TDA-005): Command Line Invocation: 
            report_test_structures -reportscanchain all -testmode FULLSCAN -workdir /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts -stdout summary  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 20.12-s002_1, built Feb 26 2021 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_report_test_structures_FULLSCAN_032724195041-061017000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Wednesday Mar 27 19:50:41 2024  IST
            Host machine is centos.localdomain, x86_64 running Linux 4.18.0-408.el8.x86_64.
            This job is process number 449283.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts
            -TESTMODE FULLSCAN

            -LOGFILE /home/VLSI/HRISHI/PD_LAB/LAB_ASSIGNMENT/SYN/test_scripts/testresults/logs/log_report_test_structures_FULLSCAN_032724195041-061017000
            -STDOUT summary
            -reportscanchain all
[end TDA_009]
INFO (TFW-117): Modus checked out a Modus_Test license.  [end TFW_117] 

INFO (TLM-055): Design Summary
                --------------

Hierarchical Model:                  Flattened Model:
            146  Blocks                         116  Blocks
            434  Pins                           116  Nodes
            265  Nets

Primary Inputs:                      Primary Outputs:
         13  Input Only                         6  Output Only
          0  Input/Output                       0  Input/Output
         13  Total Inputs                       6  Total Outputs

Tied Nets:                           Dotted Nets:
          0  Tied to 0                          0  Two-State
          0  Tied to 1                          0  Three-State
          0  Tied to X                          0  Total Dotted Nets
          0  Total Tied Nets

Selected Primitive Functions:
          0  Clock Chopper (CHOP) primitives 
          0  RAMs
          0  ROMs
          0  TSDs
          0  Resistors
          0  Transistors
          0  Latches


          5  Rising  Edge Flop
          5  Total Flops

         15  Technology Library Cell Instances

[end TLM_055] 

Information for Test Mode:  FULLSCAN
-------------------------

         Scan Type = GSD




Control/Observe Chain Information for Test Mode:  FULLSCAN
-----------------------------------------------

     1 Control Chains (0 Control Only)
     1 Observe Chains (0 Observe Only)
     1 Chains are Control and Observe

  Longest Scan Chain: 5 bits
  Average Scan Chain Length: 5 bits


  Control Chain: 1
    Fed by: Scan-In
    Number of Control Points: 1
      Control Point Pin Index/Name          12/port:scan_in    Pipeline Stages: 0 
    Load Point Pin Index/Name  12/port:scan_in
    Length: 5
    Scan Section: Scan_Section_Sequence
  Observe Chain: 1
    Number of Observe Points: 1
      Observe Point Pin Index/Name          18/port:scan_out    Pipeline Stages: 0 
    Unload Point Pin Index/Name  18/port:scan_out
    Unload Point In Phase with Load Point
    Length: 5
    Scan Section: Scan_Section_Sequence

    Position     Type  Block Index  IO Phase  ObserveChn  ObservePos  Block Name
    --------  -------  -----------  --------  ----------  ----------  ----------
           1     rDFF            1        ++           1           5  inst:\genblk2[0].reg_s_q_o_reg
           2     rDFF           21        ++           1           4  inst:\genblk2[1].reg_s_q_o_reg
           3     rDFF           41        ++           1           3  inst:\genblk2[2].reg_s_q_o_reg
           4     rDFF           61        ++           1           2  inst:\genblk2[3].reg_s_q_o_reg
           5     rDFF          126        ++           1           1  inst:reg_c_q_o_reg


Report completed.


INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            5,670,960  bytes

                      CPU Time =    0:00:00.00
                  Elapsed Time =    0:00:00.00                    [end TDA_001]

     Date Ended:  Wednesday Mar 27 19:50:41 2024  IST

INFO (TFW-119): Modus checked in a Modus_Test license.  [end TFW_119] 



-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      1 INFO (TFW-117): Modus checked out a Modus_Test license.   
      1 INFO (TFW-119): Modus checked in a Modus_Test license.   
      1 INFO (TLM-055): Design Summary

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
