Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 00:23:45 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 hcount_in_ray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.203ns  (logic 7.768ns (63.658%)  route 4.435ns (36.342%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 11.936 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=1377, routed)        1.554    -0.975    clk_pixel
    SLICE_X57Y22         FDRE                                         r  hcount_in_ray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.556 f  hcount_in_ray_reg[2]/Q
                         net (fo=15, routed)          0.859     0.303    calculating_ray/Q[2]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.328     0.631 r  calculating_ray/b1_i_20/O
                         net (fo=1, routed)           0.612     1.244    calculating_ray/b1_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     1.843 r  calculating_ray/b1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.843    calculating_ray/b1_i_4_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  calculating_ray/b1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.960    calculating_ray/b1_i_3_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.077 r  calculating_ray/b1_i_8/CO[3]
                         net (fo=1, routed)           0.009     2.086    calculating_ray/b1_i_8_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.340 r  calculating_ray/b1_i_7/CO[0]
                         net (fo=4, routed)           0.708     3.048    calculating_ray/b1_i_7_n_3
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.914     3.962 r  calculating_ray/b1_i_1/O[2]
                         net (fo=10, routed)          0.803     4.765    calculating_ray/B[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[8])
                                                      3.834     8.599 r  calculating_ray/b1/P[8]
                         net (fo=1, routed)           0.821     9.420    controller_in/P[0]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.544 r  controller_in/xpm_fifo_axis_inst_i_26/O
                         net (fo=1, routed)           0.000     9.544    controller_in/xpm_fifo_axis_inst_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.057 r  controller_in/xpm_fifo_axis_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.057    controller_in/xpm_fifo_axis_inst_i_5_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  controller_in/xpm_fifo_axis_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    controller_in/xpm_fifo_axis_inst_i_4_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  controller_in/xpm_fifo_axis_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.291    controller_in/xpm_fifo_axis_inst_i_3_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.606 r  controller_in/xpm_fifo_axis_inst_i_2/O[3]
                         net (fo=1, routed)           0.622    11.228    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[127]
    RAMB36_X1Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=1377, routed)        1.479    11.936    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.562    12.498    
                         clock uncertainty           -0.168    12.330    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                     -0.424    11.906    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  0.678    




