{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598442463878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598442463878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 14:47:43 2020 " "Processing started: Wed Aug 26 14:47:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598442463878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1598442463878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeDraw.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeDraw.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1598442463878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "collision_player_tree.sv(20) " "Verilog HDL information at collision_player_tree.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/collision_player_tree.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_player_tree.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1598442464225 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 back_ground_drawSquare.sv(23) " "Verilog HDL Expression warning at back_ground_drawSquare.sv(23): truncated literal to match 8 bits" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/back_ground_drawSquare.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1598442464240 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1598442464243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collision collision_player_tree.sv(13) " "Verilog HDL Implicit Net warning at collision_player_tree.sv(13): created implicit net for \"collision\"" {  } { { "RTL/VGA/collision_player_tree.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_player_tree.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1598442464258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topLeftX treeLogic.sv(77) " "Verilog HDL Implicit Net warning at treeLogic.sv(77): created implicit net for \"topLeftX\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeLogic.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1598442464258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topLeftY treeLogic.sv(78) " "Verilog HDL Implicit Net warning at treeLogic.sv(78): created implicit net for \"topLeftY\"" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeLogic.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1598442464258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topLeftX shotLogic.sv(77) " "Verilog HDL Implicit Net warning at shotLogic.sv(77): created implicit net for \"topLeftX\"" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotLogic.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1598442464258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topLeftY shotLogic.sv(78) " "Verilog HDL Implicit Net warning at shotLogic.sv(78): created implicit net for \"topLeftY\"" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotLogic.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1598442464258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topLeftX birdLogic.sv(93) " "Verilog HDL Implicit Net warning at birdLogic.sv(93): created implicit net for \"topLeftX\"" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdLogic.sv" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1598442464258 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "topLeftY birdLogic.sv(94) " "Verilog HDL Implicit Net warning at birdLogic.sv(94): created implicit net for \"topLeftY\"" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdLogic.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1598442464258 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "COLOR treedraw.sv(25) " "Verilog HDL or VHDL information at treedraw.sv(25): object \"COLOR\" declared but not used" {  } { { "rtl/tree/treedraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/rtl/tree/treedraw.sv" 25 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1598442464274 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OBJECT_HEIGHT_Y_DIVIDER treedraw.sv(22) " "Verilog HDL or VHDL information at treedraw.sv(22): object \"OBJECT_HEIGHT_Y_DIVIDER\" declared but not used" {  } { { "rtl/tree/treedraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/rtl/tree/treedraw.sv" 22 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1598442464275 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OBJECT_WIDTH_X_DIVIDER treedraw.sv(23) " "Verilog HDL or VHDL information at treedraw.sv(23): object \"OBJECT_WIDTH_X_DIVIDER\" declared but not used" {  } { { "rtl/tree/treedraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/rtl/tree/treedraw.sv" 23 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1598442464275 ""}
{ "Error" "EVRFX_VERI_PARAM_HAS_NO_VALUE" "speedY treedraw.sv(26) " "Verilog HDL error at treedraw.sv(26): parameter \"speedY\" has no initial or actual value" {  } { { "rtl/tree/treedraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/rtl/tree/treedraw.sv" 26 0 0 } }  } 0 10996 "Verilog HDL error at %2!s!: parameter \"%1!s!\" has no initial or actual value" 0 0 "Design Software" 0 -1 1598442464275 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "speedY treedraw.sv(26) " "Verilog HDL or VHDL information at treedraw.sv(26): object \"speedY\" declared but not used" {  } { { "rtl/tree/treedraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/rtl/tree/treedraw.sv" 26 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1598442464275 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 1  8 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598442464282 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 26 14:47:44 2020 " "Processing ended: Wed Aug 26 14:47:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598442464282 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598442464282 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598442464282 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1598442464282 ""}
