
---------- Begin Simulation Statistics ----------
final_tick                                10358669000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159373                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728532                       # Number of bytes of host memory used
host_op_rate                                   311078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.75                       # Real time elapsed on the host
host_tick_rate                              165088218                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      19518974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010359                       # Number of seconds simulated
sim_ticks                                 10358669000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2166401                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4871                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36404                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2496140                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             861331                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2166401                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1305070                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2496140                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  128638                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26340                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12743905                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6296370                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             36562                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2316794                       # Number of branches committed
system.cpu.commit.bw_lim_events               1107117                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1006913                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000004                       # Number of instructions committed
system.cpu.commit.committedOps               19518974                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10071100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.938117                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.695431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5162068     51.26%     51.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1081237     10.74%     61.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       749611      7.44%     69.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       872922      8.67%     78.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       438485      4.35%     82.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       341630      3.39%     85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       225487      2.24%     88.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        92543      0.92%     89.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1107117     10.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10071100                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     166374                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               112742                       # Number of function calls committed.
system.cpu.commit.int_insts                  19319839                       # Number of committed integer instructions.
system.cpu.commit.loads                       1991942                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        69419      0.36%      0.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15674033     80.30%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           82328      0.42%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           118027      0.60%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10700      0.05%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           23298      0.12%     81.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          97750      0.50%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1968394     10.08%     92.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1451041      7.43%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        23548      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19518974                       # Class of committed instruction
system.cpu.commit.refs                        3443239                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      19518974                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.035867                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.035867                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1775512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1775512                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88900.711135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88900.711135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 102015.616643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102015.616643                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1742185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1742185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2962794000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2962794000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        33327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    953744000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    953744000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9349                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1451292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1451292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98283.412391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98283.412391                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96282.130475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96282.130475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1410828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1410828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3976939999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3976939999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        40464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40464                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3895574999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3895574999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40460                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.814070                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        12102                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3226804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3226804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94045.805030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94045.805030                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 97358.288643                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 97358.288643                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3153013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3153013                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   6939733999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6939733999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022868                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022868                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        73791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73791                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        23982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4849318999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4849318999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015436                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015436                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        49809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49809                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3226804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3226804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94045.805030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94045.805030                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 97358.288643                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 97358.288643                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3153013                       # number of overall hits
system.cpu.dcache.overall_hits::total         3153013                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   6939733999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6939733999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022868                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022868                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        73791                       # number of overall misses
system.cpu.dcache.overall_misses::total         73791                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        23982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4849318999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4849318999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015436                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015436                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        49809                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49809                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  48785                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             64.302074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          6503417                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.539766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             49809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           6503417                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1016.539766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3202822                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        45490                       # number of writebacks
system.cpu.dcache.writebacks::total             45490                       # number of writebacks
system.cpu.decode.BlockedCycles               3779002                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20920481                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3084314                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3101802                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36717                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                217954                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2066121                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2065                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1466712                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1137                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2496140                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1622504                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6579960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 15145                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10908471                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1288                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   73434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.240971                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3601658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             989969                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.053076                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           10219789                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.086381                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.245558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6702380     65.58%     65.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   303008      2.96%     68.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   286143      2.80%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   209643      2.05%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   139724      1.37%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   280618      2.75%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   206792      2.02%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   116431      1.14%     80.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1975050     19.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10219789                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    255801                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   144213                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1622504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1622504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26733.168609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26733.168609                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25276.146483                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25276.146483                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1531038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1531038                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2445176000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2445176000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.056373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.056373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        91466                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         91466                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4657                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4657                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2194197000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2194197000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86809                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86809                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1622504                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1622504                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26733.168609                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26733.168609                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25276.146483                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25276.146483                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1531038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1531038                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2445176000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2445176000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.056373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.056373                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        91466                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          91466                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst         4657                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4657                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2194197000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2194197000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        86809                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86809                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1622504                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1622504                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26733.168609                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26733.168609                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25276.146483                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25276.146483                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1531038                       # number of overall hits
system.cpu.icache.overall_hits::total         1531038                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2445176000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2445176000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.056373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.056373                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        91466                       # number of overall misses
system.cpu.icache.overall_misses::total         91466                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst         4657                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4657                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2194197000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2194197000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86809                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86809                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  86553                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.636858                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          3331817                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.669256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             86809                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           3331817                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.669256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1617847                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        86553                       # number of writebacks
system.cpu.icache.writebacks::total             86553                       # number of writebacks
system.cpu.idleCycles                          138881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                40409                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2351630                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.935456                       # Inst execution rate
system.cpu.iew.exec_refs                      3532016                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1466673                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  457824                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2143571                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4272                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              7101                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1500979                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20525881                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2065343                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53704                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20048747                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   8839                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                729660                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36717                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                743199                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           288670                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          201                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       151619                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        49672                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            194                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        31527                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8882                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23362838                       # num instructions consuming a value
system.cpu.iew.wb_count                      20021662                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607493                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14192754                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.932841                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20033541                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30504632                       # number of integer regfile reads
system.cpu.int_regfile_writes                16321435                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.965375                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.965375                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             80802      0.40%      0.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16135468     80.27%     80.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                83961      0.42%     81.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                118582      0.59%     81.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10723      0.05%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 128      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   74      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23933      0.12%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               98352      0.49%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2054369     10.22%     92.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1470133      7.31%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25607      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            319      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20102454                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  170053                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              339857                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       168296                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             179448                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      349700                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017396                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  323085     92.39%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     92.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    150      0.04%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     92.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15208      4.35%     96.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11137      3.18%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                84      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               32      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20201299                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50439191                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19853366                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21353453                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20514221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20102454                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               11660                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1006847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4654                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          11529                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1602534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10219789                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.967013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.366355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4840177     47.36%     47.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              803498      7.86%     55.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1062864     10.40%     65.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              788987      7.72%     73.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              827160      8.09%     81.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              645280      6.31%     87.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              640075      6.26%     94.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              463207      4.53%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              148541      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10219789                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.940640                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1622712                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             81577                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            29223                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2143571                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1500979                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8189937                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                         10358670                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     10358669000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 1270134                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22156528                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 140467                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3187323                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2327                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 17768                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              53799890                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20762454                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23596594                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3209912                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2330256                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36717                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2511676                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1439985                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            262585                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         31830496                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4027                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                210                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1221275                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            179                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     29489870                       # The number of ROB reads
system.cpu.rob.rob_writes                    41202048                       # The number of ROB writes
system.cpu.timesIdled                           20905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66743.268750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66743.268750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21357846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21357846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            320                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        86809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105997.204101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105997.204101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86151.401869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86151.401869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          85736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              85736                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    113735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    113735000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.012360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.012326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1070                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         40462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117019.406618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117019.406618                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97023.914474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97023.914474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             10060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10060                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3557624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3557624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.751372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.751372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           30402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30402                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2949527000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2949527000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.751322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.751322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        30400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30400                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         9347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109369.794828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109369.794828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89434.560700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89434.560700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    900879000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    900879000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.881245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.881245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         8237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    735957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    735957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.880389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.880389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8229                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8229                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        86540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        86540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        86540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            86540                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        45490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        45490                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45490                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            86809                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            49809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136618                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105997.204101                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115388.674655                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115134.921434                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86151.401869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95407.181133                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95157.711781                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                85736                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11170                       # number of demand (read+write) hits
system.l2.demand_hits::total                    96906                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    113735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4458503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4572238000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.012360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.775743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290679                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38639                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39712                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     92182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3685484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3777666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.012326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.775543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39699                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           86809                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           49809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136618                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 105997.204101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115388.674655                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115134.921434                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86151.401869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95407.181133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66743.268750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94930.504161                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               85736                       # number of overall hits
system.l2.overall_hits::.cpu.data               11170                       # number of overall hits
system.l2.overall_hits::total                   96906                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    113735000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4458503000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4572238000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.012360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.775743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290679                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1073                       # number of overall misses
system.l2.overall_misses::.cpu.data             38639                       # number of overall misses
system.l2.overall_misses::total                 39712                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     92182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3685484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21357846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3799023846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.012326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.775543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40019                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              418                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 421                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     9                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          36060                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.avg_refs                      6.779311                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  2215676                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      11.768433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.042191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3893.389978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.449308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.950535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.005237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979895                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     40156                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   2215676                       # Number of tag accesses
system.l2.tags.tagsinuse                  4013.649910                       # Cycle average of tags in use
system.l2.tags.total_refs                      272230                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        59                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               31854                       # number of writebacks
system.l2.writebacks::total                     31854                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     144122.73                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                43602.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     31854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     24852.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       247.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    247.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       196.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      6610888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6610888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           6610888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         238665412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1977088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             247253387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196806752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6610888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        238665412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1977088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            444060139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196806752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196806752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        36047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.549033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.973001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.261003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21352     59.23%     59.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10111     28.05%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2622      7.27%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1223      3.39%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          387      1.07%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          133      0.37%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           76      0.21%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      0.09%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          109      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36047                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2561216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2561216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2037440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2038656                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        68480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          68480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2472256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2561216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2038656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2038656                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34795.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43910.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35889.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        68480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2472256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6610887.943229000084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 238665411.550460785627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1977087.983021757100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37231002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1696225250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11484499                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        31854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   7610610.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2037440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 196689362.310930103064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 242428392750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1930                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              111691                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29956                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1930                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31854                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    49.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1816                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000377320500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.734197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.591040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.981253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1919     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.47%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   34718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     40019                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40019                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       40019                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 43.97                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    17597                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  200095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   10358533000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1744940751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    994584501                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.494819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.469632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1490     77.20%     77.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.67%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              341     17.67%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               84      4.35%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    31854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31854                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      31854                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                57.14                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   18201                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            961644720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                131397420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3475560750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            572.213332                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      8562000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     345800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    581128250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1800921748                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7622257002                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             17906400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 69820410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       223228800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               148504860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         817471200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             5927368500                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           8203181752                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               81833940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            976121580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                126042420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3421646160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            569.021580                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10572000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     343980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     51110250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    615280250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1833972500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7503754000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             18359520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 66977955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       236196480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               137230800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         813168720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         14025420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5894306205                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           8170144500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               84344760                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       115673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       115673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 115673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4599872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4599872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4599872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           203078991                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          216738506                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40019                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        35635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         75654                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               9619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31854                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3781                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30400                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9619                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       260171                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       148403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                408574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11095168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6099136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17194304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10358669000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          536042000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         260428998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         149433993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2038656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           173153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002645                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051362                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 172695     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    458      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             173153                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       135338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       271956                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            442                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           36535                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             96156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        86553                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7501                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40462                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86809                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9347                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
