ModuleName decoder2X4
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 232 ,Y1: 88 ,X2: 256 ,Y2: 88
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 128 ,Y1: 184 ,X2: 256 ,Y2: 184
Edge X1: 128 ,Y1: 152 ,X2: 128 ,Y2: 184
Edge X1: 128 ,Y1: 152 ,X2: 256 ,Y2: 152
Edge X1: 128 ,Y1: 136 ,X2: 128 ,Y2: 152
Edge X1: 128 ,Y1: 136 ,X2: 256 ,Y2: 136
Edge X1: 128 ,Y1: 88 ,X2: 128 ,Y2: 136
Edge X1: 80 ,Y1: 88 ,X2: 128 ,Y2: 88
Edge X1: 128 ,Y1: 88 ,X2: 176 ,Y2: 88
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 200 ,X2: 256 ,Y2: 200
Edge X1: 160 ,Y1: 168 ,X2: 160 ,Y2: 200
Edge X1: 160 ,Y1: 168 ,X2: 256 ,Y2: 168
Edge X1: 160 ,Y1: 120 ,X2: 160 ,Y2: 168
Edge X1: 160 ,Y1: 120 ,X2: 256 ,Y2: 120
Edge X1: 160 ,Y1: 112 ,X2: 160 ,Y2: 120
Edge X1: 80 ,Y1: 112 ,X2: 160 ,Y2: 112
Edge X1: 160 ,Y1: 104 ,X2: 160 ,Y2: 112
Edge X1: 160 ,Y1: 104 ,X2: 256 ,Y2: 104
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 96 ,X2: 344 ,Y2: 96
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 128 ,X2: 344 ,Y2: 128
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 160 ,X2: 344 ,Y2: 160
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 192 ,X2: 344 ,Y2: 192
End
Branches
End
End
Ports
Port Left: 80 Top: 88 ,Orientation: 0
Portname: in1 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 112 ,Orientation: 0
Portname: in2 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 96 ,Orientation: 0
Portname: out1 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 128 ,Orientation: 0
Portname: out2 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 160 ,Orientation: 0
Portname: out3 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 344 Top: 192 ,Orientation: 0
Portname: out4 ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 256 Top: 112
Name: s0
LibraryName: gtlib
IpName: GT_AND_NOT
SymbolParameters
End
Symbol Left: 256 Top: 144
Name: s1
LibraryName: gtlib
IpName: GT_AND_NOT
SymbolParameters
End
Symbol Left: 256 Top: 80
Name: s2
LibraryName: gtlib
IpName: GT_AND_NOT
SymbolParameters
End
Symbol Left: 256 Top: 176
Name: s3
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
Symbol Left: 176 Top: 80
Name: s4
LibraryName: gtlib
IpName: GT_NOT
SymbolParameters
End
End
Texts
Text Left: 368 Top: 88
Text:
00
,Width: 18 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
Text Left: 368 Top: 120
Text:
01
,Width: 18 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
Text Left: 368 Top: 152
Text:
10
,Width: 18 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
Text Left: 368 Top: 184
Text:
11
,Width: 18 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
End
Links
End
