Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Nov 17 09:58:07 2016
| Host         : WZJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             151 |           54 |
| No           | No                    | Yes                    |              24 |           11 |
| No           | Yes                   | No                     |              30 |           10 |
| Yes          | No                    | No                     |              56 |           29 |
| Yes          | No                    | Yes                    |              18 |            6 |
| Yes          | Yes                   | No                     |              63 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------------------------------------------------------------+------------------------------------------+------------------+----------------+
|           Clock Signal           |                                      Enable Signal                                     |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------------------------------------------------------------------+------------------------------------------+------------------+----------------+
|  clk_in1_BUFG                    |                                                                                        |                                          |                1 |              2 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u1/inst/u_I2C_Controller/E[0]                                               | rst_IBUF                                 |                2 |              4 |
|  design_1_i/u6/inst/h/so/q2/aclk | design_1_i/u6/inst/h/so/dd/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int |                                          |                2 |              6 |
|  OV7725_PCLK_IBUF_BUFG           |                                                                                        | OV7725_VSYNC_IBUF                        |                3 |              6 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u1/inst/u_I2C_Controller/SD_COUNTER                                         | rst_IBUF                                 |                2 |              6 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u1/inst/LUT_INDEX[7]_i_1_n_0                                                | rst_IBUF                                 |                2 |              8 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u6/inst/clka0                                                               | design_1_i/u6/inst/clkb                  |                2 |              9 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u6/inst/clkb                                                                | design_1_i/u6/inst/clka0                 |                2 |              9 |
|  design_1_i/u4/inst/clk_out1     |                                                                                        | design_1_i/u7/inst/pixel_cnt[10]_i_1_n_0 |                4 |             11 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u7/inst/line_cnt[10]_i_2_n_0                                                | design_1_i/u7/inst/line_cnt[10]_i_1_n_0  |                3 |             11 |
|  OV7725_PCLK_IBUF_BUFG           |                                                                                        | design_1_i/u3/inst/address[15]_i_1_n_0   |                3 |             13 |
|  OV7725_PCLK_IBUF_BUFG           | design_1_i/u3/inst/dout[15]_i_1_n_0                                                    |                                          |               10 |             16 |
|  OV7725_PCLK_IBUF_BUFG           | design_1_i/u3/inst/p_0_in_0                                                            | OV7725_VSYNC_IBUF                        |                5 |             17 |
|  OV7725_PCLK_IBUF_BUFG           | design_1_i/u3/inst/we_i_1_n_0                                                          |                                          |                9 |             17 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u6/inst/address0                                                            | design_1_i/u6/inst/address[0]_i_1_n_0    |                5 |             17 |
|  design_1_i/u4/inst/clk_out1     | design_1_i/u6/inst/clka0                                                               |                                          |                8 |             17 |
|  design_1_i/u4/inst/clk_out1     |                                                                                        | rst_IBUF                                 |               11 |             24 |
|  design_1_i/u6/inst/h/so/q2/aclk |                                                                                        |                                          |               24 |             64 |
|  design_1_i/u4/inst/clk_out1     |                                                                                        |                                          |               30 |             87 |
+----------------------------------+----------------------------------------------------------------------------------------+------------------------------------------+------------------+----------------+


