HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data3[7:0]. Make sure that there are no unused intermediate registers.||top.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/47||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data4[7:0]. Make sure that there are no unused intermediate registers.||top.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/48||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data5[7:0]. Make sure that there are no unused intermediate registers.||top.srr(49);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/49||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data6[7:0]. Make sure that there are no unused intermediate registers.||top.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/50||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data7[7:0]. Make sure that there are no unused intermediate registers.||top.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/51||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data8[7:0]. Make sure that there are no unused intermediate registers.||top.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/52||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data9[7:0]. Make sure that there are no unused intermediate registers.||top.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/53||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL169 ||@W:Pruning unused register data10[7:0]. Make sure that there are no unused intermediate registers.||top.srr(54);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/54||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/56||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(57);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/57||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL251 ||@W:All reachable assignments to data1[7] assign 1, register removed by optimization||top.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/58||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data1[6:0] assign 0, register removed by optimization||top.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/59||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data2[7:0] assign 0, register removed by optimization||top.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/60||data_rate.v(19);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_rate.v'/linenumber/19
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal data5[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||top.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/64||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL250 ||@W:All reachable assignments to data5[7:0] assign 0, register removed by optimization||top.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/65||data_source.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 50 to 4 of buffer[50:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/71||demodulator.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\hdl\demodulator.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance ten_mhz_clock_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/101||top.v(251);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/251
Implementation;Synthesis|| CL168 ||@W:Removing instance data_rate_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/102||top.v(137);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\component\work\top\top.v'/linenumber/137
Implementation;Synthesis|| MT530 ||@W:Found inferred clock main_clock|clock_out_inferred_clock which controls 324 sequential elements including data_source_0.state[143]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/182||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MT530 ||@W:Found inferred clock pll_core|GLA_inferred_clock which controls 22 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/183||main_clock.v(7);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\main_clock.v'/linenumber/7
Implementation;Synthesis|| MO161 ||@W:Register bit data1[7] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/233||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[6] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/234||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[5] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/235||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data1[4] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/236||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[3] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/237||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[2] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/238||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data1[1] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/239||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data1[0] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/240||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data2[7] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/241||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data2[6] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(242);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/242||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data2[5] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(243);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/243||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data2[4] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/244||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data2[0] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/245||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[7] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(246);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/246||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[5] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/247||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[4] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/248||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[3] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/249||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[2] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/250||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO161 ||@W:Register bit data3[1] (in view view:work.data_source(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/251||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data3[0] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/252||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data4[7] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/253||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data4[6] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/254||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data4[5] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/255||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data4[4] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/256||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data4[2] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/257||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data4[1] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/258||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MO160 ||@W:Register bit data4[0] (in view view:work.data_source(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/259||data_source.v(18);liberoaction://cross_probe/hdl/file/'c:\users\neuromancer\documents\workspace\hitchhike\hitchhike_fpga_code\hdl\data_source.v'/linenumber/18
Implementation;Synthesis|| MT420 ||@W:Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"||top.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/361||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock main_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:main_clock_0.clock_out"||top.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/362||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/378||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\Neuromancer\Documents\WorkSpace\HitchHike\HitchHike_FPGA_code\synthesis\top.srr'/linenumber/380||null;null
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 16 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
