LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY REG32 IS
	GENERIC(N : INTEGER := 32);
	
	PORT(	ENTRADA 			: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			REG_IN, CLOCK 	: IN STD_LOGIC;
			SAIDA 			: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0) 
	);
END REG32 ;


ARCHITECTURE Behavior OF reg16 IS
BEGIN
PROCESS
BEGIN
WAIT UNTIL Clock'EVENT AND Clock = '1' ;
IF Rin = '1' THEN
Q <= R ;
END IF ;
END PROCESS ;
END Behavior ;