```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Simplification from the given K-map:
    // Sum of Products (SOP) form: out = a'b'c + a'bc'd' + abc + ab'c'd'
    
    assign out = (~a & ~b & c) | (~a & b & ~c & ~d) | (a & b & c) | (a & ~b & ~c & ~d);

endmodule
```
