/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  reg [6:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [26:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_5z[2] ? in_data[101] : celloutsig_1_5z[0];
  assign celloutsig_1_18z = ~celloutsig_1_16z;
  assign celloutsig_0_3z = in_data[39:35] + { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_14z[4:3], celloutsig_1_16z } & { celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_0_11z = { celloutsig_0_7z[7:5], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z } / { 1'h1, in_data[28:26], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[77:71], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_2z[7], celloutsig_1_2z[9:7], celloutsig_1_2z[3], celloutsig_1_2z[9:8] } / { 1'h1, celloutsig_1_4z[5:0] };
  assign celloutsig_1_9z = { in_data[132:124], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } / { 1'h1, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_3z[3:2], celloutsig_1_3z } === { celloutsig_1_9z[21], celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_4z = { in_data[94:83], celloutsig_0_0z, celloutsig_0_3z } === in_data[51:34];
  assign celloutsig_0_12z = { celloutsig_0_5z[15:11], celloutsig_0_4z } || celloutsig_0_7z[5:0];
  assign celloutsig_0_15z = celloutsig_0_12z ? { celloutsig_0_5z[14:4], celloutsig_0_0z } : celloutsig_0_11z[18:7];
  assign celloutsig_1_12z = celloutsig_1_7z[0] ? celloutsig_1_5z[5:2] : { celloutsig_1_2z[3], celloutsig_1_2z[9:8], celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_6z[5:0], celloutsig_0_2z } | in_data[25:19];
  assign celloutsig_0_2z = & { in_data[78:75], celloutsig_0_0z };
  assign celloutsig_1_15z = & { celloutsig_1_12z, celloutsig_1_10z, in_data[134:130] };
  assign celloutsig_0_14z = ~^ { celloutsig_0_6z[2], celloutsig_0_7z };
  assign celloutsig_0_6z = { celloutsig_0_5z[15:8], celloutsig_0_4z } >> { celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[126:124] <<< in_data[186:184];
  assign celloutsig_1_3z = { in_data[177:175], celloutsig_1_1z } <<< { celloutsig_1_2z[8:7], celloutsig_1_2z[3], celloutsig_1_2z[9] };
  assign celloutsig_1_7z = { celloutsig_1_2z[9:7], celloutsig_1_1z, celloutsig_1_1z } <<< celloutsig_1_5z[4:0];
  assign celloutsig_1_14z = { in_data[147:134], celloutsig_1_12z } >>> { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_1_1z = ~((in_data[159] & celloutsig_1_0z[1]) | celloutsig_1_0z[2]);
  assign celloutsig_1_8z = ~((celloutsig_1_7z[3] & celloutsig_1_1z) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[75:68], celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_2z[10:7], celloutsig_1_2z[9:7] };
  assign celloutsig_0_0z = ~((in_data[29] & in_data[41]) | (in_data[40] & in_data[59]));
  assign { celloutsig_1_2z[3], celloutsig_1_2z[9:7], celloutsig_1_2z[12:10] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[131:129] };
  assign { celloutsig_1_2z[6:4], celloutsig_1_2z[2:0] } = { celloutsig_1_2z[9:7], celloutsig_1_2z[9:7] };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
