module top_module (
	input [2:0] a, 
	output reg [15:0] q
);
	always @*
		begin
			case(a)
				0: q = 16'b0001001001011010;
				1: q = 16'b1010111101000000;
				2: q = 16'b0010011110111100;
				3: q = 16'b0101101111110110;
				4: q = 16'b0010000101001010;
				5: q = 16'b0110010110011110;
				6: q = 16'b1100011001110110;
				7: q = 16'b0010110001101001;
				default: q = 16'b0000000000000000;
			endcase
		end
endmodule
