--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml GivenRam.twx GivenRam.ncd -o GivenRam.twr GivenRam.pcf
-ucf GivenRam.ucf

Design file:              GivenRam.ncd
Physical constraint file: GivenRam.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock AddrOrData to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DrOut<0>    |   16.674(R)|XLXI_118/XLXN_18  |   0.000|
DrOut<1>    |   17.108(R)|XLXI_118/XLXN_18  |   0.000|
DrOut<2>    |   15.347(R)|XLXI_118/XLXN_18  |   0.000|
DrOut<3>    |   16.009(R)|XLXI_118/XLXN_18  |   0.000|
DrOut<4>    |   16.456(R)|XLXI_118/XLXN_18  |   0.000|
DrOut<5>    |   16.130(R)|XLXI_118/XLXN_18  |   0.000|
DrOut<6>    |   18.974(R)|XLXI_118/XLXN_18  |   0.000|
DrOut<7>    |   17.532(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<0>    |   17.383(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<1>    |   17.826(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<2>    |   17.220(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<3>    |   16.892(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<4>    |   16.666(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<5>    |   17.175(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<6>    |   16.422(R)|XLXI_118/XLXN_18  |   0.000|
IrOut<7>    |   16.087(R)|XLXI_118/XLXN_18  |   0.000|
------------+------------+------------------+--------+

Clock DebugMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DebugOut    |   10.522(R)|DebugMode_IBUF    |   0.000|
SegOut<0>   |   19.394(R)|DebugMode_IBUF    |   0.000|
SegOut<1>   |   19.474(R)|DebugMode_IBUF    |   0.000|
SegOut<2>   |   19.668(R)|DebugMode_IBUF    |   0.000|
SegOut<3>   |   19.736(R)|DebugMode_IBUF    |   0.000|
SegOut<4>   |   19.975(R)|DebugMode_IBUF    |   0.000|
SegOut<5>   |   20.051(R)|DebugMode_IBUF    |   0.000|
SegOut<6>   |   19.951(R)|DebugMode_IBUF    |   0.000|
------------+------------+------------------+--------+

Clock PgrmOrRun to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DrOut<0>    |   16.569(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<1>    |   16.630(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<2>    |   15.702(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<3>    |   16.453(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<4>    |   16.042(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<5>    |   15.584(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<6>    |   17.478(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<7>    |   15.628(R)|XLXI_118/XLXN_80  |   0.000|
IrOut<0>    |   16.181(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<1>    |   16.060(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<2>    |   15.884(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<3>    |   16.085(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<4>    |   15.604(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<5>    |   16.083(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<6>    |   16.400(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<7>    |   16.141(R)|XLXI_118/XLXN_81  |   0.000|
------------+------------+------------------+--------+

Clock ReadMem to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DrOut<0>    |   16.686(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<1>    |   16.747(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<2>    |   15.819(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<3>    |   16.570(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<4>    |   16.159(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<5>    |   15.701(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<6>    |   17.595(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<7>    |   15.745(R)|XLXI_118/XLXN_80  |   0.000|
IrOut<0>    |   15.411(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<1>    |   15.290(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<2>    |   15.114(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<3>    |   15.315(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<4>    |   14.834(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<5>    |   15.313(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<6>    |   15.630(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<7>    |   15.371(R)|XLXI_118/XLXN_81  |   0.000|
------------+------------+------------------+--------+

Clock WriteMem to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DrOut<0>    |   15.350(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<1>    |   15.411(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<2>    |   14.483(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<3>    |   15.234(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<4>    |   14.823(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<5>    |   14.365(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<6>    |   16.259(R)|XLXI_118/XLXN_80  |   0.000|
DrOut<7>    |   14.409(R)|XLXI_118/XLXN_80  |   0.000|
IrOut<0>    |   14.531(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<1>    |   14.410(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<2>    |   14.234(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<3>    |   14.435(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<4>    |   13.954(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<5>    |   14.433(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<6>    |   14.750(R)|XLXI_118/XLXN_81  |   0.000|
IrOut<7>    |   14.491(R)|XLXI_118/XLXN_81  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock AddrOrData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    1.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ClockIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClockIn        |   11.907|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstOrData
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
InstOrData     |    3.377|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PgrmOrRun
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.570|         |         |         |
InstOrData     |    8.424|         |         |         |
ReadMem        |    3.549|    3.549|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ReadMem
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.570|         |         |         |
InstOrData     |    8.424|         |         |         |
ReadMem        |    4.167|    4.167|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WriteMem
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AddrOrData     |    8.570|         |         |         |
InstOrData     |    8.424|         |         |         |
ReadMem        |    4.870|    4.870|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DebugMode      |SegOut<0>      |   14.186|
DebugMode      |SegOut<1>      |   14.266|
DebugMode      |SegOut<2>      |   14.460|
DebugMode      |SegOut<3>      |   14.528|
DebugMode      |SegOut<4>      |   14.767|
DebugMode      |SegOut<5>      |   14.843|
DebugMode      |SegOut<6>      |   14.743|
PgrmOrRun      |SegOut<0>      |   12.281|
PgrmOrRun      |SegOut<1>      |   12.361|
PgrmOrRun      |SegOut<2>      |   12.555|
PgrmOrRun      |SegOut<3>      |   12.623|
PgrmOrRun      |SegOut<4>      |   12.862|
PgrmOrRun      |SegOut<5>      |   12.938|
PgrmOrRun      |SegOut<6>      |   12.838|
---------------+---------------+---------+


Analysis completed Wed May 16 13:47:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4519 MB



