<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: Csitx_DPhyCfg Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structCsitx__DPhyCfg.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Csitx_DPhyCfg Struct Reference<div class="ingroups"><a class="el" href="group__DRV__CSITX__MODULE.html">CSITX Driver</a> &raquo; <a class="el" href="group__DRV__CSITX__SOC__MODULE.html">CSITX SoC Config</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>D-PHY configuration structure. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a467b1c222b9bd105798066a75b6bcb67"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a467b1c222b9bd105798066a75b6bcb67">inst</a></td></tr>
<tr class="separator:a467b1c222b9bd105798066a75b6bcb67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c73c2c1592dc04e0a5430db93e86272"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a0c73c2c1592dc04e0a5430db93e86272">psmClkFreqDiv</a></td></tr>
<tr class="separator:a0c73c2c1592dc04e0a5430db93e86272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f97750c861588d995ffc20178d4f690"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a6f97750c861588d995ffc20178d4f690">pllByteClkDiv</a></td></tr>
<tr class="separator:a6f97750c861588d995ffc20178d4f690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59633b60d8edcd5c4a1d695f1dba57eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a59633b60d8edcd5c4a1d695f1dba57eb">pwmCtrlDivLow</a></td></tr>
<tr class="separator:a59633b60d8edcd5c4a1d695f1dba57eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8ce6298cba0657ad74eb031d51b9a7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#aba8ce6298cba0657ad74eb031d51b9a7">pwmCtrlDivHigh</a></td></tr>
<tr class="separator:aba8ce6298cba0657ad74eb031d51b9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2052363971b50a48e453017c02f413e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a2052363971b50a48e453017c02f413e6">pllLockThreshold</a></td></tr>
<tr class="separator:a2052363971b50a48e453017c02f413e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb34e2a408174e2bc93d63b3cd3faeae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#abb34e2a408174e2bc93d63b3cd3faeae">pllLockStart</a></td></tr>
<tr class="separator:abb34e2a408174e2bc93d63b3cd3faeae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb69eeb2f00f81188f13b6cb6cca690"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#abeb69eeb2f00f81188f13b6cb6cca690">pllIpDiv</a></td></tr>
<tr class="separator:abeb69eeb2f00f81188f13b6cb6cca690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea7b60cea4f8a559bd6cf1b146588b4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a6ea7b60cea4f8a559bd6cf1b146588b4">pllOpDiv</a></td></tr>
<tr class="separator:a6ea7b60cea4f8a559bd6cf1b146588b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3c572f6430cf3bb3db9c6021618937"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a4d3c572f6430cf3bb3db9c6021618937">pllFbDiv</a></td></tr>
<tr class="separator:a4d3c572f6430cf3bb3db9c6021618937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a6990fafdb341c4ca2099412b940a2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a41a6990fafdb341c4ca2099412b940a2">pllPd</a></td></tr>
<tr class="separator:a41a6990fafdb341c4ca2099412b940a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8fa28657e13f08879997a17dde1a67"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a0a8fa28657e13f08879997a17dde1a67">laneBandSpeed</a></td></tr>
<tr class="separator:a0a8fa28657e13f08879997a17dde1a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8e81b9e34c6bfae4e91cb870322d0f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#abc8e81b9e34c6bfae4e91cb870322d0f">waitBurstTime</a></td></tr>
<tr class="separator:abc8e81b9e34c6bfae4e91cb870322d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a192cc137c82b930d31baabd048f25"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a88a192cc137c82b930d31baabd048f25">txClkExitTime</a></td></tr>
<tr class="separator:a88a192cc137c82b930d31baabd048f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6685d3f5ca0ff436828cda93e2e98c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a1f6685d3f5ca0ff436828cda93e2e98c">dlWkupTime</a></td></tr>
<tr class="separator:a1f6685d3f5ca0ff436828cda93e2e98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a03160e5ef866ddb6a90bd7104413fb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a6a03160e5ef866ddb6a90bd7104413fb">clWkupTime</a></td></tr>
<tr class="separator:a6a03160e5ef866ddb6a90bd7104413fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419e8860ddd420d3c1e7b6103f6c5883"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a419e8860ddd420d3c1e7b6103f6c5883">clkMode</a></td></tr>
<tr class="separator:a419e8860ddd420d3c1e7b6103f6c5883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3042ee9dbbc2f7ae10e2835b54ef92f1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a3042ee9dbbc2f7ae10e2835b54ef92f1">dphyMode</a></td></tr>
<tr class="separator:a3042ee9dbbc2f7ae10e2835b54ef92f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8ed8decbe85ebb89ded34b1012e47e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#aff8ed8decbe85ebb89ded34b1012e47e">clSlewRateCtrl</a></td></tr>
<tr class="separator:aff8ed8decbe85ebb89ded34b1012e47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619d9bc6c40fcea227998782bc092522"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a619d9bc6c40fcea227998782bc092522">dlSlewRateCtrl</a></td></tr>
<tr class="separator:a619d9bc6c40fcea227998782bc092522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e067f3b172970d7214e08b7095adf0d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCsitx__DPhyCfg.html#a8e067f3b172970d7214e08b7095adf0d">laneSpeedMbps</a></td></tr>
<tr class="separator:a8e067f3b172970d7214e08b7095adf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a467b1c222b9bd105798066a75b6bcb67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467b1c222b9bd105798066a75b6bcb67">&#9670;&nbsp;</a></span>inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::inst</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSITX istance. See <a class="el" href="group__DRV__CSITX__SOC__MODULE.html#CSITX_InstanceId">CSITX_InstanceId</a> for details </p>

</div>
</div>
<a id="a0c73c2c1592dc04e0a5430db93e86272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c73c2c1592dc04e0a5430db93e86272">&#9670;&nbsp;</a></span>psmClkFreqDiv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::psmClkFreqDiv</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMA state machine clock frequency divider control. Valid values: 1 to 255 </p>

</div>
</div>
<a id="a6f97750c861588d995ffc20178d4f690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f97750c861588d995ffc20178d4f690">&#9670;&nbsp;</a></span>pllByteClkDiv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pllByteClkDiv</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selects the byte clock divider value, by driving the cmnda_pll_byteclk_div signal to the analog. Valid values: 0x01: Div 1 0x02: Div 2 0x04: Div 4 0x08: Div 8 0x10: Div 16 0x20: Div 32 </p>

</div>
</div>
<a id="a59633b60d8edcd5c4a1d695f1dba57eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59633b60d8edcd5c4a1d695f1dba57eb">&#9670;&nbsp;</a></span>pwmCtrlDivLow</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pwmCtrlDivLow</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low division value setting for the gm PWM control divider. Valid values: 1 to 1023 </p>

</div>
</div>
<a id="aba8ce6298cba0657ad74eb031d51b9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8ce6298cba0657ad74eb031d51b9a7">&#9670;&nbsp;</a></span>pwmCtrlDivHigh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pwmCtrlDivHigh</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High division value setting for the gm PWM control divider. Valid values: 1 to 1023 </p>

</div>
</div>
<a id="a2052363971b50a48e453017c02f413e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2052363971b50a48e453017c02f413e6">&#9670;&nbsp;</a></span>pllLockThreshold</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pllLockThreshold</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>pllcnt lock threshold value for PLL lock detect module. Valid values: 1 to 65535 </p>

</div>
</div>
<a id="abb34e2a408174e2bc93d63b3cd3faeae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb34e2a408174e2bc93d63b3cd3faeae">&#9670;&nbsp;</a></span>pllLockStart</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pllLockStart</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>pllcnt start value for PLL lock detect module. Valid values: 1 to 65535 </p>

</div>
</div>
<a id="abeb69eeb2f00f81188f13b6cb6cca690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb69eeb2f00f81188f13b6cb6cca690">&#9670;&nbsp;</a></span>pllIpDiv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pllIpDiv</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL IP Divider value. This value is calculated in the driver. </p>

</div>
</div>
<a id="a6ea7b60cea4f8a559bd6cf1b146588b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea7b60cea4f8a559bd6cf1b146588b4">&#9670;&nbsp;</a></span>pllOpDiv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pllOpDiv</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL OP Divider value. This value is calculated in the driver </p>

</div>
</div>
<a id="a4d3c572f6430cf3bb3db9c6021618937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3c572f6430cf3bb3db9c6021618937">&#9670;&nbsp;</a></span>pllFbDiv</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pllFbDiv</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL IP Divider value. This value is calculated in the driver </p>

</div>
</div>
<a id="a41a6990fafdb341c4ca2099412b940a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a6990fafdb341c4ca2099412b940a2">&#9670;&nbsp;</a></span>pllPd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::pllPd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL PD value. 0: Disable and 1: Enable </p>

</div>
</div>
<a id="a0a8fa28657e13f08879997a17dde1a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8fa28657e13f08879997a17dde1a67">&#9670;&nbsp;</a></span>laneBandSpeed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::laneBandSpeed</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data rates for lane band control. This parameter is optional if valid value for 'laneSpeedMbps' is provided by the application i.e. 'laneSpeedMbps' is updated by the application after init to a valid value. See <a class="el" href="group__DRV__CSITX__SOC__MODULE.html#Csitx_LaneBandSpeed">Csitx_LaneBandSpeed</a> for details </p>

</div>
</div>
<a id="abc8e81b9e34c6bfae4e91cb870322d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8e81b9e34c6bfae4e91cb870322d0f">&#9670;&nbsp;</a></span>waitBurstTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::waitBurstTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx clock exit time - Number of tx_byte_clk cycles corresponding to the HS clock exit time. Valid values: 1 to 255 </p>

</div>
</div>
<a id="a88a192cc137c82b930d31baabd048f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a192cc137c82b930d31baabd048f25">&#9670;&nbsp;</a></span>txClkExitTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::txClkExitTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wait Burst Time - Number of tx_byte_clk cycles corresponding to the inter HS burst gap. Valid values: 1 to 255 </p>

</div>
</div>
<a id="a1f6685d3f5ca0ff436828cda93e2e98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f6685d3f5ca0ff436828cda93e2e98c">&#9670;&nbsp;</a></span>dlWkupTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::dlWkupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>D-PHY data lane wakeup time in ppi_tx_esc_clk cycles. Valid values: 1 to 65535 </p>

</div>
</div>
<a id="a6a03160e5ef866ddb6a90bd7104413fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a03160e5ef866ddb6a90bd7104413fb">&#9670;&nbsp;</a></span>clWkupTime</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::clWkupTime</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>D-PHY clock lane wakeup time in ppi_tx_esc_clk cycles. Valid values: 1 to 65535 </p>

</div>
</div>
<a id="a419e8860ddd420d3c1e7b6103f6c5883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419e8860ddd420d3c1e7b6103f6c5883">&#9670;&nbsp;</a></span>clkMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::clkMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPHY Clock Mode. See <a class="el" href="group__DRV__CSITX__SOC__MODULE.html#Csitx_ClkMode">Csitx_ClkMode</a> for details </p>

</div>
</div>
<a id="a3042ee9dbbc2f7ae10e2835b54ef92f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3042ee9dbbc2f7ae10e2835b54ef92f1">&#9670;&nbsp;</a></span>dphyMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::dphyMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DPHY Mode. See <a class="el" href="group__DRV__CSITX__SOC__MODULE.html#Csitx_DphyMode">Csitx_DphyMode</a> for details This parameter is only valid when 'clkMode' is 'CSITX_CLK_MODE_NON_CONTINUOUS'. </p>

</div>
</div>
<a id="aff8ed8decbe85ebb89ded34b1012e47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8ed8decbe85ebb89ded34b1012e47e">&#9670;&nbsp;</a></span>clSlewRateCtrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::clSlewRateCtrl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slew Rate: Slew rate control for clock lane. Range [0-31] Slew Rate Control Values: value 0 is for minimum slew cap i.e faster slew rate value 31 is for maximum slew cap i.e slowest slew rate Default Slew Rate Control Values: For 80M to 1Gbps : 27 For 1Gbps to 1.5Gbps : 7 For 1.5Gbps to 2.5Gbps : 1 </p>

</div>
</div>
<a id="a619d9bc6c40fcea227998782bc092522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619d9bc6c40fcea227998782bc092522">&#9670;&nbsp;</a></span>dlSlewRateCtrl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::dlSlewRateCtrl</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slew Rate: Slew rate control for data lane. Range [0-31] Slew Rate Control Values: value 0 is for minimum slew cap i.e faster slew rate value 31 is for maximum slew cap i.e slowest slew rate Default Slew Rate Control Values: For 80M to 1Gbps : 27 For 1Gbps to 1.5Gbps : 7 For 1.5Gbps to 2.5Gbps : 1 </p>

</div>
</div>
<a id="a8e067f3b172970d7214e08b7095adf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e067f3b172970d7214e08b7095adf0d">&#9670;&nbsp;</a></span>laneSpeedMbps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Csitx_DPhyCfg::laneSpeedMbps</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Exact DPHY lane speed from the selected speed band in Megabits per sec. This parameter is set to default value during init time. If updated in the application after init, newly set value will be used for DPHY clock configurations. If this parameter is set by the application, then application need not to set 'laneBandSpeed' parameter as it will be auto-calculated in the driver during create time. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structCsitx__DPhyCfg.html">Csitx_DPhyCfg</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
