package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/barnex/cuda5/cu"
	"unsafe"
)

var exchange1comp_code cu.Function

type exchange1comp_args struct {
	arg_h  unsafe.Pointer
	arg_m  unsafe.Pointer
	arg_wx float32
	arg_wy float32
	arg_wz float32
	arg_N0 int
	arg_N1 int
	arg_N2 int
	argptr [8]unsafe.Pointer
}

// Wrapper for exchange1comp CUDA kernel, asynchronous.
func k_exchange1comp_async(h unsafe.Pointer, m unsafe.Pointer, wx float32, wy float32, wz float32, N0 int, N1 int, N2 int, cfg *config, str cu.Stream) {
	if exchange1comp_code == 0 {
		exchange1comp_code = fatbinLoad(exchange1comp_map, "exchange1comp")
	}

	var a exchange1comp_args

	a.arg_h = h
	a.argptr[0] = unsafe.Pointer(&a.arg_h)
	a.arg_m = m
	a.argptr[1] = unsafe.Pointer(&a.arg_m)
	a.arg_wx = wx
	a.argptr[2] = unsafe.Pointer(&a.arg_wx)
	a.arg_wy = wy
	a.argptr[3] = unsafe.Pointer(&a.arg_wy)
	a.arg_wz = wz
	a.argptr[4] = unsafe.Pointer(&a.arg_wz)
	a.arg_N0 = N0
	a.argptr[5] = unsafe.Pointer(&a.arg_N0)
	a.arg_N1 = N1
	a.argptr[6] = unsafe.Pointer(&a.arg_N1)
	a.arg_N2 = N2
	a.argptr[7] = unsafe.Pointer(&a.arg_N2)

	args := a.argptr[:]
	cu.LaunchKernel(exchange1comp_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, str, args)
}

// Wrapper for exchange1comp CUDA kernel, synchronized.
func k_exchange1comp(h unsafe.Pointer, m unsafe.Pointer, wx float32, wy float32, wz float32, N0 int, N1 int, N2 int, cfg *config) {
	str := stream()
	k_exchange1comp_async(h, m, wx, wy, wz, N0, N1, N2, cfg, str)
	syncAndRecycle(str)
}

var exchange1comp_map = map[int]string{0: "",
	20: exchange1comp_ptx_20,
	30: exchange1comp_ptx_30,
	35: exchange1comp_ptx_35}

const (
	exchange1comp_ptx_20 = `
.version 3.1
.target sm_20
.address_size 64


.visible .entry exchange1comp(
	.param .u64 exchange1comp_param_0,
	.param .u64 exchange1comp_param_1,
	.param .f32 exchange1comp_param_2,
	.param .f32 exchange1comp_param_3,
	.param .f32 exchange1comp_param_4,
	.param .u32 exchange1comp_param_5,
	.param .u32 exchange1comp_param_6,
	.param .u32 exchange1comp_param_7
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<76>;
	.reg .f32 	%f<25>;
	.reg .s64 	%rd<23>;


	ld.param.u64 	%rd2, [exchange1comp_param_0];
	ld.param.u64 	%rd3, [exchange1comp_param_1];
	ld.param.f32 	%f5, [exchange1comp_param_2];
	ld.param.f32 	%f6, [exchange1comp_param_3];
	ld.param.f32 	%f7, [exchange1comp_param_4];
	ld.param.u32 	%r26, [exchange1comp_param_5];
	ld.param.u32 	%r27, [exchange1comp_param_6];
	ld.param.u32 	%r28, [exchange1comp_param_7];
	.loc 2 10 1
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	.loc 2 11 1
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	.loc 2 13 1
	setp.lt.s32 	%p1, %r8, %r28;
	setp.lt.s32 	%p2, %r4, %r27;
	and.pred  	%p3, %p2, %p1;
	.loc 2 17 1
	setp.gt.s32 	%p4, %r26, 0;
	.loc 2 13 1
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB0_5;
	bra.uni 	BB0_1;

BB0_1:
	.loc 2 22 1
	add.s32 	%r30, %r8, -1;
	mov.u32 	%r75, 0;
	.loc 3 238 5
	max.s32 	%r31, %r30, %r75;
	.loc 2 22 1
	add.s32 	%r32, %r28, -1;
	.loc 3 210 5
	min.s32 	%r33, %r31, %r32;
	.loc 2 23 1
	add.s32 	%r34, %r8, 1;
	.loc 3 238 5
	max.s32 	%r35, %r34, %r75;
	.loc 3 210 5
	min.s32 	%r36, %r35, %r32;
	.loc 2 26 1
	add.s32 	%r37, %r4, 1;
	.loc 3 238 5
	max.s32 	%r38, %r37, %r75;
	.loc 2 26 1
	add.s32 	%r39, %r27, -1;
	.loc 3 210 5
	min.s32 	%r40, %r38, %r39;
	.loc 2 27 1
	add.s32 	%r41, %r4, -1;
	.loc 3 238 5
	max.s32 	%r42, %r41, %r75;
	.loc 3 210 5
	min.s32 	%r43, %r42, %r39;
	.loc 2 17 1
	mad.lo.s32 	%r74, %r43, %r28, %r8;
	mad.lo.s32 	%r73, %r40, %r28, %r8;
	mad.lo.s32 	%r72, %r28, %r4, %r36;
	mad.lo.s32 	%r71, %r28, %r4, %r33;
	mad.lo.s32 	%r70, %r28, %r4, %r8;
	cvta.to.global.u64 	%rd20, %rd2;

BB0_2:
	cvta.to.global.u64 	%rd4, %rd3;
	.loc 2 20 1
	cvt.s64.s32 	%rd1, %r70;
	mul.wide.s32 	%rd5, %r70, 4;
	add.s64 	%rd6, %rd4, %rd5;
	.loc 2 22 1
	mul.wide.s32 	%rd7, %r71, 4;
	add.s64 	%rd8, %rd4, %rd7;
	.loc 2 23 1
	mul.wide.s32 	%rd9, %r72, 4;
	add.s64 	%rd10, %rd4, %rd9;
	.loc 2 22 1
	ld.global.f32 	%f8, [%rd8];
	.loc 2 20 1
	ld.global.f32 	%f1, [%rd6];
	.loc 2 24 1
	sub.f32 	%f9, %f8, %f1;
	.loc 2 23 1
	ld.global.f32 	%f10, [%rd10];
	.loc 2 24 1
	sub.f32 	%f11, %f10, %f1;
	add.f32 	%f12, %f9, %f11;
	.loc 2 26 1
	mul.wide.s32 	%rd11, %r73, 4;
	add.s64 	%rd12, %rd4, %rd11;
	.loc 2 27 1
	mul.wide.s32 	%rd13, %r74, 4;
	add.s64 	%rd14, %rd4, %rd13;
	.loc 2 26 1
	ld.global.f32 	%f13, [%rd12];
	.loc 2 28 1
	sub.f32 	%f14, %f13, %f1;
	.loc 2 27 1
	ld.global.f32 	%f15, [%rd14];
	.loc 2 28 1
	sub.f32 	%f16, %f15, %f1;
	add.f32 	%f17, %f14, %f16;
	mul.f32 	%f18, %f17, %f6;
	fma.rn.f32 	%f24, %f12, %f7, %f18;
	setp.eq.s32 	%p6, %r26, 1;
	.loc 2 31 1
	@%p6 bra 	BB0_4;

	.loc 2 17 18
	add.s32 	%r51, %r75, 1;
	mov.u32 	%r52, 0;
	.loc 3 238 5
	max.s32 	%r53, %r51, %r52;
	.loc 2 32 1
	add.s32 	%r54, %r26, -1;
	.loc 3 210 5
	min.s32 	%r55, %r53, %r54;
	.loc 2 32 1
	mad.lo.s32 	%r60, %r55, %r27, %r4;
	mad.lo.s32 	%r61, %r60, %r28, %r8;
	mul.wide.s32 	%rd16, %r61, 4;
	add.s64 	%rd17, %rd4, %rd16;
	.loc 2 33 1
	add.s32 	%r62, %r75, -1;
	.loc 3 238 5
	max.s32 	%r63, %r62, %r52;
	.loc 3 210 5
	min.s32 	%r64, %r63, %r54;
	.loc 2 33 1
	mad.lo.s32 	%r65, %r64, %r27, %r4;
	mad.lo.s32 	%r66, %r65, %r28, %r8;
	mul.wide.s32 	%rd18, %r66, 4;
	add.s64 	%rd19, %rd4, %rd18;
	.loc 2 32 1
	ld.global.f32 	%f19, [%rd17];
	.loc 2 34 1
	sub.f32 	%f20, %f19, %f1;
	.loc 2 33 1
	ld.global.f32 	%f21, [%rd19];
	.loc 2 34 1
	sub.f32 	%f22, %f21, %f1;
	add.f32 	%f23, %f20, %f22;
	fma.rn.f32 	%f24, %f23, %f5, %f24;

BB0_4:
	.loc 2 37 1
	shl.b64 	%rd21, %rd1, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f24;
	.loc 2 17 1
	mad.lo.s32 	%r74, %r28, %r27, %r74;
	mad.lo.s32 	%r73, %r28, %r27, %r73;
	mad.lo.s32 	%r72, %r28, %r27, %r72;
	mad.lo.s32 	%r71, %r28, %r27, %r71;
	mad.lo.s32 	%r70, %r28, %r27, %r70;
	.loc 2 17 18
	add.s32 	%r75, %r75, 1;
	.loc 2 17 1
	setp.lt.s32 	%p7, %r75, %r26;
	@%p7 bra 	BB0_2;

BB0_5:
	.loc 2 39 2
	ret;
}


`
	exchange1comp_ptx_30 = `
.version 3.1
.target sm_30
.address_size 64


.visible .entry exchange1comp(
	.param .u64 exchange1comp_param_0,
	.param .u64 exchange1comp_param_1,
	.param .f32 exchange1comp_param_2,
	.param .f32 exchange1comp_param_3,
	.param .f32 exchange1comp_param_4,
	.param .u32 exchange1comp_param_5,
	.param .u32 exchange1comp_param_6,
	.param .u32 exchange1comp_param_7
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<73>;
	.reg .f32 	%f<25>;
	.reg .s64 	%rd<23>;


	ld.param.u64 	%rd2, [exchange1comp_param_0];
	ld.param.u64 	%rd3, [exchange1comp_param_1];
	ld.param.f32 	%f5, [exchange1comp_param_2];
	ld.param.f32 	%f6, [exchange1comp_param_3];
	ld.param.f32 	%f7, [exchange1comp_param_4];
	ld.param.u32 	%r27, [exchange1comp_param_5];
	ld.param.u32 	%r28, [exchange1comp_param_6];
	ld.param.u32 	%r29, [exchange1comp_param_7];
	.loc 2 10 1
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	.loc 2 11 1
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	.loc 2 13 1
	setp.lt.s32 	%p1, %r8, %r29;
	setp.lt.s32 	%p2, %r4, %r28;
	and.pred  	%p3, %p2, %p1;
	.loc 2 17 1
	setp.gt.s32 	%p4, %r27, 0;
	.loc 2 13 1
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB0_5;
	bra.uni 	BB0_1;

BB0_1:
	.loc 2 22 1
	add.s32 	%r31, %r8, -1;
	mov.u32 	%r72, 0;
	.loc 3 238 5
	max.s32 	%r32, %r31, %r72;
	.loc 2 22 1
	add.s32 	%r33, %r29, -1;
	.loc 3 210 5
	min.s32 	%r34, %r32, %r33;
	.loc 2 23 1
	add.s32 	%r35, %r8, 1;
	.loc 3 238 5
	max.s32 	%r36, %r35, %r72;
	.loc 3 210 5
	min.s32 	%r37, %r36, %r33;
	.loc 2 26 1
	add.s32 	%r38, %r4, 1;
	.loc 3 238 5
	max.s32 	%r39, %r38, %r72;
	.loc 2 26 1
	add.s32 	%r40, %r28, -1;
	.loc 3 210 5
	min.s32 	%r41, %r39, %r40;
	.loc 2 27 1
	add.s32 	%r42, %r4, -1;
	.loc 3 238 5
	max.s32 	%r43, %r42, %r72;
	.loc 3 210 5
	min.s32 	%r44, %r43, %r40;
	.loc 2 17 1
	mad.lo.s32 	%r71, %r44, %r29, %r8;
	mul.lo.s32 	%r10, %r29, %r28;
	mad.lo.s32 	%r70, %r41, %r29, %r8;
	mad.lo.s32 	%r69, %r29, %r4, %r37;
	mad.lo.s32 	%r68, %r29, %r4, %r34;
	mad.lo.s32 	%r67, %r29, %r4, %r8;
	cvta.to.global.u64 	%rd20, %rd2;

BB0_2:
	cvta.to.global.u64 	%rd4, %rd3;
	.loc 2 20 1
	cvt.s64.s32 	%rd1, %r67;
	mul.wide.s32 	%rd5, %r67, 4;
	add.s64 	%rd6, %rd4, %rd5;
	.loc 2 22 1
	mul.wide.s32 	%rd7, %r68, 4;
	add.s64 	%rd8, %rd4, %rd7;
	.loc 2 23 1
	mul.wide.s32 	%rd9, %r69, 4;
	add.s64 	%rd10, %rd4, %rd9;
	.loc 2 22 1
	ld.global.f32 	%f8, [%rd8];
	.loc 2 20 1
	ld.global.f32 	%f1, [%rd6];
	.loc 2 24 1
	sub.f32 	%f9, %f8, %f1;
	.loc 2 23 1
	ld.global.f32 	%f10, [%rd10];
	.loc 2 24 1
	sub.f32 	%f11, %f10, %f1;
	add.f32 	%f12, %f9, %f11;
	.loc 2 26 1
	mul.wide.s32 	%rd11, %r70, 4;
	add.s64 	%rd12, %rd4, %rd11;
	.loc 2 27 1
	mul.wide.s32 	%rd13, %r71, 4;
	add.s64 	%rd14, %rd4, %rd13;
	.loc 2 26 1
	ld.global.f32 	%f13, [%rd12];
	.loc 2 28 1
	sub.f32 	%f14, %f13, %f1;
	.loc 2 27 1
	ld.global.f32 	%f15, [%rd14];
	.loc 2 28 1
	sub.f32 	%f16, %f15, %f1;
	add.f32 	%f17, %f14, %f16;
	mul.f32 	%f18, %f17, %f6;
	fma.rn.f32 	%f24, %f12, %f7, %f18;
	setp.eq.s32 	%p6, %r27, 1;
	.loc 2 31 1
	@%p6 bra 	BB0_4;

	.loc 2 17 18
	add.s32 	%r52, %r72, 1;
	mov.u32 	%r53, 0;
	.loc 3 238 5
	max.s32 	%r54, %r52, %r53;
	.loc 2 32 1
	add.s32 	%r55, %r27, -1;
	.loc 3 210 5
	min.s32 	%r56, %r54, %r55;
	.loc 2 32 1
	mad.lo.s32 	%r57, %r56, %r28, %r4;
	mad.lo.s32 	%r58, %r57, %r29, %r8;
	mul.wide.s32 	%rd16, %r58, 4;
	add.s64 	%rd17, %rd4, %rd16;
	.loc 2 33 1
	add.s32 	%r59, %r72, -1;
	.loc 3 238 5
	max.s32 	%r60, %r59, %r53;
	.loc 3 210 5
	min.s32 	%r61, %r60, %r55;
	.loc 2 33 1
	mad.lo.s32 	%r62, %r61, %r28, %r4;
	mad.lo.s32 	%r63, %r62, %r29, %r8;
	mul.wide.s32 	%rd18, %r63, 4;
	add.s64 	%rd19, %rd4, %rd18;
	.loc 2 32 1
	ld.global.f32 	%f19, [%rd17];
	.loc 2 34 1
	sub.f32 	%f20, %f19, %f1;
	.loc 2 33 1
	ld.global.f32 	%f21, [%rd19];
	.loc 2 34 1
	sub.f32 	%f22, %f21, %f1;
	add.f32 	%f23, %f20, %f22;
	fma.rn.f32 	%f24, %f23, %f5, %f24;

BB0_4:
	.loc 2 37 1
	shl.b64 	%rd21, %rd1, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f24;
	.loc 2 17 1
	add.s32 	%r71, %r71, %r10;
	add.s32 	%r70, %r70, %r10;
	add.s32 	%r69, %r69, %r10;
	add.s32 	%r68, %r68, %r10;
	add.s32 	%r67, %r67, %r10;
	.loc 2 17 18
	add.s32 	%r72, %r72, 1;
	.loc 2 17 1
	setp.lt.s32 	%p7, %r72, %r27;
	@%p7 bra 	BB0_2;

BB0_5:
	.loc 2 39 2
	ret;
}


`
	exchange1comp_ptx_35 = `
.version 3.1
.target sm_35
.address_size 64


.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 66 3
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	.loc 2 71 3
	ret;
}

.visible .entry exchange1comp(
	.param .u64 exchange1comp_param_0,
	.param .u64 exchange1comp_param_1,
	.param .f32 exchange1comp_param_2,
	.param .f32 exchange1comp_param_3,
	.param .f32 exchange1comp_param_4,
	.param .u32 exchange1comp_param_5,
	.param .u32 exchange1comp_param_6,
	.param .u32 exchange1comp_param_7
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<66>;
	.reg .f32 	%f<25>;
	.reg .s64 	%rd<23>;


	ld.param.u64 	%rd2, [exchange1comp_param_0];
	ld.param.u64 	%rd3, [exchange1comp_param_1];
	ld.param.f32 	%f5, [exchange1comp_param_2];
	ld.param.f32 	%f6, [exchange1comp_param_3];
	ld.param.f32 	%f7, [exchange1comp_param_4];
	ld.param.u32 	%r27, [exchange1comp_param_5];
	ld.param.u32 	%r28, [exchange1comp_param_6];
	ld.param.u32 	%r29, [exchange1comp_param_7];
	.loc 3 10 1
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	.loc 3 11 1
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	.loc 3 13 1
	setp.lt.s32 	%p1, %r8, %r29;
	setp.lt.s32 	%p2, %r4, %r28;
	and.pred  	%p3, %p2, %p1;
	.loc 3 17 1
	setp.gt.s32 	%p4, %r27, 0;
	.loc 3 13 1
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB2_5;
	bra.uni 	BB2_1;

BB2_1:
	.loc 3 22 1
	add.s32 	%r31, %r8, -1;
	mov.u32 	%r65, 0;
	.loc 4 238 5
	max.s32 	%r32, %r31, %r65;
	.loc 3 22 1
	add.s32 	%r33, %r29, -1;
	.loc 4 210 5
	min.s32 	%r34, %r32, %r33;
	.loc 3 23 1
	add.s32 	%r35, %r8, 1;
	.loc 4 238 5
	max.s32 	%r36, %r35, %r65;
	.loc 4 210 5
	min.s32 	%r37, %r36, %r33;
	.loc 3 26 1
	add.s32 	%r38, %r4, 1;
	.loc 4 238 5
	max.s32 	%r39, %r38, %r65;
	.loc 3 26 1
	add.s32 	%r40, %r28, -1;
	.loc 4 210 5
	min.s32 	%r41, %r39, %r40;
	.loc 3 27 1
	add.s32 	%r42, %r4, -1;
	.loc 4 238 5
	max.s32 	%r43, %r42, %r65;
	.loc 4 210 5
	min.s32 	%r44, %r43, %r40;
	.loc 3 17 1
	mad.lo.s32 	%r64, %r44, %r29, %r8;
	mul.lo.s32 	%r10, %r29, %r28;
	mad.lo.s32 	%r63, %r41, %r29, %r8;
	mad.lo.s32 	%r62, %r29, %r4, %r37;
	mad.lo.s32 	%r61, %r29, %r4, %r34;
	mad.lo.s32 	%r60, %r29, %r4, %r8;
	cvta.to.global.u64 	%rd20, %rd2;

BB2_2:
	cvta.to.global.u64 	%rd4, %rd3;
	.loc 3 20 1
	cvt.s64.s32 	%rd1, %r60;
	mul.wide.s32 	%rd5, %r60, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	.loc 3 22 1
	mul.wide.s32 	%rd7, %r61, 4;
	add.s64 	%rd8, %rd4, %rd7;
	ld.global.nc.f32 	%f8, [%rd8];
	.loc 3 23 1
	mul.wide.s32 	%rd9, %r62, 4;
	add.s64 	%rd10, %rd4, %rd9;
	ld.global.nc.f32 	%f9, [%rd10];
	.loc 3 24 1
	sub.f32 	%f10, %f8, %f1;
	sub.f32 	%f11, %f9, %f1;
	add.f32 	%f12, %f10, %f11;
	.loc 3 26 1
	mul.wide.s32 	%rd11, %r63, 4;
	add.s64 	%rd12, %rd4, %rd11;
	ld.global.nc.f32 	%f13, [%rd12];
	.loc 3 27 1
	mul.wide.s32 	%rd13, %r64, 4;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.f32 	%f14, [%rd14];
	.loc 3 28 1
	sub.f32 	%f15, %f13, %f1;
	sub.f32 	%f16, %f14, %f1;
	add.f32 	%f17, %f15, %f16;
	mul.f32 	%f18, %f17, %f6;
	fma.rn.f32 	%f24, %f12, %f7, %f18;
	setp.eq.s32 	%p6, %r27, 1;
	.loc 3 31 1
	@%p6 bra 	BB2_4;

	.loc 3 17 18
	add.s32 	%r47, %r65, 1;
	mov.u32 	%r48, 0;
	.loc 4 238 5
	max.s32 	%r49, %r47, %r48;
	.loc 3 32 1
	add.s32 	%r50, %r27, -1;
	.loc 4 210 5
	min.s32 	%r51, %r49, %r50;
	.loc 3 32 1
	mad.lo.s32 	%r52, %r51, %r28, %r4;
	mad.lo.s32 	%r53, %r52, %r29, %r8;
	mul.wide.s32 	%rd16, %r53, 4;
	add.s64 	%rd17, %rd4, %rd16;
	ld.global.nc.f32 	%f19, [%rd17];
	.loc 3 33 1
	add.s32 	%r54, %r65, -1;
	.loc 4 238 5
	max.s32 	%r55, %r54, %r48;
	.loc 4 210 5
	min.s32 	%r56, %r55, %r50;
	.loc 3 33 1
	mad.lo.s32 	%r57, %r56, %r28, %r4;
	mad.lo.s32 	%r58, %r57, %r29, %r8;
	mul.wide.s32 	%rd18, %r58, 4;
	add.s64 	%rd19, %rd4, %rd18;
	ld.global.nc.f32 	%f20, [%rd19];
	.loc 3 34 1
	sub.f32 	%f21, %f19, %f1;
	sub.f32 	%f22, %f20, %f1;
	add.f32 	%f23, %f21, %f22;
	fma.rn.f32 	%f24, %f23, %f5, %f24;

BB2_4:
	.loc 3 37 1
	shl.b64 	%rd21, %rd1, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.f32 	[%rd22], %f24;
	.loc 3 17 1
	add.s32 	%r64, %r64, %r10;
	add.s32 	%r63, %r63, %r10;
	add.s32 	%r62, %r62, %r10;
	add.s32 	%r61, %r61, %r10;
	add.s32 	%r60, %r60, %r10;
	.loc 3 17 18
	add.s32 	%r65, %r65, 1;
	.loc 3 17 1
	setp.lt.s32 	%p7, %r65, %r27;
	@%p7 bra 	BB2_2;

BB2_5:
	.loc 3 39 2
	ret;
}


`
)
