T_1 T_2 F_1 ( int V_1 , T_3 V_2 , T_4 V_3 , T_4 V_4 ,\r\nT_5 V_5 )\r\n{\r\nreturn F_2 ( V_1 , F_3 ( V_3 , V_4 ) , V_5 ) ;\r\n}\r\nT_1 long F_4 ( int V_1 , int V_6 ,\r\nunsigned long V_3 , unsigned long V_4 ,\r\nunsigned long V_7 , unsigned long V_8 ,\r\nint V_9 )\r\n{\r\nreturn F_5 ( V_1 ,\r\nF_3 ( V_3 , V_4 ) , F_3 ( V_7 , V_8 ) ,\r\nV_9 ) ;\r\n}\r\nT_1 long F_6 ( int V_1 , int V_6 ,\r\nunsigned long V_3 , unsigned long V_4 ,\r\nunsigned long V_7 , unsigned long V_8 ,\r\nint V_9 )\r\n{\r\nreturn F_7 ( V_1 ,\r\nF_3 ( V_3 , V_4 ) , F_3 ( V_7 , V_8 ) ,\r\nV_9 ) ;\r\n}\r\nT_1 long F_8 ( int V_1 , int V_10 , unsigned V_11 ,\r\nunsigned V_12 , unsigned V_13 , unsigned V_14 )\r\n{\r\nreturn F_9 ( V_1 , V_10 , F_3 ( V_11 , V_12 ) ,\r\nF_3 ( V_13 , V_14 ) ) ;\r\n}
