

================================================================
== Vivado HLS Report for 'queue'
================================================================
* Date:           Mon Nov 30 20:00:47 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_Midterm_PriorityQueue
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.68|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+-----+-----+-----+-----+---------+
        |                |       |  Latency  |  Interval | Pipeline|
        |    Instance    | Module| min | max | min | max |   Type  |
        +----------------+-------+-----+-----+-----+-----+---------+
        |grp_push_fu_87  |push   |    ?|    ?|    ?|    ?|   none  |
        |grp_pop_fu_104  |pop    |    ?|    ?|    ?|    ?|   none  |
        +----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     83|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|   27000|  32264|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    552|
|Register         |        -|      -|     214|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|   27214|  32899|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|      25|     61|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------+-------+---------+-------+-------+-------+
    |    Instance    | Module| BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------+-------+---------+-------+-------+-------+
    |grp_pop_fu_104  |pop    |        0|      0|  13491|  13976|
    |grp_push_fu_87  |push   |        0|      0|  13509|  18288|
    +----------------+-------+---------+-------+-------+-------+
    |Total           |       |        0|      0|  27000|  32264|
    +----------------+-------+---------+-------+-------+-------+

    * Memory: 
    +----------------------+--------------------------+---------+------+-----+------+-------------+
    |        Memory        |          Module          | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------+---------+------+-----+------+-------------+
    |queueData_priority_U  |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    |queueData_data_U      |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    |tempData_priority_U   |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    |tempData_data_U       |queue_queueData_priority  |        1|   400|   32|     1|        12800|
    +----------------------+--------------------------+---------+------+-----+------+-------------+
    |Total                 |                          |        4|  1600|  128|     4|        51200|
    +----------------------+--------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_212   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_214   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_221   |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_137_p2    |   icmp   |      0|  0|  40|          32|           8|
    |tmp_s_fu_131_p2  |   icmp   |      0|  0|  40|          32|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  83|          67|          12|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_return_0                      |  32|          2|   32|         64|
    |ap_return_1                      |  32|          2|   32|         64|
    |outData_data_2_phi_fu_74_p8      |  32|          3|   32|         96|
    |outData_data_2_reg_70            |  32|          3|   32|         96|
    |outData_priority_2_phi_fu_58_p8  |  32|          3|   32|         96|
    |outData_priority_2_reg_54        |  32|          3|   32|         96|
    |queueData_data_address0          |   9|          3|    9|         27|
    |queueData_data_address1          |   9|          3|    9|         27|
    |queueData_data_d0                |  32|          3|   32|         96|
    |queueData_data_d1                |  32|          3|   32|         96|
    |queueData_priority_address0      |   9|          3|    9|         27|
    |queueData_priority_address1      |   9|          3|    9|         27|
    |queueData_priority_d0            |  32|          3|   32|         96|
    |queueData_priority_d1            |  32|          3|   32|         96|
    |size                             |  32|          2|   32|         64|
    |tempData_data_address0           |   9|          3|    9|         27|
    |tempData_data_address1           |   9|          3|    9|         27|
    |tempData_data_d0                 |  32|          3|   32|         96|
    |tempData_data_d1                 |  32|          3|   32|         96|
    |tempData_priority_address0       |   9|          3|    9|         27|
    |tempData_priority_address1       |   9|          3|    9|         27|
    |tempData_priority_d0             |  32|          3|   32|         96|
    |tempData_priority_d1             |  32|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 552|         66|  552|       1560|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_return_0_preg                      |  32|   0|   32|          0|
    |ap_return_1_preg                      |  32|   0|   32|          0|
    |grp_pop_fu_104_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_push_fu_87_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |inData_data_cast_reg_195              |   8|   0|   32|         24|
    |inData_priority_cast_reg_200          |   9|   0|   32|         23|
    |outData_data_2_reg_70                 |  32|   0|   32|          0|
    |outData_priority_2_reg_54             |  32|   0|   32|          0|
    |size                                  |  32|   0|   32|          0|
    |size_load_reg_205                     |  32|   0|   32|          0|
    |tmp_reg_215                           |   1|   0|    1|          0|
    |tmp_s_reg_211                         |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 214|   0|  261|         47|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      queue      | return value |
|ap_done          | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      queue      | return value |
|ap_return_0      | out |   32| ap_ctrl_hs |      queue      | return value |
|ap_return_1      | out |   32| ap_ctrl_hs |      queue      | return value |
|isPush           |  in |    1|   ap_none  |      isPush     |    scalar    |
|inData_priority  |  in |    9|   ap_none  | inData_priority |    scalar    |
|inData_data      |  in |    8|   ap_none  |   inData_data   |    scalar    |
+-----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.17ns
ST_1: inData_data_read [1/1] 1.01ns
:0  %inData_data_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %inData_data)

ST_1: inData_priority_read [1/1] 1.01ns
:1  %inData_priority_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %inData_priority)

ST_1: isPush_read [1/1] 1.01ns
:2  %isPush_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %isPush)

ST_1: inData_data_cast [1/1] 0.00ns
:3  %inData_data_cast = zext i8 %inData_data_read to i32

ST_1: inData_priority_cast [1/1] 0.00ns
:4  %inData_priority_cast = zext i9 %inData_priority_read to i32

ST_1: size_load [1/1] 0.00ns
:5  %size_load = load i32* @size, align 4

ST_1: stg_9 [1/1] 0.00ns
:6  br i1 %isPush_read, label %1, label %3

ST_1: tmp_s [1/1] 2.52ns
:0  %tmp_s = icmp eq i32 %size_load, 0

ST_1: stg_11 [1/1] 1.66ns
:1  br i1 %tmp_s, label %5, label %4

ST_1: pop_ret [2/2] 1.57ns
:0  %pop_ret = call fastcc { i32, i32, i32 } @pop(i32 %size_load)

ST_1: tmp [1/1] 2.52ns
:0  %tmp = icmp eq i32 %size_load, 200

ST_1: stg_14 [1/1] 1.66ns
:1  br i1 %tmp, label %5, label %2

ST_1: tmp_1 [2/2] 1.57ns
:0  %tmp_1 = call fastcc i32 @push([400 x i32]* @queueData_priority, [400 x i32]* @queueData_data, i32 %size_load, i9 %inData_priority_read, i8 %inData_data_read, [400 x i32]* @tempData_priority, [400 x i32]* @tempData_data)


 <State 2>: 5.59ns
ST_2: pop_ret [1/2] 2.44ns
:0  %pop_ret = call fastcc { i32, i32, i32 } @pop(i32 %size_load)

ST_2: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = extractvalue { i32, i32, i32 } %pop_ret, 0

ST_2: outData_priority_ret [1/1] 0.00ns
:2  %outData_priority_ret = extractvalue { i32, i32, i32 } %pop_ret, 1

ST_2: outData_data_ret [1/1] 0.00ns
:3  %outData_data_ret = extractvalue { i32, i32, i32 } %pop_ret, 2

ST_2: stg_20 [1/1] 1.57ns
:4  store i32 %tmp_2, i32* @size, align 4

ST_2: stg_21 [1/1] 1.66ns
:5  br label %5

ST_2: tmp_1 [1/2] 4.01ns
:0  %tmp_1 = call fastcc i32 @push([400 x i32]* @queueData_priority, [400 x i32]* @queueData_data, i32 %size_load, i9 %inData_priority_read, i8 %inData_data_read, [400 x i32]* @tempData_priority, [400 x i32]* @tempData_data)

ST_2: stg_23 [1/1] 1.57ns
:1  store i32 %tmp_1, i32* @size, align 4

ST_2: stg_24 [1/1] 1.66ns
:2  br label %5

ST_2: outData_priority_2 [1/1] 0.00ns
:0  %outData_priority_2 = phi i32 [ %inData_priority_cast, %2 ], [ %outData_priority_ret, %4 ], [ 2147483647, %1 ], [ 2147483647, %3 ]

ST_2: outData_data_2 [1/1] 0.00ns
:1  %outData_data_2 = phi i32 [ %inData_data_cast, %2 ], [ %outData_data_ret, %4 ], [ -1, %1 ], [ -1, %3 ]

ST_2: mrv [1/1] 0.00ns
:2  %mrv = insertvalue { i32, i32 } undef, i32 %outData_priority_2, 0

ST_2: mrv_1 [1/1] 0.00ns
:3  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %outData_data_2, 1

ST_2: stg_29 [1/1] 0.00ns
:4  ret { i32, i32 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ isPush]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13b382f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inData_priority]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x13a96cf0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inData_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x12dbc8e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x4f80200; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ queueData_priority]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x4a60190; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ queueData_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x523da40; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tempData_priority]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x5245500; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ tempData_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x4d09a80; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inData_data_read     (read        ) [ 001]
inData_priority_read (read        ) [ 001]
isPush_read          (read        ) [ 011]
inData_data_cast     (zext        ) [ 011]
inData_priority_cast (zext        ) [ 011]
size_load            (load        ) [ 001]
stg_9                (br          ) [ 000]
tmp_s                (icmp        ) [ 011]
stg_11               (br          ) [ 011]
tmp                  (icmp        ) [ 011]
stg_14               (br          ) [ 011]
pop_ret              (call        ) [ 000]
tmp_2                (extractvalue) [ 000]
outData_priority_ret (extractvalue) [ 000]
outData_data_ret     (extractvalue) [ 000]
stg_20               (store       ) [ 000]
stg_21               (br          ) [ 000]
tmp_1                (call        ) [ 000]
stg_23               (store       ) [ 000]
stg_24               (br          ) [ 000]
outData_priority_2   (phi         ) [ 001]
outData_data_2       (phi         ) [ 001]
mrv                  (insertvalue ) [ 000]
mrv_1                (insertvalue ) [ 000]
stg_29               (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="isPush">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="isPush"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_priority">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_priority"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inData_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="queueData_priority">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queueData_priority"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="queueData_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queueData_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tempData_priority">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempData_priority"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tempData_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempData_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="push"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="inData_data_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_data_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="inData_priority_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="9" slack="0"/>
<pin id="44" dir="0" index="1" bw="9" slack="0"/>
<pin id="45" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_priority_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="isPush_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="isPush_read/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="outData_priority_2_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outData_priority_2 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="outData_priority_2_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="4" bw="32" slack="1"/>
<pin id="64" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="32" slack="1"/>
<pin id="66" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outData_priority_2/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="outData_data_2_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outData_data_2 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="outData_data_2_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="1" slack="1"/>
<pin id="80" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="1" slack="1"/>
<pin id="82" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outData_data_2/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_push_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="0" index="3" bw="32" slack="0"/>
<pin id="92" dir="0" index="4" bw="9" slack="0"/>
<pin id="93" dir="0" index="5" bw="8" slack="0"/>
<pin id="94" dir="0" index="6" bw="32" slack="0"/>
<pin id="95" dir="0" index="7" bw="32" slack="0"/>
<pin id="96" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_pop_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="96" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="32" slack="0"/>
<pin id="110" dir="0" index="5" bw="32" slack="0"/>
<pin id="111" dir="1" index="6" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="pop_ret/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="inData_data_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inData_data_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="inData_priority_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inData_priority_cast/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="size_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_s_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="96" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="outData_priority_ret_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="96" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outData_priority_ret/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="outData_data_ret_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outData_data_ret/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="stg_20_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_20/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="stg_23_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_23/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="mrv_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="mrv_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="inData_data_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="inData_data_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="inData_priority_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="1"/>
<pin id="188" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="inData_priority_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="isPush_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="isPush_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="inData_data_cast_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inData_data_cast "/>
</bind>
</comp>

<comp id="200" class="1005" name="inData_priority_cast_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inData_priority_cast "/>
</bind>
</comp>

<comp id="205" class="1005" name="size_load_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_load "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_s_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="16" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="54" pin="1"/><net_sink comp="58" pin=4"/></net>

<net id="69"><net_src comp="54" pin="1"/><net_sink comp="58" pin=6"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="84"><net_src comp="70" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="85"><net_src comp="70" pin="1"/><net_sink comp="74" pin=6"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="100"><net_src comp="42" pin="2"/><net_sink comp="87" pin=4"/></net>

<net id="101"><net_src comp="36" pin="2"/><net_sink comp="87" pin=5"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="87" pin=6"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="87" pin=7"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="120"><net_src comp="36" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="42" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="125" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="104" pin="6"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="104" pin="6"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="155"><net_src comp="104" pin="6"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="87" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="58" pin="8"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="74" pin="8"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="36" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="87" pin=5"/></net>

<net id="189"><net_src comp="42" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="87" pin=4"/></net>

<net id="194"><net_src comp="48" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="117" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="203"><net_src comp="121" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="208"><net_src comp="125" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="87" pin=3"/></net>

<net id="214"><net_src comp="131" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="137" pin="2"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: size | {}
	Port: queueData_priority | {}
	Port: queueData_data | {}
	Port: tempData_priority | {}
	Port: tempData_data | {}
  - Chain level:
	State 1
		tmp_s : 1
		stg_11 : 2
		pop_ret : 1
		tmp : 1
		stg_14 : 2
		tmp_1 : 1
	State 2
		tmp_2 : 1
		outData_priority_ret : 1
		outData_data_ret : 1
		stg_20 : 2
		stg_23 : 1
		outData_priority_2 : 2
		outData_data_2 : 2
		mrv : 3
		mrv_1 : 4
		stg_29 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   |          grp_push_fu_87         | 90.7164 |  28271  |  18956  |
|          |          grp_pop_fu_104         | 159.492 |  13856  |  14832  |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |           tmp_s_fu_131          |    0    |    0    |    40   |
|          |            tmp_fu_137           |    0    |    0    |    40   |
|----------|---------------------------------|---------|---------|---------|
|          |   inData_data_read_read_fu_36   |    0    |    0    |    0    |
|   read   | inData_priority_read_read_fu_42 |    0    |    0    |    0    |
|          |      isPush_read_read_fu_48     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   zext   |     inData_data_cast_fu_117     |    0    |    0    |    0    |
|          |   inData_priority_cast_fu_121   |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_2_fu_143          |    0    |    0    |    0    |
|extractvalue|   outData_priority_ret_fu_147   |    0    |    0    |    0    |
|          |     outData_data_ret_fu_152     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|insertvalue|            mrv_fu_169           |    0    |    0    |    0    |
|          |           mrv_1_fu_175          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 | 250.209 |  42127  |  33868  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  inData_data_cast_reg_195  |   32   |
|  inData_data_read_reg_181  |    8   |
|inData_priority_cast_reg_200|   32   |
|inData_priority_read_reg_186|    9   |
|     isPush_read_reg_191    |    1   |
|    outData_data_2_reg_70   |   32   |
|  outData_priority_2_reg_54 |   32   |
|      size_load_reg_205     |   32   |
|         tmp_reg_215        |    1   |
|        tmp_s_reg_211       |    1   |
+----------------------------+--------+
|            Total           |   180  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------|------|------|------|--------||---------||---------|
|      Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------|------|------|------|--------||---------||---------|
| grp_push_fu_87 |  p3  |   2  |  32  |   64   ||    32   |
| grp_push_fu_87 |  p4  |   2  |   9  |   18   ||    9    |
| grp_push_fu_87 |  p5  |   2  |   8  |   16   ||    8    |
| grp_pop_fu_104 |  p1  |   2  |  32  |   64   ||    32   |
|----------------|------|------|------|--------||---------||---------|
|      Total     |      |      |      |   162  ||  5.9375 ||    81   |
|----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   250  |  42127 |  33868 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   81   |
|  Register |    -   |   180  |    -   |
+-----------+--------+--------+--------+
|   Total   |   256  |  42307 |  33949 |
+-----------+--------+--------+--------+
