The project submission contains 9 files:

1. The Elaborated Schematic
2. The Expectations of Originality
3. The Implemented Schematic
4. The Project Report
5. The README File
6. The Room Occupancy VHDL code
7. The Testbench VHDL
8. The Implementation Log file
9. The Synthesization Log file
