0.7
2020.2
May 22 2024
19:03:11
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sim_1/new/tb_gpio.v,1764556094,verilog,,,,tb_gpio,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/basys3_single_cycle_mips_validation/button_debouncer.v,1529896809,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v,,button_debouncer,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/basys3_single_cycle_mips_validation/clk_gen.v,1529896827,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cmp.v,,clk_gen,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/basys3_single_cycle_mips_validation/hex_to_7seg.v,1529896816,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,,hex_to_7seg,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/basys3_single_cycle_mips_validation/led_mux.v,1532847256,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,,led_mux,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sim_1/new/tb_Single_Cyc_SoC.v,1764565221,verilog,,,,tb_Single_Cyc_SoC,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sim_1/new/tb_fact_top.v,1764476913,verilog,,,,tb_fact_top,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/CU.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/DP.v,,CU,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/DP.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/Single_Cyc_SoC.v,,DP,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/Single_Cyc_SoC.v,1764561941,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_ad.v,,Single_Cyc_SoC,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/Single_Cyc_SoC_fpga.v,1764473627,verilog,,,,Single_Cyc_SoC_fpga,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_ad.v,1764473627,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_mux4.v,,SoC_ad,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/SoC_mux4.v,1764473627,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v,,SoC_mux4,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cmp.v,1764473624,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cnt.v,,cmp,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cnt.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,,cnt,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_ad.v,,fact,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_ad.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_and.v,,fact_ad,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_and.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_done_reg.v,,fact_and,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_done_reg.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_err_reg.v,,fact_done_reg,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_err_reg.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mul.v,,fact_err_reg,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mul.v,1764473625,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux.v,,fact_mul,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux.v,1764473626,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux4.v,,fact_mux,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_mux4.v,1764473626,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_reg.v,,fact_mux4,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_reg.v,1764473626,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_top.v,,fact_reg,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact_top.v,1764473626,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_ad.v,,fact_top,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_ad.v,1764473626,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_mux4.v,,gpio_ad,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_mux4.v,1764473626,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_reg.v,,gpio_mux4,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_reg.v,1764473626,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_top.v,,gpio_reg,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/gpio_top.v,1764473627,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,,gpio_top,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/regdff.v,1764473627,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,,regdff,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,1529270400,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/cmp.v,,auxdec,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,1532850306,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,1529270354,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,,maindec,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v,1529278294,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,1529278532,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,1532850274,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,1529270952,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/fact.v,,dreg,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,1529278340,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sources_1/new/regdff.v,,mux2,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,1532850504,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,1529278266,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/cmpe140lab7v3.srcs/sim_1/new/tb_Single_Cyc_SoC.v,,signext,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,1529288462,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,1764561807,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v,1532850512,verilog,,C:/Users/07437/Project_Lab8_Test/Project_Lab8_Test.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,,mips,,,,,,,,
