-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "04/17/2022 15:46:36"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
LIBRARY WORK;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE WORK.ELEM.ALL;

ENTITY 	data_path IS
    PORT (
	clock : IN std_logic;
	T : IN std_logic_vector(29 DOWNTO 0);
	flags : OUT std_logic_vector(2 DOWNTO 0);
	op_code : OUT std_logic_vector(3 DOWNTO 0);
	condition : OUT std_logic_vector(1 DOWNTO 0);
	regs_out : OUT WORK.ELEM.regbank
	);
END data_path;

-- Design Ports Information
-- T[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[15]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[20]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[21]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[28]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- flags[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- flags[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- flags[2]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- op_code[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- op_code[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- op_code[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- op_code[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- condition[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- condition[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][1]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][2]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][4]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][5]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][7]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][10]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][11]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][12]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][13]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][14]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[7][15]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][0]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][3]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][4]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][8]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][10]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][11]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][12]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][13]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][14]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[6][15]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][7]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][8]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][11]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][13]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][14]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[5][15]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][1]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][4]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][6]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][7]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][9]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][10]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][12]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][14]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[4][15]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][4]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][5]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][8]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][10]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][11]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][12]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][13]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][14]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[3][15]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][1]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][4]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][5]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][6]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][7]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][8]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][9]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][10]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][12]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][13]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][14]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[2][15]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][0]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][1]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][2]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][3]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][4]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][6]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][7]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][9]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][10]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][11]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][12]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][14]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[1][15]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][3]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][6]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][8]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][10]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][11]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][12]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][13]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][14]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- regs_out[0][15]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[17]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[18]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[25]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[16]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[10]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[7]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[8]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[29]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[5]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[24]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[26]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[27]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clock	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[6]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[22]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[23]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[14]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[19]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[13]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[3]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- T[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF data_path IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_T : std_logic_vector(29 DOWNTO 0);
SIGNAL ww_flags : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_op_code : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_condition : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_regs_out : WORK.ELEM.regbank;
SIGNAL \T[11]~input_o\ : std_logic;
SIGNAL \T[15]~input_o\ : std_logic;
SIGNAL \T[20]~input_o\ : std_logic;
SIGNAL \T[21]~input_o\ : std_logic;
SIGNAL \T[28]~input_o\ : std_logic;
SIGNAL \T[17]~input_o\ : std_logic;
SIGNAL \T[18]~input_o\ : std_logic;
SIGNAL \T[12]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \T[24]~input_o\ : std_logic;
SIGNAL \T[25]~input_o\ : std_logic;
SIGNAL \lsm_hw|num[0]~2_combout\ : std_logic;
SIGNAL \lsm_hw|num~0_combout\ : std_logic;
SIGNAL \lsm_hw|num~1_combout\ : std_logic;
SIGNAL \lsm_hw|Equal0~0_combout\ : std_logic;
SIGNAL \lsm_hw|valid~combout\ : std_logic;
SIGNAL \T[16]~input_o\ : std_logic;
SIGNAL \T[26]~input_o\ : std_logic;
SIGNAL \T[27]~input_o\ : std_logic;
SIGNAL \alu_ent|dest[15]~0_combout\ : std_logic;
SIGNAL \alu_ent|Z~combout\ : std_logic;
SIGNAL \T[8]~input_o\ : std_logic;
SIGNAL \T[29]~input_o\ : std_logic;
SIGNAL \rf_addin[0]~0_combout\ : std_logic;
SIGNAL \T[4]~input_o\ : std_logic;
SIGNAL \T[5]~input_o\ : std_logic;
SIGNAL \rf_wr~0_combout\ : std_logic;
SIGNAL \T[7]~input_o\ : std_logic;
SIGNAL \reg_file|Decoder0~0_combout\ : std_logic;
SIGNAL \T[9]~input_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \reg_file|Decoder0~7_combout\ : std_logic;
SIGNAL \reg_file|registers[0][0]~combout\ : std_logic;
SIGNAL \T[19]~input_o\ : std_logic;
SIGNAL \t3_din[0]~0_combout\ : std_logic;
SIGNAL \T[13]~input_o\ : std_logic;
SIGNAL \T[10]~input_o\ : std_logic;
SIGNAL \T[23]~input_o\ : std_logic;
SIGNAL \T[22]~input_o\ : std_logic;
SIGNAL \Equal12~0_combout\ : std_logic;
SIGNAL \T[6]~input_o\ : std_logic;
SIGNAL \T[0]~input_o\ : std_logic;
SIGNAL \ram_memory|ram_block[26][4]~feeder_combout\ : std_logic;
SIGNAL \T[3]~input_o\ : std_logic;
SIGNAL \T[2]~input_o\ : std_logic;
SIGNAL \T[1]~input_o\ : std_logic;
SIGNAL \ram_wr~0_combout\ : std_logic;
SIGNAL \reg_file|registers[0][3]~combout\ : std_logic;
SIGNAL \t3_din[3]~3_combout\ : std_logic;
SIGNAL \reg_file|registers[0][2]~combout\ : std_logic;
SIGNAL \t3_din[2]~2_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][2]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[0][1]~combout\ : std_logic;
SIGNAL \t3_din[1]~1_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~4_combout\ : std_logic;
SIGNAL \reg_file|registers[3][1]~combout\ : std_logic;
SIGNAL \rf_add2[1]~1_combout\ : std_logic;
SIGNAL \rf_add2[0]~0_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~6_combout\ : std_logic;
SIGNAL \reg_file|registers[1][1]~combout\ : std_logic;
SIGNAL \reg_file|Decoder0~5_combout\ : std_logic;
SIGNAL \reg_file|registers[2][1]~combout\ : std_logic;
SIGNAL \t4_din[1]~23_combout\ : std_logic;
SIGNAL \ram_addr[0]~0_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][1]~feeder_combout\ : std_logic;
SIGNAL \reg_file|registers[7][4]~combout\ : std_logic;
SIGNAL \ram_addr[4]~4_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~10_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~9_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~11_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[11][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~8_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][1]~q\ : std_logic;
SIGNAL \t4_din[1]~15_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~7_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~4_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~6_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~5_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[5][1]~q\ : std_logic;
SIGNAL \t4_din[1]~14_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~2_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~3_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][1]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~0_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~1_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[1][1]~q\ : std_logic;
SIGNAL \t4_din[1]~13_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~14_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~13_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][1]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~12_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~15_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[15][1]~q\ : std_logic;
SIGNAL \t4_din[1]~16_combout\ : std_logic;
SIGNAL \t4_din[1]~17_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][1]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~18_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~17_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[20][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~16_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][1]~q\ : std_logic;
SIGNAL \t4_din[1]~18_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~24_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~27_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[30][1]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~25_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][1]~q\ : std_logic;
SIGNAL \t4_din[1]~20_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~28_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~29_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][1]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~30_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~31_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[31][1]~q\ : std_logic;
SIGNAL \t4_din[1]~21_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~23_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[29][1]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][1]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~20_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~22_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][1]~q\ : std_logic;
SIGNAL \ram_memory|Decoder0~21_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[21][1]~q\ : std_logic;
SIGNAL \t4_din[1]~19_combout\ : std_logic;
SIGNAL \t4_din[1]~22_combout\ : std_logic;
SIGNAL \reg_file|Decoder0~2_combout\ : std_logic;
SIGNAL \reg_file|registers[5][1]~combout\ : std_logic;
SIGNAL \reg_file|Decoder0~1_combout\ : std_logic;
SIGNAL \reg_file|registers[6][1]~combout\ : std_logic;
SIGNAL \reg_file|Decoder0~3_combout\ : std_logic;
SIGNAL \reg_file|registers[4][1]~combout\ : std_logic;
SIGNAL \t4_din[1]~24_combout\ : std_logic;
SIGNAL \t4_din[1]~25_combout\ : std_logic;
SIGNAL \Equal13~0_combout\ : std_logic;
SIGNAL \T[14]~input_o\ : std_logic;
SIGNAL \rf_din[1]~1_combout\ : std_logic;
SIGNAL \reg_file|registers[7][1]~combout\ : std_logic;
SIGNAL \ram_addr[1]~1_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~19_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][2]~q\ : std_logic;
SIGNAL \t4_din[2]~31_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][2]~q\ : std_logic;
SIGNAL \t4_din[2]~34_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][2]~q\ : std_logic;
SIGNAL \t4_din[2]~33_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][2]~q\ : std_logic;
SIGNAL \t4_din[2]~32_combout\ : std_logic;
SIGNAL \t4_din[2]~35_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][2]~q\ : std_logic;
SIGNAL \t4_din[2]~26_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][2]~q\ : std_logic;
SIGNAL \t4_din[2]~29_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][2]~q\ : std_logic;
SIGNAL \t4_din[2]~27_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][2]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][2]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][2]~q\ : std_logic;
SIGNAL \t4_din[2]~28_combout\ : std_logic;
SIGNAL \t4_din[2]~30_combout\ : std_logic;
SIGNAL \reg_file|registers[3][2]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][2]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][2]~combout\ : std_logic;
SIGNAL \t4_din[2]~36_combout\ : std_logic;
SIGNAL \reg_file|registers[5][2]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][2]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][2]~combout\ : std_logic;
SIGNAL \t4_din[2]~37_combout\ : std_logic;
SIGNAL \t4_din[2]~38_combout\ : std_logic;
SIGNAL \rf_din[2]~2_combout\ : std_logic;
SIGNAL \reg_file|registers[7][2]~combout\ : std_logic;
SIGNAL \ram_addr[2]~2_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][3]~q\ : std_logic;
SIGNAL \t4_din[3]~42_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][3]~q\ : std_logic;
SIGNAL \t4_din[3]~39_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][3]~q\ : std_logic;
SIGNAL \t4_din[3]~40_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][3]~q\ : std_logic;
SIGNAL \t4_din[3]~41_combout\ : std_logic;
SIGNAL \t4_din[3]~43_combout\ : std_logic;
SIGNAL \reg_file|registers[2][3]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][3]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][3]~combout\ : std_logic;
SIGNAL \t4_din[3]~49_combout\ : std_logic;
SIGNAL \reg_file|registers[5][3]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][3]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][3]~combout\ : std_logic;
SIGNAL \t4_din[3]~50_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][3]~q\ : std_logic;
SIGNAL \t4_din[3]~45_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][3]~q\ : std_logic;
SIGNAL \t4_din[3]~44_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][3]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][3]~q\ : std_logic;
SIGNAL \t4_din[3]~47_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][3]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][3]~q\ : std_logic;
SIGNAL \t4_din[3]~46_combout\ : std_logic;
SIGNAL \t4_din[3]~48_combout\ : std_logic;
SIGNAL \t4_din[3]~51_combout\ : std_logic;
SIGNAL \rf_din[3]~3_combout\ : std_logic;
SIGNAL \reg_file|registers[7][3]~combout\ : std_logic;
SIGNAL \ram_addr[3]~3_combout\ : std_logic;
SIGNAL \ram_memory|Decoder0~26_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][4]~q\ : std_logic;
SIGNAL \t4_din[4]~59_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][4]~q\ : std_logic;
SIGNAL \t4_din[4]~60_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][4]~q\ : std_logic;
SIGNAL \t4_din[4]~57_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][4]~q\ : std_logic;
SIGNAL \t4_din[4]~58_combout\ : std_logic;
SIGNAL \t4_din[4]~61_combout\ : std_logic;
SIGNAL \reg_file|registers[5][4]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][4]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][4]~combout\ : std_logic;
SIGNAL \t4_din[4]~63_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][4]~q\ : std_logic;
SIGNAL \t4_din[4]~55_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][4]~q\ : std_logic;
SIGNAL \t4_din[4]~53_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][4]~q\ : std_logic;
SIGNAL \t4_din[4]~54_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][4]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][4]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][4]~q\ : std_logic;
SIGNAL \t4_din[4]~52_combout\ : std_logic;
SIGNAL \t4_din[4]~56_combout\ : std_logic;
SIGNAL \reg_file|registers[1][4]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][4]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][4]~combout\ : std_logic;
SIGNAL \t4_din[4]~62_combout\ : std_logic;
SIGNAL \t4_din[4]~64_combout\ : std_logic;
SIGNAL \rf_din[4]~4_combout\ : std_logic;
SIGNAL \reg_file|registers[0][4]~combout\ : std_logic;
SIGNAL \t3_din[4]~4_combout\ : std_logic;
SIGNAL \temp4|dout[3]~0_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][0]~q\ : std_logic;
SIGNAL \t4_din[0]~2_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][0]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][0]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][0]~q\ : std_logic;
SIGNAL \t4_din[0]~1_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][0]~q\ : std_logic;
SIGNAL \t4_din[0]~3_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][0]~q\ : std_logic;
SIGNAL \t4_din[0]~0_combout\ : std_logic;
SIGNAL \t4_din[0]~4_combout\ : std_logic;
SIGNAL \reg_file|registers[1][0]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][0]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][0]~combout\ : std_logic;
SIGNAL \t4_din[0]~10_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][0]~q\ : std_logic;
SIGNAL \t4_din[0]~7_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][0]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][0]~q\ : std_logic;
SIGNAL \t4_din[0]~8_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][0]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][0]~q\ : std_logic;
SIGNAL \t4_din[0]~5_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][0]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][0]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][0]~q\ : std_logic;
SIGNAL \t4_din[0]~6_combout\ : std_logic;
SIGNAL \t4_din[0]~9_combout\ : std_logic;
SIGNAL \reg_file|registers[5][0]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][0]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][0]~combout\ : std_logic;
SIGNAL \t4_din[0]~11_combout\ : std_logic;
SIGNAL \t4_din[0]~12_combout\ : std_logic;
SIGNAL \rf_din[0]~0_combout\ : std_logic;
SIGNAL \reg_file|registers[7][0]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][5]~combout\ : std_logic;
SIGNAL \t3_din[5]~5_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][5]~q\ : std_logic;
SIGNAL \t4_din[5]~72_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[29][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][5]~q\ : std_logic;
SIGNAL \t4_din[5]~71_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][5]~q\ : std_logic;
SIGNAL \t4_din[5]~73_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[20][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[28][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][5]~q\ : std_logic;
SIGNAL \t4_din[5]~70_combout\ : std_logic;
SIGNAL \t4_din[5]~74_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][5]~q\ : std_logic;
SIGNAL \t4_din[5]~67_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][5]~q\ : std_logic;
SIGNAL \t4_din[5]~66_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][5]~q\ : std_logic;
SIGNAL \t4_din[5]~68_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[1][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][5]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][5]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][5]~q\ : std_logic;
SIGNAL \t4_din[5]~65_combout\ : std_logic;
SIGNAL \t4_din[5]~69_combout\ : std_logic;
SIGNAL \reg_file|registers[5][5]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][5]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][5]~combout\ : std_logic;
SIGNAL \t4_din[5]~76_combout\ : std_logic;
SIGNAL \reg_file|registers[1][5]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][5]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][5]~combout\ : std_logic;
SIGNAL \t4_din[5]~75_combout\ : std_logic;
SIGNAL \t4_din[5]~77_combout\ : std_logic;
SIGNAL \rf_din[5]~5_combout\ : std_logic;
SIGNAL \reg_file|registers[7][5]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][6]~combout\ : std_logic;
SIGNAL \t3_din[6]~6_combout\ : std_logic;
SIGNAL \reg_file|registers[3][6]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][6]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][6]~combout\ : std_logic;
SIGNAL \t4_din[6]~88_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[15][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][6]~q\ : std_logic;
SIGNAL \t4_din[6]~81_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][6]~q\ : std_logic;
SIGNAL \t4_din[6]~79_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][6]~q\ : std_logic;
SIGNAL \t4_din[6]~80_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][6]~q\ : std_logic;
SIGNAL \t4_din[6]~78_combout\ : std_logic;
SIGNAL \t4_din[6]~82_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[28][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][6]~q\ : std_logic;
SIGNAL \t4_din[6]~83_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][6]~q\ : std_logic;
SIGNAL \t4_din[6]~84_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][6]~q\ : std_logic;
SIGNAL \t4_din[6]~85_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][6]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][6]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][6]~q\ : std_logic;
SIGNAL \t4_din[6]~86_combout\ : std_logic;
SIGNAL \t4_din[6]~87_combout\ : std_logic;
SIGNAL \reg_file|registers[5][6]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][6]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][6]~combout\ : std_logic;
SIGNAL \t4_din[6]~89_combout\ : std_logic;
SIGNAL \t4_din[6]~90_combout\ : std_logic;
SIGNAL \rf_din[6]~6_combout\ : std_logic;
SIGNAL \reg_file|registers[7][6]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][7]~combout\ : std_logic;
SIGNAL \t3_din[7]~7_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[1][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][7]~q\ : std_logic;
SIGNAL \t4_din[7]~91_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[11][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][7]~q\ : std_logic;
SIGNAL \t4_din[7]~93_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][7]~q\ : std_logic;
SIGNAL \t4_din[7]~92_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][7]~q\ : std_logic;
SIGNAL \t4_din[7]~94_combout\ : std_logic;
SIGNAL \t4_din[7]~95_combout\ : std_logic;
SIGNAL \reg_file|registers[1][7]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][7]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][7]~combout\ : std_logic;
SIGNAL \t4_din[7]~101_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][7]~q\ : std_logic;
SIGNAL \t4_din[7]~99_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[21][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][7]~q\ : std_logic;
SIGNAL \t4_din[7]~97_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][7]~q\ : std_logic;
SIGNAL \t4_din[7]~96_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][7]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][7]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][7]~q\ : std_logic;
SIGNAL \t4_din[7]~98_combout\ : std_logic;
SIGNAL \t4_din[7]~100_combout\ : std_logic;
SIGNAL \reg_file|registers[6][7]~combout\ : std_logic;
SIGNAL \reg_file|registers[5][7]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][7]~combout\ : std_logic;
SIGNAL \t4_din[7]~102_combout\ : std_logic;
SIGNAL \t4_din[7]~103_combout\ : std_logic;
SIGNAL \rf_din[7]~7_combout\ : std_logic;
SIGNAL \reg_file|registers[7][7]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][8]~combout\ : std_logic;
SIGNAL \t3_din[8]~8_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][8]~q\ : std_logic;
SIGNAL \t4_din[8]~111_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][8]~q\ : std_logic;
SIGNAL \t4_din[8]~112_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[28][8]~q\ : std_logic;
SIGNAL \t4_din[8]~109_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[29][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][8]~q\ : std_logic;
SIGNAL \t4_din[8]~110_combout\ : std_logic;
SIGNAL \t4_din[8]~113_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[5][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][8]~q\ : std_logic;
SIGNAL \t4_din[8]~105_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][8]~q\ : std_logic;
SIGNAL \t4_din[8]~104_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][8]~q\ : std_logic;
SIGNAL \t4_din[8]~106_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][8]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][8]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][8]~q\ : std_logic;
SIGNAL \t4_din[8]~107_combout\ : std_logic;
SIGNAL \t4_din[8]~108_combout\ : std_logic;
SIGNAL \reg_file|registers[6][8]~combout\ : std_logic;
SIGNAL \reg_file|registers[5][8]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][8]~combout\ : std_logic;
SIGNAL \t4_din[8]~115_combout\ : std_logic;
SIGNAL \reg_file|registers[1][8]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][8]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][8]~combout\ : std_logic;
SIGNAL \t4_din[8]~114_combout\ : std_logic;
SIGNAL \t4_din[8]~116_combout\ : std_logic;
SIGNAL \rf_din[8]~8_combout\ : std_logic;
SIGNAL \reg_file|registers[7][8]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][9]~combout\ : std_logic;
SIGNAL \t3_din[9]~9_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][9]~q\ : std_logic;
SIGNAL \t4_din[9]~120_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][9]~q\ : std_logic;
SIGNAL \t4_din[9]~118_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][9]~q\ : std_logic;
SIGNAL \t4_din[9]~119_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][9]~q\ : std_logic;
SIGNAL \t4_din[9]~117_combout\ : std_logic;
SIGNAL \t4_din[9]~121_combout\ : std_logic;
SIGNAL \reg_file|registers[1][9]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][9]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][9]~combout\ : std_logic;
SIGNAL \t4_din[9]~127_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][9]~q\ : std_logic;
SIGNAL \t4_din[9]~123_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][9]~q\ : std_logic;
SIGNAL \t4_din[9]~124_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[28][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][9]~q\ : std_logic;
SIGNAL \t4_din[9]~122_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[27][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][9]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][9]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][9]~q\ : std_logic;
SIGNAL \t4_din[9]~125_combout\ : std_logic;
SIGNAL \t4_din[9]~126_combout\ : std_logic;
SIGNAL \reg_file|registers[5][9]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][9]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][9]~combout\ : std_logic;
SIGNAL \t4_din[9]~128_combout\ : std_logic;
SIGNAL \t4_din[9]~129_combout\ : std_logic;
SIGNAL \rf_din[9]~9_combout\ : std_logic;
SIGNAL \reg_file|registers[7][9]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][10]~combout\ : std_logic;
SIGNAL \t3_din[10]~10_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][10]~q\ : std_logic;
SIGNAL \t4_din[10]~133_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][10]~q\ : std_logic;
SIGNAL \t4_din[10]~131_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][10]~q\ : std_logic;
SIGNAL \t4_din[10]~132_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][10]~q\ : std_logic;
SIGNAL \t4_din[10]~130_combout\ : std_logic;
SIGNAL \t4_din[10]~134_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][10]~q\ : std_logic;
SIGNAL \t4_din[10]~138_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][10]~q\ : std_logic;
SIGNAL \t4_din[10]~137_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][10]~q\ : std_logic;
SIGNAL \t4_din[10]~136_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[20][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[28][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][10]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][10]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][10]~q\ : std_logic;
SIGNAL \t4_din[10]~135_combout\ : std_logic;
SIGNAL \t4_din[10]~139_combout\ : std_logic;
SIGNAL \reg_file|registers[5][10]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][10]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][10]~combout\ : std_logic;
SIGNAL \t4_din[10]~141_combout\ : std_logic;
SIGNAL \reg_file|registers[3][10]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][10]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][10]~combout\ : std_logic;
SIGNAL \t4_din[10]~140_combout\ : std_logic;
SIGNAL \t4_din[10]~142_combout\ : std_logic;
SIGNAL \rf_din[10]~10_combout\ : std_logic;
SIGNAL \reg_file|registers[7][10]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][11]~combout\ : std_logic;
SIGNAL \t3_din[11]~11_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[18][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][11]~q\ : std_logic;
SIGNAL \t4_din[11]~150_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[31][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[31][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][11]~q\ : std_logic;
SIGNAL \t4_din[11]~151_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][11]~q\ : std_logic;
SIGNAL \t4_din[11]~149_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[28][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][11]~q\ : std_logic;
SIGNAL \t4_din[11]~148_combout\ : std_logic;
SIGNAL \t4_din[11]~152_combout\ : std_logic;
SIGNAL \reg_file|registers[3][11]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][11]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][11]~combout\ : std_logic;
SIGNAL \t4_din[11]~153_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][11]~q\ : std_logic;
SIGNAL \t4_din[11]~145_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][11]~q\ : std_logic;
SIGNAL \t4_din[11]~146_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][11]~q\ : std_logic;
SIGNAL \t4_din[11]~144_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][11]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][11]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][11]~q\ : std_logic;
SIGNAL \t4_din[11]~143_combout\ : std_logic;
SIGNAL \t4_din[11]~147_combout\ : std_logic;
SIGNAL \reg_file|registers[6][11]~combout\ : std_logic;
SIGNAL \reg_file|registers[5][11]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][11]~combout\ : std_logic;
SIGNAL \t4_din[11]~154_combout\ : std_logic;
SIGNAL \t4_din[11]~155_combout\ : std_logic;
SIGNAL \rf_din[11]~11_combout\ : std_logic;
SIGNAL \reg_file|registers[7][11]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][12]~combout\ : std_logic;
SIGNAL \t3_din[12]~12_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][12]~q\ : std_logic;
SIGNAL \t4_din[12]~157_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][12]~q\ : std_logic;
SIGNAL \t4_din[12]~159_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][12]~q\ : std_logic;
SIGNAL \t4_din[12]~156_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][12]~q\ : std_logic;
SIGNAL \t4_din[12]~158_combout\ : std_logic;
SIGNAL \t4_din[12]~160_combout\ : std_logic;
SIGNAL \reg_file|registers[3][12]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][12]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][12]~combout\ : std_logic;
SIGNAL \t4_din[12]~166_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][12]~q\ : std_logic;
SIGNAL \t4_din[12]~162_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[31][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][12]~q\ : std_logic;
SIGNAL \t4_din[12]~164_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[20][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[28][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][12]~q\ : std_logic;
SIGNAL \t4_din[12]~161_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][12]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][12]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][12]~q\ : std_logic;
SIGNAL \t4_din[12]~163_combout\ : std_logic;
SIGNAL \t4_din[12]~165_combout\ : std_logic;
SIGNAL \reg_file|registers[5][12]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][12]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][12]~combout\ : std_logic;
SIGNAL \t4_din[12]~167_combout\ : std_logic;
SIGNAL \t4_din[12]~168_combout\ : std_logic;
SIGNAL \rf_din[12]~12_combout\ : std_logic;
SIGNAL \reg_file|registers[7][12]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][13]~combout\ : std_logic;
SIGNAL \t3_din[13]~13_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][13]~q\ : std_logic;
SIGNAL \t4_din[13]~169_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[6][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][13]~q\ : std_logic;
SIGNAL \t4_din[13]~170_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[8][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][13]~q\ : std_logic;
SIGNAL \t4_din[13]~171_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[14][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][13]~q\ : std_logic;
SIGNAL \t4_din[13]~172_combout\ : std_logic;
SIGNAL \t4_din[13]~173_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][13]~q\ : std_logic;
SIGNAL \t4_din[13]~176_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][13]~q\ : std_logic;
SIGNAL \t4_din[13]~174_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][13]~q\ : std_logic;
SIGNAL \t4_din[13]~175_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][13]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][13]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][13]~q\ : std_logic;
SIGNAL \t4_din[13]~177_combout\ : std_logic;
SIGNAL \t4_din[13]~178_combout\ : std_logic;
SIGNAL \reg_file|registers[1][13]~combout\ : std_logic;
SIGNAL \reg_file|registers[3][13]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][13]~combout\ : std_logic;
SIGNAL \t4_din[13]~179_combout\ : std_logic;
SIGNAL \reg_file|registers[5][13]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][13]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][13]~combout\ : std_logic;
SIGNAL \t4_din[13]~180_combout\ : std_logic;
SIGNAL \t4_din[13]~181_combout\ : std_logic;
SIGNAL \rf_din[13]~13_combout\ : std_logic;
SIGNAL \reg_file|registers[7][13]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][14]~combout\ : std_logic;
SIGNAL \t3_din[14]~14_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[3][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[0][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][14]~q\ : std_logic;
SIGNAL \t4_din[14]~182_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[9][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[10][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][14]~q\ : std_logic;
SIGNAL \t4_din[14]~184_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[5][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[4][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][14]~q\ : std_logic;
SIGNAL \t4_din[14]~183_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[13][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[15][14]~q\ : std_logic;
SIGNAL \t4_din[14]~185_combout\ : std_logic;
SIGNAL \t4_din[14]~186_combout\ : std_logic;
SIGNAL \reg_file|registers[5][14]~combout\ : std_logic;
SIGNAL \reg_file|registers[6][14]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][14]~combout\ : std_logic;
SIGNAL \t4_din[14]~193_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[31][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[31][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[23][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[19][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][14]~q\ : std_logic;
SIGNAL \t4_din[14]~190_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[25][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[17][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[21][14]~q\ : std_logic;
SIGNAL \t4_din[14]~188_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[24][14]~q\ : std_logic;
SIGNAL \t4_din[14]~187_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][14]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][14]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][14]~q\ : std_logic;
SIGNAL \t4_din[14]~189_combout\ : std_logic;
SIGNAL \t4_din[14]~191_combout\ : std_logic;
SIGNAL \reg_file|registers[3][14]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][14]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][14]~combout\ : std_logic;
SIGNAL \t4_din[14]~192_combout\ : std_logic;
SIGNAL \t4_din[14]~194_combout\ : std_logic;
SIGNAL \rf_din[14]~14_combout\ : std_logic;
SIGNAL \reg_file|registers[7][14]~combout\ : std_logic;
SIGNAL \reg_file|registers[0][15]~combout\ : std_logic;
SIGNAL \t3_din[15]~15_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[4][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[6][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[7][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[7][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[5][15]~q\ : std_logic;
SIGNAL \t4_din[15]~196_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[0][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[3][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[1][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[2][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[2][15]~q\ : std_logic;
SIGNAL \t4_din[15]~195_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[10][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[8][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[9][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[11][15]~q\ : std_logic;
SIGNAL \t4_din[15]~197_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[15][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[13][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[12][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[12][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[14][15]~q\ : std_logic;
SIGNAL \t4_din[15]~198_combout\ : std_logic;
SIGNAL \t4_din[15]~199_combout\ : std_logic;
SIGNAL \reg_file|registers[3][15]~combout\ : std_logic;
SIGNAL \reg_file|registers[2][15]~combout\ : std_logic;
SIGNAL \reg_file|registers[1][15]~combout\ : std_logic;
SIGNAL \t4_din[15]~205_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[28][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[16][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[16][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[20][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[24][15]~q\ : std_logic;
SIGNAL \t4_din[15]~200_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[17][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[25][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[29][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[21][15]~q\ : std_logic;
SIGNAL \t4_din[15]~201_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[18][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[26][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[26][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[22][15]~feeder_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[22][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[30][15]~q\ : std_logic;
SIGNAL \t4_din[15]~202_combout\ : std_logic;
SIGNAL \ram_memory|ram_block[23][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[27][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[19][15]~q\ : std_logic;
SIGNAL \ram_memory|ram_block[31][15]~q\ : std_logic;
SIGNAL \t4_din[15]~203_combout\ : std_logic;
SIGNAL \t4_din[15]~204_combout\ : std_logic;
SIGNAL \reg_file|registers[6][15]~combout\ : std_logic;
SIGNAL \reg_file|registers[5][15]~combout\ : std_logic;
SIGNAL \reg_file|registers[4][15]~combout\ : std_logic;
SIGNAL \t4_din[15]~206_combout\ : std_logic;
SIGNAL \t4_din[15]~207_combout\ : std_logic;
SIGNAL \rf_din[15]~15_combout\ : std_logic;
SIGNAL \reg_file|registers[7][15]~combout\ : std_logic;
SIGNAL \alu_ent|dest_temp\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \temp4|dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \lsm_hw|num\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \temp3|dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_T[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_T[25]~input_o\ : std_logic;
SIGNAL \alu_ent|ALT_INV_dest_temp\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \lsm_hw|ALT_INV_num\ : std_logic_vector(2 DOWNTO 1);
SIGNAL \reg_file|ALT_INV_registers[0][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[0][0]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[1][0]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[2][0]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[3][0]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[4][0]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[5][0]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[6][0]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][15]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][14]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][13]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][12]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][11]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][10]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][9]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][8]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][7]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][6]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][5]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][4]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][3]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][2]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][1]~combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_registers[7][0]~combout\ : std_logic;
SIGNAL \alu_ent|ALT_INV_Z~combout\ : std_logic;
SIGNAL \lsm_hw|ALT_INV_valid~combout\ : std_logic;
SIGNAL \ALT_INV_ram_wr~0_combout\ : std_logic;
SIGNAL \ALT_INV_ram_addr[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~206_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~205_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~204_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~203_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~202_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~201_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~200_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~199_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~198_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~197_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~196_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[15]~195_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~193_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~192_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~191_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~190_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~189_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~188_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~187_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~186_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~185_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~184_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~183_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[14]~182_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~180_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~179_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~178_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~177_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~176_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~175_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~174_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~173_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~172_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~171_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~170_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[13]~169_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~167_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~166_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~165_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~164_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~163_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~162_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~161_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~160_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~159_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~158_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~157_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[12]~156_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~154_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~153_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~152_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~151_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~150_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~149_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~148_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~147_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~146_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~145_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~144_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[11]~143_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~141_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~140_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~139_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~138_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~137_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~136_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~135_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~134_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~133_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~132_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~131_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[10]~130_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~128_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~127_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~126_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~125_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~124_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~123_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~122_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~121_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~120_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~119_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~118_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[9]~117_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~115_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~114_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~113_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~112_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~111_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~110_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~109_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~108_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~107_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~106_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~105_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[8]~104_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~102_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~101_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~100_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~99_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~98_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~97_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~96_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~95_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~94_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~93_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~92_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[7]~91_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~89_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~88_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~87_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~86_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~85_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~84_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~83_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~82_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~81_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~80_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~79_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[6]~78_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~76_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~75_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~74_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~73_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~72_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~71_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~70_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~69_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~68_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~67_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~66_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[5]~65_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~63_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~62_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~61_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~60_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~59_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~58_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~57_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~56_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~55_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~54_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~53_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[4]~52_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~50_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~49_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~48_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~47_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~46_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~45_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~44_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~43_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~42_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~41_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~40_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[3]~39_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~37_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~36_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~35_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~34_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~33_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~32_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~31_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~30_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~29_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~28_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~27_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[2]~26_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~24_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~23_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~22_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~21_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~20_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~19_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~18_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~17_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~16_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~15_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~14_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[1]~13_combout\ : std_logic;
SIGNAL \temp4|ALT_INV_dout[3]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~11_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~10_combout\ : std_logic;
SIGNAL \ALT_INV_rf_add2[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_rf_add2[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~9_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~8_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~7_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~6_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~5_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~4_combout\ : std_logic;
SIGNAL \ALT_INV_ram_addr[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_ram_addr[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_t4_din[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_ram_addr[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_ram_addr[0]~0_combout\ : std_logic;
SIGNAL \alu_ent|ALT_INV_dest[15]~0_combout\ : std_logic;
SIGNAL \lsm_hw|ALT_INV_num[0]~2_combout\ : std_logic;
SIGNAL \lsm_hw|ALT_INV_num~1_combout\ : std_logic;
SIGNAL \lsm_hw|ALT_INV_num~0_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~7_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~6_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~4_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~3_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[15]~15_combout\ : std_logic;
SIGNAL \temp3|ALT_INV_dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_rf_din[14]~14_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[13]~13_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[12]~12_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[11]~11_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[10]~10_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[9]~9_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[8]~8_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[7]~7_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[6]~6_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[5]~5_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[1]~1_combout\ : std_logic;
SIGNAL \reg_file|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \ALT_INV_rf_wr~0_combout\ : std_logic;
SIGNAL \ALT_INV_rf_addin[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_rf_din[0]~0_combout\ : std_logic;
SIGNAL \lsm_hw|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][15]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][14]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][13]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][12]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][11]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][10]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][9]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][8]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][7]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][6]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][5]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][4]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][3]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][2]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][1]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[31][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[27][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[23][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[19][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[30][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[26][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[22][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[18][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[29][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[25][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[21][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[17][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[28][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[24][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[20][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[16][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[15][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[14][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[13][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[12][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[11][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[10][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[9][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[8][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[7][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[6][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[5][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[4][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[3][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[2][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[1][0]~q\ : std_logic;
SIGNAL \ram_memory|ALT_INV_ram_block[0][0]~q\ : std_logic;
SIGNAL \temp4|ALT_INV_dout\ : std_logic_vector(15 DOWNTO 0);

BEGIN

ww_clock <= clock;
ww_T <= T;
flags <= ww_flags;
op_code <= ww_op_code;
condition <= ww_condition;
regs_out <= ww_regs_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_T[2]~input_o\ <= NOT \T[2]~input_o\;
\ALT_INV_T[1]~input_o\ <= NOT \T[1]~input_o\;
\ALT_INV_T[3]~input_o\ <= NOT \T[3]~input_o\;
\ALT_INV_T[19]~input_o\ <= NOT \T[19]~input_o\;
\ALT_INV_T[23]~input_o\ <= NOT \T[23]~input_o\;
\ALT_INV_T[22]~input_o\ <= NOT \T[22]~input_o\;
\ALT_INV_T[6]~input_o\ <= NOT \T[6]~input_o\;
\ALT_INV_T[0]~input_o\ <= NOT \T[0]~input_o\;
\ALT_INV_T[27]~input_o\ <= NOT \T[27]~input_o\;
\ALT_INV_T[26]~input_o\ <= NOT \T[26]~input_o\;
\ALT_INV_T[24]~input_o\ <= NOT \T[24]~input_o\;
\ALT_INV_T[5]~input_o\ <= NOT \T[5]~input_o\;
\ALT_INV_T[4]~input_o\ <= NOT \T[4]~input_o\;
\ALT_INV_T[29]~input_o\ <= NOT \T[29]~input_o\;
\ALT_INV_T[8]~input_o\ <= NOT \T[8]~input_o\;
\ALT_INV_T[7]~input_o\ <= NOT \T[7]~input_o\;
\ALT_INV_T[9]~input_o\ <= NOT \T[9]~input_o\;
\ALT_INV_T[10]~input_o\ <= NOT \T[10]~input_o\;
\ALT_INV_T[16]~input_o\ <= NOT \T[16]~input_o\;
\ALT_INV_T[25]~input_o\ <= NOT \T[25]~input_o\;
\alu_ent|ALT_INV_dest_temp\(0) <= NOT \alu_ent|dest_temp\(0);
\lsm_hw|ALT_INV_num\(2) <= NOT \lsm_hw|num\(2);
\lsm_hw|ALT_INV_num\(1) <= NOT \lsm_hw|num\(1);
\reg_file|ALT_INV_registers[0][15]~combout\ <= NOT \reg_file|registers[0][15]~combout\;
\reg_file|ALT_INV_registers[0][14]~combout\ <= NOT \reg_file|registers[0][14]~combout\;
\reg_file|ALT_INV_registers[0][13]~combout\ <= NOT \reg_file|registers[0][13]~combout\;
\reg_file|ALT_INV_registers[0][12]~combout\ <= NOT \reg_file|registers[0][12]~combout\;
\reg_file|ALT_INV_registers[0][11]~combout\ <= NOT \reg_file|registers[0][11]~combout\;
\reg_file|ALT_INV_registers[0][10]~combout\ <= NOT \reg_file|registers[0][10]~combout\;
\reg_file|ALT_INV_registers[0][9]~combout\ <= NOT \reg_file|registers[0][9]~combout\;
\reg_file|ALT_INV_registers[0][8]~combout\ <= NOT \reg_file|registers[0][8]~combout\;
\reg_file|ALT_INV_registers[0][7]~combout\ <= NOT \reg_file|registers[0][7]~combout\;
\reg_file|ALT_INV_registers[0][6]~combout\ <= NOT \reg_file|registers[0][6]~combout\;
\reg_file|ALT_INV_registers[0][5]~combout\ <= NOT \reg_file|registers[0][5]~combout\;
\reg_file|ALT_INV_registers[0][4]~combout\ <= NOT \reg_file|registers[0][4]~combout\;
\reg_file|ALT_INV_registers[0][3]~combout\ <= NOT \reg_file|registers[0][3]~combout\;
\reg_file|ALT_INV_registers[0][2]~combout\ <= NOT \reg_file|registers[0][2]~combout\;
\reg_file|ALT_INV_registers[0][1]~combout\ <= NOT \reg_file|registers[0][1]~combout\;
\reg_file|ALT_INV_registers[0][0]~combout\ <= NOT \reg_file|registers[0][0]~combout\;
\reg_file|ALT_INV_registers[1][15]~combout\ <= NOT \reg_file|registers[1][15]~combout\;
\reg_file|ALT_INV_registers[1][14]~combout\ <= NOT \reg_file|registers[1][14]~combout\;
\reg_file|ALT_INV_registers[1][13]~combout\ <= NOT \reg_file|registers[1][13]~combout\;
\reg_file|ALT_INV_registers[1][12]~combout\ <= NOT \reg_file|registers[1][12]~combout\;
\reg_file|ALT_INV_registers[1][11]~combout\ <= NOT \reg_file|registers[1][11]~combout\;
\reg_file|ALT_INV_registers[1][10]~combout\ <= NOT \reg_file|registers[1][10]~combout\;
\reg_file|ALT_INV_registers[1][9]~combout\ <= NOT \reg_file|registers[1][9]~combout\;
\reg_file|ALT_INV_registers[1][8]~combout\ <= NOT \reg_file|registers[1][8]~combout\;
\reg_file|ALT_INV_registers[1][7]~combout\ <= NOT \reg_file|registers[1][7]~combout\;
\reg_file|ALT_INV_registers[1][6]~combout\ <= NOT \reg_file|registers[1][6]~combout\;
\reg_file|ALT_INV_registers[1][5]~combout\ <= NOT \reg_file|registers[1][5]~combout\;
\reg_file|ALT_INV_registers[1][4]~combout\ <= NOT \reg_file|registers[1][4]~combout\;
\reg_file|ALT_INV_registers[1][3]~combout\ <= NOT \reg_file|registers[1][3]~combout\;
\reg_file|ALT_INV_registers[1][2]~combout\ <= NOT \reg_file|registers[1][2]~combout\;
\reg_file|ALT_INV_registers[1][1]~combout\ <= NOT \reg_file|registers[1][1]~combout\;
\reg_file|ALT_INV_registers[1][0]~combout\ <= NOT \reg_file|registers[1][0]~combout\;
\reg_file|ALT_INV_registers[2][15]~combout\ <= NOT \reg_file|registers[2][15]~combout\;
\reg_file|ALT_INV_registers[2][14]~combout\ <= NOT \reg_file|registers[2][14]~combout\;
\reg_file|ALT_INV_registers[2][13]~combout\ <= NOT \reg_file|registers[2][13]~combout\;
\reg_file|ALT_INV_registers[2][12]~combout\ <= NOT \reg_file|registers[2][12]~combout\;
\reg_file|ALT_INV_registers[2][11]~combout\ <= NOT \reg_file|registers[2][11]~combout\;
\reg_file|ALT_INV_registers[2][10]~combout\ <= NOT \reg_file|registers[2][10]~combout\;
\reg_file|ALT_INV_registers[2][9]~combout\ <= NOT \reg_file|registers[2][9]~combout\;
\reg_file|ALT_INV_registers[2][8]~combout\ <= NOT \reg_file|registers[2][8]~combout\;
\reg_file|ALT_INV_registers[2][7]~combout\ <= NOT \reg_file|registers[2][7]~combout\;
\reg_file|ALT_INV_registers[2][6]~combout\ <= NOT \reg_file|registers[2][6]~combout\;
\reg_file|ALT_INV_registers[2][5]~combout\ <= NOT \reg_file|registers[2][5]~combout\;
\reg_file|ALT_INV_registers[2][4]~combout\ <= NOT \reg_file|registers[2][4]~combout\;
\reg_file|ALT_INV_registers[2][3]~combout\ <= NOT \reg_file|registers[2][3]~combout\;
\reg_file|ALT_INV_registers[2][2]~combout\ <= NOT \reg_file|registers[2][2]~combout\;
\reg_file|ALT_INV_registers[2][1]~combout\ <= NOT \reg_file|registers[2][1]~combout\;
\reg_file|ALT_INV_registers[2][0]~combout\ <= NOT \reg_file|registers[2][0]~combout\;
\reg_file|ALT_INV_registers[3][15]~combout\ <= NOT \reg_file|registers[3][15]~combout\;
\reg_file|ALT_INV_registers[3][14]~combout\ <= NOT \reg_file|registers[3][14]~combout\;
\reg_file|ALT_INV_registers[3][13]~combout\ <= NOT \reg_file|registers[3][13]~combout\;
\reg_file|ALT_INV_registers[3][12]~combout\ <= NOT \reg_file|registers[3][12]~combout\;
\reg_file|ALT_INV_registers[3][11]~combout\ <= NOT \reg_file|registers[3][11]~combout\;
\reg_file|ALT_INV_registers[3][10]~combout\ <= NOT \reg_file|registers[3][10]~combout\;
\reg_file|ALT_INV_registers[3][9]~combout\ <= NOT \reg_file|registers[3][9]~combout\;
\reg_file|ALT_INV_registers[3][8]~combout\ <= NOT \reg_file|registers[3][8]~combout\;
\reg_file|ALT_INV_registers[3][7]~combout\ <= NOT \reg_file|registers[3][7]~combout\;
\reg_file|ALT_INV_registers[3][6]~combout\ <= NOT \reg_file|registers[3][6]~combout\;
\reg_file|ALT_INV_registers[3][5]~combout\ <= NOT \reg_file|registers[3][5]~combout\;
\reg_file|ALT_INV_registers[3][4]~combout\ <= NOT \reg_file|registers[3][4]~combout\;
\reg_file|ALT_INV_registers[3][3]~combout\ <= NOT \reg_file|registers[3][3]~combout\;
\reg_file|ALT_INV_registers[3][2]~combout\ <= NOT \reg_file|registers[3][2]~combout\;
\reg_file|ALT_INV_registers[3][1]~combout\ <= NOT \reg_file|registers[3][1]~combout\;
\reg_file|ALT_INV_registers[3][0]~combout\ <= NOT \reg_file|registers[3][0]~combout\;
\reg_file|ALT_INV_registers[4][15]~combout\ <= NOT \reg_file|registers[4][15]~combout\;
\reg_file|ALT_INV_registers[4][14]~combout\ <= NOT \reg_file|registers[4][14]~combout\;
\reg_file|ALT_INV_registers[4][13]~combout\ <= NOT \reg_file|registers[4][13]~combout\;
\reg_file|ALT_INV_registers[4][12]~combout\ <= NOT \reg_file|registers[4][12]~combout\;
\reg_file|ALT_INV_registers[4][11]~combout\ <= NOT \reg_file|registers[4][11]~combout\;
\reg_file|ALT_INV_registers[4][10]~combout\ <= NOT \reg_file|registers[4][10]~combout\;
\reg_file|ALT_INV_registers[4][9]~combout\ <= NOT \reg_file|registers[4][9]~combout\;
\reg_file|ALT_INV_registers[4][8]~combout\ <= NOT \reg_file|registers[4][8]~combout\;
\reg_file|ALT_INV_registers[4][7]~combout\ <= NOT \reg_file|registers[4][7]~combout\;
\reg_file|ALT_INV_registers[4][6]~combout\ <= NOT \reg_file|registers[4][6]~combout\;
\reg_file|ALT_INV_registers[4][5]~combout\ <= NOT \reg_file|registers[4][5]~combout\;
\reg_file|ALT_INV_registers[4][4]~combout\ <= NOT \reg_file|registers[4][4]~combout\;
\reg_file|ALT_INV_registers[4][3]~combout\ <= NOT \reg_file|registers[4][3]~combout\;
\reg_file|ALT_INV_registers[4][2]~combout\ <= NOT \reg_file|registers[4][2]~combout\;
\reg_file|ALT_INV_registers[4][1]~combout\ <= NOT \reg_file|registers[4][1]~combout\;
\reg_file|ALT_INV_registers[4][0]~combout\ <= NOT \reg_file|registers[4][0]~combout\;
\reg_file|ALT_INV_registers[5][15]~combout\ <= NOT \reg_file|registers[5][15]~combout\;
\reg_file|ALT_INV_registers[5][14]~combout\ <= NOT \reg_file|registers[5][14]~combout\;
\reg_file|ALT_INV_registers[5][13]~combout\ <= NOT \reg_file|registers[5][13]~combout\;
\reg_file|ALT_INV_registers[5][12]~combout\ <= NOT \reg_file|registers[5][12]~combout\;
\reg_file|ALT_INV_registers[5][11]~combout\ <= NOT \reg_file|registers[5][11]~combout\;
\reg_file|ALT_INV_registers[5][10]~combout\ <= NOT \reg_file|registers[5][10]~combout\;
\reg_file|ALT_INV_registers[5][9]~combout\ <= NOT \reg_file|registers[5][9]~combout\;
\reg_file|ALT_INV_registers[5][8]~combout\ <= NOT \reg_file|registers[5][8]~combout\;
\reg_file|ALT_INV_registers[5][7]~combout\ <= NOT \reg_file|registers[5][7]~combout\;
\reg_file|ALT_INV_registers[5][6]~combout\ <= NOT \reg_file|registers[5][6]~combout\;
\reg_file|ALT_INV_registers[5][5]~combout\ <= NOT \reg_file|registers[5][5]~combout\;
\reg_file|ALT_INV_registers[5][4]~combout\ <= NOT \reg_file|registers[5][4]~combout\;
\reg_file|ALT_INV_registers[5][3]~combout\ <= NOT \reg_file|registers[5][3]~combout\;
\reg_file|ALT_INV_registers[5][2]~combout\ <= NOT \reg_file|registers[5][2]~combout\;
\reg_file|ALT_INV_registers[5][1]~combout\ <= NOT \reg_file|registers[5][1]~combout\;
\reg_file|ALT_INV_registers[5][0]~combout\ <= NOT \reg_file|registers[5][0]~combout\;
\reg_file|ALT_INV_registers[6][15]~combout\ <= NOT \reg_file|registers[6][15]~combout\;
\reg_file|ALT_INV_registers[6][14]~combout\ <= NOT \reg_file|registers[6][14]~combout\;
\reg_file|ALT_INV_registers[6][13]~combout\ <= NOT \reg_file|registers[6][13]~combout\;
\reg_file|ALT_INV_registers[6][12]~combout\ <= NOT \reg_file|registers[6][12]~combout\;
\reg_file|ALT_INV_registers[6][11]~combout\ <= NOT \reg_file|registers[6][11]~combout\;
\reg_file|ALT_INV_registers[6][10]~combout\ <= NOT \reg_file|registers[6][10]~combout\;
\reg_file|ALT_INV_registers[6][9]~combout\ <= NOT \reg_file|registers[6][9]~combout\;
\reg_file|ALT_INV_registers[6][8]~combout\ <= NOT \reg_file|registers[6][8]~combout\;
\reg_file|ALT_INV_registers[6][7]~combout\ <= NOT \reg_file|registers[6][7]~combout\;
\reg_file|ALT_INV_registers[6][6]~combout\ <= NOT \reg_file|registers[6][6]~combout\;
\reg_file|ALT_INV_registers[6][5]~combout\ <= NOT \reg_file|registers[6][5]~combout\;
\reg_file|ALT_INV_registers[6][4]~combout\ <= NOT \reg_file|registers[6][4]~combout\;
\reg_file|ALT_INV_registers[6][3]~combout\ <= NOT \reg_file|registers[6][3]~combout\;
\reg_file|ALT_INV_registers[6][2]~combout\ <= NOT \reg_file|registers[6][2]~combout\;
\reg_file|ALT_INV_registers[6][1]~combout\ <= NOT \reg_file|registers[6][1]~combout\;
\reg_file|ALT_INV_registers[6][0]~combout\ <= NOT \reg_file|registers[6][0]~combout\;
\reg_file|ALT_INV_registers[7][15]~combout\ <= NOT \reg_file|registers[7][15]~combout\;
\reg_file|ALT_INV_registers[7][14]~combout\ <= NOT \reg_file|registers[7][14]~combout\;
\reg_file|ALT_INV_registers[7][13]~combout\ <= NOT \reg_file|registers[7][13]~combout\;
\reg_file|ALT_INV_registers[7][12]~combout\ <= NOT \reg_file|registers[7][12]~combout\;
\reg_file|ALT_INV_registers[7][11]~combout\ <= NOT \reg_file|registers[7][11]~combout\;
\reg_file|ALT_INV_registers[7][10]~combout\ <= NOT \reg_file|registers[7][10]~combout\;
\reg_file|ALT_INV_registers[7][9]~combout\ <= NOT \reg_file|registers[7][9]~combout\;
\reg_file|ALT_INV_registers[7][8]~combout\ <= NOT \reg_file|registers[7][8]~combout\;
\reg_file|ALT_INV_registers[7][7]~combout\ <= NOT \reg_file|registers[7][7]~combout\;
\reg_file|ALT_INV_registers[7][6]~combout\ <= NOT \reg_file|registers[7][6]~combout\;
\reg_file|ALT_INV_registers[7][5]~combout\ <= NOT \reg_file|registers[7][5]~combout\;
\reg_file|ALT_INV_registers[7][4]~combout\ <= NOT \reg_file|registers[7][4]~combout\;
\reg_file|ALT_INV_registers[7][3]~combout\ <= NOT \reg_file|registers[7][3]~combout\;
\reg_file|ALT_INV_registers[7][2]~combout\ <= NOT \reg_file|registers[7][2]~combout\;
\reg_file|ALT_INV_registers[7][1]~combout\ <= NOT \reg_file|registers[7][1]~combout\;
\reg_file|ALT_INV_registers[7][0]~combout\ <= NOT \reg_file|registers[7][0]~combout\;
\alu_ent|ALT_INV_Z~combout\ <= NOT \alu_ent|Z~combout\;
\lsm_hw|ALT_INV_valid~combout\ <= NOT \lsm_hw|valid~combout\;
\ALT_INV_ram_wr~0_combout\ <= NOT \ram_wr~0_combout\;
\ALT_INV_ram_addr[4]~4_combout\ <= NOT \ram_addr[4]~4_combout\;
\ALT_INV_t4_din[15]~206_combout\ <= NOT \t4_din[15]~206_combout\;
\ALT_INV_t4_din[15]~205_combout\ <= NOT \t4_din[15]~205_combout\;
\ALT_INV_t4_din[15]~204_combout\ <= NOT \t4_din[15]~204_combout\;
\ALT_INV_t4_din[15]~203_combout\ <= NOT \t4_din[15]~203_combout\;
\ALT_INV_t4_din[15]~202_combout\ <= NOT \t4_din[15]~202_combout\;
\ALT_INV_t4_din[15]~201_combout\ <= NOT \t4_din[15]~201_combout\;
\ALT_INV_t4_din[15]~200_combout\ <= NOT \t4_din[15]~200_combout\;
\ALT_INV_t4_din[15]~199_combout\ <= NOT \t4_din[15]~199_combout\;
\ALT_INV_t4_din[15]~198_combout\ <= NOT \t4_din[15]~198_combout\;
\ALT_INV_t4_din[15]~197_combout\ <= NOT \t4_din[15]~197_combout\;
\ALT_INV_t4_din[15]~196_combout\ <= NOT \t4_din[15]~196_combout\;
\ALT_INV_t4_din[15]~195_combout\ <= NOT \t4_din[15]~195_combout\;
\ALT_INV_t4_din[14]~193_combout\ <= NOT \t4_din[14]~193_combout\;
\ALT_INV_t4_din[14]~192_combout\ <= NOT \t4_din[14]~192_combout\;
\ALT_INV_t4_din[14]~191_combout\ <= NOT \t4_din[14]~191_combout\;
\ALT_INV_t4_din[14]~190_combout\ <= NOT \t4_din[14]~190_combout\;
\ALT_INV_t4_din[14]~189_combout\ <= NOT \t4_din[14]~189_combout\;
\ALT_INV_t4_din[14]~188_combout\ <= NOT \t4_din[14]~188_combout\;
\ALT_INV_t4_din[14]~187_combout\ <= NOT \t4_din[14]~187_combout\;
\ALT_INV_t4_din[14]~186_combout\ <= NOT \t4_din[14]~186_combout\;
\ALT_INV_t4_din[14]~185_combout\ <= NOT \t4_din[14]~185_combout\;
\ALT_INV_t4_din[14]~184_combout\ <= NOT \t4_din[14]~184_combout\;
\ALT_INV_t4_din[14]~183_combout\ <= NOT \t4_din[14]~183_combout\;
\ALT_INV_t4_din[14]~182_combout\ <= NOT \t4_din[14]~182_combout\;
\ALT_INV_t4_din[13]~180_combout\ <= NOT \t4_din[13]~180_combout\;
\ALT_INV_t4_din[13]~179_combout\ <= NOT \t4_din[13]~179_combout\;
\ALT_INV_t4_din[13]~178_combout\ <= NOT \t4_din[13]~178_combout\;
\ALT_INV_t4_din[13]~177_combout\ <= NOT \t4_din[13]~177_combout\;
\ALT_INV_t4_din[13]~176_combout\ <= NOT \t4_din[13]~176_combout\;
\ALT_INV_t4_din[13]~175_combout\ <= NOT \t4_din[13]~175_combout\;
\ALT_INV_t4_din[13]~174_combout\ <= NOT \t4_din[13]~174_combout\;
\ALT_INV_t4_din[13]~173_combout\ <= NOT \t4_din[13]~173_combout\;
\ALT_INV_t4_din[13]~172_combout\ <= NOT \t4_din[13]~172_combout\;
\ALT_INV_t4_din[13]~171_combout\ <= NOT \t4_din[13]~171_combout\;
\ALT_INV_t4_din[13]~170_combout\ <= NOT \t4_din[13]~170_combout\;
\ALT_INV_t4_din[13]~169_combout\ <= NOT \t4_din[13]~169_combout\;
\ALT_INV_t4_din[12]~167_combout\ <= NOT \t4_din[12]~167_combout\;
\ALT_INV_t4_din[12]~166_combout\ <= NOT \t4_din[12]~166_combout\;
\ALT_INV_t4_din[12]~165_combout\ <= NOT \t4_din[12]~165_combout\;
\ALT_INV_t4_din[12]~164_combout\ <= NOT \t4_din[12]~164_combout\;
\ALT_INV_t4_din[12]~163_combout\ <= NOT \t4_din[12]~163_combout\;
\ALT_INV_t4_din[12]~162_combout\ <= NOT \t4_din[12]~162_combout\;
\ALT_INV_t4_din[12]~161_combout\ <= NOT \t4_din[12]~161_combout\;
\ALT_INV_t4_din[12]~160_combout\ <= NOT \t4_din[12]~160_combout\;
\ALT_INV_t4_din[12]~159_combout\ <= NOT \t4_din[12]~159_combout\;
\ALT_INV_t4_din[12]~158_combout\ <= NOT \t4_din[12]~158_combout\;
\ALT_INV_t4_din[12]~157_combout\ <= NOT \t4_din[12]~157_combout\;
\ALT_INV_t4_din[12]~156_combout\ <= NOT \t4_din[12]~156_combout\;
\ALT_INV_t4_din[11]~154_combout\ <= NOT \t4_din[11]~154_combout\;
\ALT_INV_t4_din[11]~153_combout\ <= NOT \t4_din[11]~153_combout\;
\ALT_INV_t4_din[11]~152_combout\ <= NOT \t4_din[11]~152_combout\;
\ALT_INV_t4_din[11]~151_combout\ <= NOT \t4_din[11]~151_combout\;
\ALT_INV_t4_din[11]~150_combout\ <= NOT \t4_din[11]~150_combout\;
\ALT_INV_t4_din[11]~149_combout\ <= NOT \t4_din[11]~149_combout\;
\ALT_INV_t4_din[11]~148_combout\ <= NOT \t4_din[11]~148_combout\;
\ALT_INV_t4_din[11]~147_combout\ <= NOT \t4_din[11]~147_combout\;
\ALT_INV_t4_din[11]~146_combout\ <= NOT \t4_din[11]~146_combout\;
\ALT_INV_t4_din[11]~145_combout\ <= NOT \t4_din[11]~145_combout\;
\ALT_INV_t4_din[11]~144_combout\ <= NOT \t4_din[11]~144_combout\;
\ALT_INV_t4_din[11]~143_combout\ <= NOT \t4_din[11]~143_combout\;
\ALT_INV_t4_din[10]~141_combout\ <= NOT \t4_din[10]~141_combout\;
\ALT_INV_t4_din[10]~140_combout\ <= NOT \t4_din[10]~140_combout\;
\ALT_INV_t4_din[10]~139_combout\ <= NOT \t4_din[10]~139_combout\;
\ALT_INV_t4_din[10]~138_combout\ <= NOT \t4_din[10]~138_combout\;
\ALT_INV_t4_din[10]~137_combout\ <= NOT \t4_din[10]~137_combout\;
\ALT_INV_t4_din[10]~136_combout\ <= NOT \t4_din[10]~136_combout\;
\ALT_INV_t4_din[10]~135_combout\ <= NOT \t4_din[10]~135_combout\;
\ALT_INV_t4_din[10]~134_combout\ <= NOT \t4_din[10]~134_combout\;
\ALT_INV_t4_din[10]~133_combout\ <= NOT \t4_din[10]~133_combout\;
\ALT_INV_t4_din[10]~132_combout\ <= NOT \t4_din[10]~132_combout\;
\ALT_INV_t4_din[10]~131_combout\ <= NOT \t4_din[10]~131_combout\;
\ALT_INV_t4_din[10]~130_combout\ <= NOT \t4_din[10]~130_combout\;
\ALT_INV_t4_din[9]~128_combout\ <= NOT \t4_din[9]~128_combout\;
\ALT_INV_t4_din[9]~127_combout\ <= NOT \t4_din[9]~127_combout\;
\ALT_INV_t4_din[9]~126_combout\ <= NOT \t4_din[9]~126_combout\;
\ALT_INV_t4_din[9]~125_combout\ <= NOT \t4_din[9]~125_combout\;
\ALT_INV_t4_din[9]~124_combout\ <= NOT \t4_din[9]~124_combout\;
\ALT_INV_t4_din[9]~123_combout\ <= NOT \t4_din[9]~123_combout\;
\ALT_INV_t4_din[9]~122_combout\ <= NOT \t4_din[9]~122_combout\;
\ALT_INV_t4_din[9]~121_combout\ <= NOT \t4_din[9]~121_combout\;
\ALT_INV_t4_din[9]~120_combout\ <= NOT \t4_din[9]~120_combout\;
\ALT_INV_t4_din[9]~119_combout\ <= NOT \t4_din[9]~119_combout\;
\ALT_INV_t4_din[9]~118_combout\ <= NOT \t4_din[9]~118_combout\;
\ALT_INV_t4_din[9]~117_combout\ <= NOT \t4_din[9]~117_combout\;
\ALT_INV_t4_din[8]~115_combout\ <= NOT \t4_din[8]~115_combout\;
\ALT_INV_t4_din[8]~114_combout\ <= NOT \t4_din[8]~114_combout\;
\ALT_INV_t4_din[8]~113_combout\ <= NOT \t4_din[8]~113_combout\;
\ALT_INV_t4_din[8]~112_combout\ <= NOT \t4_din[8]~112_combout\;
\ALT_INV_t4_din[8]~111_combout\ <= NOT \t4_din[8]~111_combout\;
\ALT_INV_t4_din[8]~110_combout\ <= NOT \t4_din[8]~110_combout\;
\ALT_INV_t4_din[8]~109_combout\ <= NOT \t4_din[8]~109_combout\;
\ALT_INV_t4_din[8]~108_combout\ <= NOT \t4_din[8]~108_combout\;
\ALT_INV_t4_din[8]~107_combout\ <= NOT \t4_din[8]~107_combout\;
\ALT_INV_t4_din[8]~106_combout\ <= NOT \t4_din[8]~106_combout\;
\ALT_INV_t4_din[8]~105_combout\ <= NOT \t4_din[8]~105_combout\;
\ALT_INV_t4_din[8]~104_combout\ <= NOT \t4_din[8]~104_combout\;
\ALT_INV_t4_din[7]~102_combout\ <= NOT \t4_din[7]~102_combout\;
\ALT_INV_t4_din[7]~101_combout\ <= NOT \t4_din[7]~101_combout\;
\ALT_INV_t4_din[7]~100_combout\ <= NOT \t4_din[7]~100_combout\;
\ALT_INV_t4_din[7]~99_combout\ <= NOT \t4_din[7]~99_combout\;
\ALT_INV_t4_din[7]~98_combout\ <= NOT \t4_din[7]~98_combout\;
\ALT_INV_t4_din[7]~97_combout\ <= NOT \t4_din[7]~97_combout\;
\ALT_INV_t4_din[7]~96_combout\ <= NOT \t4_din[7]~96_combout\;
\ALT_INV_t4_din[7]~95_combout\ <= NOT \t4_din[7]~95_combout\;
\ALT_INV_t4_din[7]~94_combout\ <= NOT \t4_din[7]~94_combout\;
\ALT_INV_t4_din[7]~93_combout\ <= NOT \t4_din[7]~93_combout\;
\ALT_INV_t4_din[7]~92_combout\ <= NOT \t4_din[7]~92_combout\;
\ALT_INV_t4_din[7]~91_combout\ <= NOT \t4_din[7]~91_combout\;
\ALT_INV_t4_din[6]~89_combout\ <= NOT \t4_din[6]~89_combout\;
\ALT_INV_t4_din[6]~88_combout\ <= NOT \t4_din[6]~88_combout\;
\ALT_INV_t4_din[6]~87_combout\ <= NOT \t4_din[6]~87_combout\;
\ALT_INV_t4_din[6]~86_combout\ <= NOT \t4_din[6]~86_combout\;
\ALT_INV_t4_din[6]~85_combout\ <= NOT \t4_din[6]~85_combout\;
\ALT_INV_t4_din[6]~84_combout\ <= NOT \t4_din[6]~84_combout\;
\ALT_INV_t4_din[6]~83_combout\ <= NOT \t4_din[6]~83_combout\;
\ALT_INV_t4_din[6]~82_combout\ <= NOT \t4_din[6]~82_combout\;
\ALT_INV_t4_din[6]~81_combout\ <= NOT \t4_din[6]~81_combout\;
\ALT_INV_t4_din[6]~80_combout\ <= NOT \t4_din[6]~80_combout\;
\ALT_INV_t4_din[6]~79_combout\ <= NOT \t4_din[6]~79_combout\;
\ALT_INV_t4_din[6]~78_combout\ <= NOT \t4_din[6]~78_combout\;
\ALT_INV_t4_din[5]~76_combout\ <= NOT \t4_din[5]~76_combout\;
\ALT_INV_t4_din[5]~75_combout\ <= NOT \t4_din[5]~75_combout\;
\ALT_INV_t4_din[5]~74_combout\ <= NOT \t4_din[5]~74_combout\;
\ALT_INV_t4_din[5]~73_combout\ <= NOT \t4_din[5]~73_combout\;
\ALT_INV_t4_din[5]~72_combout\ <= NOT \t4_din[5]~72_combout\;
\ALT_INV_t4_din[5]~71_combout\ <= NOT \t4_din[5]~71_combout\;
\ALT_INV_t4_din[5]~70_combout\ <= NOT \t4_din[5]~70_combout\;
\ALT_INV_t4_din[5]~69_combout\ <= NOT \t4_din[5]~69_combout\;
\ALT_INV_t4_din[5]~68_combout\ <= NOT \t4_din[5]~68_combout\;
\ALT_INV_t4_din[5]~67_combout\ <= NOT \t4_din[5]~67_combout\;
\ALT_INV_t4_din[5]~66_combout\ <= NOT \t4_din[5]~66_combout\;
\ALT_INV_t4_din[5]~65_combout\ <= NOT \t4_din[5]~65_combout\;
\ALT_INV_t4_din[4]~63_combout\ <= NOT \t4_din[4]~63_combout\;
\ALT_INV_t4_din[4]~62_combout\ <= NOT \t4_din[4]~62_combout\;
\ALT_INV_t4_din[4]~61_combout\ <= NOT \t4_din[4]~61_combout\;
\ALT_INV_t4_din[4]~60_combout\ <= NOT \t4_din[4]~60_combout\;
\ALT_INV_t4_din[4]~59_combout\ <= NOT \t4_din[4]~59_combout\;
\ALT_INV_t4_din[4]~58_combout\ <= NOT \t4_din[4]~58_combout\;
\ALT_INV_t4_din[4]~57_combout\ <= NOT \t4_din[4]~57_combout\;
\ALT_INV_t4_din[4]~56_combout\ <= NOT \t4_din[4]~56_combout\;
\ALT_INV_t4_din[4]~55_combout\ <= NOT \t4_din[4]~55_combout\;
\ALT_INV_t4_din[4]~54_combout\ <= NOT \t4_din[4]~54_combout\;
\ALT_INV_t4_din[4]~53_combout\ <= NOT \t4_din[4]~53_combout\;
\ALT_INV_t4_din[4]~52_combout\ <= NOT \t4_din[4]~52_combout\;
\ALT_INV_t4_din[3]~50_combout\ <= NOT \t4_din[3]~50_combout\;
\ALT_INV_t4_din[3]~49_combout\ <= NOT \t4_din[3]~49_combout\;
\ALT_INV_t4_din[3]~48_combout\ <= NOT \t4_din[3]~48_combout\;
\ALT_INV_t4_din[3]~47_combout\ <= NOT \t4_din[3]~47_combout\;
\ALT_INV_t4_din[3]~46_combout\ <= NOT \t4_din[3]~46_combout\;
\ALT_INV_t4_din[3]~45_combout\ <= NOT \t4_din[3]~45_combout\;
\ALT_INV_t4_din[3]~44_combout\ <= NOT \t4_din[3]~44_combout\;
\ALT_INV_t4_din[3]~43_combout\ <= NOT \t4_din[3]~43_combout\;
\ALT_INV_t4_din[3]~42_combout\ <= NOT \t4_din[3]~42_combout\;
\ALT_INV_t4_din[3]~41_combout\ <= NOT \t4_din[3]~41_combout\;
\ALT_INV_t4_din[3]~40_combout\ <= NOT \t4_din[3]~40_combout\;
\ALT_INV_t4_din[3]~39_combout\ <= NOT \t4_din[3]~39_combout\;
\ALT_INV_t4_din[2]~37_combout\ <= NOT \t4_din[2]~37_combout\;
\ALT_INV_t4_din[2]~36_combout\ <= NOT \t4_din[2]~36_combout\;
\ALT_INV_t4_din[2]~35_combout\ <= NOT \t4_din[2]~35_combout\;
\ALT_INV_t4_din[2]~34_combout\ <= NOT \t4_din[2]~34_combout\;
\ALT_INV_t4_din[2]~33_combout\ <= NOT \t4_din[2]~33_combout\;
\ALT_INV_t4_din[2]~32_combout\ <= NOT \t4_din[2]~32_combout\;
\ALT_INV_t4_din[2]~31_combout\ <= NOT \t4_din[2]~31_combout\;
\ALT_INV_t4_din[2]~30_combout\ <= NOT \t4_din[2]~30_combout\;
\ALT_INV_t4_din[2]~29_combout\ <= NOT \t4_din[2]~29_combout\;
\ALT_INV_t4_din[2]~28_combout\ <= NOT \t4_din[2]~28_combout\;
\ALT_INV_t4_din[2]~27_combout\ <= NOT \t4_din[2]~27_combout\;
\ALT_INV_t4_din[2]~26_combout\ <= NOT \t4_din[2]~26_combout\;
\ALT_INV_t4_din[1]~24_combout\ <= NOT \t4_din[1]~24_combout\;
\ALT_INV_t4_din[1]~23_combout\ <= NOT \t4_din[1]~23_combout\;
\ALT_INV_t4_din[1]~22_combout\ <= NOT \t4_din[1]~22_combout\;
\ALT_INV_t4_din[1]~21_combout\ <= NOT \t4_din[1]~21_combout\;
\ALT_INV_t4_din[1]~20_combout\ <= NOT \t4_din[1]~20_combout\;
\ALT_INV_t4_din[1]~19_combout\ <= NOT \t4_din[1]~19_combout\;
\ALT_INV_t4_din[1]~18_combout\ <= NOT \t4_din[1]~18_combout\;
\ALT_INV_t4_din[1]~17_combout\ <= NOT \t4_din[1]~17_combout\;
\ALT_INV_t4_din[1]~16_combout\ <= NOT \t4_din[1]~16_combout\;
\ALT_INV_t4_din[1]~15_combout\ <= NOT \t4_din[1]~15_combout\;
\ALT_INV_t4_din[1]~14_combout\ <= NOT \t4_din[1]~14_combout\;
\ALT_INV_t4_din[1]~13_combout\ <= NOT \t4_din[1]~13_combout\;
\temp4|ALT_INV_dout[3]~0_combout\ <= NOT \temp4|dout[3]~0_combout\;
\ALT_INV_Equal12~0_combout\ <= NOT \Equal12~0_combout\;
\ALT_INV_t4_din[0]~11_combout\ <= NOT \t4_din[0]~11_combout\;
\ALT_INV_t4_din[0]~10_combout\ <= NOT \t4_din[0]~10_combout\;
\ALT_INV_rf_add2[1]~1_combout\ <= NOT \rf_add2[1]~1_combout\;
\ALT_INV_rf_add2[0]~0_combout\ <= NOT \rf_add2[0]~0_combout\;
\ALT_INV_t4_din[0]~9_combout\ <= NOT \t4_din[0]~9_combout\;
\ALT_INV_t4_din[0]~8_combout\ <= NOT \t4_din[0]~8_combout\;
\ALT_INV_t4_din[0]~7_combout\ <= NOT \t4_din[0]~7_combout\;
\ALT_INV_t4_din[0]~6_combout\ <= NOT \t4_din[0]~6_combout\;
\ALT_INV_t4_din[0]~5_combout\ <= NOT \t4_din[0]~5_combout\;
\ALT_INV_t4_din[0]~4_combout\ <= NOT \t4_din[0]~4_combout\;
\ALT_INV_ram_addr[3]~3_combout\ <= NOT \ram_addr[3]~3_combout\;
\ALT_INV_ram_addr[2]~2_combout\ <= NOT \ram_addr[2]~2_combout\;
\ALT_INV_t4_din[0]~3_combout\ <= NOT \t4_din[0]~3_combout\;
\ALT_INV_t4_din[0]~2_combout\ <= NOT \t4_din[0]~2_combout\;
\ALT_INV_t4_din[0]~1_combout\ <= NOT \t4_din[0]~1_combout\;
\ALT_INV_t4_din[0]~0_combout\ <= NOT \t4_din[0]~0_combout\;
\ALT_INV_ram_addr[1]~1_combout\ <= NOT \ram_addr[1]~1_combout\;
\ALT_INV_ram_addr[0]~0_combout\ <= NOT \ram_addr[0]~0_combout\;
\alu_ent|ALT_INV_dest[15]~0_combout\ <= NOT \alu_ent|dest[15]~0_combout\;
\lsm_hw|ALT_INV_num[0]~2_combout\ <= NOT \lsm_hw|num[0]~2_combout\;
\lsm_hw|ALT_INV_num~1_combout\ <= NOT \lsm_hw|num~1_combout\;
\lsm_hw|ALT_INV_num~0_combout\ <= NOT \lsm_hw|num~0_combout\;
\reg_file|ALT_INV_Decoder0~7_combout\ <= NOT \reg_file|Decoder0~7_combout\;
\reg_file|ALT_INV_Decoder0~6_combout\ <= NOT \reg_file|Decoder0~6_combout\;
\reg_file|ALT_INV_Decoder0~5_combout\ <= NOT \reg_file|Decoder0~5_combout\;
\reg_file|ALT_INV_Decoder0~4_combout\ <= NOT \reg_file|Decoder0~4_combout\;
\reg_file|ALT_INV_Decoder0~3_combout\ <= NOT \reg_file|Decoder0~3_combout\;
\reg_file|ALT_INV_Decoder0~2_combout\ <= NOT \reg_file|Decoder0~2_combout\;
\reg_file|ALT_INV_Decoder0~1_combout\ <= NOT \reg_file|Decoder0~1_combout\;
\ALT_INV_rf_din[15]~15_combout\ <= NOT \rf_din[15]~15_combout\;
\temp3|ALT_INV_dout\(15) <= NOT \temp3|dout\(15);
\ALT_INV_rf_din[14]~14_combout\ <= NOT \rf_din[14]~14_combout\;
\temp3|ALT_INV_dout\(14) <= NOT \temp3|dout\(14);
\ALT_INV_rf_din[13]~13_combout\ <= NOT \rf_din[13]~13_combout\;
\temp3|ALT_INV_dout\(13) <= NOT \temp3|dout\(13);
\ALT_INV_rf_din[12]~12_combout\ <= NOT \rf_din[12]~12_combout\;
\temp3|ALT_INV_dout\(12) <= NOT \temp3|dout\(12);
\ALT_INV_rf_din[11]~11_combout\ <= NOT \rf_din[11]~11_combout\;
\temp3|ALT_INV_dout\(11) <= NOT \temp3|dout\(11);
\ALT_INV_rf_din[10]~10_combout\ <= NOT \rf_din[10]~10_combout\;
\temp3|ALT_INV_dout\(10) <= NOT \temp3|dout\(10);
\ALT_INV_rf_din[9]~9_combout\ <= NOT \rf_din[9]~9_combout\;
\temp3|ALT_INV_dout\(9) <= NOT \temp3|dout\(9);
\ALT_INV_rf_din[8]~8_combout\ <= NOT \rf_din[8]~8_combout\;
\temp3|ALT_INV_dout\(8) <= NOT \temp3|dout\(8);
\ALT_INV_rf_din[7]~7_combout\ <= NOT \rf_din[7]~7_combout\;
\temp3|ALT_INV_dout\(7) <= NOT \temp3|dout\(7);
\ALT_INV_rf_din[6]~6_combout\ <= NOT \rf_din[6]~6_combout\;
\temp3|ALT_INV_dout\(6) <= NOT \temp3|dout\(6);
\ALT_INV_rf_din[5]~5_combout\ <= NOT \rf_din[5]~5_combout\;
\temp3|ALT_INV_dout\(5) <= NOT \temp3|dout\(5);
\ALT_INV_rf_din[4]~4_combout\ <= NOT \rf_din[4]~4_combout\;
\temp3|ALT_INV_dout\(4) <= NOT \temp3|dout\(4);
\ALT_INV_rf_din[3]~3_combout\ <= NOT \rf_din[3]~3_combout\;
\temp3|ALT_INV_dout\(3) <= NOT \temp3|dout\(3);
\ALT_INV_rf_din[2]~2_combout\ <= NOT \rf_din[2]~2_combout\;
\temp3|ALT_INV_dout\(2) <= NOT \temp3|dout\(2);
\ALT_INV_rf_din[1]~1_combout\ <= NOT \rf_din[1]~1_combout\;
\temp3|ALT_INV_dout\(1) <= NOT \temp3|dout\(1);
\reg_file|ALT_INV_Decoder0~0_combout\ <= NOT \reg_file|Decoder0~0_combout\;
\ALT_INV_rf_wr~0_combout\ <= NOT \rf_wr~0_combout\;
\ALT_INV_rf_addin[0]~0_combout\ <= NOT \rf_addin[0]~0_combout\;
\ALT_INV_rf_din[0]~0_combout\ <= NOT \rf_din[0]~0_combout\;
\temp3|ALT_INV_dout\(0) <= NOT \temp3|dout\(0);
\lsm_hw|ALT_INV_Equal0~0_combout\ <= NOT \lsm_hw|Equal0~0_combout\;
\ram_memory|ALT_INV_ram_block[31][15]~q\ <= NOT \ram_memory|ram_block[31][15]~q\;
\ram_memory|ALT_INV_ram_block[27][15]~q\ <= NOT \ram_memory|ram_block[27][15]~q\;
\ram_memory|ALT_INV_ram_block[23][15]~q\ <= NOT \ram_memory|ram_block[23][15]~q\;
\ram_memory|ALT_INV_ram_block[19][15]~q\ <= NOT \ram_memory|ram_block[19][15]~q\;
\ram_memory|ALT_INV_ram_block[30][15]~q\ <= NOT \ram_memory|ram_block[30][15]~q\;
\ram_memory|ALT_INV_ram_block[26][15]~q\ <= NOT \ram_memory|ram_block[26][15]~q\;
\ram_memory|ALT_INV_ram_block[22][15]~q\ <= NOT \ram_memory|ram_block[22][15]~q\;
\ram_memory|ALT_INV_ram_block[18][15]~q\ <= NOT \ram_memory|ram_block[18][15]~q\;
\ram_memory|ALT_INV_ram_block[29][15]~q\ <= NOT \ram_memory|ram_block[29][15]~q\;
\ram_memory|ALT_INV_ram_block[25][15]~q\ <= NOT \ram_memory|ram_block[25][15]~q\;
\ram_memory|ALT_INV_ram_block[21][15]~q\ <= NOT \ram_memory|ram_block[21][15]~q\;
\ram_memory|ALT_INV_ram_block[17][15]~q\ <= NOT \ram_memory|ram_block[17][15]~q\;
\ram_memory|ALT_INV_ram_block[28][15]~q\ <= NOT \ram_memory|ram_block[28][15]~q\;
\ram_memory|ALT_INV_ram_block[24][15]~q\ <= NOT \ram_memory|ram_block[24][15]~q\;
\ram_memory|ALT_INV_ram_block[20][15]~q\ <= NOT \ram_memory|ram_block[20][15]~q\;
\ram_memory|ALT_INV_ram_block[16][15]~q\ <= NOT \ram_memory|ram_block[16][15]~q\;
\ram_memory|ALT_INV_ram_block[15][15]~q\ <= NOT \ram_memory|ram_block[15][15]~q\;
\ram_memory|ALT_INV_ram_block[14][15]~q\ <= NOT \ram_memory|ram_block[14][15]~q\;
\ram_memory|ALT_INV_ram_block[13][15]~q\ <= NOT \ram_memory|ram_block[13][15]~q\;
\ram_memory|ALT_INV_ram_block[12][15]~q\ <= NOT \ram_memory|ram_block[12][15]~q\;
\ram_memory|ALT_INV_ram_block[11][15]~q\ <= NOT \ram_memory|ram_block[11][15]~q\;
\ram_memory|ALT_INV_ram_block[10][15]~q\ <= NOT \ram_memory|ram_block[10][15]~q\;
\ram_memory|ALT_INV_ram_block[9][15]~q\ <= NOT \ram_memory|ram_block[9][15]~q\;
\ram_memory|ALT_INV_ram_block[8][15]~q\ <= NOT \ram_memory|ram_block[8][15]~q\;
\ram_memory|ALT_INV_ram_block[7][15]~q\ <= NOT \ram_memory|ram_block[7][15]~q\;
\ram_memory|ALT_INV_ram_block[6][15]~q\ <= NOT \ram_memory|ram_block[6][15]~q\;
\ram_memory|ALT_INV_ram_block[5][15]~q\ <= NOT \ram_memory|ram_block[5][15]~q\;
\ram_memory|ALT_INV_ram_block[4][15]~q\ <= NOT \ram_memory|ram_block[4][15]~q\;
\ram_memory|ALT_INV_ram_block[3][15]~q\ <= NOT \ram_memory|ram_block[3][15]~q\;
\ram_memory|ALT_INV_ram_block[2][15]~q\ <= NOT \ram_memory|ram_block[2][15]~q\;
\ram_memory|ALT_INV_ram_block[1][15]~q\ <= NOT \ram_memory|ram_block[1][15]~q\;
\ram_memory|ALT_INV_ram_block[0][15]~q\ <= NOT \ram_memory|ram_block[0][15]~q\;
\ram_memory|ALT_INV_ram_block[31][14]~q\ <= NOT \ram_memory|ram_block[31][14]~q\;
\ram_memory|ALT_INV_ram_block[27][14]~q\ <= NOT \ram_memory|ram_block[27][14]~q\;
\ram_memory|ALT_INV_ram_block[23][14]~q\ <= NOT \ram_memory|ram_block[23][14]~q\;
\ram_memory|ALT_INV_ram_block[19][14]~q\ <= NOT \ram_memory|ram_block[19][14]~q\;
\ram_memory|ALT_INV_ram_block[30][14]~q\ <= NOT \ram_memory|ram_block[30][14]~q\;
\ram_memory|ALT_INV_ram_block[26][14]~q\ <= NOT \ram_memory|ram_block[26][14]~q\;
\ram_memory|ALT_INV_ram_block[22][14]~q\ <= NOT \ram_memory|ram_block[22][14]~q\;
\ram_memory|ALT_INV_ram_block[18][14]~q\ <= NOT \ram_memory|ram_block[18][14]~q\;
\ram_memory|ALT_INV_ram_block[29][14]~q\ <= NOT \ram_memory|ram_block[29][14]~q\;
\ram_memory|ALT_INV_ram_block[25][14]~q\ <= NOT \ram_memory|ram_block[25][14]~q\;
\ram_memory|ALT_INV_ram_block[21][14]~q\ <= NOT \ram_memory|ram_block[21][14]~q\;
\ram_memory|ALT_INV_ram_block[17][14]~q\ <= NOT \ram_memory|ram_block[17][14]~q\;
\ram_memory|ALT_INV_ram_block[28][14]~q\ <= NOT \ram_memory|ram_block[28][14]~q\;
\ram_memory|ALT_INV_ram_block[24][14]~q\ <= NOT \ram_memory|ram_block[24][14]~q\;
\ram_memory|ALT_INV_ram_block[20][14]~q\ <= NOT \ram_memory|ram_block[20][14]~q\;
\ram_memory|ALT_INV_ram_block[16][14]~q\ <= NOT \ram_memory|ram_block[16][14]~q\;
\ram_memory|ALT_INV_ram_block[15][14]~q\ <= NOT \ram_memory|ram_block[15][14]~q\;
\ram_memory|ALT_INV_ram_block[14][14]~q\ <= NOT \ram_memory|ram_block[14][14]~q\;
\ram_memory|ALT_INV_ram_block[13][14]~q\ <= NOT \ram_memory|ram_block[13][14]~q\;
\ram_memory|ALT_INV_ram_block[12][14]~q\ <= NOT \ram_memory|ram_block[12][14]~q\;
\ram_memory|ALT_INV_ram_block[11][14]~q\ <= NOT \ram_memory|ram_block[11][14]~q\;
\ram_memory|ALT_INV_ram_block[10][14]~q\ <= NOT \ram_memory|ram_block[10][14]~q\;
\ram_memory|ALT_INV_ram_block[9][14]~q\ <= NOT \ram_memory|ram_block[9][14]~q\;
\ram_memory|ALT_INV_ram_block[8][14]~q\ <= NOT \ram_memory|ram_block[8][14]~q\;
\ram_memory|ALT_INV_ram_block[7][14]~q\ <= NOT \ram_memory|ram_block[7][14]~q\;
\ram_memory|ALT_INV_ram_block[6][14]~q\ <= NOT \ram_memory|ram_block[6][14]~q\;
\ram_memory|ALT_INV_ram_block[5][14]~q\ <= NOT \ram_memory|ram_block[5][14]~q\;
\ram_memory|ALT_INV_ram_block[4][14]~q\ <= NOT \ram_memory|ram_block[4][14]~q\;
\ram_memory|ALT_INV_ram_block[3][14]~q\ <= NOT \ram_memory|ram_block[3][14]~q\;
\ram_memory|ALT_INV_ram_block[2][14]~q\ <= NOT \ram_memory|ram_block[2][14]~q\;
\ram_memory|ALT_INV_ram_block[1][14]~q\ <= NOT \ram_memory|ram_block[1][14]~q\;
\ram_memory|ALT_INV_ram_block[0][14]~q\ <= NOT \ram_memory|ram_block[0][14]~q\;
\ram_memory|ALT_INV_ram_block[31][13]~q\ <= NOT \ram_memory|ram_block[31][13]~q\;
\ram_memory|ALT_INV_ram_block[27][13]~q\ <= NOT \ram_memory|ram_block[27][13]~q\;
\ram_memory|ALT_INV_ram_block[23][13]~q\ <= NOT \ram_memory|ram_block[23][13]~q\;
\ram_memory|ALT_INV_ram_block[19][13]~q\ <= NOT \ram_memory|ram_block[19][13]~q\;
\ram_memory|ALT_INV_ram_block[30][13]~q\ <= NOT \ram_memory|ram_block[30][13]~q\;
\ram_memory|ALT_INV_ram_block[26][13]~q\ <= NOT \ram_memory|ram_block[26][13]~q\;
\ram_memory|ALT_INV_ram_block[22][13]~q\ <= NOT \ram_memory|ram_block[22][13]~q\;
\ram_memory|ALT_INV_ram_block[18][13]~q\ <= NOT \ram_memory|ram_block[18][13]~q\;
\ram_memory|ALT_INV_ram_block[29][13]~q\ <= NOT \ram_memory|ram_block[29][13]~q\;
\ram_memory|ALT_INV_ram_block[25][13]~q\ <= NOT \ram_memory|ram_block[25][13]~q\;
\ram_memory|ALT_INV_ram_block[21][13]~q\ <= NOT \ram_memory|ram_block[21][13]~q\;
\ram_memory|ALT_INV_ram_block[17][13]~q\ <= NOT \ram_memory|ram_block[17][13]~q\;
\ram_memory|ALT_INV_ram_block[28][13]~q\ <= NOT \ram_memory|ram_block[28][13]~q\;
\ram_memory|ALT_INV_ram_block[24][13]~q\ <= NOT \ram_memory|ram_block[24][13]~q\;
\ram_memory|ALT_INV_ram_block[20][13]~q\ <= NOT \ram_memory|ram_block[20][13]~q\;
\ram_memory|ALT_INV_ram_block[16][13]~q\ <= NOT \ram_memory|ram_block[16][13]~q\;
\ram_memory|ALT_INV_ram_block[15][13]~q\ <= NOT \ram_memory|ram_block[15][13]~q\;
\ram_memory|ALT_INV_ram_block[14][13]~q\ <= NOT \ram_memory|ram_block[14][13]~q\;
\ram_memory|ALT_INV_ram_block[13][13]~q\ <= NOT \ram_memory|ram_block[13][13]~q\;
\ram_memory|ALT_INV_ram_block[12][13]~q\ <= NOT \ram_memory|ram_block[12][13]~q\;
\ram_memory|ALT_INV_ram_block[11][13]~q\ <= NOT \ram_memory|ram_block[11][13]~q\;
\ram_memory|ALT_INV_ram_block[10][13]~q\ <= NOT \ram_memory|ram_block[10][13]~q\;
\ram_memory|ALT_INV_ram_block[9][13]~q\ <= NOT \ram_memory|ram_block[9][13]~q\;
\ram_memory|ALT_INV_ram_block[8][13]~q\ <= NOT \ram_memory|ram_block[8][13]~q\;
\ram_memory|ALT_INV_ram_block[7][13]~q\ <= NOT \ram_memory|ram_block[7][13]~q\;
\ram_memory|ALT_INV_ram_block[6][13]~q\ <= NOT \ram_memory|ram_block[6][13]~q\;
\ram_memory|ALT_INV_ram_block[5][13]~q\ <= NOT \ram_memory|ram_block[5][13]~q\;
\ram_memory|ALT_INV_ram_block[4][13]~q\ <= NOT \ram_memory|ram_block[4][13]~q\;
\ram_memory|ALT_INV_ram_block[3][13]~q\ <= NOT \ram_memory|ram_block[3][13]~q\;
\ram_memory|ALT_INV_ram_block[2][13]~q\ <= NOT \ram_memory|ram_block[2][13]~q\;
\ram_memory|ALT_INV_ram_block[1][13]~q\ <= NOT \ram_memory|ram_block[1][13]~q\;
\ram_memory|ALT_INV_ram_block[0][13]~q\ <= NOT \ram_memory|ram_block[0][13]~q\;
\ram_memory|ALT_INV_ram_block[31][12]~q\ <= NOT \ram_memory|ram_block[31][12]~q\;
\ram_memory|ALT_INV_ram_block[27][12]~q\ <= NOT \ram_memory|ram_block[27][12]~q\;
\ram_memory|ALT_INV_ram_block[23][12]~q\ <= NOT \ram_memory|ram_block[23][12]~q\;
\ram_memory|ALT_INV_ram_block[19][12]~q\ <= NOT \ram_memory|ram_block[19][12]~q\;
\ram_memory|ALT_INV_ram_block[30][12]~q\ <= NOT \ram_memory|ram_block[30][12]~q\;
\ram_memory|ALT_INV_ram_block[26][12]~q\ <= NOT \ram_memory|ram_block[26][12]~q\;
\ram_memory|ALT_INV_ram_block[22][12]~q\ <= NOT \ram_memory|ram_block[22][12]~q\;
\ram_memory|ALT_INV_ram_block[18][12]~q\ <= NOT \ram_memory|ram_block[18][12]~q\;
\ram_memory|ALT_INV_ram_block[29][12]~q\ <= NOT \ram_memory|ram_block[29][12]~q\;
\ram_memory|ALT_INV_ram_block[25][12]~q\ <= NOT \ram_memory|ram_block[25][12]~q\;
\ram_memory|ALT_INV_ram_block[21][12]~q\ <= NOT \ram_memory|ram_block[21][12]~q\;
\ram_memory|ALT_INV_ram_block[17][12]~q\ <= NOT \ram_memory|ram_block[17][12]~q\;
\ram_memory|ALT_INV_ram_block[28][12]~q\ <= NOT \ram_memory|ram_block[28][12]~q\;
\ram_memory|ALT_INV_ram_block[24][12]~q\ <= NOT \ram_memory|ram_block[24][12]~q\;
\ram_memory|ALT_INV_ram_block[20][12]~q\ <= NOT \ram_memory|ram_block[20][12]~q\;
\ram_memory|ALT_INV_ram_block[16][12]~q\ <= NOT \ram_memory|ram_block[16][12]~q\;
\ram_memory|ALT_INV_ram_block[15][12]~q\ <= NOT \ram_memory|ram_block[15][12]~q\;
\ram_memory|ALT_INV_ram_block[14][12]~q\ <= NOT \ram_memory|ram_block[14][12]~q\;
\ram_memory|ALT_INV_ram_block[13][12]~q\ <= NOT \ram_memory|ram_block[13][12]~q\;
\ram_memory|ALT_INV_ram_block[12][12]~q\ <= NOT \ram_memory|ram_block[12][12]~q\;
\ram_memory|ALT_INV_ram_block[11][12]~q\ <= NOT \ram_memory|ram_block[11][12]~q\;
\ram_memory|ALT_INV_ram_block[10][12]~q\ <= NOT \ram_memory|ram_block[10][12]~q\;
\ram_memory|ALT_INV_ram_block[9][12]~q\ <= NOT \ram_memory|ram_block[9][12]~q\;
\ram_memory|ALT_INV_ram_block[8][12]~q\ <= NOT \ram_memory|ram_block[8][12]~q\;
\ram_memory|ALT_INV_ram_block[7][12]~q\ <= NOT \ram_memory|ram_block[7][12]~q\;
\ram_memory|ALT_INV_ram_block[6][12]~q\ <= NOT \ram_memory|ram_block[6][12]~q\;
\ram_memory|ALT_INV_ram_block[5][12]~q\ <= NOT \ram_memory|ram_block[5][12]~q\;
\ram_memory|ALT_INV_ram_block[4][12]~q\ <= NOT \ram_memory|ram_block[4][12]~q\;
\ram_memory|ALT_INV_ram_block[3][12]~q\ <= NOT \ram_memory|ram_block[3][12]~q\;
\ram_memory|ALT_INV_ram_block[2][12]~q\ <= NOT \ram_memory|ram_block[2][12]~q\;
\ram_memory|ALT_INV_ram_block[1][12]~q\ <= NOT \ram_memory|ram_block[1][12]~q\;
\ram_memory|ALT_INV_ram_block[0][12]~q\ <= NOT \ram_memory|ram_block[0][12]~q\;
\ram_memory|ALT_INV_ram_block[31][11]~q\ <= NOT \ram_memory|ram_block[31][11]~q\;
\ram_memory|ALT_INV_ram_block[27][11]~q\ <= NOT \ram_memory|ram_block[27][11]~q\;
\ram_memory|ALT_INV_ram_block[23][11]~q\ <= NOT \ram_memory|ram_block[23][11]~q\;
\ram_memory|ALT_INV_ram_block[19][11]~q\ <= NOT \ram_memory|ram_block[19][11]~q\;
\ram_memory|ALT_INV_ram_block[30][11]~q\ <= NOT \ram_memory|ram_block[30][11]~q\;
\ram_memory|ALT_INV_ram_block[26][11]~q\ <= NOT \ram_memory|ram_block[26][11]~q\;
\ram_memory|ALT_INV_ram_block[22][11]~q\ <= NOT \ram_memory|ram_block[22][11]~q\;
\ram_memory|ALT_INV_ram_block[18][11]~q\ <= NOT \ram_memory|ram_block[18][11]~q\;
\ram_memory|ALT_INV_ram_block[29][11]~q\ <= NOT \ram_memory|ram_block[29][11]~q\;
\ram_memory|ALT_INV_ram_block[25][11]~q\ <= NOT \ram_memory|ram_block[25][11]~q\;
\ram_memory|ALT_INV_ram_block[21][11]~q\ <= NOT \ram_memory|ram_block[21][11]~q\;
\ram_memory|ALT_INV_ram_block[17][11]~q\ <= NOT \ram_memory|ram_block[17][11]~q\;
\ram_memory|ALT_INV_ram_block[28][11]~q\ <= NOT \ram_memory|ram_block[28][11]~q\;
\ram_memory|ALT_INV_ram_block[24][11]~q\ <= NOT \ram_memory|ram_block[24][11]~q\;
\ram_memory|ALT_INV_ram_block[20][11]~q\ <= NOT \ram_memory|ram_block[20][11]~q\;
\ram_memory|ALT_INV_ram_block[16][11]~q\ <= NOT \ram_memory|ram_block[16][11]~q\;
\ram_memory|ALT_INV_ram_block[15][11]~q\ <= NOT \ram_memory|ram_block[15][11]~q\;
\ram_memory|ALT_INV_ram_block[14][11]~q\ <= NOT \ram_memory|ram_block[14][11]~q\;
\ram_memory|ALT_INV_ram_block[13][11]~q\ <= NOT \ram_memory|ram_block[13][11]~q\;
\ram_memory|ALT_INV_ram_block[12][11]~q\ <= NOT \ram_memory|ram_block[12][11]~q\;
\ram_memory|ALT_INV_ram_block[11][11]~q\ <= NOT \ram_memory|ram_block[11][11]~q\;
\ram_memory|ALT_INV_ram_block[10][11]~q\ <= NOT \ram_memory|ram_block[10][11]~q\;
\ram_memory|ALT_INV_ram_block[9][11]~q\ <= NOT \ram_memory|ram_block[9][11]~q\;
\ram_memory|ALT_INV_ram_block[8][11]~q\ <= NOT \ram_memory|ram_block[8][11]~q\;
\ram_memory|ALT_INV_ram_block[7][11]~q\ <= NOT \ram_memory|ram_block[7][11]~q\;
\ram_memory|ALT_INV_ram_block[6][11]~q\ <= NOT \ram_memory|ram_block[6][11]~q\;
\ram_memory|ALT_INV_ram_block[5][11]~q\ <= NOT \ram_memory|ram_block[5][11]~q\;
\ram_memory|ALT_INV_ram_block[4][11]~q\ <= NOT \ram_memory|ram_block[4][11]~q\;
\ram_memory|ALT_INV_ram_block[3][11]~q\ <= NOT \ram_memory|ram_block[3][11]~q\;
\ram_memory|ALT_INV_ram_block[2][11]~q\ <= NOT \ram_memory|ram_block[2][11]~q\;
\ram_memory|ALT_INV_ram_block[1][11]~q\ <= NOT \ram_memory|ram_block[1][11]~q\;
\ram_memory|ALT_INV_ram_block[0][11]~q\ <= NOT \ram_memory|ram_block[0][11]~q\;
\ram_memory|ALT_INV_ram_block[31][10]~q\ <= NOT \ram_memory|ram_block[31][10]~q\;
\ram_memory|ALT_INV_ram_block[27][10]~q\ <= NOT \ram_memory|ram_block[27][10]~q\;
\ram_memory|ALT_INV_ram_block[23][10]~q\ <= NOT \ram_memory|ram_block[23][10]~q\;
\ram_memory|ALT_INV_ram_block[19][10]~q\ <= NOT \ram_memory|ram_block[19][10]~q\;
\ram_memory|ALT_INV_ram_block[30][10]~q\ <= NOT \ram_memory|ram_block[30][10]~q\;
\ram_memory|ALT_INV_ram_block[26][10]~q\ <= NOT \ram_memory|ram_block[26][10]~q\;
\ram_memory|ALT_INV_ram_block[22][10]~q\ <= NOT \ram_memory|ram_block[22][10]~q\;
\ram_memory|ALT_INV_ram_block[18][10]~q\ <= NOT \ram_memory|ram_block[18][10]~q\;
\ram_memory|ALT_INV_ram_block[29][10]~q\ <= NOT \ram_memory|ram_block[29][10]~q\;
\ram_memory|ALT_INV_ram_block[25][10]~q\ <= NOT \ram_memory|ram_block[25][10]~q\;
\ram_memory|ALT_INV_ram_block[21][10]~q\ <= NOT \ram_memory|ram_block[21][10]~q\;
\ram_memory|ALT_INV_ram_block[17][10]~q\ <= NOT \ram_memory|ram_block[17][10]~q\;
\ram_memory|ALT_INV_ram_block[28][10]~q\ <= NOT \ram_memory|ram_block[28][10]~q\;
\ram_memory|ALT_INV_ram_block[24][10]~q\ <= NOT \ram_memory|ram_block[24][10]~q\;
\ram_memory|ALT_INV_ram_block[20][10]~q\ <= NOT \ram_memory|ram_block[20][10]~q\;
\ram_memory|ALT_INV_ram_block[16][10]~q\ <= NOT \ram_memory|ram_block[16][10]~q\;
\ram_memory|ALT_INV_ram_block[15][10]~q\ <= NOT \ram_memory|ram_block[15][10]~q\;
\ram_memory|ALT_INV_ram_block[14][10]~q\ <= NOT \ram_memory|ram_block[14][10]~q\;
\ram_memory|ALT_INV_ram_block[13][10]~q\ <= NOT \ram_memory|ram_block[13][10]~q\;
\ram_memory|ALT_INV_ram_block[12][10]~q\ <= NOT \ram_memory|ram_block[12][10]~q\;
\ram_memory|ALT_INV_ram_block[11][10]~q\ <= NOT \ram_memory|ram_block[11][10]~q\;
\ram_memory|ALT_INV_ram_block[10][10]~q\ <= NOT \ram_memory|ram_block[10][10]~q\;
\ram_memory|ALT_INV_ram_block[9][10]~q\ <= NOT \ram_memory|ram_block[9][10]~q\;
\ram_memory|ALT_INV_ram_block[8][10]~q\ <= NOT \ram_memory|ram_block[8][10]~q\;
\ram_memory|ALT_INV_ram_block[7][10]~q\ <= NOT \ram_memory|ram_block[7][10]~q\;
\ram_memory|ALT_INV_ram_block[6][10]~q\ <= NOT \ram_memory|ram_block[6][10]~q\;
\ram_memory|ALT_INV_ram_block[5][10]~q\ <= NOT \ram_memory|ram_block[5][10]~q\;
\ram_memory|ALT_INV_ram_block[4][10]~q\ <= NOT \ram_memory|ram_block[4][10]~q\;
\ram_memory|ALT_INV_ram_block[3][10]~q\ <= NOT \ram_memory|ram_block[3][10]~q\;
\ram_memory|ALT_INV_ram_block[2][10]~q\ <= NOT \ram_memory|ram_block[2][10]~q\;
\ram_memory|ALT_INV_ram_block[1][10]~q\ <= NOT \ram_memory|ram_block[1][10]~q\;
\ram_memory|ALT_INV_ram_block[0][10]~q\ <= NOT \ram_memory|ram_block[0][10]~q\;
\ram_memory|ALT_INV_ram_block[31][9]~q\ <= NOT \ram_memory|ram_block[31][9]~q\;
\ram_memory|ALT_INV_ram_block[27][9]~q\ <= NOT \ram_memory|ram_block[27][9]~q\;
\ram_memory|ALT_INV_ram_block[23][9]~q\ <= NOT \ram_memory|ram_block[23][9]~q\;
\ram_memory|ALT_INV_ram_block[19][9]~q\ <= NOT \ram_memory|ram_block[19][9]~q\;
\ram_memory|ALT_INV_ram_block[30][9]~q\ <= NOT \ram_memory|ram_block[30][9]~q\;
\ram_memory|ALT_INV_ram_block[26][9]~q\ <= NOT \ram_memory|ram_block[26][9]~q\;
\ram_memory|ALT_INV_ram_block[22][9]~q\ <= NOT \ram_memory|ram_block[22][9]~q\;
\ram_memory|ALT_INV_ram_block[18][9]~q\ <= NOT \ram_memory|ram_block[18][9]~q\;
\ram_memory|ALT_INV_ram_block[29][9]~q\ <= NOT \ram_memory|ram_block[29][9]~q\;
\ram_memory|ALT_INV_ram_block[25][9]~q\ <= NOT \ram_memory|ram_block[25][9]~q\;
\ram_memory|ALT_INV_ram_block[21][9]~q\ <= NOT \ram_memory|ram_block[21][9]~q\;
\ram_memory|ALT_INV_ram_block[17][9]~q\ <= NOT \ram_memory|ram_block[17][9]~q\;
\ram_memory|ALT_INV_ram_block[28][9]~q\ <= NOT \ram_memory|ram_block[28][9]~q\;
\ram_memory|ALT_INV_ram_block[24][9]~q\ <= NOT \ram_memory|ram_block[24][9]~q\;
\ram_memory|ALT_INV_ram_block[20][9]~q\ <= NOT \ram_memory|ram_block[20][9]~q\;
\ram_memory|ALT_INV_ram_block[16][9]~q\ <= NOT \ram_memory|ram_block[16][9]~q\;
\ram_memory|ALT_INV_ram_block[15][9]~q\ <= NOT \ram_memory|ram_block[15][9]~q\;
\ram_memory|ALT_INV_ram_block[14][9]~q\ <= NOT \ram_memory|ram_block[14][9]~q\;
\ram_memory|ALT_INV_ram_block[13][9]~q\ <= NOT \ram_memory|ram_block[13][9]~q\;
\ram_memory|ALT_INV_ram_block[12][9]~q\ <= NOT \ram_memory|ram_block[12][9]~q\;
\ram_memory|ALT_INV_ram_block[11][9]~q\ <= NOT \ram_memory|ram_block[11][9]~q\;
\ram_memory|ALT_INV_ram_block[10][9]~q\ <= NOT \ram_memory|ram_block[10][9]~q\;
\ram_memory|ALT_INV_ram_block[9][9]~q\ <= NOT \ram_memory|ram_block[9][9]~q\;
\ram_memory|ALT_INV_ram_block[8][9]~q\ <= NOT \ram_memory|ram_block[8][9]~q\;
\ram_memory|ALT_INV_ram_block[7][9]~q\ <= NOT \ram_memory|ram_block[7][9]~q\;
\ram_memory|ALT_INV_ram_block[6][9]~q\ <= NOT \ram_memory|ram_block[6][9]~q\;
\ram_memory|ALT_INV_ram_block[5][9]~q\ <= NOT \ram_memory|ram_block[5][9]~q\;
\ram_memory|ALT_INV_ram_block[4][9]~q\ <= NOT \ram_memory|ram_block[4][9]~q\;
\ram_memory|ALT_INV_ram_block[3][9]~q\ <= NOT \ram_memory|ram_block[3][9]~q\;
\ram_memory|ALT_INV_ram_block[2][9]~q\ <= NOT \ram_memory|ram_block[2][9]~q\;
\ram_memory|ALT_INV_ram_block[1][9]~q\ <= NOT \ram_memory|ram_block[1][9]~q\;
\ram_memory|ALT_INV_ram_block[0][9]~q\ <= NOT \ram_memory|ram_block[0][9]~q\;
\ram_memory|ALT_INV_ram_block[31][8]~q\ <= NOT \ram_memory|ram_block[31][8]~q\;
\ram_memory|ALT_INV_ram_block[27][8]~q\ <= NOT \ram_memory|ram_block[27][8]~q\;
\ram_memory|ALT_INV_ram_block[23][8]~q\ <= NOT \ram_memory|ram_block[23][8]~q\;
\ram_memory|ALT_INV_ram_block[19][8]~q\ <= NOT \ram_memory|ram_block[19][8]~q\;
\ram_memory|ALT_INV_ram_block[30][8]~q\ <= NOT \ram_memory|ram_block[30][8]~q\;
\ram_memory|ALT_INV_ram_block[26][8]~q\ <= NOT \ram_memory|ram_block[26][8]~q\;
\ram_memory|ALT_INV_ram_block[22][8]~q\ <= NOT \ram_memory|ram_block[22][8]~q\;
\ram_memory|ALT_INV_ram_block[18][8]~q\ <= NOT \ram_memory|ram_block[18][8]~q\;
\ram_memory|ALT_INV_ram_block[29][8]~q\ <= NOT \ram_memory|ram_block[29][8]~q\;
\ram_memory|ALT_INV_ram_block[25][8]~q\ <= NOT \ram_memory|ram_block[25][8]~q\;
\ram_memory|ALT_INV_ram_block[21][8]~q\ <= NOT \ram_memory|ram_block[21][8]~q\;
\ram_memory|ALT_INV_ram_block[17][8]~q\ <= NOT \ram_memory|ram_block[17][8]~q\;
\ram_memory|ALT_INV_ram_block[28][8]~q\ <= NOT \ram_memory|ram_block[28][8]~q\;
\ram_memory|ALT_INV_ram_block[24][8]~q\ <= NOT \ram_memory|ram_block[24][8]~q\;
\ram_memory|ALT_INV_ram_block[20][8]~q\ <= NOT \ram_memory|ram_block[20][8]~q\;
\ram_memory|ALT_INV_ram_block[16][8]~q\ <= NOT \ram_memory|ram_block[16][8]~q\;
\ram_memory|ALT_INV_ram_block[15][8]~q\ <= NOT \ram_memory|ram_block[15][8]~q\;
\ram_memory|ALT_INV_ram_block[14][8]~q\ <= NOT \ram_memory|ram_block[14][8]~q\;
\ram_memory|ALT_INV_ram_block[13][8]~q\ <= NOT \ram_memory|ram_block[13][8]~q\;
\ram_memory|ALT_INV_ram_block[12][8]~q\ <= NOT \ram_memory|ram_block[12][8]~q\;
\ram_memory|ALT_INV_ram_block[11][8]~q\ <= NOT \ram_memory|ram_block[11][8]~q\;
\ram_memory|ALT_INV_ram_block[10][8]~q\ <= NOT \ram_memory|ram_block[10][8]~q\;
\ram_memory|ALT_INV_ram_block[9][8]~q\ <= NOT \ram_memory|ram_block[9][8]~q\;
\ram_memory|ALT_INV_ram_block[8][8]~q\ <= NOT \ram_memory|ram_block[8][8]~q\;
\ram_memory|ALT_INV_ram_block[7][8]~q\ <= NOT \ram_memory|ram_block[7][8]~q\;
\ram_memory|ALT_INV_ram_block[6][8]~q\ <= NOT \ram_memory|ram_block[6][8]~q\;
\ram_memory|ALT_INV_ram_block[5][8]~q\ <= NOT \ram_memory|ram_block[5][8]~q\;
\ram_memory|ALT_INV_ram_block[4][8]~q\ <= NOT \ram_memory|ram_block[4][8]~q\;
\ram_memory|ALT_INV_ram_block[3][8]~q\ <= NOT \ram_memory|ram_block[3][8]~q\;
\ram_memory|ALT_INV_ram_block[2][8]~q\ <= NOT \ram_memory|ram_block[2][8]~q\;
\ram_memory|ALT_INV_ram_block[1][8]~q\ <= NOT \ram_memory|ram_block[1][8]~q\;
\ram_memory|ALT_INV_ram_block[0][8]~q\ <= NOT \ram_memory|ram_block[0][8]~q\;
\ram_memory|ALT_INV_ram_block[31][7]~q\ <= NOT \ram_memory|ram_block[31][7]~q\;
\ram_memory|ALT_INV_ram_block[27][7]~q\ <= NOT \ram_memory|ram_block[27][7]~q\;
\ram_memory|ALT_INV_ram_block[23][7]~q\ <= NOT \ram_memory|ram_block[23][7]~q\;
\ram_memory|ALT_INV_ram_block[19][7]~q\ <= NOT \ram_memory|ram_block[19][7]~q\;
\ram_memory|ALT_INV_ram_block[30][7]~q\ <= NOT \ram_memory|ram_block[30][7]~q\;
\ram_memory|ALT_INV_ram_block[26][7]~q\ <= NOT \ram_memory|ram_block[26][7]~q\;
\ram_memory|ALT_INV_ram_block[22][7]~q\ <= NOT \ram_memory|ram_block[22][7]~q\;
\ram_memory|ALT_INV_ram_block[18][7]~q\ <= NOT \ram_memory|ram_block[18][7]~q\;
\ram_memory|ALT_INV_ram_block[29][7]~q\ <= NOT \ram_memory|ram_block[29][7]~q\;
\ram_memory|ALT_INV_ram_block[25][7]~q\ <= NOT \ram_memory|ram_block[25][7]~q\;
\ram_memory|ALT_INV_ram_block[21][7]~q\ <= NOT \ram_memory|ram_block[21][7]~q\;
\ram_memory|ALT_INV_ram_block[17][7]~q\ <= NOT \ram_memory|ram_block[17][7]~q\;
\ram_memory|ALT_INV_ram_block[28][7]~q\ <= NOT \ram_memory|ram_block[28][7]~q\;
\ram_memory|ALT_INV_ram_block[24][7]~q\ <= NOT \ram_memory|ram_block[24][7]~q\;
\ram_memory|ALT_INV_ram_block[20][7]~q\ <= NOT \ram_memory|ram_block[20][7]~q\;
\ram_memory|ALT_INV_ram_block[16][7]~q\ <= NOT \ram_memory|ram_block[16][7]~q\;
\ram_memory|ALT_INV_ram_block[15][7]~q\ <= NOT \ram_memory|ram_block[15][7]~q\;
\ram_memory|ALT_INV_ram_block[14][7]~q\ <= NOT \ram_memory|ram_block[14][7]~q\;
\ram_memory|ALT_INV_ram_block[13][7]~q\ <= NOT \ram_memory|ram_block[13][7]~q\;
\ram_memory|ALT_INV_ram_block[12][7]~q\ <= NOT \ram_memory|ram_block[12][7]~q\;
\ram_memory|ALT_INV_ram_block[11][7]~q\ <= NOT \ram_memory|ram_block[11][7]~q\;
\ram_memory|ALT_INV_ram_block[10][7]~q\ <= NOT \ram_memory|ram_block[10][7]~q\;
\ram_memory|ALT_INV_ram_block[9][7]~q\ <= NOT \ram_memory|ram_block[9][7]~q\;
\ram_memory|ALT_INV_ram_block[8][7]~q\ <= NOT \ram_memory|ram_block[8][7]~q\;
\ram_memory|ALT_INV_ram_block[7][7]~q\ <= NOT \ram_memory|ram_block[7][7]~q\;
\ram_memory|ALT_INV_ram_block[6][7]~q\ <= NOT \ram_memory|ram_block[6][7]~q\;
\ram_memory|ALT_INV_ram_block[5][7]~q\ <= NOT \ram_memory|ram_block[5][7]~q\;
\ram_memory|ALT_INV_ram_block[4][7]~q\ <= NOT \ram_memory|ram_block[4][7]~q\;
\ram_memory|ALT_INV_ram_block[3][7]~q\ <= NOT \ram_memory|ram_block[3][7]~q\;
\ram_memory|ALT_INV_ram_block[2][7]~q\ <= NOT \ram_memory|ram_block[2][7]~q\;
\ram_memory|ALT_INV_ram_block[1][7]~q\ <= NOT \ram_memory|ram_block[1][7]~q\;
\ram_memory|ALT_INV_ram_block[0][7]~q\ <= NOT \ram_memory|ram_block[0][7]~q\;
\ram_memory|ALT_INV_ram_block[31][6]~q\ <= NOT \ram_memory|ram_block[31][6]~q\;
\ram_memory|ALT_INV_ram_block[27][6]~q\ <= NOT \ram_memory|ram_block[27][6]~q\;
\ram_memory|ALT_INV_ram_block[23][6]~q\ <= NOT \ram_memory|ram_block[23][6]~q\;
\ram_memory|ALT_INV_ram_block[19][6]~q\ <= NOT \ram_memory|ram_block[19][6]~q\;
\ram_memory|ALT_INV_ram_block[30][6]~q\ <= NOT \ram_memory|ram_block[30][6]~q\;
\ram_memory|ALT_INV_ram_block[26][6]~q\ <= NOT \ram_memory|ram_block[26][6]~q\;
\ram_memory|ALT_INV_ram_block[22][6]~q\ <= NOT \ram_memory|ram_block[22][6]~q\;
\ram_memory|ALT_INV_ram_block[18][6]~q\ <= NOT \ram_memory|ram_block[18][6]~q\;
\ram_memory|ALT_INV_ram_block[29][6]~q\ <= NOT \ram_memory|ram_block[29][6]~q\;
\ram_memory|ALT_INV_ram_block[25][6]~q\ <= NOT \ram_memory|ram_block[25][6]~q\;
\ram_memory|ALT_INV_ram_block[21][6]~q\ <= NOT \ram_memory|ram_block[21][6]~q\;
\ram_memory|ALT_INV_ram_block[17][6]~q\ <= NOT \ram_memory|ram_block[17][6]~q\;
\ram_memory|ALT_INV_ram_block[28][6]~q\ <= NOT \ram_memory|ram_block[28][6]~q\;
\ram_memory|ALT_INV_ram_block[24][6]~q\ <= NOT \ram_memory|ram_block[24][6]~q\;
\ram_memory|ALT_INV_ram_block[20][6]~q\ <= NOT \ram_memory|ram_block[20][6]~q\;
\ram_memory|ALT_INV_ram_block[16][6]~q\ <= NOT \ram_memory|ram_block[16][6]~q\;
\ram_memory|ALT_INV_ram_block[15][6]~q\ <= NOT \ram_memory|ram_block[15][6]~q\;
\ram_memory|ALT_INV_ram_block[14][6]~q\ <= NOT \ram_memory|ram_block[14][6]~q\;
\ram_memory|ALT_INV_ram_block[13][6]~q\ <= NOT \ram_memory|ram_block[13][6]~q\;
\ram_memory|ALT_INV_ram_block[12][6]~q\ <= NOT \ram_memory|ram_block[12][6]~q\;
\ram_memory|ALT_INV_ram_block[11][6]~q\ <= NOT \ram_memory|ram_block[11][6]~q\;
\ram_memory|ALT_INV_ram_block[10][6]~q\ <= NOT \ram_memory|ram_block[10][6]~q\;
\ram_memory|ALT_INV_ram_block[9][6]~q\ <= NOT \ram_memory|ram_block[9][6]~q\;
\ram_memory|ALT_INV_ram_block[8][6]~q\ <= NOT \ram_memory|ram_block[8][6]~q\;
\ram_memory|ALT_INV_ram_block[7][6]~q\ <= NOT \ram_memory|ram_block[7][6]~q\;
\ram_memory|ALT_INV_ram_block[6][6]~q\ <= NOT \ram_memory|ram_block[6][6]~q\;
\ram_memory|ALT_INV_ram_block[5][6]~q\ <= NOT \ram_memory|ram_block[5][6]~q\;
\ram_memory|ALT_INV_ram_block[4][6]~q\ <= NOT \ram_memory|ram_block[4][6]~q\;
\ram_memory|ALT_INV_ram_block[3][6]~q\ <= NOT \ram_memory|ram_block[3][6]~q\;
\ram_memory|ALT_INV_ram_block[2][6]~q\ <= NOT \ram_memory|ram_block[2][6]~q\;
\ram_memory|ALT_INV_ram_block[1][6]~q\ <= NOT \ram_memory|ram_block[1][6]~q\;
\ram_memory|ALT_INV_ram_block[0][6]~q\ <= NOT \ram_memory|ram_block[0][6]~q\;
\ram_memory|ALT_INV_ram_block[31][5]~q\ <= NOT \ram_memory|ram_block[31][5]~q\;
\ram_memory|ALT_INV_ram_block[27][5]~q\ <= NOT \ram_memory|ram_block[27][5]~q\;
\ram_memory|ALT_INV_ram_block[23][5]~q\ <= NOT \ram_memory|ram_block[23][5]~q\;
\ram_memory|ALT_INV_ram_block[19][5]~q\ <= NOT \ram_memory|ram_block[19][5]~q\;
\ram_memory|ALT_INV_ram_block[30][5]~q\ <= NOT \ram_memory|ram_block[30][5]~q\;
\ram_memory|ALT_INV_ram_block[26][5]~q\ <= NOT \ram_memory|ram_block[26][5]~q\;
\ram_memory|ALT_INV_ram_block[22][5]~q\ <= NOT \ram_memory|ram_block[22][5]~q\;
\ram_memory|ALT_INV_ram_block[18][5]~q\ <= NOT \ram_memory|ram_block[18][5]~q\;
\ram_memory|ALT_INV_ram_block[29][5]~q\ <= NOT \ram_memory|ram_block[29][5]~q\;
\ram_memory|ALT_INV_ram_block[25][5]~q\ <= NOT \ram_memory|ram_block[25][5]~q\;
\ram_memory|ALT_INV_ram_block[21][5]~q\ <= NOT \ram_memory|ram_block[21][5]~q\;
\ram_memory|ALT_INV_ram_block[17][5]~q\ <= NOT \ram_memory|ram_block[17][5]~q\;
\ram_memory|ALT_INV_ram_block[28][5]~q\ <= NOT \ram_memory|ram_block[28][5]~q\;
\ram_memory|ALT_INV_ram_block[24][5]~q\ <= NOT \ram_memory|ram_block[24][5]~q\;
\ram_memory|ALT_INV_ram_block[20][5]~q\ <= NOT \ram_memory|ram_block[20][5]~q\;
\ram_memory|ALT_INV_ram_block[16][5]~q\ <= NOT \ram_memory|ram_block[16][5]~q\;
\ram_memory|ALT_INV_ram_block[15][5]~q\ <= NOT \ram_memory|ram_block[15][5]~q\;
\ram_memory|ALT_INV_ram_block[14][5]~q\ <= NOT \ram_memory|ram_block[14][5]~q\;
\ram_memory|ALT_INV_ram_block[13][5]~q\ <= NOT \ram_memory|ram_block[13][5]~q\;
\ram_memory|ALT_INV_ram_block[12][5]~q\ <= NOT \ram_memory|ram_block[12][5]~q\;
\ram_memory|ALT_INV_ram_block[11][5]~q\ <= NOT \ram_memory|ram_block[11][5]~q\;
\ram_memory|ALT_INV_ram_block[10][5]~q\ <= NOT \ram_memory|ram_block[10][5]~q\;
\ram_memory|ALT_INV_ram_block[9][5]~q\ <= NOT \ram_memory|ram_block[9][5]~q\;
\ram_memory|ALT_INV_ram_block[8][5]~q\ <= NOT \ram_memory|ram_block[8][5]~q\;
\ram_memory|ALT_INV_ram_block[7][5]~q\ <= NOT \ram_memory|ram_block[7][5]~q\;
\ram_memory|ALT_INV_ram_block[6][5]~q\ <= NOT \ram_memory|ram_block[6][5]~q\;
\ram_memory|ALT_INV_ram_block[5][5]~q\ <= NOT \ram_memory|ram_block[5][5]~q\;
\ram_memory|ALT_INV_ram_block[4][5]~q\ <= NOT \ram_memory|ram_block[4][5]~q\;
\ram_memory|ALT_INV_ram_block[3][5]~q\ <= NOT \ram_memory|ram_block[3][5]~q\;
\ram_memory|ALT_INV_ram_block[2][5]~q\ <= NOT \ram_memory|ram_block[2][5]~q\;
\ram_memory|ALT_INV_ram_block[1][5]~q\ <= NOT \ram_memory|ram_block[1][5]~q\;
\ram_memory|ALT_INV_ram_block[0][5]~q\ <= NOT \ram_memory|ram_block[0][5]~q\;
\ram_memory|ALT_INV_ram_block[31][4]~q\ <= NOT \ram_memory|ram_block[31][4]~q\;
\ram_memory|ALT_INV_ram_block[27][4]~q\ <= NOT \ram_memory|ram_block[27][4]~q\;
\ram_memory|ALT_INV_ram_block[23][4]~q\ <= NOT \ram_memory|ram_block[23][4]~q\;
\ram_memory|ALT_INV_ram_block[19][4]~q\ <= NOT \ram_memory|ram_block[19][4]~q\;
\ram_memory|ALT_INV_ram_block[30][4]~q\ <= NOT \ram_memory|ram_block[30][4]~q\;
\ram_memory|ALT_INV_ram_block[26][4]~q\ <= NOT \ram_memory|ram_block[26][4]~q\;
\ram_memory|ALT_INV_ram_block[22][4]~q\ <= NOT \ram_memory|ram_block[22][4]~q\;
\ram_memory|ALT_INV_ram_block[18][4]~q\ <= NOT \ram_memory|ram_block[18][4]~q\;
\ram_memory|ALT_INV_ram_block[29][4]~q\ <= NOT \ram_memory|ram_block[29][4]~q\;
\ram_memory|ALT_INV_ram_block[25][4]~q\ <= NOT \ram_memory|ram_block[25][4]~q\;
\ram_memory|ALT_INV_ram_block[21][4]~q\ <= NOT \ram_memory|ram_block[21][4]~q\;
\ram_memory|ALT_INV_ram_block[17][4]~q\ <= NOT \ram_memory|ram_block[17][4]~q\;
\ram_memory|ALT_INV_ram_block[28][4]~q\ <= NOT \ram_memory|ram_block[28][4]~q\;
\ram_memory|ALT_INV_ram_block[24][4]~q\ <= NOT \ram_memory|ram_block[24][4]~q\;
\ram_memory|ALT_INV_ram_block[20][4]~q\ <= NOT \ram_memory|ram_block[20][4]~q\;
\ram_memory|ALT_INV_ram_block[16][4]~q\ <= NOT \ram_memory|ram_block[16][4]~q\;
\ram_memory|ALT_INV_ram_block[15][4]~q\ <= NOT \ram_memory|ram_block[15][4]~q\;
\ram_memory|ALT_INV_ram_block[14][4]~q\ <= NOT \ram_memory|ram_block[14][4]~q\;
\ram_memory|ALT_INV_ram_block[13][4]~q\ <= NOT \ram_memory|ram_block[13][4]~q\;
\ram_memory|ALT_INV_ram_block[12][4]~q\ <= NOT \ram_memory|ram_block[12][4]~q\;
\ram_memory|ALT_INV_ram_block[11][4]~q\ <= NOT \ram_memory|ram_block[11][4]~q\;
\ram_memory|ALT_INV_ram_block[10][4]~q\ <= NOT \ram_memory|ram_block[10][4]~q\;
\ram_memory|ALT_INV_ram_block[9][4]~q\ <= NOT \ram_memory|ram_block[9][4]~q\;
\ram_memory|ALT_INV_ram_block[8][4]~q\ <= NOT \ram_memory|ram_block[8][4]~q\;
\ram_memory|ALT_INV_ram_block[7][4]~q\ <= NOT \ram_memory|ram_block[7][4]~q\;
\ram_memory|ALT_INV_ram_block[6][4]~q\ <= NOT \ram_memory|ram_block[6][4]~q\;
\ram_memory|ALT_INV_ram_block[5][4]~q\ <= NOT \ram_memory|ram_block[5][4]~q\;
\ram_memory|ALT_INV_ram_block[4][4]~q\ <= NOT \ram_memory|ram_block[4][4]~q\;
\ram_memory|ALT_INV_ram_block[3][4]~q\ <= NOT \ram_memory|ram_block[3][4]~q\;
\ram_memory|ALT_INV_ram_block[2][4]~q\ <= NOT \ram_memory|ram_block[2][4]~q\;
\ram_memory|ALT_INV_ram_block[1][4]~q\ <= NOT \ram_memory|ram_block[1][4]~q\;
\ram_memory|ALT_INV_ram_block[0][4]~q\ <= NOT \ram_memory|ram_block[0][4]~q\;
\ram_memory|ALT_INV_ram_block[31][3]~q\ <= NOT \ram_memory|ram_block[31][3]~q\;
\ram_memory|ALT_INV_ram_block[27][3]~q\ <= NOT \ram_memory|ram_block[27][3]~q\;
\ram_memory|ALT_INV_ram_block[23][3]~q\ <= NOT \ram_memory|ram_block[23][3]~q\;
\ram_memory|ALT_INV_ram_block[19][3]~q\ <= NOT \ram_memory|ram_block[19][3]~q\;
\ram_memory|ALT_INV_ram_block[30][3]~q\ <= NOT \ram_memory|ram_block[30][3]~q\;
\ram_memory|ALT_INV_ram_block[26][3]~q\ <= NOT \ram_memory|ram_block[26][3]~q\;
\ram_memory|ALT_INV_ram_block[22][3]~q\ <= NOT \ram_memory|ram_block[22][3]~q\;
\ram_memory|ALT_INV_ram_block[18][3]~q\ <= NOT \ram_memory|ram_block[18][3]~q\;
\ram_memory|ALT_INV_ram_block[29][3]~q\ <= NOT \ram_memory|ram_block[29][3]~q\;
\ram_memory|ALT_INV_ram_block[25][3]~q\ <= NOT \ram_memory|ram_block[25][3]~q\;
\ram_memory|ALT_INV_ram_block[21][3]~q\ <= NOT \ram_memory|ram_block[21][3]~q\;
\ram_memory|ALT_INV_ram_block[17][3]~q\ <= NOT \ram_memory|ram_block[17][3]~q\;
\ram_memory|ALT_INV_ram_block[28][3]~q\ <= NOT \ram_memory|ram_block[28][3]~q\;
\ram_memory|ALT_INV_ram_block[24][3]~q\ <= NOT \ram_memory|ram_block[24][3]~q\;
\ram_memory|ALT_INV_ram_block[20][3]~q\ <= NOT \ram_memory|ram_block[20][3]~q\;
\ram_memory|ALT_INV_ram_block[16][3]~q\ <= NOT \ram_memory|ram_block[16][3]~q\;
\ram_memory|ALT_INV_ram_block[15][3]~q\ <= NOT \ram_memory|ram_block[15][3]~q\;
\ram_memory|ALT_INV_ram_block[14][3]~q\ <= NOT \ram_memory|ram_block[14][3]~q\;
\ram_memory|ALT_INV_ram_block[13][3]~q\ <= NOT \ram_memory|ram_block[13][3]~q\;
\ram_memory|ALT_INV_ram_block[12][3]~q\ <= NOT \ram_memory|ram_block[12][3]~q\;
\ram_memory|ALT_INV_ram_block[11][3]~q\ <= NOT \ram_memory|ram_block[11][3]~q\;
\ram_memory|ALT_INV_ram_block[10][3]~q\ <= NOT \ram_memory|ram_block[10][3]~q\;
\ram_memory|ALT_INV_ram_block[9][3]~q\ <= NOT \ram_memory|ram_block[9][3]~q\;
\ram_memory|ALT_INV_ram_block[8][3]~q\ <= NOT \ram_memory|ram_block[8][3]~q\;
\ram_memory|ALT_INV_ram_block[7][3]~q\ <= NOT \ram_memory|ram_block[7][3]~q\;
\ram_memory|ALT_INV_ram_block[6][3]~q\ <= NOT \ram_memory|ram_block[6][3]~q\;
\ram_memory|ALT_INV_ram_block[5][3]~q\ <= NOT \ram_memory|ram_block[5][3]~q\;
\ram_memory|ALT_INV_ram_block[4][3]~q\ <= NOT \ram_memory|ram_block[4][3]~q\;
\ram_memory|ALT_INV_ram_block[3][3]~q\ <= NOT \ram_memory|ram_block[3][3]~q\;
\ram_memory|ALT_INV_ram_block[2][3]~q\ <= NOT \ram_memory|ram_block[2][3]~q\;
\ram_memory|ALT_INV_ram_block[1][3]~q\ <= NOT \ram_memory|ram_block[1][3]~q\;
\ram_memory|ALT_INV_ram_block[0][3]~q\ <= NOT \ram_memory|ram_block[0][3]~q\;
\ram_memory|ALT_INV_ram_block[31][2]~q\ <= NOT \ram_memory|ram_block[31][2]~q\;
\ram_memory|ALT_INV_ram_block[27][2]~q\ <= NOT \ram_memory|ram_block[27][2]~q\;
\ram_memory|ALT_INV_ram_block[23][2]~q\ <= NOT \ram_memory|ram_block[23][2]~q\;
\ram_memory|ALT_INV_ram_block[19][2]~q\ <= NOT \ram_memory|ram_block[19][2]~q\;
\ram_memory|ALT_INV_ram_block[30][2]~q\ <= NOT \ram_memory|ram_block[30][2]~q\;
\ram_memory|ALT_INV_ram_block[26][2]~q\ <= NOT \ram_memory|ram_block[26][2]~q\;
\ram_memory|ALT_INV_ram_block[22][2]~q\ <= NOT \ram_memory|ram_block[22][2]~q\;
\ram_memory|ALT_INV_ram_block[18][2]~q\ <= NOT \ram_memory|ram_block[18][2]~q\;
\ram_memory|ALT_INV_ram_block[29][2]~q\ <= NOT \ram_memory|ram_block[29][2]~q\;
\ram_memory|ALT_INV_ram_block[25][2]~q\ <= NOT \ram_memory|ram_block[25][2]~q\;
\ram_memory|ALT_INV_ram_block[21][2]~q\ <= NOT \ram_memory|ram_block[21][2]~q\;
\ram_memory|ALT_INV_ram_block[17][2]~q\ <= NOT \ram_memory|ram_block[17][2]~q\;
\ram_memory|ALT_INV_ram_block[28][2]~q\ <= NOT \ram_memory|ram_block[28][2]~q\;
\ram_memory|ALT_INV_ram_block[24][2]~q\ <= NOT \ram_memory|ram_block[24][2]~q\;
\ram_memory|ALT_INV_ram_block[20][2]~q\ <= NOT \ram_memory|ram_block[20][2]~q\;
\ram_memory|ALT_INV_ram_block[16][2]~q\ <= NOT \ram_memory|ram_block[16][2]~q\;
\ram_memory|ALT_INV_ram_block[15][2]~q\ <= NOT \ram_memory|ram_block[15][2]~q\;
\ram_memory|ALT_INV_ram_block[14][2]~q\ <= NOT \ram_memory|ram_block[14][2]~q\;
\ram_memory|ALT_INV_ram_block[13][2]~q\ <= NOT \ram_memory|ram_block[13][2]~q\;
\ram_memory|ALT_INV_ram_block[12][2]~q\ <= NOT \ram_memory|ram_block[12][2]~q\;
\ram_memory|ALT_INV_ram_block[11][2]~q\ <= NOT \ram_memory|ram_block[11][2]~q\;
\ram_memory|ALT_INV_ram_block[10][2]~q\ <= NOT \ram_memory|ram_block[10][2]~q\;
\ram_memory|ALT_INV_ram_block[9][2]~q\ <= NOT \ram_memory|ram_block[9][2]~q\;
\ram_memory|ALT_INV_ram_block[8][2]~q\ <= NOT \ram_memory|ram_block[8][2]~q\;
\ram_memory|ALT_INV_ram_block[7][2]~q\ <= NOT \ram_memory|ram_block[7][2]~q\;
\ram_memory|ALT_INV_ram_block[6][2]~q\ <= NOT \ram_memory|ram_block[6][2]~q\;
\ram_memory|ALT_INV_ram_block[5][2]~q\ <= NOT \ram_memory|ram_block[5][2]~q\;
\ram_memory|ALT_INV_ram_block[4][2]~q\ <= NOT \ram_memory|ram_block[4][2]~q\;
\ram_memory|ALT_INV_ram_block[3][2]~q\ <= NOT \ram_memory|ram_block[3][2]~q\;
\ram_memory|ALT_INV_ram_block[2][2]~q\ <= NOT \ram_memory|ram_block[2][2]~q\;
\ram_memory|ALT_INV_ram_block[1][2]~q\ <= NOT \ram_memory|ram_block[1][2]~q\;
\ram_memory|ALT_INV_ram_block[0][2]~q\ <= NOT \ram_memory|ram_block[0][2]~q\;
\ram_memory|ALT_INV_ram_block[31][1]~q\ <= NOT \ram_memory|ram_block[31][1]~q\;
\ram_memory|ALT_INV_ram_block[27][1]~q\ <= NOT \ram_memory|ram_block[27][1]~q\;
\ram_memory|ALT_INV_ram_block[23][1]~q\ <= NOT \ram_memory|ram_block[23][1]~q\;
\ram_memory|ALT_INV_ram_block[19][1]~q\ <= NOT \ram_memory|ram_block[19][1]~q\;
\ram_memory|ALT_INV_ram_block[30][1]~q\ <= NOT \ram_memory|ram_block[30][1]~q\;
\ram_memory|ALT_INV_ram_block[26][1]~q\ <= NOT \ram_memory|ram_block[26][1]~q\;
\ram_memory|ALT_INV_ram_block[22][1]~q\ <= NOT \ram_memory|ram_block[22][1]~q\;
\ram_memory|ALT_INV_ram_block[18][1]~q\ <= NOT \ram_memory|ram_block[18][1]~q\;
\ram_memory|ALT_INV_ram_block[29][1]~q\ <= NOT \ram_memory|ram_block[29][1]~q\;
\ram_memory|ALT_INV_ram_block[25][1]~q\ <= NOT \ram_memory|ram_block[25][1]~q\;
\ram_memory|ALT_INV_ram_block[21][1]~q\ <= NOT \ram_memory|ram_block[21][1]~q\;
\ram_memory|ALT_INV_ram_block[17][1]~q\ <= NOT \ram_memory|ram_block[17][1]~q\;
\ram_memory|ALT_INV_ram_block[28][1]~q\ <= NOT \ram_memory|ram_block[28][1]~q\;
\ram_memory|ALT_INV_ram_block[24][1]~q\ <= NOT \ram_memory|ram_block[24][1]~q\;
\ram_memory|ALT_INV_ram_block[20][1]~q\ <= NOT \ram_memory|ram_block[20][1]~q\;
\ram_memory|ALT_INV_ram_block[16][1]~q\ <= NOT \ram_memory|ram_block[16][1]~q\;
\ram_memory|ALT_INV_ram_block[15][1]~q\ <= NOT \ram_memory|ram_block[15][1]~q\;
\ram_memory|ALT_INV_ram_block[14][1]~q\ <= NOT \ram_memory|ram_block[14][1]~q\;
\ram_memory|ALT_INV_ram_block[13][1]~q\ <= NOT \ram_memory|ram_block[13][1]~q\;
\ram_memory|ALT_INV_ram_block[12][1]~q\ <= NOT \ram_memory|ram_block[12][1]~q\;
\ram_memory|ALT_INV_ram_block[11][1]~q\ <= NOT \ram_memory|ram_block[11][1]~q\;
\ram_memory|ALT_INV_ram_block[10][1]~q\ <= NOT \ram_memory|ram_block[10][1]~q\;
\ram_memory|ALT_INV_ram_block[9][1]~q\ <= NOT \ram_memory|ram_block[9][1]~q\;
\ram_memory|ALT_INV_ram_block[8][1]~q\ <= NOT \ram_memory|ram_block[8][1]~q\;
\ram_memory|ALT_INV_ram_block[7][1]~q\ <= NOT \ram_memory|ram_block[7][1]~q\;
\ram_memory|ALT_INV_ram_block[6][1]~q\ <= NOT \ram_memory|ram_block[6][1]~q\;
\ram_memory|ALT_INV_ram_block[5][1]~q\ <= NOT \ram_memory|ram_block[5][1]~q\;
\ram_memory|ALT_INV_ram_block[4][1]~q\ <= NOT \ram_memory|ram_block[4][1]~q\;
\ram_memory|ALT_INV_ram_block[3][1]~q\ <= NOT \ram_memory|ram_block[3][1]~q\;
\ram_memory|ALT_INV_ram_block[2][1]~q\ <= NOT \ram_memory|ram_block[2][1]~q\;
\ram_memory|ALT_INV_ram_block[1][1]~q\ <= NOT \ram_memory|ram_block[1][1]~q\;
\ram_memory|ALT_INV_ram_block[0][1]~q\ <= NOT \ram_memory|ram_block[0][1]~q\;
\ram_memory|ALT_INV_ram_block[31][0]~q\ <= NOT \ram_memory|ram_block[31][0]~q\;
\ram_memory|ALT_INV_ram_block[27][0]~q\ <= NOT \ram_memory|ram_block[27][0]~q\;
\ram_memory|ALT_INV_ram_block[23][0]~q\ <= NOT \ram_memory|ram_block[23][0]~q\;
\ram_memory|ALT_INV_ram_block[19][0]~q\ <= NOT \ram_memory|ram_block[19][0]~q\;
\ram_memory|ALT_INV_ram_block[30][0]~q\ <= NOT \ram_memory|ram_block[30][0]~q\;
\ram_memory|ALT_INV_ram_block[26][0]~q\ <= NOT \ram_memory|ram_block[26][0]~q\;
\ram_memory|ALT_INV_ram_block[22][0]~q\ <= NOT \ram_memory|ram_block[22][0]~q\;
\ram_memory|ALT_INV_ram_block[18][0]~q\ <= NOT \ram_memory|ram_block[18][0]~q\;
\ram_memory|ALT_INV_ram_block[29][0]~q\ <= NOT \ram_memory|ram_block[29][0]~q\;
\ram_memory|ALT_INV_ram_block[25][0]~q\ <= NOT \ram_memory|ram_block[25][0]~q\;
\ram_memory|ALT_INV_ram_block[21][0]~q\ <= NOT \ram_memory|ram_block[21][0]~q\;
\ram_memory|ALT_INV_ram_block[17][0]~q\ <= NOT \ram_memory|ram_block[17][0]~q\;
\ram_memory|ALT_INV_ram_block[28][0]~q\ <= NOT \ram_memory|ram_block[28][0]~q\;
\ram_memory|ALT_INV_ram_block[24][0]~q\ <= NOT \ram_memory|ram_block[24][0]~q\;
\ram_memory|ALT_INV_ram_block[20][0]~q\ <= NOT \ram_memory|ram_block[20][0]~q\;
\ram_memory|ALT_INV_ram_block[16][0]~q\ <= NOT \ram_memory|ram_block[16][0]~q\;
\ram_memory|ALT_INV_ram_block[15][0]~q\ <= NOT \ram_memory|ram_block[15][0]~q\;
\ram_memory|ALT_INV_ram_block[14][0]~q\ <= NOT \ram_memory|ram_block[14][0]~q\;
\ram_memory|ALT_INV_ram_block[13][0]~q\ <= NOT \ram_memory|ram_block[13][0]~q\;
\ram_memory|ALT_INV_ram_block[12][0]~q\ <= NOT \ram_memory|ram_block[12][0]~q\;
\ram_memory|ALT_INV_ram_block[11][0]~q\ <= NOT \ram_memory|ram_block[11][0]~q\;
\ram_memory|ALT_INV_ram_block[10][0]~q\ <= NOT \ram_memory|ram_block[10][0]~q\;
\ram_memory|ALT_INV_ram_block[9][0]~q\ <= NOT \ram_memory|ram_block[9][0]~q\;
\ram_memory|ALT_INV_ram_block[8][0]~q\ <= NOT \ram_memory|ram_block[8][0]~q\;
\ram_memory|ALT_INV_ram_block[7][0]~q\ <= NOT \ram_memory|ram_block[7][0]~q\;
\ram_memory|ALT_INV_ram_block[6][0]~q\ <= NOT \ram_memory|ram_block[6][0]~q\;
\ram_memory|ALT_INV_ram_block[5][0]~q\ <= NOT \ram_memory|ram_block[5][0]~q\;
\ram_memory|ALT_INV_ram_block[4][0]~q\ <= NOT \ram_memory|ram_block[4][0]~q\;
\ram_memory|ALT_INV_ram_block[3][0]~q\ <= NOT \ram_memory|ram_block[3][0]~q\;
\ram_memory|ALT_INV_ram_block[2][0]~q\ <= NOT \ram_memory|ram_block[2][0]~q\;
\ram_memory|ALT_INV_ram_block[1][0]~q\ <= NOT \ram_memory|ram_block[1][0]~q\;
\ram_memory|ALT_INV_ram_block[0][0]~q\ <= NOT \ram_memory|ram_block[0][0]~q\;
\temp4|ALT_INV_dout\(15) <= NOT \temp4|dout\(15);
\temp4|ALT_INV_dout\(14) <= NOT \temp4|dout\(14);
\temp4|ALT_INV_dout\(13) <= NOT \temp4|dout\(13);
\temp4|ALT_INV_dout\(12) <= NOT \temp4|dout\(12);
\temp4|ALT_INV_dout\(11) <= NOT \temp4|dout\(11);
\temp4|ALT_INV_dout\(10) <= NOT \temp4|dout\(10);
\temp4|ALT_INV_dout\(9) <= NOT \temp4|dout\(9);
\temp4|ALT_INV_dout\(8) <= NOT \temp4|dout\(8);
\temp4|ALT_INV_dout\(7) <= NOT \temp4|dout\(7);
\temp4|ALT_INV_dout\(6) <= NOT \temp4|dout\(6);
\temp4|ALT_INV_dout\(5) <= NOT \temp4|dout\(5);
\temp4|ALT_INV_dout\(4) <= NOT \temp4|dout\(4);
\temp4|ALT_INV_dout\(3) <= NOT \temp4|dout\(3);
\temp4|ALT_INV_dout\(2) <= NOT \temp4|dout\(2);
\temp4|ALT_INV_dout\(1) <= NOT \temp4|dout\(1);
\temp4|ALT_INV_dout\(0) <= NOT \temp4|dout\(0);

-- Location: IOOBUF_X40_Y0_N2
\flags[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \lsm_hw|valid~combout\,
	devoe => ww_devoe,
	o => ww_flags(0));

-- Location: IOOBUF_X68_Y81_N36
\flags[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_flags(1));

-- Location: IOOBUF_X66_Y0_N42
\flags[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \alu_ent|Z~combout\,
	devoe => ww_devoe,
	o => ww_flags(2));

-- Location: IOOBUF_X58_Y81_N59
\op_code[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_op_code(0));

-- Location: IOOBUF_X64_Y81_N36
\op_code[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_op_code(1));

-- Location: IOOBUF_X86_Y81_N19
\op_code[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_op_code(2));

-- Location: IOOBUF_X68_Y0_N19
\op_code[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_op_code(3));

-- Location: IOOBUF_X64_Y81_N53
\condition[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_condition(0));

-- Location: IOOBUF_X72_Y81_N53
\condition[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_condition(1));

-- Location: IOOBUF_X52_Y0_N53
\regs_out[7][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(0));

-- Location: IOOBUF_X89_Y6_N22
\regs_out[7][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(1));

-- Location: IOOBUF_X26_Y81_N42
\regs_out[7][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(2));

-- Location: IOOBUF_X50_Y0_N93
\regs_out[7][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(3));

-- Location: IOOBUF_X70_Y0_N2
\regs_out[7][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(4));

-- Location: IOOBUF_X89_Y9_N56
\regs_out[7][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(5));

-- Location: IOOBUF_X89_Y8_N39
\regs_out[7][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(6));

-- Location: IOOBUF_X52_Y81_N53
\regs_out[7][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(7));

-- Location: IOOBUF_X28_Y81_N2
\regs_out[7][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(8));

-- Location: IOOBUF_X38_Y81_N53
\regs_out[7][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(9));

-- Location: IOOBUF_X60_Y0_N19
\regs_out[7][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(10));

-- Location: IOOBUF_X70_Y0_N19
\regs_out[7][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(11));

-- Location: IOOBUF_X62_Y81_N36
\regs_out[7][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(12));

-- Location: IOOBUF_X28_Y81_N53
\regs_out[7][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(13));

-- Location: IOOBUF_X58_Y0_N93
\regs_out[7][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(14));

-- Location: IOOBUF_X40_Y81_N53
\regs_out[7][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[7][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(7)(15));

-- Location: IOOBUF_X40_Y0_N19
\regs_out[6][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(0));

-- Location: IOOBUF_X56_Y81_N36
\regs_out[6][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(1));

-- Location: IOOBUF_X8_Y0_N53
\regs_out[6][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(2));

-- Location: IOOBUF_X32_Y81_N19
\regs_out[6][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(3));

-- Location: IOOBUF_X52_Y81_N2
\regs_out[6][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(4));

-- Location: IOOBUF_X89_Y9_N22
\regs_out[6][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(5));

-- Location: IOOBUF_X54_Y0_N53
\regs_out[6][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(6));

-- Location: IOOBUF_X56_Y81_N2
\regs_out[6][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(7));

-- Location: IOOBUF_X66_Y0_N76
\regs_out[6][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(8));

-- Location: IOOBUF_X32_Y81_N36
\regs_out[6][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(9));

-- Location: IOOBUF_X36_Y81_N2
\regs_out[6][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(10));

-- Location: IOOBUF_X34_Y81_N93
\regs_out[6][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(11));

-- Location: IOOBUF_X89_Y4_N79
\regs_out[6][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(12));

-- Location: IOOBUF_X60_Y0_N2
\regs_out[6][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(13));

-- Location: IOOBUF_X30_Y0_N2
\regs_out[6][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(14));

-- Location: IOOBUF_X50_Y0_N59
\regs_out[6][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[6][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(6)(15));

-- Location: IOOBUF_X34_Y0_N42
\regs_out[5][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(0));

-- Location: IOOBUF_X6_Y0_N2
\regs_out[5][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(1));

-- Location: IOOBUF_X26_Y81_N59
\regs_out[5][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(2));

-- Location: IOOBUF_X89_Y8_N56
\regs_out[5][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(3));

-- Location: IOOBUF_X26_Y0_N93
\regs_out[5][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(4));

-- Location: IOOBUF_X70_Y0_N53
\regs_out[5][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(5));

-- Location: IOOBUF_X56_Y81_N53
\regs_out[5][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(6));

-- Location: IOOBUF_X4_Y0_N2
\regs_out[5][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(7));

-- Location: IOOBUF_X32_Y0_N36
\regs_out[5][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(8));

-- Location: IOOBUF_X60_Y0_N53
\regs_out[5][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(9));

-- Location: IOOBUF_X34_Y81_N42
\regs_out[5][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(10));

-- Location: IOOBUF_X89_Y6_N39
\regs_out[5][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(11));

-- Location: IOOBUF_X52_Y0_N36
\regs_out[5][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(12));

-- Location: IOOBUF_X28_Y0_N53
\regs_out[5][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(13));

-- Location: IOOBUF_X32_Y0_N2
\regs_out[5][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(14));

-- Location: IOOBUF_X6_Y0_N36
\regs_out[5][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[5][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(5)(15));

-- Location: IOOBUF_X56_Y81_N19
\regs_out[4][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(0));

-- Location: IOOBUF_X54_Y0_N19
\regs_out[4][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(1));

-- Location: IOOBUF_X8_Y0_N36
\regs_out[4][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(2));

-- Location: IOOBUF_X89_Y6_N5
\regs_out[4][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(3));

-- Location: IOOBUF_X40_Y0_N53
\regs_out[4][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(4));

-- Location: IOOBUF_X58_Y0_N42
\regs_out[4][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(5));

-- Location: IOOBUF_X36_Y81_N19
\regs_out[4][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(6));

-- Location: IOOBUF_X62_Y0_N36
\regs_out[4][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(7));

-- Location: IOOBUF_X89_Y35_N79
\regs_out[4][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(8));

-- Location: IOOBUF_X34_Y81_N76
\regs_out[4][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(9));

-- Location: IOOBUF_X32_Y81_N53
\regs_out[4][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(10));

-- Location: IOOBUF_X32_Y81_N2
\regs_out[4][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(11));

-- Location: IOOBUF_X38_Y81_N19
\regs_out[4][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(12));

-- Location: IOOBUF_X28_Y0_N2
\regs_out[4][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(13));

-- Location: IOOBUF_X28_Y0_N19
\regs_out[4][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(14));

-- Location: IOOBUF_X89_Y4_N45
\regs_out[4][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[4][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(4)(15));

-- Location: IOOBUF_X52_Y81_N36
\regs_out[3][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(0));

-- Location: IOOBUF_X6_Y0_N53
\regs_out[3][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(1));

-- Location: IOOBUF_X30_Y81_N36
\regs_out[3][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(2));

-- Location: IOOBUF_X26_Y0_N42
\regs_out[3][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(3));

-- Location: IOOBUF_X38_Y81_N36
\regs_out[3][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(4));

-- Location: IOOBUF_X89_Y35_N96
\regs_out[3][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(5));

-- Location: IOOBUF_X64_Y0_N53
\regs_out[3][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(6));

-- Location: IOOBUF_X54_Y0_N36
\regs_out[3][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(7));

-- Location: IOOBUF_X62_Y0_N2
\regs_out[3][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(8));

-- Location: IOOBUF_X40_Y81_N19
\regs_out[3][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(9));

-- Location: IOOBUF_X28_Y81_N19
\regs_out[3][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(10));

-- Location: IOOBUF_X54_Y81_N2
\regs_out[3][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(11));

-- Location: IOOBUF_X89_Y8_N5
\regs_out[3][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(12));

-- Location: IOOBUF_X54_Y0_N2
\regs_out[3][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(13));

-- Location: IOOBUF_X30_Y0_N53
\regs_out[3][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(14));

-- Location: IOOBUF_X38_Y81_N2
\regs_out[3][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[3][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(3)(15));

-- Location: IOOBUF_X64_Y0_N19
\regs_out[2][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(0));

-- Location: IOOBUF_X38_Y0_N36
\regs_out[2][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(1));

-- Location: IOOBUF_X36_Y81_N36
\regs_out[2][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(2));

-- Location: IOOBUF_X8_Y0_N19
\regs_out[2][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(3));

-- Location: IOOBUF_X72_Y0_N19
\regs_out[2][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(4));

-- Location: IOOBUF_X50_Y0_N76
\regs_out[2][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(5));

-- Location: IOOBUF_X40_Y81_N2
\regs_out[2][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(6));

-- Location: IOOBUF_X89_Y8_N22
\regs_out[2][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(7));

-- Location: IOOBUF_X56_Y0_N36
\regs_out[2][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(8));

-- Location: IOOBUF_X30_Y81_N2
\regs_out[2][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(9));

-- Location: IOOBUF_X64_Y0_N36
\regs_out[2][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(10));

-- Location: IOOBUF_X30_Y81_N53
\regs_out[2][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(11));

-- Location: IOOBUF_X58_Y0_N76
\regs_out[2][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(12));

-- Location: IOOBUF_X28_Y0_N36
\regs_out[2][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(13));

-- Location: IOOBUF_X30_Y0_N36
\regs_out[2][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(14));

-- Location: IOOBUF_X8_Y0_N2
\regs_out[2][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[2][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(2)(15));

-- Location: IOOBUF_X52_Y0_N19
\regs_out[1][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(0));

-- Location: IOOBUF_X38_Y0_N53
\regs_out[1][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(1));

-- Location: IOOBUF_X72_Y0_N36
\regs_out[1][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(2));

-- Location: IOOBUF_X6_Y0_N19
\regs_out[1][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(3));

-- Location: IOOBUF_X76_Y81_N53
\regs_out[1][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(4));

-- Location: IOOBUF_X58_Y0_N59
\regs_out[1][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(5));

-- Location: IOOBUF_X89_Y9_N5
\regs_out[1][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(6));

-- Location: IOOBUF_X50_Y0_N42
\regs_out[1][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(7));

-- Location: IOOBUF_X50_Y81_N59
\regs_out[1][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(8));

-- Location: IOOBUF_X56_Y0_N19
\regs_out[1][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(9));

-- Location: IOOBUF_X52_Y0_N2
\regs_out[1][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(10));

-- Location: IOOBUF_X30_Y81_N19
\regs_out[1][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(11));

-- Location: IOOBUF_X62_Y0_N19
\regs_out[1][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(12));

-- Location: IOOBUF_X54_Y81_N19
\regs_out[1][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(13));

-- Location: IOOBUF_X26_Y0_N76
\regs_out[1][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(14));

-- Location: IOOBUF_X89_Y36_N39
\regs_out[1][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[1][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(1)(15));

-- Location: IOOBUF_X50_Y81_N76
\regs_out[0][0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][0]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(0));

-- Location: IOOBUF_X62_Y0_N53
\regs_out[0][1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][1]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(1));

-- Location: IOOBUF_X89_Y6_N56
\regs_out[0][2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][2]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(2));

-- Location: IOOBUF_X89_Y9_N39
\regs_out[0][3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][3]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(3));

-- Location: IOOBUF_X26_Y0_N59
\regs_out[0][4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][4]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(4));

-- Location: IOOBUF_X26_Y81_N93
\regs_out[0][5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][5]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(5));

-- Location: IOOBUF_X40_Y81_N36
\regs_out[0][6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][6]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(6));

-- Location: IOOBUF_X50_Y81_N93
\regs_out[0][7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][7]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(7));

-- Location: IOOBUF_X28_Y81_N36
\regs_out[0][8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][8]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(8));

-- Location: IOOBUF_X50_Y81_N42
\regs_out[0][9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][9]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(9));

-- Location: IOOBUF_X64_Y0_N2
\regs_out[0][10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][10]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(10));

-- Location: IOOBUF_X89_Y36_N5
\regs_out[0][11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][11]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(11));

-- Location: IOOBUF_X60_Y81_N36
\regs_out[0][12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][12]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(12));

-- Location: IOOBUF_X68_Y0_N53
\regs_out[0][13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][13]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(13));

-- Location: IOOBUF_X38_Y0_N19
\regs_out[0][14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][14]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(14));

-- Location: IOOBUF_X38_Y0_N2
\regs_out[0][15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \reg_file|registers[0][15]~combout\,
	devoe => ww_devoe,
	o => ww_regs_out(0)(15));

-- Location: IOIBUF_X34_Y0_N75
\T[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(24),
	o => \T[24]~input_o\);

-- Location: IOIBUF_X34_Y0_N92
\T[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(25),
	o => \T[25]~input_o\);

-- Location: MLABCELL_X34_Y4_N48
\lsm_hw|num[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \lsm_hw|num[0]~2_combout\ = ( !\T[24]~input_o\ & ( \T[25]~input_o\ & ( !\lsm_hw|num[0]~2_combout\ ) ) ) # ( !\T[24]~input_o\ & ( !\T[25]~input_o\ & ( \lsm_hw|num[0]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \lsm_hw|ALT_INV_num[0]~2_combout\,
	datae => \ALT_INV_T[24]~input_o\,
	dataf => \ALT_INV_T[25]~input_o\,
	combout => \lsm_hw|num[0]~2_combout\);

-- Location: MLABCELL_X34_Y4_N15
\lsm_hw|num~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \lsm_hw|num~0_combout\ = ( !\lsm_hw|num\(1) & ( \lsm_hw|num[0]~2_combout\ ) ) # ( \lsm_hw|num\(1) & ( !\lsm_hw|num[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \lsm_hw|ALT_INV_num\(1),
	dataf => \lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \lsm_hw|num~0_combout\);

-- Location: MLABCELL_X34_Y4_N57
\lsm_hw|num[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \lsm_hw|num\(1) = ( \lsm_hw|num\(1) & ( !\T[24]~input_o\ & ( (!\T[25]~input_o\) # (\lsm_hw|num~0_combout\) ) ) ) # ( !\lsm_hw|num\(1) & ( !\T[24]~input_o\ & ( (\lsm_hw|num~0_combout\ & \T[25]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \lsm_hw|ALT_INV_num~0_combout\,
	datad => \ALT_INV_T[25]~input_o\,
	datae => \lsm_hw|ALT_INV_num\(1),
	dataf => \ALT_INV_T[24]~input_o\,
	combout => \lsm_hw|num\(1));

-- Location: MLABCELL_X34_Y4_N27
\lsm_hw|num~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \lsm_hw|num~1_combout\ = ( \lsm_hw|num\(2) & ( (!\lsm_hw|num[0]~2_combout\) # (!\lsm_hw|num\(1)) ) ) # ( !\lsm_hw|num\(2) & ( (\lsm_hw|num[0]~2_combout\ & \lsm_hw|num\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \lsm_hw|ALT_INV_num[0]~2_combout\,
	datad => \lsm_hw|ALT_INV_num\(1),
	dataf => \lsm_hw|ALT_INV_num\(2),
	combout => \lsm_hw|num~1_combout\);

-- Location: MLABCELL_X34_Y4_N30
\lsm_hw|num[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \lsm_hw|num\(2) = ( \T[25]~input_o\ & ( !\T[24]~input_o\ & ( \lsm_hw|num~1_combout\ ) ) ) # ( !\T[25]~input_o\ & ( !\T[24]~input_o\ & ( \lsm_hw|num\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \lsm_hw|ALT_INV_num~1_combout\,
	datad => \lsm_hw|ALT_INV_num\(2),
	datae => \ALT_INV_T[25]~input_o\,
	dataf => \ALT_INV_T[24]~input_o\,
	combout => \lsm_hw|num\(2));

-- Location: MLABCELL_X34_Y4_N39
\lsm_hw|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \lsm_hw|Equal0~0_combout\ = ( \lsm_hw|num\(1) & ( \lsm_hw|num\(2) & ( \lsm_hw|num[0]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \lsm_hw|ALT_INV_num[0]~2_combout\,
	datae => \lsm_hw|ALT_INV_num\(1),
	dataf => \lsm_hw|ALT_INV_num\(2),
	combout => \lsm_hw|Equal0~0_combout\);

-- Location: MLABCELL_X34_Y4_N42
\lsm_hw|valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \lsm_hw|valid~combout\ = ( \T[25]~input_o\ & ( !\lsm_hw|Equal0~0_combout\ ) ) # ( !\T[25]~input_o\ & ( \lsm_hw|valid~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111110011001100110000000000111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \lsm_hw|ALT_INV_Equal0~0_combout\,
	datad => \lsm_hw|ALT_INV_valid~combout\,
	datae => \ALT_INV_T[25]~input_o\,
	combout => \lsm_hw|valid~combout\);

-- Location: IOIBUF_X32_Y0_N18
\T[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(16),
	o => \T[16]~input_o\);

-- Location: IOIBUF_X56_Y0_N52
\T[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(26),
	o => \T[26]~input_o\);

-- Location: IOIBUF_X60_Y0_N35
\T[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(27),
	o => \T[27]~input_o\);

-- Location: LABCELL_X53_Y2_N39
\alu_ent|dest[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_ent|dest[15]~0_combout\ = ( \T[26]~input_o\ & ( \T[27]~input_o\ ) ) # ( !\T[26]~input_o\ & ( \T[27]~input_o\ ) ) # ( \T[26]~input_o\ & ( !\T[27]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_T[26]~input_o\,
	dataf => \ALT_INV_T[27]~input_o\,
	combout => \alu_ent|dest[15]~0_combout\);

-- Location: LABCELL_X31_Y10_N45
\alu_ent|dest_temp[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_ent|dest_temp\(0) = ( \T[16]~input_o\ & ( !\alu_ent|dest[15]~0_combout\ ) ) # ( !\T[16]~input_o\ & ( \alu_ent|dest_temp\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_ent|ALT_INV_dest[15]~0_combout\,
	datad => \alu_ent|ALT_INV_dest_temp\(0),
	dataf => \ALT_INV_T[16]~input_o\,
	combout => \alu_ent|dest_temp\(0));

-- Location: LABCELL_X31_Y10_N42
\alu_ent|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \alu_ent|Z~combout\ = ( \alu_ent|dest_temp\(0) & ( (\T[16]~input_o\) # (\alu_ent|Z~combout\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (\alu_ent|Z~combout\ & !\T[16]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_ent|ALT_INV_Z~combout\,
	datad => \ALT_INV_T[16]~input_o\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \alu_ent|Z~combout\);

-- Location: IOIBUF_X74_Y81_N75
\T[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(8),
	o => \T[8]~input_o\);

-- Location: IOIBUF_X89_Y35_N44
\T[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(29),
	o => \T[29]~input_o\);

-- Location: LABCELL_X88_Y35_N3
\rf_addin[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_addin[0]~0_combout\ = ( \T[8]~input_o\ & ( !\T[29]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_T[8]~input_o\,
	dataf => \ALT_INV_T[29]~input_o\,
	combout => \rf_addin[0]~0_combout\);

-- Location: IOIBUF_X34_Y81_N58
\T[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(4),
	o => \T[4]~input_o\);

-- Location: IOIBUF_X26_Y81_N75
\T[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(5),
	o => \T[5]~input_o\);

-- Location: MLABCELL_X34_Y80_N27
\rf_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_wr~0_combout\ = ( !\T[4]~input_o\ & ( \T[5]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_T[4]~input_o\,
	dataf => \ALT_INV_T[5]~input_o\,
	combout => \rf_wr~0_combout\);

-- Location: IOIBUF_X4_Y0_N18
\T[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(7),
	o => \T[7]~input_o\);

-- Location: LABCELL_X31_Y8_N6
\reg_file|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~0_combout\ = ( \lsm_hw|num[0]~2_combout\ & ( \lsm_hw|num\(1) & ( (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & ((\lsm_hw|num\(2)) # (\T[7]~input_o\)))) ) ) ) # ( !\lsm_hw|num[0]~2_combout\ & ( \lsm_hw|num\(1) & ( 
-- (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & \T[7]~input_o\)) ) ) ) # ( \lsm_hw|num[0]~2_combout\ & ( !\lsm_hw|num\(1) & ( (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & \T[7]~input_o\)) ) ) ) # ( !\lsm_hw|num[0]~2_combout\ & ( !\lsm_hw|num\(1) & ( 
-- (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & \T[7]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_addin[0]~0_combout\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \ALT_INV_T[7]~input_o\,
	datad => \lsm_hw|ALT_INV_num\(2),
	datae => \lsm_hw|ALT_INV_num[0]~2_combout\,
	dataf => \lsm_hw|ALT_INV_num\(1),
	combout => \reg_file|Decoder0~0_combout\);

-- Location: IOIBUF_X30_Y0_N18
\T[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(9),
	o => \T[9]~input_o\);

-- Location: IOIBUF_X89_Y35_N61
\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

-- Location: CLKCTRL_G10
\clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clock~input_o\,
	outclk => \clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X31_Y8_N54
\reg_file|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~7_combout\ = ( \lsm_hw|num\(1) & ( \lsm_hw|num[0]~2_combout\ & ( (!\rf_addin[0]~0_combout\ & \rf_wr~0_combout\) ) ) ) # ( !\lsm_hw|num\(1) & ( \lsm_hw|num[0]~2_combout\ & ( (!\rf_addin[0]~0_combout\ & \rf_wr~0_combout\) ) ) ) # ( 
-- \lsm_hw|num\(1) & ( !\lsm_hw|num[0]~2_combout\ & ( (!\rf_addin[0]~0_combout\ & \rf_wr~0_combout\) ) ) ) # ( !\lsm_hw|num\(1) & ( !\lsm_hw|num[0]~2_combout\ & ( (\rf_wr~0_combout\ & ((!\rf_addin[0]~0_combout\) # ((!\T[7]~input_o\ & !\lsm_hw|num\(2))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_addin[0]~0_combout\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \ALT_INV_T[7]~input_o\,
	datad => \lsm_hw|ALT_INV_num\(2),
	datae => \lsm_hw|ALT_INV_num\(1),
	dataf => \lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \reg_file|Decoder0~7_combout\);

-- Location: MLABCELL_X34_Y6_N18
\reg_file|registers[0][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][0]~combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (\reg_file|registers[0][0]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][0]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[0][0]~combout\);

-- Location: IOIBUF_X32_Y0_N52
\T[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(19),
	o => \T[19]~input_o\);

-- Location: MLABCELL_X34_Y6_N39
\t3_din[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[0]~0_combout\ = ( \alu_ent|dest_temp\(0) & ( (\T[19]~input_o\) # (\reg_file|registers[0][0]~combout\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][0]~combout\ & !\T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][0]~combout\,
	datac => \ALT_INV_T[19]~input_o\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[0]~0_combout\);

-- Location: IOIBUF_X36_Y0_N52
\T[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(13),
	o => \T[13]~input_o\);

-- Location: FF_X34_Y6_N41
\temp3|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[0]~0_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(0));

-- Location: IOIBUF_X40_Y0_N35
\T[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(10),
	o => \T[10]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\T[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(23),
	o => \T[23]~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\T[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(22),
	o => \T[22]~input_o\);

-- Location: LABCELL_X31_Y5_N45
\Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal12~0_combout\ = ( \T[22]~input_o\ & ( !\T[23]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[23]~input_o\,
	datae => \ALT_INV_T[22]~input_o\,
	combout => \Equal12~0_combout\);

-- Location: IOIBUF_X66_Y0_N92
\T[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(6),
	o => \T[6]~input_o\);

-- Location: IOIBUF_X34_Y0_N58
\T[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(0),
	o => \T[0]~input_o\);

-- Location: MLABCELL_X28_Y9_N24
\ram_memory|ram_block[26][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[26][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[26][4]~feeder_combout\);

-- Location: IOIBUF_X36_Y0_N35
\T[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(3),
	o => \T[3]~input_o\);

-- Location: IOIBUF_X68_Y0_N1
\T[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(2),
	o => \T[2]~input_o\);

-- Location: IOIBUF_X36_Y81_N52
\T[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(1),
	o => \T[1]~input_o\);

-- Location: LABCELL_X37_Y6_N30
\ram_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_wr~0_combout\ = ( !\T[1]~input_o\ & ( \T[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[2]~input_o\,
	datae => \ALT_INV_T[1]~input_o\,
	combout => \ram_wr~0_combout\);

-- Location: LABCELL_X30_Y8_N18
\reg_file|registers[0][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[0][3]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][3]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[0][3]~combout\);

-- Location: LABCELL_X30_Y8_N42
\t3_din[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[3]~3_combout\ = ( \reg_file|registers[0][3]~combout\ & ( (!\T[19]~input_o\) # (\alu_ent|dest_temp\(0)) ) ) # ( !\reg_file|registers[0][3]~combout\ & ( (\alu_ent|dest_temp\(0) & \T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_ent|ALT_INV_dest_temp\(0),
	datad => \ALT_INV_T[19]~input_o\,
	dataf => \reg_file|ALT_INV_registers[0][3]~combout\,
	combout => \t3_din[3]~3_combout\);

-- Location: FF_X30_Y8_N44
\temp3|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[3]~3_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(3));

-- Location: LABCELL_X30_Y7_N0
\reg_file|registers[0][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][2]~combout\ = ( \rf_din[2]~2_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][2]~combout\) ) ) # ( !\rf_din[2]~2_combout\ & ( (\reg_file|registers[0][2]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][2]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[2]~2_combout\,
	combout => \reg_file|registers[0][2]~combout\);

-- Location: LABCELL_X30_Y7_N27
\t3_din[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[2]~2_combout\ = ( \alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][2]~combout\) # (\T[19]~input_o\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (!\T[19]~input_o\ & \reg_file|registers[0][2]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[19]~input_o\,
	datad => \reg_file|ALT_INV_registers[0][2]~combout\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[2]~2_combout\);

-- Location: FF_X30_Y7_N29
\temp3|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[2]~2_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(2));

-- Location: LABCELL_X27_Y8_N39
\ram_memory|ram_block[28][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[28][2]~feeder_combout\);

-- Location: MLABCELL_X34_Y7_N57
\reg_file|registers[0][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][1]~combout\ = ( \rf_din[1]~1_combout\ & ( (\reg_file|registers[0][1]~combout\) # (\reg_file|Decoder0~7_combout\) ) ) # ( !\rf_din[1]~1_combout\ & ( (!\reg_file|Decoder0~7_combout\ & \reg_file|registers[0][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~7_combout\,
	datad => \reg_file|ALT_INV_registers[0][1]~combout\,
	dataf => \ALT_INV_rf_din[1]~1_combout\,
	combout => \reg_file|registers[0][1]~combout\);

-- Location: MLABCELL_X34_Y7_N9
\t3_din[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[1]~1_combout\ = ( \alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][1]~combout\) # (\T[19]~input_o\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (!\T[19]~input_o\ & \reg_file|registers[0][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[19]~input_o\,
	datad => \reg_file|ALT_INV_registers[0][1]~combout\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[1]~1_combout\);

-- Location: FF_X34_Y7_N11
\temp3|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[1]~1_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(1));

-- Location: LABCELL_X31_Y8_N27
\reg_file|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~4_combout\ = ( \lsm_hw|num\(1) & ( \lsm_hw|num[0]~2_combout\ & ( (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & (!\lsm_hw|num\(2) & !\T[7]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_addin[0]~0_combout\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \lsm_hw|ALT_INV_num\(2),
	datad => \ALT_INV_T[7]~input_o\,
	datae => \lsm_hw|ALT_INV_num\(1),
	dataf => \lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \reg_file|Decoder0~4_combout\);

-- Location: LABCELL_X33_Y7_N30
\reg_file|registers[3][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][1]~combout\ = ( \rf_din[1]~1_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][1]~combout\) ) ) # ( !\rf_din[1]~1_combout\ & ( (\reg_file|registers[3][1]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[3][1]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[1]~1_combout\,
	combout => \reg_file|registers[3][1]~combout\);

-- Location: MLABCELL_X34_Y4_N24
\rf_add2[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_add2[1]~1_combout\ = ( \lsm_hw|num\(1) & ( !\T[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[6]~input_o\,
	dataf => \lsm_hw|ALT_INV_num\(1),
	combout => \rf_add2[1]~1_combout\);

-- Location: MLABCELL_X34_Y4_N3
\rf_add2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_add2[0]~0_combout\ = ( \lsm_hw|num[0]~2_combout\ & ( !\T[6]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[6]~input_o\,
	dataf => \lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \rf_add2[0]~0_combout\);

-- Location: LABCELL_X31_Y8_N42
\reg_file|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~6_combout\ = ( !\lsm_hw|num\(2) & ( \lsm_hw|num[0]~2_combout\ & ( (!\T[7]~input_o\ & (\rf_wr~0_combout\ & (!\lsm_hw|num\(1) & \rf_addin[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[7]~input_o\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \lsm_hw|ALT_INV_num\(1),
	datad => \ALT_INV_rf_addin[0]~0_combout\,
	datae => \lsm_hw|ALT_INV_num\(2),
	dataf => \lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \reg_file|Decoder0~6_combout\);

-- Location: LABCELL_X33_Y7_N24
\reg_file|registers[1][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][1]~combout\ = ( \reg_file|Decoder0~6_combout\ & ( \rf_din[1]~1_combout\ ) ) # ( !\reg_file|Decoder0~6_combout\ & ( \rf_din[1]~1_combout\ & ( \reg_file|registers[1][1]~combout\ ) ) ) # ( !\reg_file|Decoder0~6_combout\ & ( 
-- !\rf_din[1]~1_combout\ & ( \reg_file|registers[1][1]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[1][1]~combout\,
	datae => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[1]~1_combout\,
	combout => \reg_file|registers[1][1]~combout\);

-- Location: LABCELL_X31_Y8_N48
\reg_file|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~5_combout\ = ( !\lsm_hw|num[0]~2_combout\ & ( \lsm_hw|num\(1) & ( (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & (!\T[7]~input_o\ & !\lsm_hw|num\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_addin[0]~0_combout\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \ALT_INV_T[7]~input_o\,
	datad => \lsm_hw|ALT_INV_num\(2),
	datae => \lsm_hw|ALT_INV_num[0]~2_combout\,
	dataf => \lsm_hw|ALT_INV_num\(1),
	combout => \reg_file|Decoder0~5_combout\);

-- Location: MLABCELL_X34_Y7_N54
\reg_file|registers[2][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][1]~combout\ = ( \rf_din[1]~1_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][1]~combout\) ) ) # ( !\rf_din[1]~1_combout\ & ( (\reg_file|registers[2][1]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[2][1]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[1]~1_combout\,
	combout => \reg_file|registers[2][1]~combout\);

-- Location: MLABCELL_X34_Y7_N24
\t4_din[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~23_combout\ = ( \reg_file|registers[2][1]~combout\ & ( \reg_file|registers[0][1]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][1]~combout\))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[3][1]~combout\))) ) ) ) # ( !\reg_file|registers[2][1]~combout\ & ( \reg_file|registers[0][1]~combout\ & ( (!\rf_add2[1]~1_combout\ & (((!\rf_add2[0]~0_combout\) # (\reg_file|registers[1][1]~combout\)))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[3][1]~combout\ & (\rf_add2[0]~0_combout\))) ) ) ) # ( \reg_file|registers[2][1]~combout\ & ( !\reg_file|registers[0][1]~combout\ & ( (!\rf_add2[1]~1_combout\ & (((\rf_add2[0]~0_combout\ & \reg_file|registers[1][1]~combout\)))) # 
-- (\rf_add2[1]~1_combout\ & (((!\rf_add2[0]~0_combout\)) # (\reg_file|registers[3][1]~combout\))) ) ) ) # ( !\reg_file|registers[2][1]~combout\ & ( !\reg_file|registers[0][1]~combout\ & ( (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[1][1]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][1]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][1]~combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \ALT_INV_rf_add2[0]~0_combout\,
	datad => \reg_file|ALT_INV_registers[1][1]~combout\,
	datae => \reg_file|ALT_INV_registers[2][1]~combout\,
	dataf => \reg_file|ALT_INV_registers[0][1]~combout\,
	combout => \t4_din[1]~23_combout\);

-- Location: MLABCELL_X34_Y6_N54
\ram_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_addr[0]~0_combout\ = ( \reg_file|registers[7][0]~combout\ & ( (\temp3|dout\(0)) # (\T[0]~input_o\) ) ) # ( !\reg_file|registers[7][0]~combout\ & ( (!\T[0]~input_o\ & \temp3|dout\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[0]~input_o\,
	datad => \temp3|ALT_INV_dout\(0),
	dataf => \reg_file|ALT_INV_registers[7][0]~combout\,
	combout => \ram_addr[0]~0_combout\);

-- Location: MLABCELL_X34_Y5_N9
\ram_memory|ram_block[10][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[10][1]~feeder_combout\ = \temp3|dout\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[10][1]~feeder_combout\);

-- Location: LABCELL_X30_Y6_N21
\reg_file|registers[7][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][4]~combout\ = ( \rf_din[4]~4_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][4]~combout\) ) ) # ( !\rf_din[4]~4_combout\ & ( (\reg_file|registers[7][4]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][4]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[7][4]~combout\);

-- Location: LABCELL_X30_Y6_N18
\ram_addr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_addr[4]~4_combout\ = ( \temp3|dout\(4) & ( (!\T[0]~input_o\) # (\reg_file|registers[7][4]~combout\) ) ) # ( !\temp3|dout\(4) & ( (\reg_file|registers[7][4]~combout\ & \T[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][4]~combout\,
	datab => \ALT_INV_T[0]~input_o\,
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_addr[4]~4_combout\);

-- Location: MLABCELL_X34_Y5_N45
\ram_memory|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~10_combout\ = ( \ram_addr[1]~1_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[2]~2_combout\ & (!\ram_addr[0]~0_combout\ & \ram_addr[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_ram_addr[1]~1_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~10_combout\);

-- Location: FF_X34_Y5_N10
\ram_memory|ram_block[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[10][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][1]~q\);

-- Location: LABCELL_X35_Y5_N57
\ram_memory|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~9_combout\ = ( !\ram_addr[4]~4_combout\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[2]~2_combout\ & (\ram_addr[0]~0_combout\ & \ram_addr[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~9_combout\);

-- Location: FF_X35_Y5_N31
\ram_memory|ram_block[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][1]~q\);

-- Location: MLABCELL_X34_Y5_N48
\ram_memory|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~11_combout\ = ( \ram_addr[3]~3_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (\ram_addr[0]~0_combout\ & (\ram_addr[1]~1_combout\ & !\ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~11_combout\);

-- Location: FF_X34_Y5_N16
\ram_memory|ram_block[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][1]~q\);

-- Location: LABCELL_X35_Y6_N27
\ram_memory|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~8_combout\ = ( \ram_addr[3]~3_combout\ & ( !\ram_addr[4]~4_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_wr~0_combout\ & (!\ram_addr[1]~1_combout\ & !\ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[0]~0_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~8_combout\);

-- Location: FF_X35_Y6_N20
\ram_memory|ram_block[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][1]~q\);

-- Location: LABCELL_X35_Y6_N18
\t4_din[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~15_combout\ = ( \ram_memory|ram_block[8][1]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[10][1]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[11][1]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[8][1]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[10][1]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[11][1]~q\))) ) ) ) # ( \ram_memory|ram_block[8][1]~q\ & ( 
-- !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[9][1]~q\) ) ) ) # ( !\ram_memory|ram_block[8][1]~q\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\ & \ram_memory|ram_block[9][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[0]~0_combout\,
	datab => \ram_memory|ALT_INV_ram_block[10][1]~q\,
	datac => \ram_memory|ALT_INV_ram_block[9][1]~q\,
	datad => \ram_memory|ALT_INV_ram_block[11][1]~q\,
	datae => \ram_memory|ALT_INV_ram_block[8][1]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[1]~15_combout\);

-- Location: LABCELL_X35_Y6_N33
\ram_memory|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~7_combout\ = ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_addr[0]~0_combout\ & (\ram_wr~0_combout\ & (\ram_addr[1]~1_combout\ & \ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[0]~0_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~7_combout\);

-- Location: FF_X36_Y6_N44
\ram_memory|ram_block[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][1]~q\);

-- Location: LABCELL_X36_Y9_N33
\ram_memory|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~4_combout\ = ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[0]~0_combout\ & (\ram_addr[2]~2_combout\ & !\ram_addr[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~4_combout\);

-- Location: FF_X36_Y9_N16
\ram_memory|ram_block[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][1]~q\);

-- Location: LABCELL_X30_Y6_N39
\ram_memory|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~6_combout\ = ( !\ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( (\ram_addr[2]~2_combout\ & (\ram_wr~0_combout\ & (!\ram_addr[3]~3_combout\ & !\ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[4]~4_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~6_combout\);

-- Location: FF_X33_Y6_N59
\ram_memory|ram_block[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][1]~q\);

-- Location: LABCELL_X36_Y6_N15
\ram_memory|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~5_combout\ = ( \ram_addr[2]~2_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[1]~1_combout\ & (!\ram_addr[3]~3_combout\ & \ram_addr[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~5_combout\);

-- Location: FF_X36_Y6_N7
\ram_memory|ram_block[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][1]~q\);

-- Location: LABCELL_X35_Y7_N45
\t4_din[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~14_combout\ = ( \ram_memory|ram_block[5][1]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[7][1]~q\) ) ) ) # ( !\ram_memory|ram_block[5][1]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[7][1]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[5][1]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][1]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[6][1]~q\))) ) ) ) # ( !\ram_memory|ram_block[5][1]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][1]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[6][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[7][1]~q\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ram_memory|ALT_INV_ram_block[4][1]~q\,
	datad => \ram_memory|ALT_INV_ram_block[6][1]~q\,
	datae => \ram_memory|ALT_INV_ram_block[5][1]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[1]~14_combout\);

-- Location: LABCELL_X29_Y7_N51
\ram_memory|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~2_combout\ = ( !\ram_addr[4]~4_combout\ & ( \ram_addr[1]~1_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[2]~2_combout\ & (!\ram_addr[0]~0_combout\ & !\ram_addr[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~2_combout\);

-- Location: FF_X36_Y7_N7
\ram_memory|ram_block[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][1]~q\);

-- Location: LABCELL_X37_Y7_N24
\ram_memory|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~3_combout\ = ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_addr[1]~1_combout\ & (!\ram_addr[2]~2_combout\ & (\ram_wr~0_combout\ & \ram_addr[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_wr~0_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~3_combout\);

-- Location: FF_X37_Y7_N43
\ram_memory|ram_block[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][1]~q\);

-- Location: LABCELL_X31_Y4_N15
\ram_memory|ram_block[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[0][1]~feeder_combout\ = ( \temp3|dout\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[0][1]~feeder_combout\);

-- Location: LABCELL_X31_Y6_N24
\ram_memory|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~0_combout\ = ( !\ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\ & !\ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[4]~4_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~0_combout\);

-- Location: FF_X31_Y4_N16
\ram_memory|ram_block[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[0][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][1]~q\);

-- Location: LABCELL_X33_Y7_N39
\ram_memory|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~1_combout\ = ( \ram_addr[0]~0_combout\ & ( !\ram_addr[4]~4_combout\ & ( (!\ram_addr[1]~1_combout\ & (!\ram_addr[3]~3_combout\ & (!\ram_addr[2]~2_combout\ & \ram_wr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_wr~0_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~1_combout\);

-- Location: FF_X35_Y7_N17
\ram_memory|ram_block[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][1]~q\);

-- Location: LABCELL_X35_Y7_N15
\t4_din[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~13_combout\ = ( \ram_memory|ram_block[1][1]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][1]~q\) ) ) ) # ( !\ram_memory|ram_block[1][1]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[3][1]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[1][1]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][1]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[2][1]~q\)) ) ) ) # ( !\ram_memory|ram_block[1][1]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][1]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[2][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[2][1]~q\,
	datab => \ram_memory|ALT_INV_ram_block[3][1]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[0][1]~q\,
	datae => \ram_memory|ALT_INV_ram_block[1][1]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[1]~13_combout\);

-- Location: MLABCELL_X34_Y9_N36
\ram_memory|ram_block[14][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][1]~feeder_combout\ = ( \temp3|dout\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[14][1]~feeder_combout\);

-- Location: LABCELL_X33_Y6_N36
\ram_memory|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~14_combout\ = ( \ram_addr[3]~3_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[0]~0_combout\ & (\ram_addr[1]~1_combout\ & \ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~14_combout\);

-- Location: FF_X34_Y9_N38
\ram_memory|ram_block[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][1]~q\);

-- Location: LABCELL_X33_Y6_N12
\ram_memory|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~13_combout\ = ( \ram_addr[2]~2_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (\ram_addr[0]~0_combout\ & (!\ram_addr[1]~1_combout\ & \ram_addr[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~13_combout\);

-- Location: FF_X34_Y9_N47
\ram_memory|ram_block[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][1]~q\);

-- Location: LABCELL_X33_Y9_N9
\ram_memory|ram_block[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[12][1]~feeder_combout\ = \temp3|dout\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[12][1]~feeder_combout\);

-- Location: LABCELL_X30_Y6_N33
\ram_memory|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~12_combout\ = ( !\ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_addr[2]~2_combout\ & (\ram_wr~0_combout\ & (\ram_addr[3]~3_combout\ & !\ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[4]~4_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~12_combout\);

-- Location: FF_X33_Y9_N10
\ram_memory|ram_block[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[12][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][1]~q\);

-- Location: LABCELL_X33_Y9_N3
\ram_memory|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~15_combout\ = ( \ram_addr[0]~0_combout\ & ( !\ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (\ram_addr[3]~3_combout\ & (\ram_addr[2]~2_combout\ & \ram_addr[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~15_combout\);

-- Location: FF_X34_Y9_N20
\ram_memory|ram_block[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][1]~q\);

-- Location: MLABCELL_X34_Y9_N18
\t4_din[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~16_combout\ = ( \ram_memory|ram_block[15][1]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][1]~q\) ) ) ) # ( !\ram_memory|ram_block[15][1]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][1]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][1]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][1]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[14][1]~q\)) ) ) ) # ( !\ram_memory|ram_block[15][1]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][1]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[14][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[14][1]~q\,
	datab => \ram_memory|ALT_INV_ram_block[13][1]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[12][1]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][1]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[1]~16_combout\);

-- Location: MLABCELL_X34_Y7_N42
\t4_din[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~17_combout\ = ( \t4_din[1]~13_combout\ & ( \t4_din[1]~16_combout\ & ( (!\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)) # (\t4_din[1]~15_combout\))) # (\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\) # (\t4_din[1]~14_combout\)))) 
-- ) ) ) # ( !\t4_din[1]~13_combout\ & ( \t4_din[1]~16_combout\ & ( (!\ram_addr[2]~2_combout\ & (\t4_din[1]~15_combout\ & ((\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\) # (\t4_din[1]~14_combout\)))) ) ) ) # ( 
-- \t4_din[1]~13_combout\ & ( !\t4_din[1]~16_combout\ & ( (!\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)) # (\t4_din[1]~15_combout\))) # (\ram_addr[2]~2_combout\ & (((\t4_din[1]~14_combout\ & !\ram_addr[3]~3_combout\)))) ) ) ) # ( 
-- !\t4_din[1]~13_combout\ & ( !\t4_din[1]~16_combout\ & ( (!\ram_addr[2]~2_combout\ & (\t4_din[1]~15_combout\ & ((\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (((\t4_din[1]~14_combout\ & !\ram_addr[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_t4_din[1]~15_combout\,
	datac => \ALT_INV_t4_din[1]~14_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_t4_din[1]~13_combout\,
	dataf => \ALT_INV_t4_din[1]~16_combout\,
	combout => \t4_din[1]~17_combout\);

-- Location: MLABCELL_X28_Y8_N54
\ram_memory|ram_block[28][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][1]~feeder_combout\ = ( \temp3|dout\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[28][1]~feeder_combout\);

-- Location: FF_X28_Y8_N55
\ram_memory|ram_block[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][1]~q\);

-- Location: MLABCELL_X28_Y7_N9
\ram_memory|ram_block[24][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][1]~feeder_combout\ = \temp3|dout\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[24][1]~feeder_combout\);

-- Location: LABCELL_X29_Y6_N42
\ram_memory|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~18_combout\ = ( \ram_addr[3]~3_combout\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[2]~2_combout\ & (!\ram_addr[0]~0_combout\ & \ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ALT_INV_ram_addr[4]~4_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~18_combout\);

-- Location: FF_X28_Y7_N11
\ram_memory|ram_block[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][1]~q\);

-- Location: LABCELL_X29_Y6_N0
\ram_memory|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~17_combout\ = ( !\ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_wr~0_combout\ & (\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\ & \ram_addr[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[4]~4_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~17_combout\);

-- Location: FF_X28_Y7_N17
\ram_memory|ram_block[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][1]~q\);

-- Location: LABCELL_X29_Y7_N48
\ram_memory|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~16_combout\ = ( !\ram_addr[1]~1_combout\ & ( \ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\ & !\ram_addr[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_ram_addr[1]~1_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~16_combout\);

-- Location: FF_X28_Y7_N44
\ram_memory|ram_block[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][1]~q\);

-- Location: MLABCELL_X28_Y7_N42
\t4_din[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~18_combout\ = ( \ram_memory|ram_block[16][1]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][1]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][1]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[16][1]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][1]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][1]~q\)) ) ) ) # ( \ram_memory|ram_block[16][1]~q\ & ( 
-- !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[20][1]~q\) ) ) ) # ( !\ram_memory|ram_block[16][1]~q\ & ( !\ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[20][1]~q\ & \ram_addr[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][1]~q\,
	datab => \ram_memory|ALT_INV_ram_block[24][1]~q\,
	datac => \ram_memory|ALT_INV_ram_block[20][1]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[16][1]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[1]~18_combout\);

-- Location: LABCELL_X29_Y9_N21
\ram_memory|ram_block[18][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[18][1]~feeder_combout\ = \temp3|dout\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[18][1]~feeder_combout\);

-- Location: LABCELL_X29_Y9_N3
\ram_memory|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~24_combout\ = ( \ram_addr[4]~4_combout\ & ( !\ram_addr[0]~0_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[3]~3_combout\ & (!\ram_addr[2]~2_combout\ & \ram_addr[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \ram_memory|Decoder0~24_combout\);

-- Location: FF_X29_Y9_N22
\ram_memory|ram_block[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[18][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][1]~q\);

-- Location: LABCELL_X30_Y6_N12
\ram_memory|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~27_combout\ = ( !\ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( (\ram_addr[4]~4_combout\ & (\ram_addr[3]~3_combout\ & (\ram_addr[2]~2_combout\ & \ram_wr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[4]~4_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_wr~0_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~27_combout\);

-- Location: FF_X30_Y6_N16
\ram_memory|ram_block[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][1]~q\);

-- Location: FF_X28_Y9_N7
\ram_memory|ram_block[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][1]~q\);

-- Location: MLABCELL_X28_Y9_N33
\ram_memory|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~25_combout\ = ( !\ram_addr[3]~3_combout\ & ( \ram_addr[4]~4_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_addr[1]~1_combout\ & (\ram_addr[2]~2_combout\ & \ram_wr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[0]~0_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_wr~0_combout\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~25_combout\);

-- Location: FF_X28_Y9_N1
\ram_memory|ram_block[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][1]~q\);

-- Location: LABCELL_X33_Y6_N27
\t4_din[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~20_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[30][1]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[26][1]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[22][1]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[18][1]~q\,
	datab => \ram_memory|ALT_INV_ram_block[30][1]~q\,
	datac => \ram_memory|ALT_INV_ram_block[26][1]~q\,
	datad => \ram_memory|ALT_INV_ram_block[22][1]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[1]~20_combout\);

-- Location: LABCELL_X29_Y5_N21
\ram_memory|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~28_combout\ = ( \ram_addr[4]~4_combout\ & ( \ram_addr[0]~0_combout\ & ( (\ram_wr~0_combout\ & (!\ram_addr[3]~3_combout\ & (\ram_addr[1]~1_combout\ & !\ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \ram_memory|Decoder0~28_combout\);

-- Location: FF_X29_Y5_N22
\ram_memory|ram_block[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][1]~q\);

-- Location: MLABCELL_X28_Y6_N6
\ram_memory|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~29_combout\ = ( \ram_addr[4]~4_combout\ & ( \ram_addr[1]~1_combout\ & ( (\ram_wr~0_combout\ & (\ram_addr[0]~0_combout\ & (!\ram_addr[3]~3_combout\ & \ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~29_combout\);

-- Location: FF_X28_Y6_N37
\ram_memory|ram_block[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][1]~q\);

-- Location: LABCELL_X29_Y6_N15
\ram_memory|ram_block[27][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[27][1]~feeder_combout\ = ( \temp3|dout\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[27][1]~feeder_combout\);

-- Location: MLABCELL_X28_Y6_N18
\ram_memory|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~30_combout\ = ( !\ram_addr[2]~2_combout\ & ( \ram_addr[1]~1_combout\ & ( (\ram_addr[3]~3_combout\ & (\ram_wr~0_combout\ & (\ram_addr[4]~4_combout\ & \ram_addr[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[3]~3_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[4]~4_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~30_combout\);

-- Location: FF_X29_Y6_N17
\ram_memory|ram_block[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[27][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][1]~q\);

-- Location: MLABCELL_X28_Y6_N24
\ram_memory|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~31_combout\ = ( \ram_addr[4]~4_combout\ & ( \ram_addr[1]~1_combout\ & ( (\ram_addr[3]~3_combout\ & (\ram_addr[2]~2_combout\ & (\ram_wr~0_combout\ & \ram_addr[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[3]~3_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_wr~0_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~31_combout\);

-- Location: FF_X28_Y6_N14
\ram_memory|ram_block[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][1]~q\);

-- Location: MLABCELL_X28_Y6_N12
\t4_din[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~21_combout\ = ( \ram_memory|ram_block[31][1]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[23][1]~q\) ) ) ) # ( !\ram_memory|ram_block[31][1]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[23][1]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[31][1]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[19][1]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[27][1]~q\))) ) ) ) # ( !\ram_memory|ram_block[31][1]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[19][1]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[27][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[19][1]~q\,
	datab => \ram_memory|ALT_INV_ram_block[23][1]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[27][1]~q\,
	datae => \ram_memory|ALT_INV_ram_block[31][1]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[1]~21_combout\);

-- Location: LABCELL_X30_Y6_N45
\ram_memory|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~23_combout\ = ( \ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_addr[4]~4_combout\ & (\ram_wr~0_combout\ & (\ram_addr[3]~3_combout\ & \ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[4]~4_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \ram_memory|Decoder0~23_combout\);

-- Location: FF_X31_Y5_N23
\ram_memory|ram_block[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][1]~q\);

-- Location: LABCELL_X30_Y5_N33
\ram_memory|ram_block[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][1]~feeder_combout\ = ( \temp3|dout\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(1),
	combout => \ram_memory|ram_block[17][1]~feeder_combout\);

-- Location: LABCELL_X30_Y5_N54
\ram_memory|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~20_combout\ = ( \ram_addr[4]~4_combout\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (!\ram_addr[2]~2_combout\ & (\ram_wr~0_combout\ & !\ram_addr[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_wr~0_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \ram_memory|Decoder0~20_combout\);

-- Location: FF_X30_Y5_N34
\ram_memory|ram_block[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][1]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][1]~q\);

-- Location: LABCELL_X30_Y7_N6
\ram_memory|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~22_combout\ = ( \ram_addr[0]~0_combout\ & ( \ram_addr[4]~4_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_wr~0_combout\ & (\ram_addr[3]~3_combout\ & !\ram_addr[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~22_combout\);

-- Location: FF_X31_Y5_N37
\ram_memory|ram_block[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][1]~q\);

-- Location: LABCELL_X33_Y7_N21
\ram_memory|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~21_combout\ = ( \ram_addr[0]~0_combout\ & ( \ram_addr[4]~4_combout\ & ( (!\ram_addr[1]~1_combout\ & (!\ram_addr[3]~3_combout\ & (\ram_addr[2]~2_combout\ & \ram_wr~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_wr~0_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~21_combout\);

-- Location: FF_X31_Y5_N32
\ram_memory|ram_block[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(1),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][1]~q\);

-- Location: LABCELL_X31_Y5_N30
\t4_din[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~19_combout\ = ( \ram_memory|ram_block[21][1]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[29][1]~q\) ) ) ) # ( !\ram_memory|ram_block[21][1]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[29][1]~q\ & \ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[21][1]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[17][1]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[25][1]~q\))) ) ) ) # ( !\ram_memory|ram_block[21][1]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[17][1]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[25][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[29][1]~q\,
	datab => \ram_memory|ALT_INV_ram_block[17][1]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[25][1]~q\,
	datae => \ram_memory|ALT_INV_ram_block[21][1]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[1]~19_combout\);

-- Location: MLABCELL_X34_Y7_N36
\t4_din[1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~22_combout\ = ( \t4_din[1]~21_combout\ & ( \t4_din[1]~19_combout\ & ( ((!\ram_addr[1]~1_combout\ & (\t4_din[1]~18_combout\)) # (\ram_addr[1]~1_combout\ & ((\t4_din[1]~20_combout\)))) # (\ram_addr[0]~0_combout\) ) ) ) # ( !\t4_din[1]~21_combout\ 
-- & ( \t4_din[1]~19_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\t4_din[1]~18_combout\)) # (\ram_addr[0]~0_combout\))) # (\ram_addr[1]~1_combout\ & (!\ram_addr[0]~0_combout\ & ((\t4_din[1]~20_combout\)))) ) ) ) # ( \t4_din[1]~21_combout\ & ( 
-- !\t4_din[1]~19_combout\ & ( (!\ram_addr[1]~1_combout\ & (!\ram_addr[0]~0_combout\ & (\t4_din[1]~18_combout\))) # (\ram_addr[1]~1_combout\ & (((\t4_din[1]~20_combout\)) # (\ram_addr[0]~0_combout\))) ) ) ) # ( !\t4_din[1]~21_combout\ & ( 
-- !\t4_din[1]~19_combout\ & ( (!\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\ & (\t4_din[1]~18_combout\)) # (\ram_addr[1]~1_combout\ & ((\t4_din[1]~20_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_t4_din[1]~18_combout\,
	datad => \ALT_INV_t4_din[1]~20_combout\,
	datae => \ALT_INV_t4_din[1]~21_combout\,
	dataf => \ALT_INV_t4_din[1]~19_combout\,
	combout => \t4_din[1]~22_combout\);

-- Location: LABCELL_X31_Y8_N21
\reg_file|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~2_combout\ = ( \lsm_hw|num[0]~2_combout\ & ( !\lsm_hw|num\(1) & ( (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & (\lsm_hw|num\(2) & !\T[7]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_addin[0]~0_combout\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \lsm_hw|ALT_INV_num\(2),
	datad => \ALT_INV_T[7]~input_o\,
	datae => \lsm_hw|ALT_INV_num[0]~2_combout\,
	dataf => \lsm_hw|ALT_INV_num\(1),
	combout => \reg_file|Decoder0~2_combout\);

-- Location: LABCELL_X33_Y7_N51
\reg_file|registers[5][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][1]~combout\ = ( \rf_din[1]~1_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][1]~combout\) ) ) # ( !\rf_din[1]~1_combout\ & ( (\reg_file|registers[5][1]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][1]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[1]~1_combout\,
	combout => \reg_file|registers[5][1]~combout\);

-- Location: LABCELL_X31_Y8_N18
\reg_file|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~1_combout\ = ( \lsm_hw|num\(1) & ( !\lsm_hw|num[0]~2_combout\ & ( (\rf_addin[0]~0_combout\ & (\rf_wr~0_combout\ & (!\T[7]~input_o\ & \lsm_hw|num\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_addin[0]~0_combout\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \ALT_INV_T[7]~input_o\,
	datad => \lsm_hw|ALT_INV_num\(2),
	datae => \lsm_hw|ALT_INV_num\(1),
	dataf => \lsm_hw|ALT_INV_num[0]~2_combout\,
	combout => \reg_file|Decoder0~1_combout\);

-- Location: MLABCELL_X34_Y7_N6
\reg_file|registers[6][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][1]~combout\ = ( \rf_din[1]~1_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][1]~combout\) ) ) # ( !\rf_din[1]~1_combout\ & ( (\reg_file|registers[6][1]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[6][1]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[1]~1_combout\,
	combout => \reg_file|registers[6][1]~combout\);

-- Location: LABCELL_X31_Y8_N45
\reg_file|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|Decoder0~3_combout\ = ( !\lsm_hw|num[0]~2_combout\ & ( \lsm_hw|num\(2) & ( (!\T[7]~input_o\ & (\rf_wr~0_combout\ & (\rf_addin[0]~0_combout\ & !\lsm_hw|num\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[7]~input_o\,
	datab => \ALT_INV_rf_wr~0_combout\,
	datac => \ALT_INV_rf_addin[0]~0_combout\,
	datad => \lsm_hw|ALT_INV_num\(1),
	datae => \lsm_hw|ALT_INV_num[0]~2_combout\,
	dataf => \lsm_hw|ALT_INV_num\(2),
	combout => \reg_file|Decoder0~3_combout\);

-- Location: MLABCELL_X34_Y7_N51
\reg_file|registers[4][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][1]~combout\ = ( \rf_din[1]~1_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][1]~combout\) ) ) # ( !\rf_din[1]~1_combout\ & ( (\reg_file|registers[4][1]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][1]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[1]~1_combout\,
	combout => \reg_file|registers[4][1]~combout\);

-- Location: MLABCELL_X34_Y7_N18
\t4_din[1]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~24_combout\ = ( \reg_file|registers[7][1]~combout\ & ( \reg_file|registers[4][1]~combout\ & ( (!\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\) # ((\reg_file|registers[6][1]~combout\)))) # (\rf_add2[0]~0_combout\ & 
-- (((\reg_file|registers[5][1]~combout\)) # (\rf_add2[1]~1_combout\))) ) ) ) # ( !\reg_file|registers[7][1]~combout\ & ( \reg_file|registers[4][1]~combout\ & ( (!\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\) # ((\reg_file|registers[6][1]~combout\)))) 
-- # (\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][1]~combout\))) ) ) ) # ( \reg_file|registers[7][1]~combout\ & ( !\reg_file|registers[4][1]~combout\ & ( (!\rf_add2[0]~0_combout\ & (\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[6][1]~combout\)))) # (\rf_add2[0]~0_combout\ & (((\reg_file|registers[5][1]~combout\)) # (\rf_add2[1]~1_combout\))) ) ) ) # ( !\reg_file|registers[7][1]~combout\ & ( !\reg_file|registers[4][1]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (\rf_add2[1]~1_combout\ & ((\reg_file|registers[6][1]~combout\)))) # (\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][1]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[0]~0_combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[5][1]~combout\,
	datad => \reg_file|ALT_INV_registers[6][1]~combout\,
	datae => \reg_file|ALT_INV_registers[7][1]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][1]~combout\,
	combout => \t4_din[1]~24_combout\);

-- Location: MLABCELL_X34_Y7_N12
\t4_din[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[1]~25_combout\ = ( \t4_din[1]~22_combout\ & ( \t4_din[1]~24_combout\ & ( ((!\Equal12~0_combout\ & ((\t4_din[1]~17_combout\))) # (\Equal12~0_combout\ & (\t4_din[1]~23_combout\))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( !\t4_din[1]~22_combout\ & ( 
-- \t4_din[1]~24_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & ((\t4_din[1]~17_combout\))) # (\Equal12~0_combout\ & (\t4_din[1]~23_combout\)))) # (\temp4|dout[3]~0_combout\ & (\Equal12~0_combout\)) ) ) ) # ( \t4_din[1]~22_combout\ & ( 
-- !\t4_din[1]~24_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & ((\t4_din[1]~17_combout\))) # (\Equal12~0_combout\ & (\t4_din[1]~23_combout\)))) # (\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\)) ) ) ) # ( !\t4_din[1]~22_combout\ & 
-- ( !\t4_din[1]~24_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & ((\t4_din[1]~17_combout\))) # (\Equal12~0_combout\ & (\t4_din[1]~23_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp4|ALT_INV_dout[3]~0_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[1]~23_combout\,
	datad => \ALT_INV_t4_din[1]~17_combout\,
	datae => \ALT_INV_t4_din[1]~22_combout\,
	dataf => \ALT_INV_t4_din[1]~24_combout\,
	combout => \t4_din[1]~25_combout\);

-- Location: LABCELL_X31_Y5_N6
\Equal13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal13~0_combout\ = ( !\T[23]~input_o\ & ( !\T[22]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[22]~input_o\,
	dataf => \ALT_INV_T[23]~input_o\,
	combout => \Equal13~0_combout\);

-- Location: IOIBUF_X36_Y0_N18
\T[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(14),
	o => \T[14]~input_o\);

-- Location: FF_X34_Y7_N14
\temp4|dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[1]~25_combout\,
	asdata => \temp3|dout\(1),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(1));

-- Location: MLABCELL_X34_Y7_N48
\rf_din[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[1]~1_combout\ = ( \temp4|dout\(1) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(1)))) ) ) # ( !\temp4|dout\(1) & ( (\temp3|dout\(1) & (!\T[9]~input_o\ & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(1),
	datac => \ALT_INV_T[9]~input_o\,
	datad => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(1),
	combout => \rf_din[1]~1_combout\);

-- Location: MLABCELL_X34_Y7_N3
\reg_file|registers[7][1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][1]~combout\ = (!\reg_file|Decoder0~0_combout\ & (\reg_file|registers[7][1]~combout\)) # (\reg_file|Decoder0~0_combout\ & ((\rf_din[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][1]~combout\,
	datac => \ALT_INV_rf_din[1]~1_combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	combout => \reg_file|registers[7][1]~combout\);

-- Location: MLABCELL_X34_Y7_N0
\ram_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_addr[1]~1_combout\ = ( \temp3|dout\(1) & ( (!\T[0]~input_o\) # (\reg_file|registers[7][1]~combout\) ) ) # ( !\temp3|dout\(1) & ( (\T[0]~input_o\ & \reg_file|registers[7][1]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[0]~input_o\,
	datad => \reg_file|ALT_INV_registers[7][1]~combout\,
	dataf => \temp3|ALT_INV_dout\(1),
	combout => \ram_addr[1]~1_combout\);

-- Location: MLABCELL_X28_Y8_N30
\ram_memory|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~19_combout\ = ( \ram_addr[4]~4_combout\ & ( !\ram_addr[0]~0_combout\ & ( (\ram_addr[2]~2_combout\ & (\ram_wr~0_combout\ & (!\ram_addr[1]~1_combout\ & \ram_addr[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_wr~0_combout\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_ram_addr[4]~4_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \ram_memory|Decoder0~19_combout\);

-- Location: FF_X27_Y8_N40
\ram_memory|ram_block[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][2]~q\);

-- Location: FF_X29_Y7_N41
\ram_memory|ram_block[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][2]~q\);

-- Location: FF_X28_Y7_N7
\ram_memory|ram_block[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][2]~q\);

-- Location: FF_X29_Y7_N44
\ram_memory|ram_block[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][2]~q\);

-- Location: LABCELL_X29_Y7_N33
\t4_din[2]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~31_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[16][2]~q\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][2]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][2]~q\)) ) ) ) # ( !\ram_addr[3]~3_combout\ 
-- & ( \ram_memory|ram_block[16][2]~q\ & ( (!\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[20][2]~q\) ) ) ) # ( \ram_addr[3]~3_combout\ & ( !\ram_memory|ram_block[16][2]~q\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][2]~q\))) # 
-- (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][2]~q\)) ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_memory|ram_block[16][2]~q\ & ( (\ram_memory|ram_block[20][2]~q\ & \ram_addr[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[20][2]~q\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ram_memory|ALT_INV_ram_block[24][2]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ram_memory|ALT_INV_ram_block[16][2]~q\,
	combout => \t4_din[2]~31_combout\);

-- Location: FF_X29_Y6_N5
\ram_memory|ram_block[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][2]~q\);

-- Location: FF_X29_Y5_N17
\ram_memory|ram_block[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][2]~q\);

-- Location: LABCELL_X27_Y6_N24
\ram_memory|ram_block[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[23][2]~feeder_combout\);

-- Location: FF_X27_Y6_N25
\ram_memory|ram_block[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][2]~q\);

-- Location: FF_X29_Y6_N50
\ram_memory|ram_block[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][2]~q\);

-- Location: LABCELL_X29_Y6_N48
\t4_din[2]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~34_combout\ = ( \ram_memory|ram_block[31][2]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[23][2]~q\) ) ) ) # ( !\ram_memory|ram_block[31][2]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[23][2]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[31][2]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][2]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[27][2]~q\)) ) ) ) # ( !\ram_memory|ram_block[31][2]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][2]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[27][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[27][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[19][2]~q\,
	datac => \ram_memory|ALT_INV_ram_block[23][2]~q\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ram_memory|ALT_INV_ram_block[31][2]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[2]~34_combout\);

-- Location: MLABCELL_X28_Y9_N27
\ram_memory|ram_block[26][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[26][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[26][2]~feeder_combout\);

-- Location: FF_X28_Y9_N28
\ram_memory|ram_block[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[26][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][2]~q\);

-- Location: MLABCELL_X28_Y9_N18
\ram_memory|ram_block[22][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][2]~feeder_combout\ = \temp3|dout\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[22][2]~feeder_combout\);

-- Location: FF_X28_Y9_N19
\ram_memory|ram_block[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][2]~q\);

-- Location: FF_X29_Y9_N26
\ram_memory|ram_block[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][2]~q\);

-- Location: FF_X29_Y9_N59
\ram_memory|ram_block[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][2]~q\);

-- Location: LABCELL_X29_Y9_N51
\t4_din[2]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~33_combout\ = ( \ram_memory|ram_block[30][2]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[22][2]~q\) ) ) ) # ( !\ram_memory|ram_block[30][2]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[22][2]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[30][2]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][2]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[26][2]~q\)) ) ) ) # ( !\ram_memory|ram_block[30][2]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][2]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[26][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[22][2]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[18][2]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][2]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[2]~33_combout\);

-- Location: FF_X30_Y5_N35
\ram_memory|ram_block[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][2]~q\);

-- Location: FF_X30_Y5_N17
\ram_memory|ram_block[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][2]~q\);

-- Location: FF_X27_Y7_N31
\ram_memory|ram_block[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][2]~q\);

-- Location: FF_X30_Y5_N55
\ram_memory|ram_block[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][2]~q\);

-- Location: LABCELL_X30_Y5_N51
\t4_din[2]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~32_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[29][2]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[25][2]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[21][2]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[17][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[21][2]~q\,
	datac => \ram_memory|ALT_INV_ram_block[25][2]~q\,
	datad => \ram_memory|ALT_INV_ram_block[29][2]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[2]~32_combout\);

-- Location: LABCELL_X30_Y7_N54
\t4_din[2]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~35_combout\ = ( \t4_din[2]~33_combout\ & ( \t4_din[2]~32_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\t4_din[2]~31_combout\))) # (\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\) # (\t4_din[2]~34_combout\)))) 
-- ) ) ) # ( !\t4_din[2]~33_combout\ & ( \t4_din[2]~32_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\t4_din[2]~31_combout\))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\ & \t4_din[2]~34_combout\)))) ) ) ) # ( 
-- \t4_din[2]~33_combout\ & ( !\t4_din[2]~32_combout\ & ( (!\ram_addr[1]~1_combout\ & (\t4_din[2]~31_combout\ & (!\ram_addr[0]~0_combout\))) # (\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\) # (\t4_din[2]~34_combout\)))) ) ) ) # ( 
-- !\t4_din[2]~33_combout\ & ( !\t4_din[2]~32_combout\ & ( (!\ram_addr[1]~1_combout\ & (\t4_din[2]~31_combout\ & (!\ram_addr[0]~0_combout\))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\ & \t4_din[2]~34_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[2]~31_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ALT_INV_t4_din[2]~34_combout\,
	datae => \ALT_INV_t4_din[2]~33_combout\,
	dataf => \ALT_INV_t4_din[2]~32_combout\,
	combout => \t4_din[2]~35_combout\);

-- Location: FF_X37_Y7_N52
\ram_memory|ram_block[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][2]~q\);

-- Location: MLABCELL_X28_Y9_N45
\ram_memory|ram_block[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[2][2]~feeder_combout\);

-- Location: FF_X28_Y9_N47
\ram_memory|ram_block[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][2]~q\);

-- Location: FF_X33_Y7_N25
\ram_memory|ram_block[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][2]~q\);

-- Location: FF_X33_Y7_N8
\ram_memory|ram_block[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][2]~q\);

-- Location: LABCELL_X33_Y7_N6
\t4_din[2]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~26_combout\ = ( \ram_memory|ram_block[1][2]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][2]~q\) ) ) ) # ( !\ram_memory|ram_block[1][2]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[3][2]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[1][2]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][2]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[2][2]~q\)) ) ) ) # ( !\ram_memory|ram_block[1][2]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][2]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[2][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[3][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][2]~q\,
	datac => \ram_memory|ALT_INV_ram_block[0][2]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[1][2]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[2]~26_combout\);

-- Location: LABCELL_X33_Y10_N3
\ram_memory|ram_block[12][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[12][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[12][2]~feeder_combout\);

-- Location: FF_X33_Y10_N4
\ram_memory|ram_block[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[12][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][2]~q\);

-- Location: MLABCELL_X34_Y9_N12
\ram_memory|ram_block[13][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[13][2]~feeder_combout\ = \temp3|dout\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[13][2]~feeder_combout\);

-- Location: FF_X34_Y9_N14
\ram_memory|ram_block[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[13][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][2]~q\);

-- Location: FF_X33_Y9_N4
\ram_memory|ram_block[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][2]~q\);

-- Location: FF_X33_Y9_N14
\ram_memory|ram_block[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][2]~q\);

-- Location: LABCELL_X33_Y9_N12
\t4_din[2]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~29_combout\ = ( \ram_memory|ram_block[15][2]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][2]~q\) ) ) ) # ( !\ram_memory|ram_block[15][2]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][2]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][2]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][2]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[14][2]~q\))) ) ) ) # ( !\ram_memory|ram_block[15][2]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][2]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[14][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[12][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[13][2]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[14][2]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][2]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[2]~29_combout\);

-- Location: FF_X36_Y6_N53
\ram_memory|ram_block[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][2]~q\);

-- Location: LABCELL_X33_Y6_N21
\ram_memory|ram_block[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[6][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[6][2]~feeder_combout\);

-- Location: FF_X33_Y6_N22
\ram_memory|ram_block[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[6][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][2]~q\);

-- Location: LABCELL_X36_Y9_N54
\ram_memory|ram_block[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[4][2]~feeder_combout\);

-- Location: FF_X36_Y9_N56
\ram_memory|ram_block[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][2]~q\);

-- Location: FF_X36_Y6_N38
\ram_memory|ram_block[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][2]~q\);

-- Location: LABCELL_X36_Y6_N36
\t4_din[2]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~27_combout\ = ( \ram_memory|ram_block[5][2]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[6][2]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[7][2]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[5][2]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[6][2]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[7][2]~q\)) ) ) ) # ( \ram_memory|ram_block[5][2]~q\ & ( 
-- !\ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[4][2]~q\) ) ) ) # ( !\ram_memory|ram_block[5][2]~q\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[4][2]~q\ & !\ram_addr[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[7][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[6][2]~q\,
	datac => \ram_memory|ALT_INV_ram_block[4][2]~q\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[5][2]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[2]~27_combout\);

-- Location: FF_X35_Y5_N22
\ram_memory|ram_block[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][2]~q\);

-- Location: FF_X35_Y5_N1
\ram_memory|ram_block[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][2]~q\);

-- Location: MLABCELL_X34_Y5_N36
\ram_memory|ram_block[10][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[10][2]~feeder_combout\ = ( \temp3|dout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(2),
	combout => \ram_memory|ram_block[10][2]~feeder_combout\);

-- Location: FF_X34_Y5_N38
\ram_memory|ram_block[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[10][2]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][2]~q\);

-- Location: FF_X33_Y5_N17
\ram_memory|ram_block[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(2),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][2]~q\);

-- Location: LABCELL_X33_Y5_N15
\t4_din[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~28_combout\ = ( \ram_memory|ram_block[11][2]~q\ & ( \ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[10][2]~q\) ) ) ) # ( !\ram_memory|ram_block[11][2]~q\ & ( \ram_addr[1]~1_combout\ & ( 
-- (\ram_memory|ram_block[10][2]~q\ & !\ram_addr[0]~0_combout\) ) ) ) # ( \ram_memory|ram_block[11][2]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[8][2]~q\))) # (\ram_addr[0]~0_combout\ & 
-- (\ram_memory|ram_block[9][2]~q\)) ) ) ) # ( !\ram_memory|ram_block[11][2]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[8][2]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[9][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[9][2]~q\,
	datab => \ram_memory|ALT_INV_ram_block[8][2]~q\,
	datac => \ram_memory|ALT_INV_ram_block[10][2]~q\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[11][2]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[2]~28_combout\);

-- Location: LABCELL_X30_Y7_N30
\t4_din[2]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~30_combout\ = ( \t4_din[2]~28_combout\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\t4_din[2]~27_combout\))) # (\ram_addr[3]~3_combout\ & (\t4_din[2]~29_combout\)) ) ) ) # ( !\t4_din[2]~28_combout\ & ( \ram_addr[2]~2_combout\ 
-- & ( (!\ram_addr[3]~3_combout\ & ((\t4_din[2]~27_combout\))) # (\ram_addr[3]~3_combout\ & (\t4_din[2]~29_combout\)) ) ) ) # ( \t4_din[2]~28_combout\ & ( !\ram_addr[2]~2_combout\ & ( (\t4_din[2]~26_combout\) # (\ram_addr[3]~3_combout\) ) ) ) # ( 
-- !\t4_din[2]~28_combout\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & \t4_din[2]~26_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[3]~3_combout\,
	datab => \ALT_INV_t4_din[2]~26_combout\,
	datac => \ALT_INV_t4_din[2]~29_combout\,
	datad => \ALT_INV_t4_din[2]~27_combout\,
	datae => \ALT_INV_t4_din[2]~28_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[2]~30_combout\);

-- Location: LABCELL_X31_Y8_N0
\reg_file|registers[3][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][2]~combout\ = ( \reg_file|registers[3][2]~combout\ & ( \rf_din[2]~2_combout\ ) ) # ( !\reg_file|registers[3][2]~combout\ & ( \rf_din[2]~2_combout\ & ( \reg_file|Decoder0~4_combout\ ) ) ) # ( \reg_file|registers[3][2]~combout\ & ( 
-- !\rf_din[2]~2_combout\ & ( !\reg_file|Decoder0~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~4_combout\,
	datae => \reg_file|ALT_INV_registers[3][2]~combout\,
	dataf => \ALT_INV_rf_din[2]~2_combout\,
	combout => \reg_file|registers[3][2]~combout\);

-- Location: LABCELL_X29_Y8_N18
\reg_file|registers[1][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][2]~combout\ = ( \reg_file|Decoder0~6_combout\ & ( \reg_file|registers[1][2]~combout\ & ( \rf_din[2]~2_combout\ ) ) ) # ( !\reg_file|Decoder0~6_combout\ & ( \reg_file|registers[1][2]~combout\ ) ) # ( \reg_file|Decoder0~6_combout\ & ( 
-- !\reg_file|registers[1][2]~combout\ & ( \rf_din[2]~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_rf_din[2]~2_combout\,
	datae => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \reg_file|ALT_INV_registers[1][2]~combout\,
	combout => \reg_file|registers[1][2]~combout\);

-- Location: LABCELL_X30_Y7_N45
\reg_file|registers[2][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][2]~combout\ = ( \rf_din[2]~2_combout\ & ( (\reg_file|registers[2][2]~combout\) # (\reg_file|Decoder0~5_combout\) ) ) # ( !\rf_din[2]~2_combout\ & ( (!\reg_file|Decoder0~5_combout\ & \reg_file|registers[2][2]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Decoder0~5_combout\,
	datad => \reg_file|ALT_INV_registers[2][2]~combout\,
	dataf => \ALT_INV_rf_din[2]~2_combout\,
	combout => \reg_file|registers[2][2]~combout\);

-- Location: LABCELL_X30_Y7_N36
\t4_din[2]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~36_combout\ = ( \reg_file|registers[2][2]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][2]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][2]~combout\)) ) ) ) # ( 
-- !\reg_file|registers[2][2]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][2]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][2]~combout\)) ) ) ) # ( \reg_file|registers[2][2]~combout\ & ( 
-- !\rf_add2[0]~0_combout\ & ( (\reg_file|registers[0][2]~combout\) # (\rf_add2[1]~1_combout\) ) ) ) # ( !\reg_file|registers[2][2]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & \reg_file|registers[0][2]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[1]~1_combout\,
	datab => \reg_file|ALT_INV_registers[3][2]~combout\,
	datac => \reg_file|ALT_INV_registers[0][2]~combout\,
	datad => \reg_file|ALT_INV_registers[1][2]~combout\,
	datae => \reg_file|ALT_INV_registers[2][2]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[2]~36_combout\);

-- Location: LABCELL_X29_Y7_N27
\reg_file|registers[5][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][2]~combout\ = ( \reg_file|registers[5][2]~combout\ & ( \rf_din[2]~2_combout\ ) ) # ( !\reg_file|registers[5][2]~combout\ & ( \rf_din[2]~2_combout\ & ( \reg_file|Decoder0~2_combout\ ) ) ) # ( \reg_file|registers[5][2]~combout\ & ( 
-- !\rf_din[2]~2_combout\ & ( !\reg_file|Decoder0~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	datae => \reg_file|ALT_INV_registers[5][2]~combout\,
	dataf => \ALT_INV_rf_din[2]~2_combout\,
	combout => \reg_file|registers[5][2]~combout\);

-- Location: LABCELL_X30_Y7_N42
\reg_file|registers[6][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][2]~combout\ = ( \rf_din[2]~2_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][2]~combout\) ) ) # ( !\rf_din[2]~2_combout\ & ( (\reg_file|registers[6][2]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[6][2]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[2]~2_combout\,
	combout => \reg_file|registers[6][2]~combout\);

-- Location: LABCELL_X30_Y7_N51
\reg_file|registers[4][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][2]~combout\ = ( \reg_file|Decoder0~3_combout\ & ( \rf_din[2]~2_combout\ ) ) # ( !\reg_file|Decoder0~3_combout\ & ( \reg_file|registers[4][2]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rf_din[2]~2_combout\,
	datad => \reg_file|ALT_INV_registers[4][2]~combout\,
	dataf => \reg_file|ALT_INV_Decoder0~3_combout\,
	combout => \reg_file|registers[4][2]~combout\);

-- Location: LABCELL_X30_Y7_N18
\t4_din[2]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~37_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[4][2]~combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][2]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][2]~combout\))) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[4][2]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][2]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][2]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[5][2]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][2]~combout\))) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][2]~combout\ & ( (\reg_file|registers[6][2]~combout\ & \rf_add2[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][2]~combout\,
	datab => \reg_file|ALT_INV_registers[6][2]~combout\,
	datac => \reg_file|ALT_INV_registers[7][2]~combout\,
	datad => \ALT_INV_rf_add2[1]~1_combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[4][2]~combout\,
	combout => \t4_din[2]~37_combout\);

-- Location: LABCELL_X30_Y7_N12
\t4_din[2]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[2]~38_combout\ = ( \t4_din[2]~36_combout\ & ( \t4_din[2]~37_combout\ & ( ((!\temp4|dout[3]~0_combout\ & ((\t4_din[2]~30_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[2]~35_combout\))) # (\Equal12~0_combout\) ) ) ) # ( !\t4_din[2]~36_combout\ 
-- & ( \t4_din[2]~37_combout\ & ( (!\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\ & ((\t4_din[2]~30_combout\)))) # (\temp4|dout[3]~0_combout\ & (((\t4_din[2]~35_combout\)) # (\Equal12~0_combout\))) ) ) ) # ( \t4_din[2]~36_combout\ & ( 
-- !\t4_din[2]~37_combout\ & ( (!\temp4|dout[3]~0_combout\ & (((\t4_din[2]~30_combout\)) # (\Equal12~0_combout\))) # (\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\ & (\t4_din[2]~35_combout\))) ) ) ) # ( !\t4_din[2]~36_combout\ & ( !\t4_din[2]~37_combout\ 
-- & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & ((\t4_din[2]~30_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[2]~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp4|ALT_INV_dout[3]~0_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[2]~35_combout\,
	datad => \ALT_INV_t4_din[2]~30_combout\,
	datae => \ALT_INV_t4_din[2]~36_combout\,
	dataf => \ALT_INV_t4_din[2]~37_combout\,
	combout => \t4_din[2]~38_combout\);

-- Location: FF_X30_Y7_N14
\temp4|dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[2]~38_combout\,
	asdata => \temp3|dout\(2),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(2));

-- Location: LABCELL_X30_Y7_N24
\rf_din[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[2]~2_combout\ = ( \temp4|dout\(2) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(2)))) ) ) # ( !\temp4|dout\(2) & ( (\temp3|dout\(2) & (!\T[9]~input_o\ & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(2),
	datac => \ALT_INV_T[9]~input_o\,
	datad => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(2),
	combout => \rf_din[2]~2_combout\);

-- Location: LABCELL_X30_Y7_N3
\reg_file|registers[7][2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][2]~combout\ = (!\reg_file|Decoder0~0_combout\ & (\reg_file|registers[7][2]~combout\)) # (\reg_file|Decoder0~0_combout\ & ((\rf_din[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][2]~combout\,
	datab => \ALT_INV_rf_din[2]~2_combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	combout => \reg_file|registers[7][2]~combout\);

-- Location: LABCELL_X30_Y7_N48
\ram_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_addr[2]~2_combout\ = (!\T[0]~input_o\ & ((\temp3|dout\(2)))) # (\T[0]~input_o\ & (\reg_file|registers[7][2]~combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[0]~input_o\,
	datac => \reg_file|ALT_INV_registers[7][2]~combout\,
	datad => \temp3|ALT_INV_dout\(2),
	combout => \ram_addr[2]~2_combout\);

-- Location: MLABCELL_X34_Y9_N42
\ram_memory|ram_block[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[13][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[13][3]~feeder_combout\);

-- Location: FF_X34_Y9_N43
\ram_memory|ram_block[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[13][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][3]~q\);

-- Location: MLABCELL_X34_Y9_N33
\ram_memory|ram_block[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[14][3]~feeder_combout\);

-- Location: FF_X34_Y9_N34
\ram_memory|ram_block[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][3]~q\);

-- Location: FF_X33_Y9_N11
\ram_memory|ram_block[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][3]~q\);

-- Location: FF_X33_Y9_N32
\ram_memory|ram_block[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][3]~q\);

-- Location: LABCELL_X33_Y9_N30
\t4_din[3]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~42_combout\ = ( \ram_memory|ram_block[15][3]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][3]~q\) ) ) ) # ( !\ram_memory|ram_block[15][3]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][3]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][3]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][3]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[14][3]~q\)) ) ) ) # ( !\ram_memory|ram_block[15][3]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][3]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[14][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[13][3]~q\,
	datab => \ram_memory|ALT_INV_ram_block[14][3]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[12][3]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][3]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[3]~42_combout\);

-- Location: LABCELL_X37_Y7_N21
\ram_memory|ram_block[3][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[3][3]~feeder_combout\);

-- Location: FF_X37_Y7_N23
\ram_memory|ram_block[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][3]~q\);

-- Location: FF_X28_Y5_N37
\ram_memory|ram_block[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][3]~q\);

-- Location: LABCELL_X33_Y7_N33
\ram_memory|ram_block[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[0][3]~feeder_combout\ = \temp3|dout\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[0][3]~feeder_combout\);

-- Location: FF_X33_Y7_N34
\ram_memory|ram_block[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[0][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][3]~q\);

-- Location: FF_X33_Y7_N56
\ram_memory|ram_block[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][3]~q\);

-- Location: LABCELL_X33_Y7_N54
\t4_din[3]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~39_combout\ = ( \ram_memory|ram_block[1][3]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][3]~q\) ) ) ) # ( !\ram_memory|ram_block[1][3]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[3][3]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[1][3]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][3]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[2][3]~q\)) ) ) ) # ( !\ram_memory|ram_block[1][3]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][3]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[2][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[3][3]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][3]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[0][3]~q\,
	datae => \ram_memory|ALT_INV_ram_block[1][3]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[3]~39_combout\);

-- Location: LABCELL_X37_Y6_N51
\ram_memory|ram_block[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[6][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[6][3]~feeder_combout\);

-- Location: FF_X37_Y6_N53
\ram_memory|ram_block[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[6][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][3]~q\);

-- Location: FF_X36_Y9_N5
\ram_memory|ram_block[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][3]~q\);

-- Location: LABCELL_X36_Y6_N42
\ram_memory|ram_block[7][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[7][3]~feeder_combout\);

-- Location: FF_X36_Y6_N43
\ram_memory|ram_block[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][3]~q\);

-- Location: FF_X36_Y6_N20
\ram_memory|ram_block[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][3]~q\);

-- Location: LABCELL_X36_Y6_N18
\t4_din[3]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~40_combout\ = ( \ram_memory|ram_block[5][3]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[6][3]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[7][3]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[5][3]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[6][3]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[7][3]~q\))) ) ) ) # ( \ram_memory|ram_block[5][3]~q\ & ( 
-- !\ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[4][3]~q\) ) ) ) # ( !\ram_memory|ram_block[5][3]~q\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[4][3]~q\ & !\ram_addr[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[6][3]~q\,
	datab => \ram_memory|ALT_INV_ram_block[4][3]~q\,
	datac => \ram_memory|ALT_INV_ram_block[7][3]~q\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[5][3]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[3]~40_combout\);

-- Location: LABCELL_X35_Y5_N24
\ram_memory|ram_block[9][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[9][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[9][3]~feeder_combout\);

-- Location: FF_X35_Y5_N25
\ram_memory|ram_block[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[9][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][3]~q\);

-- Location: LABCELL_X35_Y6_N54
\ram_memory|ram_block[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[8][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[8][3]~feeder_combout\);

-- Location: FF_X35_Y6_N56
\ram_memory|ram_block[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[8][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][3]~q\);

-- Location: MLABCELL_X34_Y5_N18
\ram_memory|ram_block[10][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[10][3]~feeder_combout\ = \temp3|dout\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[10][3]~feeder_combout\);

-- Location: FF_X34_Y5_N19
\ram_memory|ram_block[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[10][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][3]~q\);

-- Location: FF_X33_Y5_N44
\ram_memory|ram_block[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][3]~q\);

-- Location: LABCELL_X33_Y5_N42
\t4_din[3]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~41_combout\ = ( \ram_memory|ram_block[11][3]~q\ & ( \ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[10][3]~q\) # (\ram_addr[0]~0_combout\) ) ) ) # ( !\ram_memory|ram_block[11][3]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & 
-- \ram_memory|ram_block[10][3]~q\) ) ) ) # ( \ram_memory|ram_block[11][3]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[8][3]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[9][3]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[11][3]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[8][3]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[9][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[9][3]~q\,
	datab => \ram_memory|ALT_INV_ram_block[8][3]~q\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ram_memory|ALT_INV_ram_block[10][3]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][3]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[3]~41_combout\);

-- Location: LABCELL_X30_Y8_N24
\t4_din[3]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~43_combout\ = ( \t4_din[3]~40_combout\ & ( \t4_din[3]~41_combout\ & ( (!\ram_addr[2]~2_combout\ & (((\t4_din[3]~39_combout\) # (\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)) # (\t4_din[3]~42_combout\))) 
-- ) ) ) # ( !\t4_din[3]~40_combout\ & ( \t4_din[3]~41_combout\ & ( (!\ram_addr[2]~2_combout\ & (((\t4_din[3]~39_combout\) # (\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (\t4_din[3]~42_combout\ & (\ram_addr[3]~3_combout\))) ) ) ) # ( 
-- \t4_din[3]~40_combout\ & ( !\t4_din[3]~41_combout\ & ( (!\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\ & \t4_din[3]~39_combout\)))) # (\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)) # (\t4_din[3]~42_combout\))) ) ) ) # ( 
-- !\t4_din[3]~40_combout\ & ( !\t4_din[3]~41_combout\ & ( (!\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\ & \t4_din[3]~39_combout\)))) # (\ram_addr[2]~2_combout\ & (\t4_din[3]~42_combout\ & (\ram_addr[3]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_t4_din[3]~42_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_t4_din[3]~39_combout\,
	datae => \ALT_INV_t4_din[3]~40_combout\,
	dataf => \ALT_INV_t4_din[3]~41_combout\,
	combout => \t4_din[3]~43_combout\);

-- Location: LABCELL_X30_Y8_N9
\reg_file|registers[2][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[2][3]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[2][3]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[2][3]~combout\);

-- Location: LABCELL_X30_Y8_N21
\reg_file|registers[3][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[3][3]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][3]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[3][3]~combout\);

-- Location: LABCELL_X30_Y8_N0
\reg_file|registers[1][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[1][3]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[1][3]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[1][3]~combout\);

-- Location: LABCELL_X30_Y8_N54
\t4_din[3]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~49_combout\ = ( \reg_file|registers[1][3]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[3][3]~combout\) ) ) ) # ( !\reg_file|registers[1][3]~combout\ & ( \rf_add2[0]~0_combout\ & ( 
-- (\reg_file|registers[3][3]~combout\ & \rf_add2[1]~1_combout\) ) ) ) # ( \reg_file|registers[1][3]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[0][3]~combout\)) # (\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[2][3]~combout\))) ) ) ) # ( !\reg_file|registers[1][3]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[0][3]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[2][3]~combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][3]~combout\,
	datab => \reg_file|ALT_INV_registers[2][3]~combout\,
	datac => \reg_file|ALT_INV_registers[3][3]~combout\,
	datad => \ALT_INV_rf_add2[1]~1_combout\,
	datae => \reg_file|ALT_INV_registers[1][3]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[3]~49_combout\);

-- Location: LABCELL_X30_Y8_N48
\reg_file|registers[5][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[5][3]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][3]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[5][3]~combout\);

-- Location: LABCELL_X30_Y8_N33
\reg_file|registers[6][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[6][3]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][3]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[6][3]~combout\);

-- Location: LABCELL_X30_Y8_N51
\reg_file|registers[4][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[4][3]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][3]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[4][3]~combout\);

-- Location: LABCELL_X30_Y8_N36
\t4_din[3]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~50_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[4][3]~combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][3]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][3]~combout\))) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[4][3]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][3]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][3]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[5][3]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][3]~combout\))) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][3]~combout\ & ( (\rf_add2[1]~1_combout\ & \reg_file|registers[6][3]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][3]~combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[6][3]~combout\,
	datad => \reg_file|ALT_INV_registers[7][3]~combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[4][3]~combout\,
	combout => \t4_din[3]~50_combout\);

-- Location: FF_X29_Y8_N35
\ram_memory|ram_block[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][3]~q\);

-- Location: FF_X30_Y6_N23
\ram_memory|ram_block[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][3]~q\);

-- Location: FF_X30_Y5_N32
\ram_memory|ram_block[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][3]~q\);

-- Location: FF_X29_Y8_N50
\ram_memory|ram_block[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][3]~q\);

-- Location: LABCELL_X29_Y8_N48
\t4_din[3]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~45_combout\ = ( \ram_memory|ram_block[21][3]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[29][3]~q\) ) ) ) # ( !\ram_memory|ram_block[21][3]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[29][3]~q\ & \ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[21][3]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[17][3]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[25][3]~q\)) ) ) ) # ( !\ram_memory|ram_block[21][3]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[17][3]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[25][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[25][3]~q\,
	datab => \ram_memory|ALT_INV_ram_block[29][3]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[17][3]~q\,
	datae => \ram_memory|ALT_INV_ram_block[21][3]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[3]~45_combout\);

-- Location: FF_X28_Y8_N50
\ram_memory|ram_block[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][3]~q\);

-- Location: FF_X28_Y8_N25
\ram_memory|ram_block[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][3]~q\);

-- Location: MLABCELL_X28_Y7_N27
\ram_memory|ram_block[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[24][3]~feeder_combout\);

-- Location: FF_X28_Y7_N29
\ram_memory|ram_block[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][3]~q\);

-- Location: FF_X28_Y8_N20
\ram_memory|ram_block[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][3]~q\);

-- Location: MLABCELL_X28_Y8_N18
\t4_din[3]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~44_combout\ = ( \ram_memory|ram_block[20][3]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[28][3]~q\) ) ) ) # ( !\ram_memory|ram_block[20][3]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[28][3]~q\ & \ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[20][3]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[16][3]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[24][3]~q\))) ) ) ) # ( !\ram_memory|ram_block[20][3]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[16][3]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[24][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][3]~q\,
	datab => \ram_memory|ALT_INV_ram_block[16][3]~q\,
	datac => \ram_memory|ALT_INV_ram_block[24][3]~q\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ram_memory|ALT_INV_ram_block[20][3]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[3]~44_combout\);

-- Location: FF_X29_Y6_N56
\ram_memory|ram_block[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][3]~q\);

-- Location: FF_X29_Y6_N32
\ram_memory|ram_block[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][3]~q\);

-- Location: MLABCELL_X28_Y6_N48
\ram_memory|ram_block[23][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][3]~feeder_combout\ = ( \temp3|dout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_memory|ram_block[23][3]~feeder_combout\);

-- Location: FF_X28_Y6_N49
\ram_memory|ram_block[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][3]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][3]~q\);

-- Location: FF_X29_Y6_N23
\ram_memory|ram_block[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][3]~q\);

-- Location: LABCELL_X29_Y6_N33
\t4_din[3]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~47_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[31][3]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[23][3]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[27][3]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[27][3]~q\,
	datab => \ram_memory|ALT_INV_ram_block[31][3]~q\,
	datac => \ram_memory|ALT_INV_ram_block[23][3]~q\,
	datad => \ram_memory|ALT_INV_ram_block[19][3]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[3]~47_combout\);

-- Location: FF_X29_Y10_N50
\ram_memory|ram_block[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][3]~q\);

-- Location: FF_X29_Y9_N19
\ram_memory|ram_block[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][3]~q\);

-- Location: FF_X28_Y9_N22
\ram_memory|ram_block[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][3]~q\);

-- Location: FF_X29_Y10_N20
\ram_memory|ram_block[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(3),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][3]~q\);

-- Location: LABCELL_X29_Y10_N18
\t4_din[3]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~46_combout\ = ( \ram_memory|ram_block[30][3]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[22][3]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[30][3]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & 
-- \ram_memory|ram_block[22][3]~q\) ) ) ) # ( \ram_memory|ram_block[30][3]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][3]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][3]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[30][3]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][3]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[26][3]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[18][3]~q\,
	datad => \ram_memory|ALT_INV_ram_block[22][3]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][3]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[3]~46_combout\);

-- Location: LABCELL_X29_Y8_N30
\t4_din[3]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~48_combout\ = ( \t4_din[3]~47_combout\ & ( \t4_din[3]~46_combout\ & ( ((!\ram_addr[0]~0_combout\ & ((\t4_din[3]~44_combout\))) # (\ram_addr[0]~0_combout\ & (\t4_din[3]~45_combout\))) # (\ram_addr[1]~1_combout\) ) ) ) # ( !\t4_din[3]~47_combout\ 
-- & ( \t4_din[3]~46_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & ((\t4_din[3]~44_combout\))) # (\ram_addr[0]~0_combout\ & (\t4_din[3]~45_combout\)))) # (\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\)))) ) ) ) # ( 
-- \t4_din[3]~47_combout\ & ( !\t4_din[3]~46_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & ((\t4_din[3]~44_combout\))) # (\ram_addr[0]~0_combout\ & (\t4_din[3]~45_combout\)))) # (\ram_addr[1]~1_combout\ & 
-- (((\ram_addr[0]~0_combout\)))) ) ) ) # ( !\t4_din[3]~47_combout\ & ( !\t4_din[3]~46_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & ((\t4_din[3]~44_combout\))) # (\ram_addr[0]~0_combout\ & (\t4_din[3]~45_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[3]~45_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ALT_INV_t4_din[3]~44_combout\,
	datae => \ALT_INV_t4_din[3]~47_combout\,
	dataf => \ALT_INV_t4_din[3]~46_combout\,
	combout => \t4_din[3]~48_combout\);

-- Location: LABCELL_X30_Y8_N12
\t4_din[3]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[3]~51_combout\ = ( \t4_din[3]~50_combout\ & ( \t4_din[3]~48_combout\ & ( ((!\Equal12~0_combout\ & (\t4_din[3]~43_combout\)) # (\Equal12~0_combout\ & ((\t4_din[3]~49_combout\)))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( !\t4_din[3]~50_combout\ & ( 
-- \t4_din[3]~48_combout\ & ( (!\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\)) # (\t4_din[3]~43_combout\))) # (\Equal12~0_combout\ & (((\t4_din[3]~49_combout\ & !\temp4|dout[3]~0_combout\)))) ) ) ) # ( \t4_din[3]~50_combout\ & ( !\t4_din[3]~48_combout\ 
-- & ( (!\Equal12~0_combout\ & (\t4_din[3]~43_combout\ & ((!\temp4|dout[3]~0_combout\)))) # (\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\) # (\t4_din[3]~49_combout\)))) ) ) ) # ( !\t4_din[3]~50_combout\ & ( !\t4_din[3]~48_combout\ & ( 
-- (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[3]~43_combout\)) # (\Equal12~0_combout\ & ((\t4_din[3]~49_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[3]~43_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[3]~49_combout\,
	datad => \temp4|ALT_INV_dout[3]~0_combout\,
	datae => \ALT_INV_t4_din[3]~50_combout\,
	dataf => \ALT_INV_t4_din[3]~48_combout\,
	combout => \t4_din[3]~51_combout\);

-- Location: FF_X30_Y8_N14
\temp4|dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[3]~51_combout\,
	asdata => \temp3|dout\(3),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(3));

-- Location: LABCELL_X30_Y8_N30
\rf_din[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[3]~3_combout\ = ( \temp4|dout\(3) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(3)))) ) ) # ( !\temp4|dout\(3) & ( (\temp3|dout\(3) & (!\T[9]~input_o\ & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(3),
	datac => \ALT_INV_T[9]~input_o\,
	datad => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(3),
	combout => \rf_din[3]~3_combout\);

-- Location: LABCELL_X30_Y8_N6
\reg_file|registers[7][3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][3]~combout\ = ( \rf_din[3]~3_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][3]~combout\) ) ) # ( !\rf_din[3]~3_combout\ & ( (\reg_file|registers[7][3]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[7][3]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[3]~3_combout\,
	combout => \reg_file|registers[7][3]~combout\);

-- Location: LABCELL_X30_Y8_N3
\ram_addr[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_addr[3]~3_combout\ = ( \temp3|dout\(3) & ( (!\T[0]~input_o\) # (\reg_file|registers[7][3]~combout\) ) ) # ( !\temp3|dout\(3) & ( (\reg_file|registers[7][3]~combout\ & \T[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[7][3]~combout\,
	datac => \ALT_INV_T[0]~input_o\,
	dataf => \temp3|ALT_INV_dout\(3),
	combout => \ram_addr[3]~3_combout\);

-- Location: MLABCELL_X28_Y9_N15
\ram_memory|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|Decoder0~26_combout\ = ( !\ram_addr[0]~0_combout\ & ( \ram_addr[4]~4_combout\ & ( (\ram_wr~0_combout\ & (\ram_addr[3]~3_combout\ & (!\ram_addr[2]~2_combout\ & \ram_addr[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_wr~0_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[4]~4_combout\,
	combout => \ram_memory|Decoder0~26_combout\);

-- Location: FF_X28_Y9_N25
\ram_memory|ram_block[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[26][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][4]~q\);

-- Location: FF_X29_Y9_N49
\ram_memory|ram_block[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][4]~q\);

-- Location: MLABCELL_X28_Y9_N36
\ram_memory|ram_block[22][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[22][4]~feeder_combout\);

-- Location: FF_X28_Y9_N38
\ram_memory|ram_block[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][4]~q\);

-- Location: FF_X30_Y6_N2
\ram_memory|ram_block[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][4]~q\);

-- Location: LABCELL_X30_Y6_N0
\t4_din[4]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~59_combout\ = ( \ram_memory|ram_block[30][4]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[22][4]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[30][4]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & 
-- \ram_memory|ram_block[22][4]~q\) ) ) ) # ( \ram_memory|ram_block[30][4]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][4]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][4]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[30][4]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][4]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[26][4]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[18][4]~q\,
	datad => \ram_memory|ALT_INV_ram_block[22][4]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][4]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[4]~59_combout\);

-- Location: FF_X29_Y6_N37
\ram_memory|ram_block[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][4]~q\);

-- Location: FF_X28_Y6_N47
\ram_memory|ram_block[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][4]~q\);

-- Location: FF_X28_Y6_N53
\ram_memory|ram_block[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][4]~q\);

-- Location: LABCELL_X29_Y5_N3
\ram_memory|ram_block[19][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[19][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[19][4]~feeder_combout\);

-- Location: FF_X29_Y5_N4
\ram_memory|ram_block[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[19][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][4]~q\);

-- Location: LABCELL_X30_Y6_N51
\t4_din[4]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~60_combout\ = ( \ram_memory|ram_block[19][4]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][4]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][4]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[19][4]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][4]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][4]~q\)) ) ) ) # ( \ram_memory|ram_block[19][4]~q\ & ( 
-- !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[27][4]~q\) ) ) ) # ( !\ram_memory|ram_block[19][4]~q\ & ( !\ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[27][4]~q\ & \ram_addr[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[27][4]~q\,
	datab => \ram_memory|ALT_INV_ram_block[31][4]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[23][4]~q\,
	datae => \ram_memory|ALT_INV_ram_block[19][4]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[4]~60_combout\);

-- Location: MLABCELL_X28_Y8_N45
\ram_memory|ram_block[28][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[28][4]~feeder_combout\);

-- Location: FF_X28_Y8_N46
\ram_memory|ram_block[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][4]~q\);

-- Location: FF_X29_Y7_N22
\ram_memory|ram_block[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][4]~q\);

-- Location: LABCELL_X29_Y5_N54
\ram_memory|ram_block[24][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[24][4]~feeder_combout\);

-- Location: FF_X29_Y5_N55
\ram_memory|ram_block[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][4]~q\);

-- Location: LABCELL_X29_Y7_N45
\ram_memory|ram_block[16][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[16][4]~feeder_combout\ = \temp3|dout\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[16][4]~feeder_combout\);

-- Location: FF_X29_Y7_N46
\ram_memory|ram_block[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[16][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][4]~q\);

-- Location: LABCELL_X30_Y6_N54
\t4_din[4]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~57_combout\ = ( \ram_memory|ram_block[16][4]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[20][4]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[28][4]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[16][4]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[20][4]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[28][4]~q\)) ) ) ) # ( \ram_memory|ram_block[16][4]~q\ & ( 
-- !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[24][4]~q\) ) ) ) # ( !\ram_memory|ram_block[16][4]~q\ & ( !\ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\ & \ram_memory|ram_block[24][4]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][4]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[20][4]~q\,
	datad => \ram_memory|ALT_INV_ram_block[24][4]~q\,
	datae => \ram_memory|ALT_INV_ram_block[16][4]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[4]~57_combout\);

-- Location: FF_X31_Y5_N56
\ram_memory|ram_block[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][4]~q\);

-- Location: FF_X31_Y5_N14
\ram_memory|ram_block[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][4]~q\);

-- Location: FF_X30_Y5_N4
\ram_memory|ram_block[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][4]~q\);

-- Location: FF_X31_Y5_N2
\ram_memory|ram_block[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][4]~q\);

-- Location: LABCELL_X31_Y5_N3
\t4_din[4]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~58_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[29][4]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[21][4]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[25][4]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[25][4]~q\,
	datab => \ram_memory|ALT_INV_ram_block[29][4]~q\,
	datac => \ram_memory|ALT_INV_ram_block[17][4]~q\,
	datad => \ram_memory|ALT_INV_ram_block[21][4]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[4]~58_combout\);

-- Location: LABCELL_X30_Y6_N27
\t4_din[4]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~61_combout\ = ( \t4_din[4]~57_combout\ & ( \t4_din[4]~58_combout\ & ( (!\ram_addr[1]~1_combout\) # ((!\ram_addr[0]~0_combout\ & (\t4_din[4]~59_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[4]~60_combout\)))) ) ) ) # ( 
-- !\t4_din[4]~57_combout\ & ( \t4_din[4]~58_combout\ & ( (!\ram_addr[0]~0_combout\ & (\t4_din[4]~59_combout\ & ((\ram_addr[1]~1_combout\)))) # (\ram_addr[0]~0_combout\ & (((!\ram_addr[1]~1_combout\) # (\t4_din[4]~60_combout\)))) ) ) ) # ( 
-- \t4_din[4]~57_combout\ & ( !\t4_din[4]~58_combout\ & ( (!\ram_addr[0]~0_combout\ & (((!\ram_addr[1]~1_combout\)) # (\t4_din[4]~59_combout\))) # (\ram_addr[0]~0_combout\ & (((\t4_din[4]~60_combout\ & \ram_addr[1]~1_combout\)))) ) ) ) # ( 
-- !\t4_din[4]~57_combout\ & ( !\t4_din[4]~58_combout\ & ( (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[4]~59_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[4]~60_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[4]~59_combout\,
	datab => \ALT_INV_t4_din[4]~60_combout\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_t4_din[4]~57_combout\,
	dataf => \ALT_INV_t4_din[4]~58_combout\,
	combout => \t4_din[4]~61_combout\);

-- Location: LABCELL_X31_Y6_N48
\reg_file|registers[5][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][4]~combout\ = ( \rf_din[4]~4_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][4]~combout\) ) ) # ( !\rf_din[4]~4_combout\ & ( (\reg_file|registers[5][4]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][4]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[5][4]~combout\);

-- Location: LABCELL_X31_Y6_N0
\reg_file|registers[6][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][4]~combout\ = ( \reg_file|Decoder0~1_combout\ & ( \rf_din[4]~4_combout\ ) ) # ( !\reg_file|Decoder0~1_combout\ & ( \rf_din[4]~4_combout\ & ( \reg_file|registers[6][4]~combout\ ) ) ) # ( !\reg_file|Decoder0~1_combout\ & ( 
-- !\rf_din[4]~4_combout\ & ( \reg_file|registers[6][4]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[6][4]~combout\,
	datae => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[6][4]~combout\);

-- Location: LABCELL_X31_Y6_N15
\reg_file|registers[4][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][4]~combout\ = ( \rf_din[4]~4_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][4]~combout\) ) ) # ( !\rf_din[4]~4_combout\ & ( (\reg_file|registers[4][4]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[4][4]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[4][4]~combout\);

-- Location: LABCELL_X31_Y6_N30
\t4_din[4]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~63_combout\ = ( \reg_file|registers[6][4]~combout\ & ( \reg_file|registers[4][4]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][4]~combout\)) # (\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[7][4]~combout\)))) ) ) ) # ( !\reg_file|registers[6][4]~combout\ & ( \reg_file|registers[4][4]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[5][4]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][4]~combout\))))) ) ) ) # ( \reg_file|registers[6][4]~combout\ & ( !\reg_file|registers[4][4]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((\rf_add2[1]~1_combout\)))) # 
-- (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][4]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][4]~combout\))))) ) ) ) # ( !\reg_file|registers[6][4]~combout\ & ( !\reg_file|registers[4][4]~combout\ & ( 
-- (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][4]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][4]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][4]~combout\,
	datab => \reg_file|ALT_INV_registers[7][4]~combout\,
	datac => \ALT_INV_rf_add2[0]~0_combout\,
	datad => \ALT_INV_rf_add2[1]~1_combout\,
	datae => \reg_file|ALT_INV_registers[6][4]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][4]~combout\,
	combout => \t4_din[4]~63_combout\);

-- Location: FF_X30_Y6_N50
\ram_memory|ram_block[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][4]~q\);

-- Location: FF_X33_Y9_N56
\ram_memory|ram_block[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][4]~q\);

-- Location: FF_X33_Y9_N35
\ram_memory|ram_block[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][4]~q\);

-- Location: FF_X33_Y7_N22
\ram_memory|ram_block[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][4]~q\);

-- Location: LABCELL_X33_Y6_N51
\t4_din[4]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~55_combout\ = ( \ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[15][4]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[14][4]~q\ ) ) ) # ( \ram_addr[0]~0_combout\ & ( 
-- !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[13][4]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[12][4]~q\,
	datab => \ram_memory|ALT_INV_ram_block[14][4]~q\,
	datac => \ram_memory|ALT_INV_ram_block[15][4]~q\,
	datad => \ram_memory|ALT_INV_ram_block[13][4]~q\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[4]~55_combout\);

-- Location: FF_X33_Y6_N5
\ram_memory|ram_block[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][4]~q\);

-- Location: FF_X36_Y6_N13
\ram_memory|ram_block[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][4]~q\);

-- Location: FF_X36_Y6_N49
\ram_memory|ram_block[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][4]~q\);

-- Location: LABCELL_X36_Y9_N9
\ram_memory|ram_block[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[4][4]~feeder_combout\);

-- Location: FF_X36_Y9_N10
\ram_memory|ram_block[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][4]~q\);

-- Location: LABCELL_X33_Y6_N0
\t4_din[4]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~53_combout\ = ( \ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[7][4]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[6][4]~q\ ) ) ) # ( \ram_addr[0]~0_combout\ & ( 
-- !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[5][4]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[6][4]~q\,
	datab => \ram_memory|ALT_INV_ram_block[5][4]~q\,
	datac => \ram_memory|ALT_INV_ram_block[7][4]~q\,
	datad => \ram_memory|ALT_INV_ram_block[4][4]~q\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[4]~53_combout\);

-- Location: FF_X35_Y5_N55
\ram_memory|ram_block[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][4]~q\);

-- Location: FF_X34_Y5_N37
\ram_memory|ram_block[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][4]~q\);

-- Location: LABCELL_X35_Y6_N51
\ram_memory|ram_block[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[8][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[8][4]~feeder_combout\);

-- Location: FF_X35_Y6_N52
\ram_memory|ram_block[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[8][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][4]~q\);

-- Location: FF_X33_Y5_N38
\ram_memory|ram_block[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][4]~q\);

-- Location: LABCELL_X33_Y5_N36
\t4_din[4]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~54_combout\ = ( \ram_memory|ram_block[11][4]~q\ & ( \ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[10][4]~q\) ) ) ) # ( !\ram_memory|ram_block[11][4]~q\ & ( \ram_addr[1]~1_combout\ & ( 
-- (\ram_memory|ram_block[10][4]~q\ & !\ram_addr[0]~0_combout\) ) ) ) # ( \ram_memory|ram_block[11][4]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[8][4]~q\))) # (\ram_addr[0]~0_combout\ & 
-- (\ram_memory|ram_block[9][4]~q\)) ) ) ) # ( !\ram_memory|ram_block[11][4]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[8][4]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[9][4]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[9][4]~q\,
	datab => \ram_memory|ALT_INV_ram_block[10][4]~q\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ram_memory|ALT_INV_ram_block[8][4]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][4]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[4]~54_combout\);

-- Location: LABCELL_X37_Y7_N3
\ram_memory|ram_block[3][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[3][4]~feeder_combout\);

-- Location: FF_X37_Y7_N5
\ram_memory|ram_block[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][4]~q\);

-- Location: FF_X37_Y7_N25
\ram_memory|ram_block[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][4]~q\);

-- Location: LABCELL_X36_Y7_N9
\ram_memory|ram_block[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][4]~feeder_combout\ = ( \temp3|dout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(4),
	combout => \ram_memory|ram_block[2][4]~feeder_combout\);

-- Location: FF_X36_Y7_N10
\ram_memory|ram_block[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][4]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][4]~q\);

-- Location: FF_X36_Y7_N41
\ram_memory|ram_block[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(4),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][4]~q\);

-- Location: LABCELL_X36_Y7_N39
\t4_din[4]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~52_combout\ = ( \ram_memory|ram_block[1][4]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][4]~q\) ) ) ) # ( !\ram_memory|ram_block[1][4]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[3][4]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[1][4]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][4]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[2][4]~q\))) ) ) ) # ( !\ram_memory|ram_block[1][4]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][4]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[3][4]~q\,
	datab => \ram_memory|ALT_INV_ram_block[0][4]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[2][4]~q\,
	datae => \ram_memory|ALT_INV_ram_block[1][4]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[4]~52_combout\);

-- Location: LABCELL_X31_Y6_N54
\t4_din[4]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~56_combout\ = ( \t4_din[4]~54_combout\ & ( \t4_din[4]~52_combout\ & ( (!\ram_addr[2]~2_combout\) # ((!\ram_addr[3]~3_combout\ & ((\t4_din[4]~53_combout\))) # (\ram_addr[3]~3_combout\ & (\t4_din[4]~55_combout\))) ) ) ) # ( 
-- !\t4_din[4]~54_combout\ & ( \t4_din[4]~52_combout\ & ( (!\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[4]~53_combout\))) # (\ram_addr[3]~3_combout\ & 
-- (\t4_din[4]~55_combout\)))) ) ) ) # ( \t4_din[4]~54_combout\ & ( !\t4_din[4]~52_combout\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[4]~53_combout\))) # 
-- (\ram_addr[3]~3_combout\ & (\t4_din[4]~55_combout\)))) ) ) ) # ( !\t4_din[4]~54_combout\ & ( !\t4_din[4]~52_combout\ & ( (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[4]~53_combout\))) # (\ram_addr[3]~3_combout\ & 
-- (\t4_din[4]~55_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[4]~55_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_t4_din[4]~53_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_t4_din[4]~54_combout\,
	dataf => \ALT_INV_t4_din[4]~52_combout\,
	combout => \t4_din[4]~56_combout\);

-- Location: LABCELL_X31_Y6_N12
\reg_file|registers[1][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][4]~combout\ = ( \rf_din[4]~4_combout\ & ( (\reg_file|registers[1][4]~combout\) # (\reg_file|Decoder0~6_combout\) ) ) # ( !\rf_din[4]~4_combout\ & ( (!\reg_file|Decoder0~6_combout\ & \reg_file|registers[1][4]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \reg_file|ALT_INV_registers[1][4]~combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[1][4]~combout\);

-- Location: LABCELL_X31_Y6_N6
\reg_file|registers[2][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][4]~combout\ = ( \rf_din[4]~4_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][4]~combout\) ) ) # ( !\rf_din[4]~4_combout\ & ( (\reg_file|registers[2][4]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[2][4]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[2][4]~combout\);

-- Location: LABCELL_X31_Y6_N39
\reg_file|registers[3][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][4]~combout\ = ( \rf_din[4]~4_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][4]~combout\) ) ) # ( !\rf_din[4]~4_combout\ & ( (\reg_file|registers[3][4]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][4]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[3][4]~combout\);

-- Location: LABCELL_X31_Y6_N18
\t4_din[4]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~62_combout\ = ( \rf_add2[1]~1_combout\ & ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[3][4]~combout\ ) ) ) # ( !\rf_add2[1]~1_combout\ & ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[1][4]~combout\ ) ) ) # ( \rf_add2[1]~1_combout\ & ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[2][4]~combout\ ) ) ) # ( !\rf_add2[1]~1_combout\ & ( !\rf_add2[0]~0_combout\ & ( \reg_file|registers[0][4]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][4]~combout\,
	datab => \reg_file|ALT_INV_registers[2][4]~combout\,
	datac => \reg_file|ALT_INV_registers[3][4]~combout\,
	datad => \reg_file|ALT_INV_registers[0][4]~combout\,
	datae => \ALT_INV_rf_add2[1]~1_combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[4]~62_combout\);

-- Location: LABCELL_X31_Y6_N42
\t4_din[4]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[4]~64_combout\ = ( \t4_din[4]~56_combout\ & ( \t4_din[4]~62_combout\ & ( (!\temp4|dout[3]~0_combout\) # ((!\Equal12~0_combout\ & (\t4_din[4]~61_combout\)) # (\Equal12~0_combout\ & ((\t4_din[4]~63_combout\)))) ) ) ) # ( !\t4_din[4]~56_combout\ & ( 
-- \t4_din[4]~62_combout\ & ( (!\temp4|dout[3]~0_combout\ & (\Equal12~0_combout\)) # (\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[4]~61_combout\)) # (\Equal12~0_combout\ & ((\t4_din[4]~63_combout\))))) ) ) ) # ( \t4_din[4]~56_combout\ & ( 
-- !\t4_din[4]~62_combout\ & ( (!\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\)) # (\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[4]~61_combout\)) # (\Equal12~0_combout\ & ((\t4_din[4]~63_combout\))))) ) ) ) # ( !\t4_din[4]~56_combout\ & 
-- ( !\t4_din[4]~62_combout\ & ( (\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[4]~61_combout\)) # (\Equal12~0_combout\ & ((\t4_din[4]~63_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp4|ALT_INV_dout[3]~0_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[4]~61_combout\,
	datad => \ALT_INV_t4_din[4]~63_combout\,
	datae => \ALT_INV_t4_din[4]~56_combout\,
	dataf => \ALT_INV_t4_din[4]~62_combout\,
	combout => \t4_din[4]~64_combout\);

-- Location: FF_X31_Y6_N44
\temp4|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[4]~64_combout\,
	asdata => \temp3|dout\(4),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(4));

-- Location: LABCELL_X31_Y6_N36
\rf_din[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[4]~4_combout\ = ( \temp4|dout\(4) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(4)))) ) ) # ( !\temp4|dout\(4) & ( (!\T[10]~input_o\ & (\temp3|dout\(4) & !\T[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[10]~input_o\,
	datab => \temp3|ALT_INV_dout\(4),
	datad => \ALT_INV_T[9]~input_o\,
	dataf => \temp4|ALT_INV_dout\(4),
	combout => \rf_din[4]~4_combout\);

-- Location: LABCELL_X31_Y6_N9
\reg_file|registers[0][4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][4]~combout\ = ( \rf_din[4]~4_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][4]~combout\) ) ) # ( !\rf_din[4]~4_combout\ & ( (\reg_file|registers[0][4]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][4]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[4]~4_combout\,
	combout => \reg_file|registers[0][4]~combout\);

-- Location: LABCELL_X31_Y6_N51
\t3_din[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[4]~4_combout\ = ( \alu_ent|dest_temp\(0) & ( (\T[19]~input_o\) # (\reg_file|registers[0][4]~combout\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][4]~combout\ & !\T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[0][4]~combout\,
	datac => \ALT_INV_T[19]~input_o\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[4]~4_combout\);

-- Location: FF_X31_Y6_N53
\temp3|dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[4]~4_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(4));

-- Location: LABCELL_X31_Y5_N18
\temp4|dout[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \temp4|dout[3]~0_combout\ = ( \temp3|dout\(4) & ( \reg_file|registers[7][4]~combout\ & ( (!\Equal12~0_combout\) # ((\lsm_hw|num\(2) & !\T[6]~input_o\)) ) ) ) # ( !\temp3|dout\(4) & ( \reg_file|registers[7][4]~combout\ & ( (!\Equal12~0_combout\ & 
-- (((\T[0]~input_o\)))) # (\Equal12~0_combout\ & (\lsm_hw|num\(2) & (!\T[6]~input_o\))) ) ) ) # ( \temp3|dout\(4) & ( !\reg_file|registers[7][4]~combout\ & ( (!\Equal12~0_combout\ & (((!\T[0]~input_o\)))) # (\Equal12~0_combout\ & (\lsm_hw|num\(2) & 
-- (!\T[6]~input_o\))) ) ) ) # ( !\temp3|dout\(4) & ( !\reg_file|registers[7][4]~combout\ & ( (\lsm_hw|num\(2) & (\Equal12~0_combout\ & !\T[6]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000110111000001000000010000110111001101110011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \lsm_hw|ALT_INV_num\(2),
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_T[6]~input_o\,
	datad => \ALT_INV_T[0]~input_o\,
	datae => \temp3|ALT_INV_dout\(4),
	dataf => \reg_file|ALT_INV_registers[7][4]~combout\,
	combout => \temp4|dout[3]~0_combout\);

-- Location: FF_X35_Y5_N13
\ram_memory|ram_block[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][0]~q\);

-- Location: FF_X35_Y6_N28
\ram_memory|ram_block[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][0]~q\);

-- Location: FF_X34_Y5_N8
\ram_memory|ram_block[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][0]~q\);

-- Location: FF_X34_Y5_N2
\ram_memory|ram_block[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][0]~q\);

-- Location: MLABCELL_X34_Y5_N0
\t4_din[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~2_combout\ = ( \ram_memory|ram_block[11][0]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[9][0]~q\) ) ) ) # ( !\ram_memory|ram_block[11][0]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[9][0]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[11][0]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[8][0]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[10][0]~q\))) ) ) ) # ( !\ram_memory|ram_block[11][0]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[8][0]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[10][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[9][0]~q\,
	datab => \ram_memory|ALT_INV_ram_block[8][0]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[10][0]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][0]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[0]~2_combout\);

-- Location: LABCELL_X35_Y9_N54
\ram_memory|ram_block[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[6][0]~feeder_combout\ = ( \temp3|dout\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(0),
	combout => \ram_memory|ram_block[6][0]~feeder_combout\);

-- Location: FF_X35_Y9_N56
\ram_memory|ram_block[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[6][0]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][0]~q\);

-- Location: FF_X36_Y9_N14
\ram_memory|ram_block[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][0]~q\);

-- Location: LABCELL_X35_Y9_N36
\ram_memory|ram_block[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][0]~feeder_combout\ = ( \temp3|dout\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(0),
	combout => \ram_memory|ram_block[7][0]~feeder_combout\);

-- Location: FF_X35_Y9_N38
\ram_memory|ram_block[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][0]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][0]~q\);

-- Location: FF_X35_Y9_N26
\ram_memory|ram_block[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][0]~q\);

-- Location: LABCELL_X35_Y9_N24
\t4_din[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~1_combout\ = ( \ram_memory|ram_block[5][0]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[7][0]~q\) ) ) ) # ( !\ram_memory|ram_block[5][0]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[7][0]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[5][0]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[4][0]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[6][0]~q\)) ) ) ) # ( !\ram_memory|ram_block[5][0]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[4][0]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[6][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[6][0]~q\,
	datab => \ram_memory|ALT_INV_ram_block[4][0]~q\,
	datac => \ram_memory|ALT_INV_ram_block[7][0]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[5][0]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[0]~1_combout\);

-- Location: FF_X30_Y6_N38
\ram_memory|ram_block[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][0]~q\);

-- Location: FF_X33_Y5_N25
\ram_memory|ram_block[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][0]~q\);

-- Location: FF_X34_Y9_N25
\ram_memory|ram_block[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][0]~q\);

-- Location: FF_X33_Y5_N56
\ram_memory|ram_block[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][0]~q\);

-- Location: LABCELL_X33_Y5_N54
\t4_din[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~3_combout\ = ( \ram_memory|ram_block[15][0]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][0]~q\) ) ) ) # ( !\ram_memory|ram_block[15][0]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][0]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][0]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][0]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[14][0]~q\))) ) ) ) # ( !\ram_memory|ram_block[15][0]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][0]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[14][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[12][0]~q\,
	datab => \ram_memory|ALT_INV_ram_block[14][0]~q\,
	datac => \ram_memory|ALT_INV_ram_block[13][0]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[15][0]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[0]~3_combout\);

-- Location: FF_X33_Y7_N31
\ram_memory|ram_block[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][0]~q\);

-- Location: FF_X36_Y7_N16
\ram_memory|ram_block[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][0]~q\);

-- Location: FF_X33_Y7_N14
\ram_memory|ram_block[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][0]~q\);

-- Location: FF_X37_Y7_N4
\ram_memory|ram_block[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][0]~q\);

-- Location: LABCELL_X33_Y7_N12
\t4_din[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~0_combout\ = ( \ram_memory|ram_block[1][0]~q\ & ( \ram_memory|ram_block[3][0]~q\ & ( ((!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][0]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][0]~q\)))) # (\ram_addr[0]~0_combout\) ) 
-- ) ) # ( !\ram_memory|ram_block[1][0]~q\ & ( \ram_memory|ram_block[3][0]~q\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][0]~q\ & ((!\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\) # 
-- (\ram_memory|ram_block[2][0]~q\)))) ) ) ) # ( \ram_memory|ram_block[1][0]~q\ & ( !\ram_memory|ram_block[3][0]~q\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\ram_memory|ram_block[0][0]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (((\ram_memory|ram_block[2][0]~q\ & !\ram_addr[0]~0_combout\)))) ) ) ) # ( !\ram_memory|ram_block[1][0]~q\ & ( !\ram_memory|ram_block[3][0]~q\ & ( (!\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][0]~q\)) # 
-- (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[0][0]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][0]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[1][0]~q\,
	dataf => \ram_memory|ALT_INV_ram_block[3][0]~q\,
	combout => \t4_din[0]~0_combout\);

-- Location: MLABCELL_X34_Y6_N0
\t4_din[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~4_combout\ = ( \t4_din[0]~3_combout\ & ( \t4_din[0]~0_combout\ & ( (!\ram_addr[3]~3_combout\ & (((!\ram_addr[2]~2_combout\) # (\t4_din[0]~1_combout\)))) # (\ram_addr[3]~3_combout\ & (((\ram_addr[2]~2_combout\)) # (\t4_din[0]~2_combout\))) ) ) ) 
-- # ( !\t4_din[0]~3_combout\ & ( \t4_din[0]~0_combout\ & ( (!\ram_addr[3]~3_combout\ & (((!\ram_addr[2]~2_combout\) # (\t4_din[0]~1_combout\)))) # (\ram_addr[3]~3_combout\ & (\t4_din[0]~2_combout\ & (!\ram_addr[2]~2_combout\))) ) ) ) # ( 
-- \t4_din[0]~3_combout\ & ( !\t4_din[0]~0_combout\ & ( (!\ram_addr[3]~3_combout\ & (((\ram_addr[2]~2_combout\ & \t4_din[0]~1_combout\)))) # (\ram_addr[3]~3_combout\ & (((\ram_addr[2]~2_combout\)) # (\t4_din[0]~2_combout\))) ) ) ) # ( !\t4_din[0]~3_combout\ 
-- & ( !\t4_din[0]~0_combout\ & ( (!\ram_addr[3]~3_combout\ & (((\ram_addr[2]~2_combout\ & \t4_din[0]~1_combout\)))) # (\ram_addr[3]~3_combout\ & (\t4_din[0]~2_combout\ & (!\ram_addr[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[0]~2_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_t4_din[0]~1_combout\,
	datae => \ALT_INV_t4_din[0]~3_combout\,
	dataf => \ALT_INV_t4_din[0]~0_combout\,
	combout => \t4_din[0]~4_combout\);

-- Location: MLABCELL_X34_Y6_N36
\reg_file|registers[1][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|registers[1][0]~combout\) # (\reg_file|Decoder0~6_combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (!\reg_file|Decoder0~6_combout\ & \reg_file|registers[1][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \reg_file|ALT_INV_registers[1][0]~combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[1][0]~combout\);

-- Location: MLABCELL_X34_Y6_N21
\reg_file|registers[3][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|registers[3][0]~combout\) # (\reg_file|Decoder0~4_combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (!\reg_file|Decoder0~4_combout\ & \reg_file|registers[3][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \reg_file|ALT_INV_registers[3][0]~combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[3][0]~combout\);

-- Location: MLABCELL_X34_Y6_N48
\reg_file|registers[2][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][0]~combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (\reg_file|registers[2][0]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[2][0]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[2][0]~combout\);

-- Location: MLABCELL_X34_Y6_N12
\t4_din[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~10_combout\ = ( \reg_file|registers[2][0]~combout\ & ( \reg_file|registers[0][0]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & (\reg_file|registers[1][0]~combout\)) # (\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[3][0]~combout\)))) ) ) ) # ( !\reg_file|registers[2][0]~combout\ & ( \reg_file|registers[0][0]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[1][0]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[3][0]~combout\))))) ) ) ) # ( \reg_file|registers[2][0]~combout\ & ( !\reg_file|registers[0][0]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((\rf_add2[1]~1_combout\)))) # 
-- (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & (\reg_file|registers[1][0]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[3][0]~combout\))))) ) ) ) # ( !\reg_file|registers[2][0]~combout\ & ( !\reg_file|registers[0][0]~combout\ & ( 
-- (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & (\reg_file|registers[1][0]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[3][0]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][0]~combout\,
	datab => \ALT_INV_rf_add2[0]~0_combout\,
	datac => \reg_file|ALT_INV_registers[3][0]~combout\,
	datad => \ALT_INV_rf_add2[1]~1_combout\,
	datae => \reg_file|ALT_INV_registers[2][0]~combout\,
	dataf => \reg_file|ALT_INV_registers[0][0]~combout\,
	combout => \t4_din[0]~10_combout\);

-- Location: FF_X28_Y9_N59
\ram_memory|ram_block[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][0]~q\);

-- Location: FF_X29_Y9_N46
\ram_memory|ram_block[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][0]~q\);

-- Location: FF_X28_Y9_N26
\ram_memory|ram_block[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][0]~q\);

-- Location: FF_X33_Y6_N44
\ram_memory|ram_block[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][0]~q\);

-- Location: LABCELL_X33_Y6_N42
\t4_din[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~7_combout\ = ( \ram_memory|ram_block[30][0]~q\ & ( \ram_addr[3]~3_combout\ & ( (\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[26][0]~q\) ) ) ) # ( !\ram_memory|ram_block[30][0]~q\ & ( \ram_addr[3]~3_combout\ & ( 
-- (\ram_memory|ram_block[26][0]~q\ & !\ram_addr[2]~2_combout\) ) ) ) # ( \ram_memory|ram_block[30][0]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[18][0]~q\))) # (\ram_addr[2]~2_combout\ & 
-- (\ram_memory|ram_block[22][0]~q\)) ) ) ) # ( !\ram_memory|ram_block[30][0]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[18][0]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[22][0]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[22][0]~q\,
	datab => \ram_memory|ALT_INV_ram_block[18][0]~q\,
	datac => \ram_memory|ALT_INV_ram_block[26][0]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[30][0]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[0]~7_combout\);

-- Location: FF_X29_Y5_N40
\ram_memory|ram_block[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][0]~q\);

-- Location: MLABCELL_X28_Y6_N54
\ram_memory|ram_block[27][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[27][0]~feeder_combout\ = ( \temp3|dout\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(0),
	combout => \ram_memory|ram_block[27][0]~feeder_combout\);

-- Location: FF_X28_Y6_N56
\ram_memory|ram_block[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[27][0]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][0]~q\);

-- Location: FF_X28_Y6_N11
\ram_memory|ram_block[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][0]~q\);

-- Location: FF_X28_Y6_N32
\ram_memory|ram_block[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][0]~q\);

-- Location: MLABCELL_X28_Y6_N30
\t4_din[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~8_combout\ = ( \ram_memory|ram_block[31][0]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[23][0]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[31][0]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & 
-- \ram_memory|ram_block[23][0]~q\) ) ) ) # ( \ram_memory|ram_block[31][0]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[19][0]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[27][0]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[31][0]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[19][0]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[27][0]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[3]~3_combout\,
	datab => \ram_memory|ALT_INV_ram_block[19][0]~q\,
	datac => \ram_memory|ALT_INV_ram_block[27][0]~q\,
	datad => \ram_memory|ALT_INV_ram_block[23][0]~q\,
	datae => \ram_memory|ALT_INV_ram_block[31][0]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[0]~8_combout\);

-- Location: FF_X28_Y8_N40
\ram_memory|ram_block[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][0]~q\);

-- Location: MLABCELL_X28_Y7_N51
\ram_memory|ram_block[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][0]~feeder_combout\ = ( \temp3|dout\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(0),
	combout => \ram_memory|ram_block[24][0]~feeder_combout\);

-- Location: FF_X28_Y7_N53
\ram_memory|ram_block[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][0]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][0]~q\);

-- Location: FF_X29_Y7_N34
\ram_memory|ram_block[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][0]~q\);

-- Location: FF_X29_Y7_N4
\ram_memory|ram_block[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][0]~q\);

-- Location: LABCELL_X29_Y6_N27
\t4_din[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~5_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[28][0]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[20][0]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[24][0]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][0]~q\,
	datab => \ram_memory|ALT_INV_ram_block[24][0]~q\,
	datac => \ram_memory|ALT_INV_ram_block[16][0]~q\,
	datad => \ram_memory|ALT_INV_ram_block[20][0]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[0]~5_combout\);

-- Location: LABCELL_X31_Y5_N24
\ram_memory|ram_block[25][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[25][0]~feeder_combout\ = ( \temp3|dout\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(0),
	combout => \ram_memory|ram_block[25][0]~feeder_combout\);

-- Location: FF_X31_Y5_N25
\ram_memory|ram_block[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[25][0]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][0]~q\);

-- Location: FF_X30_Y6_N35
\ram_memory|ram_block[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][0]~q\);

-- Location: FF_X30_Y5_N28
\ram_memory|ram_block[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][0]~q\);

-- Location: FF_X27_Y7_N4
\ram_memory|ram_block[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(0),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][0]~q\);

-- Location: LABCELL_X33_Y5_N48
\t4_din[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~6_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[29][0]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[25][0]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[21][0]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[25][0]~q\,
	datab => \ram_memory|ALT_INV_ram_block[29][0]~q\,
	datac => \ram_memory|ALT_INV_ram_block[17][0]~q\,
	datad => \ram_memory|ALT_INV_ram_block[21][0]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[0]~6_combout\);

-- Location: LABCELL_X33_Y6_N6
\t4_din[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~9_combout\ = ( \t4_din[0]~5_combout\ & ( \t4_din[0]~6_combout\ & ( (!\ram_addr[1]~1_combout\) # ((!\ram_addr[0]~0_combout\ & (\t4_din[0]~7_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[0]~8_combout\)))) ) ) ) # ( !\t4_din[0]~5_combout\ & ( 
-- \t4_din[0]~6_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[0]~7_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[0]~8_combout\))))) ) ) ) # ( 
-- \t4_din[0]~5_combout\ & ( !\t4_din[0]~6_combout\ & ( (!\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[0]~7_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[0]~8_combout\))))) ) 
-- ) ) # ( !\t4_din[0]~5_combout\ & ( !\t4_din[0]~6_combout\ & ( (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[0]~7_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[0]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_t4_din[0]~7_combout\,
	datac => \ALT_INV_t4_din[0]~8_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_t4_din[0]~5_combout\,
	dataf => \ALT_INV_t4_din[0]~6_combout\,
	combout => \t4_din[0]~9_combout\);

-- Location: MLABCELL_X34_Y6_N27
\reg_file|registers[5][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][0]~combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (\reg_file|registers[5][0]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][0]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[5][0]~combout\);

-- Location: MLABCELL_X34_Y6_N9
\reg_file|registers[6][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][0]~combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (\reg_file|registers[6][0]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[6][0]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[6][0]~combout\);

-- Location: MLABCELL_X34_Y6_N6
\reg_file|registers[4][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][0]~combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (\reg_file|registers[4][0]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[4][0]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[4][0]~combout\);

-- Location: MLABCELL_X34_Y6_N30
\t4_din[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~11_combout\ = ( \reg_file|registers[6][0]~combout\ & ( \reg_file|registers[4][0]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][0]~combout\)) # (\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[7][0]~combout\)))) ) ) ) # ( !\reg_file|registers[6][0]~combout\ & ( \reg_file|registers[4][0]~combout\ & ( (!\rf_add2[1]~1_combout\ & (((!\rf_add2[0]~0_combout\)) # (\reg_file|registers[5][0]~combout\))) # (\rf_add2[1]~1_combout\ & 
-- (((\rf_add2[0]~0_combout\ & \reg_file|registers[7][0]~combout\)))) ) ) ) # ( \reg_file|registers[6][0]~combout\ & ( !\reg_file|registers[4][0]~combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][0]~combout\ & (\rf_add2[0]~0_combout\))) # 
-- (\rf_add2[1]~1_combout\ & (((!\rf_add2[0]~0_combout\) # (\reg_file|registers[7][0]~combout\)))) ) ) ) # ( !\reg_file|registers[6][0]~combout\ & ( !\reg_file|registers[4][0]~combout\ & ( (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[5][0]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][0]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][0]~combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \ALT_INV_rf_add2[0]~0_combout\,
	datad => \reg_file|ALT_INV_registers[7][0]~combout\,
	datae => \reg_file|ALT_INV_registers[6][0]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][0]~combout\,
	combout => \t4_din[0]~11_combout\);

-- Location: MLABCELL_X34_Y6_N42
\t4_din[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[0]~12_combout\ = ( \t4_din[0]~9_combout\ & ( \t4_din[0]~11_combout\ & ( ((!\Equal12~0_combout\ & (\t4_din[0]~4_combout\)) # (\Equal12~0_combout\ & ((\t4_din[0]~10_combout\)))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( !\t4_din[0]~9_combout\ & ( 
-- \t4_din[0]~11_combout\ & ( (!\Equal12~0_combout\ & (!\temp4|dout[3]~0_combout\ & (\t4_din[0]~4_combout\))) # (\Equal12~0_combout\ & (((\t4_din[0]~10_combout\)) # (\temp4|dout[3]~0_combout\))) ) ) ) # ( \t4_din[0]~9_combout\ & ( !\t4_din[0]~11_combout\ & ( 
-- (!\Equal12~0_combout\ & (((\t4_din[0]~4_combout\)) # (\temp4|dout[3]~0_combout\))) # (\Equal12~0_combout\ & (!\temp4|dout[3]~0_combout\ & ((\t4_din[0]~10_combout\)))) ) ) ) # ( !\t4_din[0]~9_combout\ & ( !\t4_din[0]~11_combout\ & ( 
-- (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[0]~4_combout\)) # (\Equal12~0_combout\ & ((\t4_din[0]~10_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~0_combout\,
	datab => \temp4|ALT_INV_dout[3]~0_combout\,
	datac => \ALT_INV_t4_din[0]~4_combout\,
	datad => \ALT_INV_t4_din[0]~10_combout\,
	datae => \ALT_INV_t4_din[0]~9_combout\,
	dataf => \ALT_INV_t4_din[0]~11_combout\,
	combout => \t4_din[0]~12_combout\);

-- Location: FF_X34_Y6_N44
\temp4|dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[0]~12_combout\,
	asdata => \temp3|dout\(0),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(0));

-- Location: MLABCELL_X34_Y6_N24
\rf_din[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[0]~0_combout\ = ( \temp4|dout\(0) & ( (!\T[10]~input_o\ & ((\temp3|dout\(0)) # (\T[9]~input_o\))) ) ) # ( !\temp4|dout\(0) & ( (!\T[9]~input_o\ & (\temp3|dout\(0) & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[9]~input_o\,
	datab => \temp3|ALT_INV_dout\(0),
	datac => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(0),
	combout => \rf_din[0]~0_combout\);

-- Location: MLABCELL_X34_Y6_N51
\reg_file|registers[7][0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][0]~combout\ = ( \rf_din[0]~0_combout\ & ( (\reg_file|registers[7][0]~combout\) # (\reg_file|Decoder0~0_combout\) ) ) # ( !\rf_din[0]~0_combout\ & ( (!\reg_file|Decoder0~0_combout\ & \reg_file|registers[7][0]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~0_combout\,
	datad => \reg_file|ALT_INV_registers[7][0]~combout\,
	dataf => \ALT_INV_rf_din[0]~0_combout\,
	combout => \reg_file|registers[7][0]~combout\);

-- Location: LABCELL_X30_Y10_N12
\reg_file|registers[0][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][5]~combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (\reg_file|registers[0][5]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[0][5]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[0][5]~combout\);

-- Location: LABCELL_X30_Y10_N57
\t3_din[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[5]~5_combout\ = ( \reg_file|registers[0][5]~combout\ & ( (!\T[19]~input_o\) # (\alu_ent|dest_temp\(0)) ) ) # ( !\reg_file|registers[0][5]~combout\ & ( (\alu_ent|dest_temp\(0) & \T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \alu_ent|ALT_INV_dest_temp\(0),
	datac => \ALT_INV_T[19]~input_o\,
	dataf => \reg_file|ALT_INV_registers[0][5]~combout\,
	combout => \t3_din[5]~5_combout\);

-- Location: FF_X30_Y10_N59
\temp3|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[5]~5_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(5));

-- Location: MLABCELL_X28_Y9_N57
\ram_memory|ram_block[22][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[22][5]~feeder_combout\);

-- Location: FF_X28_Y9_N58
\ram_memory|ram_block[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][5]~q\);

-- Location: FF_X29_Y10_N52
\ram_memory|ram_block[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][5]~q\);

-- Location: FF_X29_Y10_N44
\ram_memory|ram_block[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][5]~q\);

-- Location: FF_X29_Y10_N41
\ram_memory|ram_block[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][5]~q\);

-- Location: LABCELL_X29_Y10_N42
\t4_din[5]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~72_combout\ = ( \ram_memory|ram_block[30][5]~q\ & ( \ram_memory|ram_block[18][5]~q\ & ( (!\ram_addr[3]~3_combout\ & (((!\ram_addr[2]~2_combout\)) # (\ram_memory|ram_block[22][5]~q\))) # (\ram_addr[3]~3_combout\ & (((\ram_addr[2]~2_combout\) # 
-- (\ram_memory|ram_block[26][5]~q\)))) ) ) ) # ( !\ram_memory|ram_block[30][5]~q\ & ( \ram_memory|ram_block[18][5]~q\ & ( (!\ram_addr[3]~3_combout\ & (((!\ram_addr[2]~2_combout\)) # (\ram_memory|ram_block[22][5]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (((\ram_memory|ram_block[26][5]~q\ & !\ram_addr[2]~2_combout\)))) ) ) ) # ( \ram_memory|ram_block[30][5]~q\ & ( !\ram_memory|ram_block[18][5]~q\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[22][5]~q\ & ((\ram_addr[2]~2_combout\)))) # 
-- (\ram_addr[3]~3_combout\ & (((\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[26][5]~q\)))) ) ) ) # ( !\ram_memory|ram_block[30][5]~q\ & ( !\ram_memory|ram_block[18][5]~q\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[22][5]~q\ & 
-- ((\ram_addr[2]~2_combout\)))) # (\ram_addr[3]~3_combout\ & (((\ram_memory|ram_block[26][5]~q\ & !\ram_addr[2]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[22][5]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[26][5]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[30][5]~q\,
	dataf => \ram_memory|ALT_INV_ram_block[18][5]~q\,
	combout => \t4_din[5]~72_combout\);

-- Location: FF_X30_Y5_N58
\ram_memory|ram_block[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][5]~q\);

-- Location: LABCELL_X27_Y7_N36
\ram_memory|ram_block[25][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[25][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[25][5]~feeder_combout\);

-- Location: FF_X27_Y7_N37
\ram_memory|ram_block[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[25][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][5]~q\);

-- Location: FF_X30_Y5_N20
\ram_memory|ram_block[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][5]~q\);

-- Location: FF_X29_Y7_N14
\ram_memory|ram_block[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][5]~q\);

-- Location: LABCELL_X29_Y7_N12
\t4_din[5]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~71_combout\ = ( \ram_memory|ram_block[21][5]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[25][5]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[29][5]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[21][5]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[25][5]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[29][5]~q\)) ) ) ) # ( \ram_memory|ram_block[21][5]~q\ & ( 
-- !\ram_addr[3]~3_combout\ & ( (\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[17][5]~q\) ) ) ) # ( !\ram_memory|ram_block[21][5]~q\ & ( !\ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[17][5]~q\ & !\ram_addr[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[29][5]~q\,
	datab => \ram_memory|ALT_INV_ram_block[25][5]~q\,
	datac => \ram_memory|ALT_INV_ram_block[17][5]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[21][5]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[5]~71_combout\);

-- Location: FF_X28_Y6_N58
\ram_memory|ram_block[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][5]~q\);

-- Location: FF_X29_Y5_N34
\ram_memory|ram_block[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][5]~q\);

-- Location: FF_X28_Y6_N41
\ram_memory|ram_block[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][5]~q\);

-- Location: FF_X28_Y10_N14
\ram_memory|ram_block[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][5]~q\);

-- Location: MLABCELL_X28_Y10_N12
\t4_din[5]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~73_combout\ = ( \ram_memory|ram_block[31][5]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[23][5]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[31][5]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & 
-- \ram_memory|ram_block[23][5]~q\) ) ) ) # ( \ram_memory|ram_block[31][5]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][5]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[27][5]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[31][5]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][5]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[27][5]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[3]~3_combout\,
	datab => \ram_memory|ALT_INV_ram_block[27][5]~q\,
	datac => \ram_memory|ALT_INV_ram_block[19][5]~q\,
	datad => \ram_memory|ALT_INV_ram_block[23][5]~q\,
	datae => \ram_memory|ALT_INV_ram_block[31][5]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[5]~73_combout\);

-- Location: FF_X29_Y7_N38
\ram_memory|ram_block[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][5]~q\);

-- Location: FF_X28_Y7_N10
\ram_memory|ram_block[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][5]~q\);

-- Location: MLABCELL_X28_Y8_N3
\ram_memory|ram_block[28][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[28][5]~feeder_combout\);

-- Location: FF_X28_Y8_N4
\ram_memory|ram_block[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][5]~q\);

-- Location: FF_X29_Y7_N26
\ram_memory|ram_block[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][5]~q\);

-- Location: LABCELL_X29_Y7_N39
\t4_din[5]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~70_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[28][5]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[24][5]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[20][5]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[20][5]~q\,
	datab => \ram_memory|ALT_INV_ram_block[24][5]~q\,
	datac => \ram_memory|ALT_INV_ram_block[28][5]~q\,
	datad => \ram_memory|ALT_INV_ram_block[16][5]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[5]~70_combout\);

-- Location: LABCELL_X30_Y10_N0
\t4_din[5]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~74_combout\ = ( \t4_din[5]~73_combout\ & ( \t4_din[5]~70_combout\ & ( (!\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\) # (\t4_din[5]~71_combout\)))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\t4_din[5]~72_combout\))) 
-- ) ) ) # ( !\t4_din[5]~73_combout\ & ( \t4_din[5]~70_combout\ & ( (!\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\) # (\t4_din[5]~71_combout\)))) # (\ram_addr[1]~1_combout\ & (\t4_din[5]~72_combout\ & ((!\ram_addr[0]~0_combout\)))) ) ) ) # ( 
-- \t4_din[5]~73_combout\ & ( !\t4_din[5]~70_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\t4_din[5]~71_combout\ & \ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\t4_din[5]~72_combout\))) ) ) ) # ( 
-- !\t4_din[5]~73_combout\ & ( !\t4_din[5]~70_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\t4_din[5]~71_combout\ & \ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & (\t4_din[5]~72_combout\ & ((!\ram_addr[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_t4_din[5]~72_combout\,
	datac => \ALT_INV_t4_din[5]~71_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_t4_din[5]~73_combout\,
	dataf => \ALT_INV_t4_din[5]~70_combout\,
	combout => \t4_din[5]~74_combout\);

-- Location: LABCELL_X35_Y6_N48
\ram_memory|ram_block[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[8][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[8][5]~feeder_combout\);

-- Location: FF_X35_Y6_N49
\ram_memory|ram_block[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[8][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][5]~q\);

-- Location: FF_X35_Y5_N37
\ram_memory|ram_block[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][5]~q\);

-- Location: MLABCELL_X34_Y5_N6
\ram_memory|ram_block[10][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[10][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[10][5]~feeder_combout\);

-- Location: FF_X34_Y5_N7
\ram_memory|ram_block[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[10][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][5]~q\);

-- Location: FF_X33_Y6_N35
\ram_memory|ram_block[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][5]~q\);

-- Location: LABCELL_X33_Y6_N33
\t4_din[5]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~67_combout\ = ( \ram_memory|ram_block[11][5]~q\ & ( \ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[10][5]~q\) # (\ram_addr[0]~0_combout\) ) ) ) # ( !\ram_memory|ram_block[11][5]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & 
-- \ram_memory|ram_block[10][5]~q\) ) ) ) # ( \ram_memory|ram_block[11][5]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[8][5]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[9][5]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[11][5]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[8][5]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[9][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[8][5]~q\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ram_memory|ALT_INV_ram_block[9][5]~q\,
	datad => \ram_memory|ALT_INV_ram_block[10][5]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][5]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[5]~67_combout\);

-- Location: LABCELL_X36_Y9_N51
\ram_memory|ram_block[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[4][5]~feeder_combout\);

-- Location: FF_X36_Y9_N52
\ram_memory|ram_block[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][5]~q\);

-- Location: LABCELL_X36_Y6_N33
\ram_memory|ram_block[6][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[6][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[6][5]~feeder_combout\);

-- Location: FF_X36_Y6_N35
\ram_memory|ram_block[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[6][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][5]~q\);

-- Location: LABCELL_X35_Y10_N42
\ram_memory|ram_block[7][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[7][5]~feeder_combout\);

-- Location: FF_X35_Y10_N43
\ram_memory|ram_block[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][5]~q\);

-- Location: FF_X35_Y10_N41
\ram_memory|ram_block[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][5]~q\);

-- Location: LABCELL_X35_Y10_N39
\t4_din[5]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~66_combout\ = ( \ram_memory|ram_block[5][5]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[7][5]~q\) ) ) ) # ( !\ram_memory|ram_block[5][5]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\ & 
-- \ram_memory|ram_block[7][5]~q\) ) ) ) # ( \ram_memory|ram_block[5][5]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][5]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[6][5]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[5][5]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][5]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[6][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[4][5]~q\,
	datab => \ram_memory|ALT_INV_ram_block[6][5]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[7][5]~q\,
	datae => \ram_memory|ALT_INV_ram_block[5][5]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[5]~66_combout\);

-- Location: LABCELL_X33_Y10_N9
\ram_memory|ram_block[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[12][5]~feeder_combout\ = ( \temp3|dout\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[12][5]~feeder_combout\);

-- Location: FF_X33_Y10_N10
\ram_memory|ram_block[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[12][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][5]~q\);

-- Location: FF_X34_Y9_N56
\ram_memory|ram_block[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][5]~q\);

-- Location: FF_X34_Y9_N52
\ram_memory|ram_block[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][5]~q\);

-- Location: FF_X33_Y10_N38
\ram_memory|ram_block[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][5]~q\);

-- Location: LABCELL_X33_Y10_N36
\t4_din[5]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~68_combout\ = ( \ram_memory|ram_block[15][5]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][5]~q\) ) ) ) # ( !\ram_memory|ram_block[15][5]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][5]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][5]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][5]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[14][5]~q\))) ) ) ) # ( !\ram_memory|ram_block[15][5]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][5]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[14][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[12][5]~q\,
	datab => \ram_memory|ALT_INV_ram_block[14][5]~q\,
	datac => \ram_memory|ALT_INV_ram_block[13][5]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[15][5]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[5]~68_combout\);

-- Location: FF_X33_Y7_N47
\ram_memory|ram_block[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][5]~q\);

-- Location: LABCELL_X37_Y7_N42
\ram_memory|ram_block[3][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][5]~feeder_combout\ = \temp3|dout\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[3][5]~feeder_combout\);

-- Location: FF_X37_Y7_N44
\ram_memory|ram_block[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][5]~q\);

-- Location: LABCELL_X33_Y7_N48
\ram_memory|ram_block[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[0][5]~feeder_combout\ = \temp3|dout\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(5),
	combout => \ram_memory|ram_block[0][5]~feeder_combout\);

-- Location: FF_X33_Y7_N49
\ram_memory|ram_block[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[0][5]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][5]~q\);

-- Location: FF_X36_Y7_N31
\ram_memory|ram_block[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(5),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][5]~q\);

-- Location: LABCELL_X36_Y7_N30
\t4_din[5]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~65_combout\ = ( \ram_memory|ram_block[2][5]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[1][5]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[3][5]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[2][5]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[1][5]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[3][5]~q\))) ) ) ) # ( \ram_memory|ram_block[2][5]~q\ & ( 
-- !\ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[0][5]~q\) ) ) ) # ( !\ram_memory|ram_block[2][5]~q\ & ( !\ram_addr[0]~0_combout\ & ( (\ram_memory|ram_block[0][5]~q\ & !\ram_addr[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[1][5]~q\,
	datab => \ram_memory|ALT_INV_ram_block[3][5]~q\,
	datac => \ram_memory|ALT_INV_ram_block[0][5]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[2][5]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[5]~65_combout\);

-- Location: LABCELL_X30_Y10_N30
\t4_din[5]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~69_combout\ = ( \t4_din[5]~68_combout\ & ( \t4_din[5]~65_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\) # ((\t4_din[5]~67_combout\)))) # (\ram_addr[2]~2_combout\ & (((\t4_din[5]~66_combout\)) # (\ram_addr[3]~3_combout\))) 
-- ) ) ) # ( !\t4_din[5]~68_combout\ & ( \t4_din[5]~65_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\) # ((\t4_din[5]~67_combout\)))) # (\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\ & ((\t4_din[5]~66_combout\)))) ) ) ) # ( 
-- \t4_din[5]~68_combout\ & ( !\t4_din[5]~65_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_addr[3]~3_combout\ & (\t4_din[5]~67_combout\))) # (\ram_addr[2]~2_combout\ & (((\t4_din[5]~66_combout\)) # (\ram_addr[3]~3_combout\))) ) ) ) # ( 
-- !\t4_din[5]~68_combout\ & ( !\t4_din[5]~65_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_addr[3]~3_combout\ & (\t4_din[5]~67_combout\))) # (\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\ & ((\t4_din[5]~66_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_t4_din[5]~67_combout\,
	datad => \ALT_INV_t4_din[5]~66_combout\,
	datae => \ALT_INV_t4_din[5]~68_combout\,
	dataf => \ALT_INV_t4_din[5]~65_combout\,
	combout => \t4_din[5]~69_combout\);

-- Location: LABCELL_X30_Y10_N15
\reg_file|registers[5][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][5]~combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (\reg_file|registers[5][5]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][5]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[5][5]~combout\);

-- Location: LABCELL_X30_Y10_N48
\reg_file|registers[6][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][5]~combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (\reg_file|registers[6][5]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[6][5]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[6][5]~combout\);

-- Location: LABCELL_X30_Y10_N24
\reg_file|registers[4][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][5]~combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (\reg_file|registers[4][5]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[4][5]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[4][5]~combout\);

-- Location: LABCELL_X30_Y10_N36
\t4_din[5]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~76_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[4][5]~combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][5]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][5]~combout\)) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[4][5]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][5]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][5]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[5][5]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][5]~combout\)) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][5]~combout\ & ( (\rf_add2[1]~1_combout\ & \reg_file|registers[6][5]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][5]~combout\,
	datab => \reg_file|ALT_INV_registers[5][5]~combout\,
	datac => \ALT_INV_rf_add2[1]~1_combout\,
	datad => \reg_file|ALT_INV_registers[6][5]~combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[4][5]~combout\,
	combout => \t4_din[5]~76_combout\);

-- Location: LABCELL_X30_Y10_N9
\reg_file|registers[1][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|registers[1][5]~combout\) # (\reg_file|Decoder0~6_combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (!\reg_file|Decoder0~6_combout\ & \reg_file|registers[1][5]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \reg_file|ALT_INV_registers[1][5]~combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[1][5]~combout\);

-- Location: LABCELL_X30_Y10_N51
\reg_file|registers[2][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][5]~combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (\reg_file|registers[2][5]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][5]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[2][5]~combout\);

-- Location: LABCELL_X30_Y10_N27
\reg_file|registers[3][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][5]~combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (\reg_file|registers[3][5]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][5]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[3][5]~combout\);

-- Location: LABCELL_X30_Y10_N42
\t4_din[5]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~75_combout\ = ( \reg_file|registers[3][5]~combout\ & ( \rf_add2[0]~0_combout\ & ( (\reg_file|registers[1][5]~combout\) # (\rf_add2[1]~1_combout\) ) ) ) # ( !\reg_file|registers[3][5]~combout\ & ( \rf_add2[0]~0_combout\ & ( 
-- (!\rf_add2[1]~1_combout\ & \reg_file|registers[1][5]~combout\) ) ) ) # ( \reg_file|registers[3][5]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[0][5]~combout\))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[2][5]~combout\)) ) ) ) # ( !\reg_file|registers[3][5]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[0][5]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[2][5]~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[1]~1_combout\,
	datab => \reg_file|ALT_INV_registers[1][5]~combout\,
	datac => \reg_file|ALT_INV_registers[2][5]~combout\,
	datad => \reg_file|ALT_INV_registers[0][5]~combout\,
	datae => \reg_file|ALT_INV_registers[3][5]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[5]~75_combout\);

-- Location: LABCELL_X30_Y10_N18
\t4_din[5]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[5]~77_combout\ = ( \t4_din[5]~76_combout\ & ( \t4_din[5]~75_combout\ & ( ((!\temp4|dout[3]~0_combout\ & ((\t4_din[5]~69_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[5]~74_combout\))) # (\Equal12~0_combout\) ) ) ) # ( !\t4_din[5]~76_combout\ 
-- & ( \t4_din[5]~75_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & ((\t4_din[5]~69_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[5]~74_combout\)))) # (\Equal12~0_combout\ & (((!\temp4|dout[3]~0_combout\)))) ) ) ) # ( 
-- \t4_din[5]~76_combout\ & ( !\t4_din[5]~75_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & ((\t4_din[5]~69_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[5]~74_combout\)))) # (\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\)))) 
-- ) ) ) # ( !\t4_din[5]~76_combout\ & ( !\t4_din[5]~75_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & ((\t4_din[5]~69_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[5]~74_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[5]~74_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \temp4|ALT_INV_dout[3]~0_combout\,
	datad => \ALT_INV_t4_din[5]~69_combout\,
	datae => \ALT_INV_t4_din[5]~76_combout\,
	dataf => \ALT_INV_t4_din[5]~75_combout\,
	combout => \t4_din[5]~77_combout\);

-- Location: FF_X30_Y10_N19
\temp4|dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[5]~77_combout\,
	asdata => \temp3|dout\(5),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(5));

-- Location: LABCELL_X30_Y10_N6
\rf_din[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[5]~5_combout\ = ( \temp4|dout\(5) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(5)))) ) ) # ( !\temp4|dout\(5) & ( (\temp3|dout\(5) & (!\T[9]~input_o\ & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(5),
	datab => \ALT_INV_T[9]~input_o\,
	datac => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(5),
	combout => \rf_din[5]~5_combout\);

-- Location: LABCELL_X30_Y10_N54
\reg_file|registers[7][5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][5]~combout\ = ( \rf_din[5]~5_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][5]~combout\) ) ) # ( !\rf_din[5]~5_combout\ & ( (\reg_file|registers[7][5]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[7][5]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[5]~5_combout\,
	combout => \reg_file|registers[7][5]~combout\);

-- Location: LABCELL_X36_Y8_N51
\reg_file|registers[0][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][6]~combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (\reg_file|registers[0][6]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][6]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[0][6]~combout\);

-- Location: LABCELL_X36_Y8_N42
\t3_din[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[6]~6_combout\ = ( \alu_ent|dest_temp\(0) & ( (\T[19]~input_o\) # (\reg_file|registers[0][6]~combout\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][6]~combout\ & !\T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][6]~combout\,
	datac => \ALT_INV_T[19]~input_o\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[6]~6_combout\);

-- Location: FF_X36_Y8_N44
\temp3|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[6]~6_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(6));

-- Location: LABCELL_X36_Y8_N21
\reg_file|registers[3][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|registers[3][6]~combout\) # (\reg_file|Decoder0~4_combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (!\reg_file|Decoder0~4_combout\ & \reg_file|registers[3][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \reg_file|ALT_INV_registers[3][6]~combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[3][6]~combout\);

-- Location: LABCELL_X36_Y8_N18
\reg_file|registers[2][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][6]~combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (\reg_file|registers[2][6]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[2][6]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[2][6]~combout\);

-- Location: LABCELL_X36_Y8_N39
\reg_file|registers[1][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][6]~combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (\reg_file|registers[1][6]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[1][6]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[1][6]~combout\);

-- Location: LABCELL_X36_Y8_N54
\t4_din[6]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~88_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[0][6]~combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][6]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][6]~combout\)) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[0][6]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[2][6]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[0][6]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[1][6]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][6]~combout\)) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[0][6]~combout\ & ( (\rf_add2[1]~1_combout\ & \reg_file|registers[2][6]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[1]~1_combout\,
	datab => \reg_file|ALT_INV_registers[3][6]~combout\,
	datac => \reg_file|ALT_INV_registers[2][6]~combout\,
	datad => \reg_file|ALT_INV_registers[1][6]~combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[0][6]~combout\,
	combout => \t4_din[6]~88_combout\);

-- Location: MLABCELL_X34_Y9_N57
\ram_memory|ram_block[14][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[14][6]~feeder_combout\);

-- Location: FF_X34_Y9_N58
\ram_memory|ram_block[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][6]~q\);

-- Location: MLABCELL_X34_Y9_N0
\ram_memory|ram_block[15][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[15][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[15][6]~feeder_combout\);

-- Location: FF_X34_Y9_N1
\ram_memory|ram_block[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[15][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][6]~q\);

-- Location: MLABCELL_X34_Y9_N45
\ram_memory|ram_block[13][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[13][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[13][6]~feeder_combout\);

-- Location: FF_X34_Y9_N46
\ram_memory|ram_block[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[13][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][6]~q\);

-- Location: FF_X30_Y6_N58
\ram_memory|ram_block[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][6]~q\);

-- Location: LABCELL_X37_Y8_N0
\t4_din[6]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~81_combout\ = ( \ram_memory|ram_block[12][6]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[13][6]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[15][6]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[12][6]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[13][6]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[15][6]~q\)) ) ) ) # ( \ram_memory|ram_block[12][6]~q\ & ( 
-- !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[14][6]~q\) ) ) ) # ( !\ram_memory|ram_block[12][6]~q\ & ( !\ram_addr[0]~0_combout\ & ( (\ram_memory|ram_block[14][6]~q\ & \ram_addr[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[14][6]~q\,
	datab => \ram_memory|ALT_INV_ram_block[15][6]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[13][6]~q\,
	datae => \ram_memory|ALT_INV_ram_block[12][6]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[6]~81_combout\);

-- Location: LABCELL_X36_Y6_N48
\ram_memory|ram_block[7][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][6]~feeder_combout\ = \temp3|dout\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[7][6]~feeder_combout\);

-- Location: FF_X36_Y6_N50
\ram_memory|ram_block[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][6]~q\);

-- Location: FF_X36_Y6_N17
\ram_memory|ram_block[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][6]~q\);

-- Location: FF_X36_Y9_N1
\ram_memory|ram_block[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][6]~q\);

-- Location: FF_X33_Y6_N49
\ram_memory|ram_block[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][6]~q\);

-- Location: LABCELL_X36_Y6_N9
\t4_din[6]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~79_combout\ = ( \ram_memory|ram_block[6][6]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[7][6]~q\) ) ) ) # ( !\ram_memory|ram_block[6][6]~q\ & ( \ram_addr[1]~1_combout\ & ( 
-- (\ram_memory|ram_block[7][6]~q\ & \ram_addr[0]~0_combout\) ) ) ) # ( \ram_memory|ram_block[6][6]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[4][6]~q\))) # (\ram_addr[0]~0_combout\ & 
-- (\ram_memory|ram_block[5][6]~q\)) ) ) ) # ( !\ram_memory|ram_block[6][6]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[4][6]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[5][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[7][6]~q\,
	datab => \ram_memory|ALT_INV_ram_block[5][6]~q\,
	datac => \ALT_INV_ram_addr[0]~0_combout\,
	datad => \ram_memory|ALT_INV_ram_block[4][6]~q\,
	datae => \ram_memory|ALT_INV_ram_block[6][6]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[6]~79_combout\);

-- Location: MLABCELL_X34_Y5_N21
\ram_memory|ram_block[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[10][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[10][6]~feeder_combout\);

-- Location: FF_X34_Y5_N23
\ram_memory|ram_block[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[10][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][6]~q\);

-- Location: FF_X35_Y5_N59
\ram_memory|ram_block[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][6]~q\);

-- Location: FF_X35_Y6_N14
\ram_memory|ram_block[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][6]~q\);

-- Location: FF_X35_Y5_N44
\ram_memory|ram_block[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][6]~q\);

-- Location: LABCELL_X35_Y5_N42
\t4_din[6]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~80_combout\ = ( \ram_memory|ram_block[11][6]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[9][6]~q\) ) ) ) # ( !\ram_memory|ram_block[11][6]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[9][6]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[11][6]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[8][6]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[10][6]~q\)) ) ) ) # ( !\ram_memory|ram_block[11][6]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[8][6]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[10][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[10][6]~q\,
	datab => \ram_memory|ALT_INV_ram_block[9][6]~q\,
	datac => \ram_memory|ALT_INV_ram_block[8][6]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[11][6]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[6]~80_combout\);

-- Location: LABCELL_X37_Y6_N21
\ram_memory|ram_block[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[0][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[0][6]~feeder_combout\);

-- Location: FF_X37_Y6_N22
\ram_memory|ram_block[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[0][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][6]~q\);

-- Location: FF_X36_Y7_N1
\ram_memory|ram_block[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][6]~q\);

-- Location: LABCELL_X37_Y7_N12
\ram_memory|ram_block[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[3][6]~feeder_combout\);

-- Location: FF_X37_Y7_N14
\ram_memory|ram_block[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][6]~q\);

-- Location: FF_X37_Y7_N8
\ram_memory|ram_block[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][6]~q\);

-- Location: LABCELL_X37_Y7_N6
\t4_din[6]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~78_combout\ = ( \ram_memory|ram_block[1][6]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][6]~q\) ) ) ) # ( !\ram_memory|ram_block[1][6]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\ & 
-- \ram_memory|ram_block[3][6]~q\) ) ) ) # ( \ram_memory|ram_block[1][6]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][6]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][6]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[1][6]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][6]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[0][6]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][6]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[3][6]~q\,
	datae => \ram_memory|ALT_INV_ram_block[1][6]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[6]~78_combout\);

-- Location: LABCELL_X36_Y8_N30
\t4_din[6]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~82_combout\ = ( \t4_din[6]~80_combout\ & ( \t4_din[6]~78_combout\ & ( (!\ram_addr[2]~2_combout\) # ((!\ram_addr[3]~3_combout\ & ((\t4_din[6]~79_combout\))) # (\ram_addr[3]~3_combout\ & (\t4_din[6]~81_combout\))) ) ) ) # ( 
-- !\t4_din[6]~80_combout\ & ( \t4_din[6]~78_combout\ & ( (!\ram_addr[3]~3_combout\ & (((!\ram_addr[2]~2_combout\) # (\t4_din[6]~79_combout\)))) # (\ram_addr[3]~3_combout\ & (\t4_din[6]~81_combout\ & ((\ram_addr[2]~2_combout\)))) ) ) ) # ( 
-- \t4_din[6]~80_combout\ & ( !\t4_din[6]~78_combout\ & ( (!\ram_addr[3]~3_combout\ & (((\t4_din[6]~79_combout\ & \ram_addr[2]~2_combout\)))) # (\ram_addr[3]~3_combout\ & (((!\ram_addr[2]~2_combout\)) # (\t4_din[6]~81_combout\))) ) ) ) # ( 
-- !\t4_din[6]~80_combout\ & ( !\t4_din[6]~78_combout\ & ( (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[6]~79_combout\))) # (\ram_addr[3]~3_combout\ & (\t4_din[6]~81_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[6]~81_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_t4_din[6]~79_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_t4_din[6]~80_combout\,
	dataf => \ALT_INV_t4_din[6]~78_combout\,
	combout => \t4_din[6]~82_combout\);

-- Location: FF_X28_Y7_N32
\ram_memory|ram_block[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][6]~q\);

-- Location: FF_X28_Y8_N34
\ram_memory|ram_block[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][6]~q\);

-- Location: FF_X29_Y7_N47
\ram_memory|ram_block[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][6]~q\);

-- Location: FF_X31_Y8_N38
\ram_memory|ram_block[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][6]~q\);

-- Location: LABCELL_X31_Y8_N36
\t4_din[6]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~83_combout\ = ( \ram_memory|ram_block[20][6]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[28][6]~q\) ) ) ) # ( !\ram_memory|ram_block[20][6]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\ & 
-- \ram_memory|ram_block[28][6]~q\) ) ) ) # ( \ram_memory|ram_block[20][6]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[16][6]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[24][6]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[20][6]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[16][6]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[24][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[24][6]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[28][6]~q\,
	datad => \ram_memory|ALT_INV_ram_block[16][6]~q\,
	datae => \ram_memory|ALT_INV_ram_block[20][6]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[6]~83_combout\);

-- Location: FF_X30_Y5_N40
\ram_memory|ram_block[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][6]~q\);

-- Location: FF_X27_Y7_N58
\ram_memory|ram_block[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][6]~q\);

-- Location: FF_X30_Y6_N43
\ram_memory|ram_block[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][6]~q\);

-- Location: FF_X31_Y8_N53
\ram_memory|ram_block[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][6]~q\);

-- Location: LABCELL_X36_Y7_N57
\t4_din[6]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~84_combout\ = ( \ram_memory|ram_block[25][6]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[29][6]~q\) ) ) ) # ( !\ram_memory|ram_block[25][6]~q\ & ( \ram_addr[3]~3_combout\ & ( 
-- (\ram_memory|ram_block[29][6]~q\ & \ram_addr[2]~2_combout\) ) ) ) # ( \ram_memory|ram_block[25][6]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[17][6]~q\)) # (\ram_addr[2]~2_combout\ & 
-- ((\ram_memory|ram_block[21][6]~q\))) ) ) ) # ( !\ram_memory|ram_block[25][6]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[17][6]~q\)) # (\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[21][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[17][6]~q\,
	datab => \ram_memory|ALT_INV_ram_block[21][6]~q\,
	datac => \ram_memory|ALT_INV_ram_block[29][6]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[25][6]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[6]~84_combout\);

-- Location: FF_X28_Y9_N55
\ram_memory|ram_block[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][6]~q\);

-- Location: FF_X29_Y9_N28
\ram_memory|ram_block[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][6]~q\);

-- Location: FF_X28_Y9_N49
\ram_memory|ram_block[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][6]~q\);

-- Location: FF_X30_Y6_N8
\ram_memory|ram_block[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][6]~q\);

-- Location: LABCELL_X30_Y6_N6
\t4_din[6]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~85_combout\ = ( \ram_memory|ram_block[30][6]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[22][6]~q\) ) ) ) # ( !\ram_memory|ram_block[30][6]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[22][6]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[30][6]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][6]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[26][6]~q\))) ) ) ) # ( !\ram_memory|ram_block[30][6]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][6]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[26][6]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[22][6]~q\,
	datab => \ram_memory|ALT_INV_ram_block[18][6]~q\,
	datac => \ram_memory|ALT_INV_ram_block[26][6]~q\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ram_memory|ALT_INV_ram_block[30][6]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[6]~85_combout\);

-- Location: LABCELL_X29_Y5_N39
\ram_memory|ram_block[19][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[19][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[19][6]~feeder_combout\);

-- Location: FF_X29_Y5_N41
\ram_memory|ram_block[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[19][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][6]~q\);

-- Location: FF_X28_Y6_N35
\ram_memory|ram_block[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][6]~q\);

-- Location: LABCELL_X27_Y6_N9
\ram_memory|ram_block[23][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][6]~feeder_combout\ = ( \temp3|dout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(6),
	combout => \ram_memory|ram_block[23][6]~feeder_combout\);

-- Location: FF_X27_Y6_N11
\ram_memory|ram_block[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][6]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][6]~q\);

-- Location: FF_X27_Y8_N58
\ram_memory|ram_block[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(6),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][6]~q\);

-- Location: LABCELL_X27_Y8_N57
\t4_din[6]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~86_combout\ = ( \ram_memory|ram_block[27][6]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][6]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][6]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[27][6]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][6]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][6]~q\)) ) ) ) # ( \ram_memory|ram_block[27][6]~q\ & ( 
-- !\ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[19][6]~q\) ) ) ) # ( !\ram_memory|ram_block[27][6]~q\ & ( !\ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[19][6]~q\ & !\ram_addr[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[19][6]~q\,
	datab => \ram_memory|ALT_INV_ram_block[31][6]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[23][6]~q\,
	datae => \ram_memory|ALT_INV_ram_block[27][6]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[6]~86_combout\);

-- Location: LABCELL_X36_Y8_N0
\t4_din[6]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~87_combout\ = ( \t4_din[6]~85_combout\ & ( \t4_din[6]~86_combout\ & ( ((!\ram_addr[0]~0_combout\ & (\t4_din[6]~83_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[6]~84_combout\)))) # (\ram_addr[1]~1_combout\) ) ) ) # ( !\t4_din[6]~85_combout\ 
-- & ( \t4_din[6]~86_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[6]~83_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[6]~84_combout\))))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)))) ) ) ) # ( 
-- \t4_din[6]~85_combout\ & ( !\t4_din[6]~86_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[6]~83_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[6]~84_combout\))))) # (\ram_addr[1]~1_combout\ & 
-- (((!\ram_addr[0]~0_combout\)))) ) ) ) # ( !\t4_din[6]~85_combout\ & ( !\t4_din[6]~86_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[6]~83_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[6]~84_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[6]~83_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_t4_din[6]~84_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_t4_din[6]~85_combout\,
	dataf => \ALT_INV_t4_din[6]~86_combout\,
	combout => \t4_din[6]~87_combout\);

-- Location: LABCELL_X36_Y8_N45
\reg_file|registers[5][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][6]~combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (\reg_file|registers[5][6]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][6]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[5][6]~combout\);

-- Location: LABCELL_X36_Y8_N36
\reg_file|registers[6][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|registers[6][6]~combout\) # (\reg_file|Decoder0~1_combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (!\reg_file|Decoder0~1_combout\ & \reg_file|registers[6][6]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_Decoder0~1_combout\,
	datad => \reg_file|ALT_INV_registers[6][6]~combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[6][6]~combout\);

-- Location: LABCELL_X36_Y8_N48
\reg_file|registers[4][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][6]~combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (\reg_file|registers[4][6]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[4][6]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[4][6]~combout\);

-- Location: LABCELL_X36_Y8_N24
\t4_din[6]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~89_combout\ = ( \reg_file|registers[6][6]~combout\ & ( \reg_file|registers[4][6]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][6]~combout\))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[7][6]~combout\))) ) ) ) # ( !\reg_file|registers[6][6]~combout\ & ( \reg_file|registers[4][6]~combout\ & ( (!\rf_add2[1]~1_combout\ & (((!\rf_add2[0]~0_combout\) # (\reg_file|registers[5][6]~combout\)))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[7][6]~combout\ & (\rf_add2[0]~0_combout\))) ) ) ) # ( \reg_file|registers[6][6]~combout\ & ( !\reg_file|registers[4][6]~combout\ & ( (!\rf_add2[1]~1_combout\ & (((\rf_add2[0]~0_combout\ & \reg_file|registers[5][6]~combout\)))) # 
-- (\rf_add2[1]~1_combout\ & (((!\rf_add2[0]~0_combout\)) # (\reg_file|registers[7][6]~combout\))) ) ) ) # ( !\reg_file|registers[6][6]~combout\ & ( !\reg_file|registers[4][6]~combout\ & ( (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[5][6]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][6]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[1]~1_combout\,
	datab => \reg_file|ALT_INV_registers[7][6]~combout\,
	datac => \ALT_INV_rf_add2[0]~0_combout\,
	datad => \reg_file|ALT_INV_registers[5][6]~combout\,
	datae => \reg_file|ALT_INV_registers[6][6]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][6]~combout\,
	combout => \t4_din[6]~89_combout\);

-- Location: LABCELL_X36_Y8_N12
\t4_din[6]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[6]~90_combout\ = ( \t4_din[6]~87_combout\ & ( \t4_din[6]~89_combout\ & ( ((!\Equal12~0_combout\ & ((\t4_din[6]~82_combout\))) # (\Equal12~0_combout\ & (\t4_din[6]~88_combout\))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( !\t4_din[6]~87_combout\ & ( 
-- \t4_din[6]~89_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & ((\t4_din[6]~82_combout\))) # (\Equal12~0_combout\ & (\t4_din[6]~88_combout\)))) # (\temp4|dout[3]~0_combout\ & (\Equal12~0_combout\)) ) ) ) # ( \t4_din[6]~87_combout\ & ( 
-- !\t4_din[6]~89_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & ((\t4_din[6]~82_combout\))) # (\Equal12~0_combout\ & (\t4_din[6]~88_combout\)))) # (\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\)) ) ) ) # ( !\t4_din[6]~87_combout\ & 
-- ( !\t4_din[6]~89_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & ((\t4_din[6]~82_combout\))) # (\Equal12~0_combout\ & (\t4_din[6]~88_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp4|ALT_INV_dout[3]~0_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[6]~88_combout\,
	datad => \ALT_INV_t4_din[6]~82_combout\,
	datae => \ALT_INV_t4_din[6]~87_combout\,
	dataf => \ALT_INV_t4_din[6]~89_combout\,
	combout => \t4_din[6]~90_combout\);

-- Location: FF_X36_Y8_N14
\temp4|dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[6]~90_combout\,
	asdata => \temp3|dout\(6),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(6));

-- Location: LABCELL_X36_Y8_N9
\rf_din[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[6]~6_combout\ = ( \temp4|dout\(6) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(6)))) ) ) # ( !\temp4|dout\(6) & ( (\temp3|dout\(6) & (!\T[9]~input_o\ & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(6),
	datac => \ALT_INV_T[9]~input_o\,
	datad => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(6),
	combout => \rf_din[6]~6_combout\);

-- Location: LABCELL_X36_Y8_N6
\reg_file|registers[7][6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][6]~combout\ = ( \rf_din[6]~6_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][6]~combout\) ) ) # ( !\rf_din[6]~6_combout\ & ( (\reg_file|registers[7][6]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[7][6]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[6]~6_combout\,
	combout => \reg_file|registers[7][6]~combout\);

-- Location: MLABCELL_X34_Y8_N3
\reg_file|registers[0][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][7]~combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (\reg_file|registers[0][7]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][7]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[0][7]~combout\);

-- Location: MLABCELL_X34_Y8_N39
\t3_din[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[7]~7_combout\ = ( \alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][7]~combout\) # (\T[19]~input_o\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (!\T[19]~input_o\ & \reg_file|registers[0][7]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_T[19]~input_o\,
	datad => \reg_file|ALT_INV_registers[0][7]~combout\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[7]~7_combout\);

-- Location: FF_X34_Y8_N41
\temp3|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[7]~7_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(7));

-- Location: FF_X35_Y7_N40
\ram_memory|ram_block[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][7]~q\);

-- Location: LABCELL_X36_Y7_N3
\ram_memory|ram_block[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[2][7]~feeder_combout\);

-- Location: FF_X36_Y7_N4
\ram_memory|ram_block[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][7]~q\);

-- Location: FF_X37_Y7_N31
\ram_memory|ram_block[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][7]~q\);

-- Location: FF_X35_Y7_N20
\ram_memory|ram_block[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][7]~q\);

-- Location: LABCELL_X35_Y7_N18
\t4_din[7]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~91_combout\ = ( \ram_memory|ram_block[0][7]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[1][7]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[3][7]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[0][7]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[1][7]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[3][7]~q\))) ) ) ) # ( \ram_memory|ram_block[0][7]~q\ & ( 
-- !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[2][7]~q\) ) ) ) # ( !\ram_memory|ram_block[0][7]~q\ & ( !\ram_addr[0]~0_combout\ & ( (\ram_memory|ram_block[2][7]~q\ & \ram_addr[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[1][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[3][7]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[0][7]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[7]~91_combout\);

-- Location: FF_X34_Y5_N5
\ram_memory|ram_block[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][7]~q\);

-- Location: FF_X34_Y5_N47
\ram_memory|ram_block[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][7]~q\);

-- Location: LABCELL_X35_Y5_N39
\ram_memory|ram_block[9][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[9][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[9][7]~feeder_combout\);

-- Location: FF_X35_Y5_N40
\ram_memory|ram_block[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[9][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][7]~q\);

-- Location: FF_X35_Y6_N58
\ram_memory|ram_block[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][7]~q\);

-- Location: MLABCELL_X34_Y5_N27
\t4_din[7]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~93_combout\ = ( \ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[11][7]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[9][7]~q\ ) ) ) # ( \ram_addr[1]~1_combout\ & ( 
-- !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[10][7]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[11][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[10][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[9][7]~q\,
	datad => \ram_memory|ALT_INV_ram_block[8][7]~q\,
	datae => \ALT_INV_ram_addr[1]~1_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[7]~93_combout\);

-- Location: LABCELL_X36_Y9_N24
\ram_memory|ram_block[7][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[7][7]~feeder_combout\);

-- Location: FF_X36_Y9_N25
\ram_memory|ram_block[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][7]~q\);

-- Location: LABCELL_X36_Y9_N42
\ram_memory|ram_block[4][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[4][7]~feeder_combout\);

-- Location: FF_X36_Y9_N43
\ram_memory|ram_block[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][7]~q\);

-- Location: FF_X33_Y6_N17
\ram_memory|ram_block[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][7]~q\);

-- Location: FF_X36_Y6_N2
\ram_memory|ram_block[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][7]~q\);

-- Location: LABCELL_X36_Y6_N0
\t4_din[7]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~92_combout\ = ( \ram_memory|ram_block[5][7]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[6][7]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[7][7]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[5][7]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[6][7]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[7][7]~q\)) ) ) ) # ( \ram_memory|ram_block[5][7]~q\ & ( 
-- !\ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[4][7]~q\) ) ) ) # ( !\ram_memory|ram_block[5][7]~q\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[4][7]~q\ & !\ram_addr[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[7][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[4][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[6][7]~q\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[5][7]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[7]~92_combout\);

-- Location: FF_X34_Y9_N37
\ram_memory|ram_block[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][7]~q\);

-- Location: FF_X33_Y10_N32
\ram_memory|ram_block[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][7]~q\);

-- Location: FF_X34_Y9_N13
\ram_memory|ram_block[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][7]~q\);

-- Location: FF_X33_Y10_N26
\ram_memory|ram_block[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][7]~q\);

-- Location: LABCELL_X33_Y10_N24
\t4_din[7]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~94_combout\ = ( \ram_memory|ram_block[15][7]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][7]~q\) ) ) ) # ( !\ram_memory|ram_block[15][7]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][7]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][7]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][7]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[14][7]~q\)) ) ) ) # ( !\ram_memory|ram_block[15][7]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][7]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[14][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[14][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[12][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[13][7]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[15][7]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[7]~94_combout\);

-- Location: MLABCELL_X34_Y8_N6
\t4_din[7]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~95_combout\ = ( \t4_din[7]~92_combout\ & ( \t4_din[7]~94_combout\ & ( ((!\ram_addr[3]~3_combout\ & (\t4_din[7]~91_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[7]~93_combout\)))) # (\ram_addr[2]~2_combout\) ) ) ) # ( !\t4_din[7]~92_combout\ 
-- & ( \t4_din[7]~94_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[7]~91_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[7]~93_combout\))))) # (\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\)))) ) ) ) # ( 
-- \t4_din[7]~92_combout\ & ( !\t4_din[7]~94_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[7]~91_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[7]~93_combout\))))) # (\ram_addr[2]~2_combout\ & 
-- (((!\ram_addr[3]~3_combout\)))) ) ) ) # ( !\t4_din[7]~92_combout\ & ( !\t4_din[7]~94_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[7]~91_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[7]~93_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[7]~91_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_t4_din[7]~93_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_t4_din[7]~92_combout\,
	dataf => \ALT_INV_t4_din[7]~94_combout\,
	combout => \t4_din[7]~95_combout\);

-- Location: MLABCELL_X34_Y8_N45
\reg_file|registers[1][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][7]~combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (\reg_file|registers[1][7]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[1][7]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[1][7]~combout\);

-- Location: MLABCELL_X34_Y8_N0
\reg_file|registers[2][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][7]~combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (\reg_file|registers[2][7]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[2][7]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[2][7]~combout\);

-- Location: MLABCELL_X34_Y8_N48
\reg_file|registers[3][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][7]~combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (\reg_file|registers[3][7]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][7]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[3][7]~combout\);

-- Location: MLABCELL_X34_Y8_N12
\t4_din[7]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~101_combout\ = ( \reg_file|registers[2][7]~combout\ & ( \reg_file|registers[3][7]~combout\ & ( ((!\rf_add2[0]~0_combout\ & (\reg_file|registers[0][7]~combout\)) # (\rf_add2[0]~0_combout\ & ((\reg_file|registers[1][7]~combout\)))) # 
-- (\rf_add2[1]~1_combout\) ) ) ) # ( !\reg_file|registers[2][7]~combout\ & ( \reg_file|registers[3][7]~combout\ & ( (!\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & (\reg_file|registers[0][7]~combout\))) # (\rf_add2[0]~0_combout\ & 
-- (((\reg_file|registers[1][7]~combout\)) # (\rf_add2[1]~1_combout\))) ) ) ) # ( \reg_file|registers[2][7]~combout\ & ( !\reg_file|registers[3][7]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((\reg_file|registers[0][7]~combout\)) # (\rf_add2[1]~1_combout\))) # 
-- (\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][7]~combout\)))) ) ) ) # ( !\reg_file|registers[2][7]~combout\ & ( !\reg_file|registers[3][7]~combout\ & ( (!\rf_add2[1]~1_combout\ & ((!\rf_add2[0]~0_combout\ & 
-- (\reg_file|registers[0][7]~combout\)) # (\rf_add2[0]~0_combout\ & ((\reg_file|registers[1][7]~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[0]~0_combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[0][7]~combout\,
	datad => \reg_file|ALT_INV_registers[1][7]~combout\,
	datae => \reg_file|ALT_INV_registers[2][7]~combout\,
	dataf => \reg_file|ALT_INV_registers[3][7]~combout\,
	combout => \t4_din[7]~101_combout\);

-- Location: FF_X29_Y5_N14
\ram_memory|ram_block[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][7]~q\);

-- Location: FF_X29_Y8_N14
\ram_memory|ram_block[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][7]~q\);

-- Location: FF_X27_Y6_N13
\ram_memory|ram_block[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][7]~q\);

-- Location: LABCELL_X29_Y6_N12
\ram_memory|ram_block[27][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[27][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[27][7]~feeder_combout\);

-- Location: FF_X29_Y6_N13
\ram_memory|ram_block[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[27][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][7]~q\);

-- Location: LABCELL_X29_Y8_N6
\t4_din[7]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~99_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[31][7]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[23][7]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[27][7]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[19][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[31][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[23][7]~q\,
	datad => \ram_memory|ALT_INV_ram_block[27][7]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[7]~99_combout\);

-- Location: FF_X29_Y8_N5
\ram_memory|ram_block[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][7]~q\);

-- Location: FF_X29_Y8_N56
\ram_memory|ram_block[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][7]~q\);

-- Location: LABCELL_X30_Y5_N24
\ram_memory|ram_block[17][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[17][7]~feeder_combout\);

-- Location: FF_X30_Y5_N25
\ram_memory|ram_block[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][7]~q\);

-- Location: FF_X30_Y6_N25
\ram_memory|ram_block[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][7]~q\);

-- Location: LABCELL_X29_Y8_N24
\t4_din[7]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~97_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[29][7]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[21][7]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[25][7]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[17][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[21][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[25][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[17][7]~q\,
	datad => \ram_memory|ALT_INV_ram_block[29][7]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[7]~97_combout\);

-- Location: LABCELL_X27_Y8_N48
\ram_memory|ram_block[28][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[28][7]~feeder_combout\);

-- Location: FF_X27_Y8_N49
\ram_memory|ram_block[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][7]~q\);

-- Location: LABCELL_X29_Y7_N42
\ram_memory|ram_block[16][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[16][7]~feeder_combout\ = ( \temp3|dout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[16][7]~feeder_combout\);

-- Location: FF_X29_Y7_N43
\ram_memory|ram_block[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[16][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][7]~q\);

-- Location: MLABCELL_X28_Y7_N30
\ram_memory|ram_block[24][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][7]~feeder_combout\ = \temp3|dout\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[24][7]~feeder_combout\);

-- Location: FF_X28_Y7_N31
\ram_memory|ram_block[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][7]~q\);

-- Location: FF_X28_Y7_N38
\ram_memory|ram_block[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][7]~q\);

-- Location: MLABCELL_X28_Y7_N36
\t4_din[7]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~96_combout\ = ( \ram_memory|ram_block[20][7]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][7]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][7]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[20][7]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][7]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][7]~q\)) ) ) ) # ( \ram_memory|ram_block[20][7]~q\ & ( 
-- !\ram_addr[3]~3_combout\ & ( (\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[16][7]~q\) ) ) ) # ( !\ram_memory|ram_block[20][7]~q\ & ( !\ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[16][7]~q\ & !\ram_addr[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[16][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[24][7]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[20][7]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[7]~96_combout\);

-- Location: MLABCELL_X28_Y9_N21
\ram_memory|ram_block[22][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][7]~feeder_combout\ = \temp3|dout\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \temp3|ALT_INV_dout\(7),
	combout => \ram_memory|ram_block[22][7]~feeder_combout\);

-- Location: FF_X28_Y9_N23
\ram_memory|ram_block[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][7]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][7]~q\);

-- Location: FF_X29_Y10_N32
\ram_memory|ram_block[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][7]~q\);

-- Location: FF_X29_Y10_N26
\ram_memory|ram_block[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][7]~q\);

-- Location: FF_X29_Y10_N16
\ram_memory|ram_block[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(7),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][7]~q\);

-- Location: LABCELL_X29_Y10_N48
\t4_din[7]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~98_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[30][7]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[22][7]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[26][7]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[18][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[22][7]~q\,
	datab => \ram_memory|ALT_INV_ram_block[26][7]~q\,
	datac => \ram_memory|ALT_INV_ram_block[30][7]~q\,
	datad => \ram_memory|ALT_INV_ram_block[18][7]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[7]~98_combout\);

-- Location: MLABCELL_X34_Y8_N54
\t4_din[7]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~100_combout\ = ( \t4_din[7]~96_combout\ & ( \t4_din[7]~98_combout\ & ( (!\ram_addr[0]~0_combout\) # ((!\ram_addr[1]~1_combout\ & ((\t4_din[7]~97_combout\))) # (\ram_addr[1]~1_combout\ & (\t4_din[7]~99_combout\))) ) ) ) # ( 
-- !\t4_din[7]~96_combout\ & ( \t4_din[7]~98_combout\ & ( (!\ram_addr[0]~0_combout\ & (((\ram_addr[1]~1_combout\)))) # (\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\ & ((\t4_din[7]~97_combout\))) # (\ram_addr[1]~1_combout\ & 
-- (\t4_din[7]~99_combout\)))) ) ) ) # ( \t4_din[7]~96_combout\ & ( !\t4_din[7]~98_combout\ & ( (!\ram_addr[0]~0_combout\ & (((!\ram_addr[1]~1_combout\)))) # (\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\ & ((\t4_din[7]~97_combout\))) # 
-- (\ram_addr[1]~1_combout\ & (\t4_din[7]~99_combout\)))) ) ) ) # ( !\t4_din[7]~96_combout\ & ( !\t4_din[7]~98_combout\ & ( (\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\ & ((\t4_din[7]~97_combout\))) # (\ram_addr[1]~1_combout\ & 
-- (\t4_din[7]~99_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[7]~99_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_t4_din[7]~97_combout\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_t4_din[7]~96_combout\,
	dataf => \ALT_INV_t4_din[7]~98_combout\,
	combout => \t4_din[7]~100_combout\);

-- Location: MLABCELL_X34_Y8_N51
\reg_file|registers[6][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][7]~combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (\reg_file|registers[6][7]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[6][7]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[6][7]~combout\);

-- Location: MLABCELL_X34_Y8_N36
\reg_file|registers[5][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][7]~combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (\reg_file|registers[5][7]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][7]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[5][7]~combout\);

-- Location: MLABCELL_X34_Y8_N42
\reg_file|registers[4][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][7]~combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (\reg_file|registers[4][7]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[4][7]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[4][7]~combout\);

-- Location: MLABCELL_X34_Y8_N18
\t4_din[7]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~102_combout\ = ( \reg_file|registers[7][7]~combout\ & ( \reg_file|registers[4][7]~combout\ & ( (!\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\) # ((\reg_file|registers[6][7]~combout\)))) # (\rf_add2[0]~0_combout\ & 
-- (((\reg_file|registers[5][7]~combout\)) # (\rf_add2[1]~1_combout\))) ) ) ) # ( !\reg_file|registers[7][7]~combout\ & ( \reg_file|registers[4][7]~combout\ & ( (!\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\) # ((\reg_file|registers[6][7]~combout\)))) 
-- # (\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][7]~combout\)))) ) ) ) # ( \reg_file|registers[7][7]~combout\ & ( !\reg_file|registers[4][7]~combout\ & ( (!\rf_add2[0]~0_combout\ & (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[6][7]~combout\))) # (\rf_add2[0]~0_combout\ & (((\reg_file|registers[5][7]~combout\)) # (\rf_add2[1]~1_combout\))) ) ) ) # ( !\reg_file|registers[7][7]~combout\ & ( !\reg_file|registers[4][7]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (\rf_add2[1]~1_combout\ & (\reg_file|registers[6][7]~combout\))) # (\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][7]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[0]~0_combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[6][7]~combout\,
	datad => \reg_file|ALT_INV_registers[5][7]~combout\,
	datae => \reg_file|ALT_INV_registers[7][7]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][7]~combout\,
	combout => \t4_din[7]~102_combout\);

-- Location: MLABCELL_X34_Y8_N30
\t4_din[7]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[7]~103_combout\ = ( \t4_din[7]~100_combout\ & ( \t4_din[7]~102_combout\ & ( ((!\Equal12~0_combout\ & (\t4_din[7]~95_combout\)) # (\Equal12~0_combout\ & ((\t4_din[7]~101_combout\)))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( !\t4_din[7]~100_combout\ 
-- & ( \t4_din[7]~102_combout\ & ( (!\Equal12~0_combout\ & (\t4_din[7]~95_combout\ & (!\temp4|dout[3]~0_combout\))) # (\Equal12~0_combout\ & (((\t4_din[7]~101_combout\) # (\temp4|dout[3]~0_combout\)))) ) ) ) # ( \t4_din[7]~100_combout\ & ( 
-- !\t4_din[7]~102_combout\ & ( (!\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\)) # (\t4_din[7]~95_combout\))) # (\Equal12~0_combout\ & (((!\temp4|dout[3]~0_combout\ & \t4_din[7]~101_combout\)))) ) ) ) # ( !\t4_din[7]~100_combout\ & ( 
-- !\t4_din[7]~102_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[7]~95_combout\)) # (\Equal12~0_combout\ & ((\t4_din[7]~101_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~0_combout\,
	datab => \ALT_INV_t4_din[7]~95_combout\,
	datac => \temp4|ALT_INV_dout[3]~0_combout\,
	datad => \ALT_INV_t4_din[7]~101_combout\,
	datae => \ALT_INV_t4_din[7]~100_combout\,
	dataf => \ALT_INV_t4_din[7]~102_combout\,
	combout => \t4_din[7]~103_combout\);

-- Location: FF_X34_Y8_N32
\temp4|dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[7]~103_combout\,
	asdata => \temp3|dout\(7),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(7));

-- Location: MLABCELL_X34_Y8_N24
\rf_din[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[7]~7_combout\ = ( \temp4|dout\(7) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(7)))) ) ) # ( !\temp4|dout\(7) & ( (!\T[10]~input_o\ & (\temp3|dout\(7) & !\T[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_T[10]~input_o\,
	datac => \temp3|ALT_INV_dout\(7),
	datad => \ALT_INV_T[9]~input_o\,
	dataf => \temp4|ALT_INV_dout\(7),
	combout => \rf_din[7]~7_combout\);

-- Location: MLABCELL_X34_Y8_N27
\reg_file|registers[7][7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][7]~combout\ = ( \rf_din[7]~7_combout\ & ( (\reg_file|registers[7][7]~combout\) # (\reg_file|Decoder0~0_combout\) ) ) # ( !\rf_din[7]~7_combout\ & ( (!\reg_file|Decoder0~0_combout\ & \reg_file|registers[7][7]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~0_combout\,
	datad => \reg_file|ALT_INV_registers[7][7]~combout\,
	dataf => \ALT_INV_rf_din[7]~7_combout\,
	combout => \reg_file|registers[7][7]~combout\);

-- Location: LABCELL_X31_Y9_N48
\reg_file|registers[0][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][8]~combout\ = ( \rf_din[8]~8_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][8]~combout\) ) ) # ( !\rf_din[8]~8_combout\ & ( (\reg_file|registers[0][8]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][8]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[8]~8_combout\,
	combout => \reg_file|registers[0][8]~combout\);

-- Location: LABCELL_X31_Y9_N9
\t3_din[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[8]~8_combout\ = ( \reg_file|registers[0][8]~combout\ & ( (!\T[19]~input_o\) # (\alu_ent|dest_temp\(0)) ) ) # ( !\reg_file|registers[0][8]~combout\ & ( (\T[19]~input_o\ & \alu_ent|dest_temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[19]~input_o\,
	datac => \alu_ent|ALT_INV_dest_temp\(0),
	dataf => \reg_file|ALT_INV_registers[0][8]~combout\,
	combout => \t3_din[8]~8_combout\);

-- Location: FF_X31_Y9_N11
\temp3|dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[8]~8_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(8));

-- Location: FF_X28_Y9_N10
\ram_memory|ram_block[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][8]~q\);

-- Location: FF_X29_Y9_N2
\ram_memory|ram_block[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][8]~q\);

-- Location: FF_X28_Y9_N41
\ram_memory|ram_block[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][8]~q\);

-- Location: FF_X29_Y9_N56
\ram_memory|ram_block[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][8]~q\);

-- Location: LABCELL_X29_Y9_N54
\t4_din[8]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~111_combout\ = ( \ram_memory|ram_block[30][8]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[22][8]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[30][8]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ 
-- & \ram_memory|ram_block[22][8]~q\) ) ) ) # ( \ram_memory|ram_block[30][8]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][8]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][8]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[30][8]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][8]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[26][8]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[18][8]~q\,
	datad => \ram_memory|ALT_INV_ram_block[22][8]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][8]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[8]~111_combout\);

-- Location: FF_X28_Y6_N29
\ram_memory|ram_block[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][8]~q\);

-- Location: FF_X29_Y5_N52
\ram_memory|ram_block[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][8]~q\);

-- Location: FF_X27_Y6_N34
\ram_memory|ram_block[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][8]~q\);

-- Location: FF_X28_Y6_N44
\ram_memory|ram_block[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][8]~q\);

-- Location: MLABCELL_X28_Y6_N42
\t4_din[8]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~112_combout\ = ( \ram_memory|ram_block[31][8]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[23][8]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[31][8]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ 
-- & \ram_memory|ram_block[23][8]~q\) ) ) ) # ( \ram_memory|ram_block[31][8]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][8]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[27][8]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[31][8]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][8]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[27][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[27][8]~q\,
	datab => \ram_memory|ALT_INV_ram_block[19][8]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[23][8]~q\,
	datae => \ram_memory|ALT_INV_ram_block[31][8]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[8]~112_combout\);

-- Location: FF_X29_Y7_N55
\ram_memory|ram_block[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][8]~q\);

-- Location: FF_X28_Y8_N17
\ram_memory|ram_block[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][8]~q\);

-- Location: MLABCELL_X28_Y7_N57
\ram_memory|ram_block[24][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[24][8]~feeder_combout\);

-- Location: FF_X28_Y7_N59
\ram_memory|ram_block[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][8]~q\);

-- Location: FF_X28_Y8_N58
\ram_memory|ram_block[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][8]~q\);

-- Location: MLABCELL_X28_Y8_N12
\t4_din[8]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~109_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[28][8]~q\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[20][8]~q\) ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[28][8]~q\ & ( (!\ram_addr[3]~3_combout\ 
-- & (\ram_memory|ram_block[16][8]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[24][8]~q\))) ) ) ) # ( \ram_addr[2]~2_combout\ & ( !\ram_memory|ram_block[28][8]~q\ & ( (\ram_memory|ram_block[20][8]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( 
-- !\ram_addr[2]~2_combout\ & ( !\ram_memory|ram_block[28][8]~q\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[16][8]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[24][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[16][8]~q\,
	datab => \ram_memory|ALT_INV_ram_block[20][8]~q\,
	datac => \ram_memory|ALT_INV_ram_block[24][8]~q\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ram_memory|ALT_INV_ram_block[28][8]~q\,
	combout => \t4_din[8]~109_combout\);

-- Location: FF_X31_Y5_N53
\ram_memory|ram_block[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][8]~q\);

-- Location: FF_X31_Y5_N59
\ram_memory|ram_block[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][8]~q\);

-- Location: FF_X31_Y5_N8
\ram_memory|ram_block[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][8]~q\);

-- Location: LABCELL_X30_Y5_N30
\ram_memory|ram_block[17][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][8]~feeder_combout\ = \temp3|dout\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[17][8]~feeder_combout\);

-- Location: FF_X30_Y5_N31
\ram_memory|ram_block[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][8]~q\);

-- Location: LABCELL_X31_Y5_N39
\t4_din[8]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~110_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[29][8]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[21][8]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[25][8]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[17][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[29][8]~q\,
	datab => \ram_memory|ALT_INV_ram_block[25][8]~q\,
	datac => \ram_memory|ALT_INV_ram_block[21][8]~q\,
	datad => \ram_memory|ALT_INV_ram_block[17][8]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[8]~110_combout\);

-- Location: LABCELL_X31_Y9_N36
\t4_din[8]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~113_combout\ = ( \t4_din[8]~109_combout\ & ( \t4_din[8]~110_combout\ & ( (!\ram_addr[1]~1_combout\) # ((!\ram_addr[0]~0_combout\ & (\t4_din[8]~111_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[8]~112_combout\)))) ) ) ) # ( 
-- !\t4_din[8]~109_combout\ & ( \t4_din[8]~110_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_addr[0]~0_combout\)) # (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[8]~111_combout\)) # (\ram_addr[0]~0_combout\ & 
-- ((\t4_din[8]~112_combout\))))) ) ) ) # ( \t4_din[8]~109_combout\ & ( !\t4_din[8]~110_combout\ & ( (!\ram_addr[1]~1_combout\ & (!\ram_addr[0]~0_combout\)) # (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[8]~111_combout\)) # 
-- (\ram_addr[0]~0_combout\ & ((\t4_din[8]~112_combout\))))) ) ) ) # ( !\t4_din[8]~109_combout\ & ( !\t4_din[8]~110_combout\ & ( (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[8]~111_combout\)) # (\ram_addr[0]~0_combout\ & 
-- ((\t4_din[8]~112_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_t4_din[8]~111_combout\,
	datad => \ALT_INV_t4_din[8]~112_combout\,
	datae => \ALT_INV_t4_din[8]~109_combout\,
	dataf => \ALT_INV_t4_din[8]~110_combout\,
	combout => \t4_din[8]~113_combout\);

-- Location: FF_X36_Y9_N35
\ram_memory|ram_block[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][8]~q\);

-- Location: FF_X33_Y6_N40
\ram_memory|ram_block[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][8]~q\);

-- Location: LABCELL_X37_Y8_N48
\ram_memory|ram_block[5][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[5][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[5][8]~feeder_combout\);

-- Location: FF_X37_Y8_N49
\ram_memory|ram_block[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[5][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][8]~q\);

-- Location: LABCELL_X36_Y6_N45
\ram_memory|ram_block[7][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][8]~feeder_combout\ = \temp3|dout\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[7][8]~feeder_combout\);

-- Location: FF_X36_Y6_N46
\ram_memory|ram_block[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][8]~q\);

-- Location: LABCELL_X35_Y9_N9
\t4_din[8]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~105_combout\ = ( \ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[7][8]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[6][8]~q\ ) ) ) # ( \ram_addr[0]~0_combout\ & ( 
-- !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[5][8]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[4][8]~q\,
	datab => \ram_memory|ALT_INV_ram_block[6][8]~q\,
	datac => \ram_memory|ALT_INV_ram_block[5][8]~q\,
	datad => \ram_memory|ALT_INV_ram_block[7][8]~q\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[8]~105_combout\);

-- Location: LABCELL_X36_Y7_N45
\ram_memory|ram_block[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[2][8]~feeder_combout\);

-- Location: FF_X36_Y7_N47
\ram_memory|ram_block[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][8]~q\);

-- Location: LABCELL_X37_Y7_N33
\ram_memory|ram_block[3][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[3][8]~feeder_combout\);

-- Location: FF_X37_Y7_N34
\ram_memory|ram_block[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][8]~q\);

-- Location: LABCELL_X37_Y6_N15
\ram_memory|ram_block[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[0][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[0][8]~feeder_combout\);

-- Location: FF_X37_Y6_N16
\ram_memory|ram_block[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[0][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][8]~q\);

-- Location: FF_X35_Y7_N38
\ram_memory|ram_block[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][8]~q\);

-- Location: LABCELL_X35_Y7_N36
\t4_din[8]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~104_combout\ = ( \ram_memory|ram_block[1][8]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][8]~q\) ) ) ) # ( !\ram_memory|ram_block[1][8]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[3][8]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[1][8]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][8]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[2][8]~q\)) ) ) ) # ( !\ram_memory|ram_block[1][8]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[0][8]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[2][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[2][8]~q\,
	datab => \ram_memory|ALT_INV_ram_block[3][8]~q\,
	datac => \ram_memory|ALT_INV_ram_block[0][8]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[1][8]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[8]~104_combout\);

-- Location: FF_X34_Y5_N50
\ram_memory|ram_block[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][8]~q\);

-- Location: LABCELL_X35_Y5_N21
\ram_memory|ram_block[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[9][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[9][8]~feeder_combout\);

-- Location: FF_X35_Y5_N23
\ram_memory|ram_block[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[9][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][8]~q\);

-- Location: FF_X35_Y6_N16
\ram_memory|ram_block[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][8]~q\);

-- Location: FF_X34_Y5_N32
\ram_memory|ram_block[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][8]~q\);

-- Location: MLABCELL_X34_Y5_N30
\t4_din[8]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~106_combout\ = ( \ram_memory|ram_block[11][8]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[9][8]~q\) ) ) ) # ( !\ram_memory|ram_block[11][8]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[9][8]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[11][8]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[8][8]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[10][8]~q\)) ) ) ) # ( !\ram_memory|ram_block[11][8]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[8][8]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[10][8]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[10][8]~q\,
	datab => \ram_memory|ALT_INV_ram_block[9][8]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[8][8]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][8]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[8]~106_combout\);

-- Location: LABCELL_X33_Y10_N21
\ram_memory|ram_block[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[12][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[12][8]~feeder_combout\);

-- Location: FF_X33_Y10_N22
\ram_memory|ram_block[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[12][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][8]~q\);

-- Location: MLABCELL_X34_Y9_N30
\ram_memory|ram_block[14][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][8]~feeder_combout\ = ( \temp3|dout\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[14][8]~feeder_combout\);

-- Location: FF_X34_Y9_N32
\ram_memory|ram_block[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][8]~q\);

-- Location: MLABCELL_X34_Y9_N24
\ram_memory|ram_block[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[13][8]~feeder_combout\ = \temp3|dout\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(8),
	combout => \ram_memory|ram_block[13][8]~feeder_combout\);

-- Location: FF_X34_Y9_N26
\ram_memory|ram_block[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[13][8]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][8]~q\);

-- Location: FF_X33_Y9_N26
\ram_memory|ram_block[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(8),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][8]~q\);

-- Location: LABCELL_X33_Y9_N24
\t4_din[8]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~107_combout\ = ( \ram_memory|ram_block[15][8]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_memory|ram_block[13][8]~q\) # (\ram_addr[1]~1_combout\) ) ) ) # ( !\ram_memory|ram_block[15][8]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ 
-- & \ram_memory|ram_block[13][8]~q\) ) ) ) # ( \ram_memory|ram_block[15][8]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][8]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[14][8]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[15][8]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][8]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[14][8]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ram_memory|ALT_INV_ram_block[12][8]~q\,
	datac => \ram_memory|ALT_INV_ram_block[14][8]~q\,
	datad => \ram_memory|ALT_INV_ram_block[13][8]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][8]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[8]~107_combout\);

-- Location: LABCELL_X31_Y9_N30
\t4_din[8]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~108_combout\ = ( \t4_din[8]~106_combout\ & ( \t4_din[8]~107_combout\ & ( ((!\ram_addr[2]~2_combout\ & ((\t4_din[8]~104_combout\))) # (\ram_addr[2]~2_combout\ & (\t4_din[8]~105_combout\))) # (\ram_addr[3]~3_combout\) ) ) ) # ( 
-- !\t4_din[8]~106_combout\ & ( \t4_din[8]~107_combout\ & ( (!\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\ & ((\t4_din[8]~104_combout\)))) # (\ram_addr[2]~2_combout\ & (((\t4_din[8]~105_combout\)) # (\ram_addr[3]~3_combout\))) ) ) ) # ( 
-- \t4_din[8]~106_combout\ & ( !\t4_din[8]~107_combout\ & ( (!\ram_addr[2]~2_combout\ & (((\t4_din[8]~104_combout\)) # (\ram_addr[3]~3_combout\))) # (\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\ & (\t4_din[8]~105_combout\))) ) ) ) # ( 
-- !\t4_din[8]~106_combout\ & ( !\t4_din[8]~107_combout\ & ( (!\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & ((\t4_din[8]~104_combout\))) # (\ram_addr[2]~2_combout\ & (\t4_din[8]~105_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_t4_din[8]~105_combout\,
	datad => \ALT_INV_t4_din[8]~104_combout\,
	datae => \ALT_INV_t4_din[8]~106_combout\,
	dataf => \ALT_INV_t4_din[8]~107_combout\,
	combout => \t4_din[8]~108_combout\);

-- Location: LABCELL_X31_Y9_N57
\reg_file|registers[6][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][8]~combout\ = ( \rf_din[8]~8_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][8]~combout\) ) ) # ( !\rf_din[8]~8_combout\ & ( (\reg_file|registers[6][8]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[6][8]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[8]~8_combout\,
	combout => \reg_file|registers[6][8]~combout\);

-- Location: LABCELL_X31_Y9_N6
\reg_file|registers[5][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][8]~combout\ = ( \rf_din[8]~8_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][8]~combout\) ) ) # ( !\rf_din[8]~8_combout\ & ( (\reg_file|registers[5][8]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[5][8]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[8]~8_combout\,
	combout => \reg_file|registers[5][8]~combout\);

-- Location: LABCELL_X31_Y9_N42
\reg_file|registers[4][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][8]~combout\ = ( \reg_file|Decoder0~3_combout\ & ( \rf_din[8]~8_combout\ ) ) # ( !\reg_file|Decoder0~3_combout\ & ( \reg_file|registers[4][8]~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_rf_din[8]~8_combout\,
	datad => \reg_file|ALT_INV_registers[4][8]~combout\,
	dataf => \reg_file|ALT_INV_Decoder0~3_combout\,
	combout => \reg_file|registers[4][8]~combout\);

-- Location: LABCELL_X31_Y9_N0
\t4_din[8]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~115_combout\ = ( \reg_file|registers[4][8]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][8]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][8]~combout\)) ) ) ) # ( 
-- !\reg_file|registers[4][8]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][8]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][8]~combout\)) ) ) ) # ( \reg_file|registers[4][8]~combout\ & ( 
-- !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][8]~combout\) ) ) ) # ( !\reg_file|registers[4][8]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (\reg_file|registers[6][8]~combout\ & \rf_add2[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][8]~combout\,
	datab => \reg_file|ALT_INV_registers[6][8]~combout\,
	datac => \ALT_INV_rf_add2[1]~1_combout\,
	datad => \reg_file|ALT_INV_registers[5][8]~combout\,
	datae => \reg_file|ALT_INV_registers[4][8]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[8]~115_combout\);

-- Location: LABCELL_X31_Y9_N51
\reg_file|registers[1][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][8]~combout\ = ( \rf_din[8]~8_combout\ & ( (\reg_file|registers[1][8]~combout\) # (\reg_file|Decoder0~6_combout\) ) ) # ( !\rf_din[8]~8_combout\ & ( (!\reg_file|Decoder0~6_combout\ & \reg_file|registers[1][8]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \reg_file|ALT_INV_registers[1][8]~combout\,
	dataf => \ALT_INV_rf_din[8]~8_combout\,
	combout => \reg_file|registers[1][8]~combout\);

-- Location: LABCELL_X31_Y9_N45
\reg_file|registers[3][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][8]~combout\ = ( \rf_din[8]~8_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][8]~combout\) ) ) # ( !\rf_din[8]~8_combout\ & ( (\reg_file|registers[3][8]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][8]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[8]~8_combout\,
	combout => \reg_file|registers[3][8]~combout\);

-- Location: LABCELL_X31_Y9_N54
\reg_file|registers[2][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][8]~combout\ = ( \rf_din[8]~8_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][8]~combout\) ) ) # ( !\rf_din[8]~8_combout\ & ( (\reg_file|registers[2][8]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[2][8]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[8]~8_combout\,
	combout => \reg_file|registers[2][8]~combout\);

-- Location: LABCELL_X31_Y9_N18
\t4_din[8]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~114_combout\ = ( \reg_file|registers[2][8]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[1][8]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[3][8]~combout\))) ) ) ) # ( 
-- !\reg_file|registers[2][8]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[1][8]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[3][8]~combout\))) ) ) ) # ( \reg_file|registers[2][8]~combout\ & ( 
-- !\rf_add2[0]~0_combout\ & ( (\reg_file|registers[0][8]~combout\) # (\rf_add2[1]~1_combout\) ) ) ) # ( !\reg_file|registers[2][8]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & \reg_file|registers[0][8]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][8]~combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[0][8]~combout\,
	datad => \reg_file|ALT_INV_registers[3][8]~combout\,
	datae => \reg_file|ALT_INV_registers[2][8]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[8]~114_combout\);

-- Location: LABCELL_X31_Y9_N12
\t4_din[8]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[8]~116_combout\ = ( \t4_din[8]~115_combout\ & ( \t4_din[8]~114_combout\ & ( ((!\temp4|dout[3]~0_combout\ & ((\t4_din[8]~108_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[8]~113_combout\))) # (\Equal12~0_combout\) ) ) ) # ( 
-- !\t4_din[8]~115_combout\ & ( \t4_din[8]~114_combout\ & ( (!\temp4|dout[3]~0_combout\ & (((\t4_din[8]~108_combout\)) # (\Equal12~0_combout\))) # (\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\ & (\t4_din[8]~113_combout\))) ) ) ) # ( 
-- \t4_din[8]~115_combout\ & ( !\t4_din[8]~114_combout\ & ( (!\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\ & ((\t4_din[8]~108_combout\)))) # (\temp4|dout[3]~0_combout\ & (((\t4_din[8]~113_combout\)) # (\Equal12~0_combout\))) ) ) ) # ( 
-- !\t4_din[8]~115_combout\ & ( !\t4_din[8]~114_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & ((\t4_din[8]~108_combout\))) # (\temp4|dout[3]~0_combout\ & (\t4_din[8]~113_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp4|ALT_INV_dout[3]~0_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[8]~113_combout\,
	datad => \ALT_INV_t4_din[8]~108_combout\,
	datae => \ALT_INV_t4_din[8]~115_combout\,
	dataf => \ALT_INV_t4_din[8]~114_combout\,
	combout => \t4_din[8]~116_combout\);

-- Location: FF_X31_Y9_N14
\temp4|dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[8]~116_combout\,
	asdata => \temp3|dout\(8),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(8));

-- Location: LABCELL_X31_Y9_N24
\rf_din[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[8]~8_combout\ = ( \temp4|dout\(8) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(8)))) ) ) # ( !\temp4|dout\(8) & ( (\temp3|dout\(8) & (!\T[9]~input_o\ & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(8),
	datac => \ALT_INV_T[9]~input_o\,
	datad => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(8),
	combout => \rf_din[8]~8_combout\);

-- Location: LABCELL_X31_Y9_N27
\reg_file|registers[7][8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][8]~combout\ = ( \rf_din[8]~8_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][8]~combout\) ) ) # ( !\rf_din[8]~8_combout\ & ( (\reg_file|registers[7][8]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][8]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[8]~8_combout\,
	combout => \reg_file|registers[7][8]~combout\);

-- Location: MLABCELL_X34_Y10_N18
\reg_file|registers[0][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][9]~combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (\reg_file|registers[0][9]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][9]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[0][9]~combout\);

-- Location: MLABCELL_X34_Y10_N57
\t3_din[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[9]~9_combout\ = ( \reg_file|registers[0][9]~combout\ & ( (!\T[19]~input_o\) # (\alu_ent|dest_temp\(0)) ) ) # ( !\reg_file|registers[0][9]~combout\ & ( (\alu_ent|dest_temp\(0) & \T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \alu_ent|ALT_INV_dest_temp\(0),
	datac => \ALT_INV_T[19]~input_o\,
	dataf => \reg_file|ALT_INV_registers[0][9]~combout\,
	combout => \t3_din[9]~9_combout\);

-- Location: FF_X34_Y10_N59
\temp3|dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[9]~9_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(9));

-- Location: FF_X33_Y7_N38
\ram_memory|ram_block[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][9]~q\);

-- Location: FF_X34_Y9_N35
\ram_memory|ram_block[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][9]~q\);

-- Location: FF_X33_Y10_N14
\ram_memory|ram_block[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][9]~q\);

-- Location: FF_X33_Y10_N56
\ram_memory|ram_block[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][9]~q\);

-- Location: LABCELL_X33_Y10_N54
\t4_din[9]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~120_combout\ = ( \ram_memory|ram_block[15][9]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][9]~q\) ) ) ) # ( !\ram_memory|ram_block[15][9]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][9]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][9]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][9]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[14][9]~q\)) ) ) ) # ( !\ram_memory|ram_block[15][9]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][9]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[14][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[13][9]~q\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ram_memory|ALT_INV_ram_block[14][9]~q\,
	datad => \ram_memory|ALT_INV_ram_block[12][9]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][9]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[9]~120_combout\);

-- Location: FF_X36_Y9_N38
\ram_memory|ram_block[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][9]~q\);

-- Location: LABCELL_X35_Y10_N9
\ram_memory|ram_block[7][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][9]~feeder_combout\ = ( \temp3|dout\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[7][9]~feeder_combout\);

-- Location: FF_X35_Y10_N11
\ram_memory|ram_block[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][9]~q\);

-- Location: FF_X36_Y6_N32
\ram_memory|ram_block[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][9]~q\);

-- Location: FF_X35_Y10_N50
\ram_memory|ram_block[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][9]~q\);

-- Location: LABCELL_X35_Y10_N48
\t4_din[9]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~118_combout\ = ( \ram_memory|ram_block[5][9]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[7][9]~q\) ) ) ) # ( !\ram_memory|ram_block[5][9]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[7][9]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[5][9]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][9]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[6][9]~q\))) ) ) ) # ( !\ram_memory|ram_block[5][9]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][9]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[6][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[4][9]~q\,
	datab => \ram_memory|ALT_INV_ram_block[7][9]~q\,
	datac => \ram_memory|ALT_INV_ram_block[6][9]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[5][9]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[9]~118_combout\);

-- Location: FF_X35_Y6_N26
\ram_memory|ram_block[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][9]~q\);

-- Location: MLABCELL_X34_Y5_N39
\ram_memory|ram_block[10][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[10][9]~feeder_combout\ = ( \temp3|dout\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[10][9]~feeder_combout\);

-- Location: FF_X34_Y5_N40
\ram_memory|ram_block[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[10][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][9]~q\);

-- Location: LABCELL_X35_Y5_N30
\ram_memory|ram_block[9][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[9][9]~feeder_combout\ = ( \temp3|dout\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[9][9]~feeder_combout\);

-- Location: FF_X35_Y5_N32
\ram_memory|ram_block[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[9][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][9]~q\);

-- Location: FF_X35_Y6_N38
\ram_memory|ram_block[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][9]~q\);

-- Location: LABCELL_X35_Y6_N39
\t4_din[9]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~119_combout\ = ( \ram_memory|ram_block[11][9]~q\ & ( \ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[10][9]~q\) ) ) ) # ( !\ram_memory|ram_block[11][9]~q\ & ( \ram_addr[1]~1_combout\ & ( 
-- (\ram_memory|ram_block[10][9]~q\ & !\ram_addr[0]~0_combout\) ) ) ) # ( \ram_memory|ram_block[11][9]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[8][9]~q\)) # (\ram_addr[0]~0_combout\ & 
-- ((\ram_memory|ram_block[9][9]~q\))) ) ) ) # ( !\ram_memory|ram_block[11][9]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[8][9]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[9][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[8][9]~q\,
	datab => \ram_memory|ALT_INV_ram_block[10][9]~q\,
	datac => \ram_memory|ALT_INV_ram_block[9][9]~q\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[11][9]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[9]~119_combout\);

-- Location: LABCELL_X37_Y7_N15
\ram_memory|ram_block[3][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][9]~feeder_combout\ = ( \temp3|dout\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[3][9]~feeder_combout\);

-- Location: FF_X37_Y7_N16
\ram_memory|ram_block[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][9]~q\);

-- Location: FF_X35_Y7_N44
\ram_memory|ram_block[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][9]~q\);

-- Location: FF_X36_Y7_N34
\ram_memory|ram_block[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][9]~q\);

-- Location: FF_X35_Y7_N26
\ram_memory|ram_block[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][9]~q\);

-- Location: LABCELL_X35_Y7_N24
\t4_din[9]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~117_combout\ = ( \ram_memory|ram_block[1][9]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][9]~q\) ) ) ) # ( !\ram_memory|ram_block[1][9]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[3][9]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[1][9]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][9]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[2][9]~q\))) ) ) ) # ( !\ram_memory|ram_block[1][9]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][9]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[3][9]~q\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ram_memory|ALT_INV_ram_block[0][9]~q\,
	datad => \ram_memory|ALT_INV_ram_block[2][9]~q\,
	datae => \ram_memory|ALT_INV_ram_block[1][9]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[9]~117_combout\);

-- Location: MLABCELL_X34_Y10_N0
\t4_din[9]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~121_combout\ = ( \t4_din[9]~119_combout\ & ( \t4_din[9]~117_combout\ & ( (!\ram_addr[2]~2_combout\) # ((!\ram_addr[3]~3_combout\ & ((\t4_din[9]~118_combout\))) # (\ram_addr[3]~3_combout\ & (\t4_din[9]~120_combout\))) ) ) ) # ( 
-- !\t4_din[9]~119_combout\ & ( \t4_din[9]~117_combout\ & ( (!\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[9]~118_combout\))) # (\ram_addr[3]~3_combout\ & 
-- (\t4_din[9]~120_combout\)))) ) ) ) # ( \t4_din[9]~119_combout\ & ( !\t4_din[9]~117_combout\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[9]~118_combout\))) # 
-- (\ram_addr[3]~3_combout\ & (\t4_din[9]~120_combout\)))) ) ) ) # ( !\t4_din[9]~119_combout\ & ( !\t4_din[9]~117_combout\ & ( (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[9]~118_combout\))) # (\ram_addr[3]~3_combout\ & 
-- (\t4_din[9]~120_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[9]~120_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ALT_INV_t4_din[9]~118_combout\,
	datae => \ALT_INV_t4_din[9]~119_combout\,
	dataf => \ALT_INV_t4_din[9]~117_combout\,
	combout => \t4_din[9]~121_combout\);

-- Location: MLABCELL_X34_Y10_N15
\reg_file|registers[1][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][9]~combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (\reg_file|registers[1][9]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[1][9]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[1][9]~combout\);

-- Location: MLABCELL_X34_Y10_N51
\reg_file|registers[2][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][9]~combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (\reg_file|registers[2][9]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[2][9]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[2][9]~combout\);

-- Location: MLABCELL_X34_Y10_N54
\reg_file|registers[3][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][9]~combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (\reg_file|registers[3][9]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][9]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[3][9]~combout\);

-- Location: MLABCELL_X34_Y10_N30
\t4_din[9]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~127_combout\ = ( \reg_file|registers[3][9]~combout\ & ( \reg_file|registers[0][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\) # (\reg_file|registers[2][9]~combout\)))) # (\rf_add2[0]~0_combout\ & 
-- (((\rf_add2[1]~1_combout\)) # (\reg_file|registers[1][9]~combout\))) ) ) ) # ( !\reg_file|registers[3][9]~combout\ & ( \reg_file|registers[0][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\) # (\reg_file|registers[2][9]~combout\)))) 
-- # (\rf_add2[0]~0_combout\ & (\reg_file|registers[1][9]~combout\ & ((!\rf_add2[1]~1_combout\)))) ) ) ) # ( \reg_file|registers[3][9]~combout\ & ( !\reg_file|registers[0][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((\reg_file|registers[2][9]~combout\ & 
-- \rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & (((\rf_add2[1]~1_combout\)) # (\reg_file|registers[1][9]~combout\))) ) ) ) # ( !\reg_file|registers[3][9]~combout\ & ( !\reg_file|registers[0][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (((\reg_file|registers[2][9]~combout\ & \rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & (\reg_file|registers[1][9]~combout\ & ((!\rf_add2[1]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[0]~0_combout\,
	datab => \reg_file|ALT_INV_registers[1][9]~combout\,
	datac => \reg_file|ALT_INV_registers[2][9]~combout\,
	datad => \ALT_INV_rf_add2[1]~1_combout\,
	datae => \reg_file|ALT_INV_registers[3][9]~combout\,
	dataf => \reg_file|ALT_INV_registers[0][9]~combout\,
	combout => \t4_din[9]~127_combout\);

-- Location: LABCELL_X30_Y5_N18
\ram_memory|ram_block[17][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][9]~feeder_combout\ = ( \temp3|dout\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[17][9]~feeder_combout\);

-- Location: FF_X30_Y5_N19
\ram_memory|ram_block[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][9]~q\);

-- Location: FF_X29_Y7_N17
\ram_memory|ram_block[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][9]~q\);

-- Location: FF_X30_Y6_N46
\ram_memory|ram_block[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][9]~q\);

-- Location: FF_X31_Y8_N31
\ram_memory|ram_block[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][9]~q\);

-- Location: LABCELL_X31_Y8_N30
\t4_din[9]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~123_combout\ = ( \ram_memory|ram_block[25][9]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[21][9]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[29][9]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[25][9]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[21][9]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[29][9]~q\))) ) ) ) # ( \ram_memory|ram_block[25][9]~q\ & ( 
-- !\ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[17][9]~q\) ) ) ) # ( !\ram_memory|ram_block[25][9]~q\ & ( !\ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[17][9]~q\ & !\ram_addr[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[17][9]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[21][9]~q\,
	datad => \ram_memory|ALT_INV_ram_block[29][9]~q\,
	datae => \ram_memory|ALT_INV_ram_block[25][9]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[9]~123_combout\);

-- Location: FF_X29_Y9_N37
\ram_memory|ram_block[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][9]~q\);

-- Location: FF_X28_Y9_N17
\ram_memory|ram_block[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][9]~q\);

-- Location: MLABCELL_X28_Y9_N0
\ram_memory|ram_block[22][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][9]~feeder_combout\ = ( \temp3|dout\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[22][9]~feeder_combout\);

-- Location: FF_X28_Y9_N2
\ram_memory|ram_block[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][9]~q\);

-- Location: FF_X29_Y10_N56
\ram_memory|ram_block[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][9]~q\);

-- Location: LABCELL_X29_Y10_N54
\t4_din[9]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~124_combout\ = ( \ram_memory|ram_block[30][9]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[22][9]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[30][9]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ 
-- & \ram_memory|ram_block[22][9]~q\) ) ) ) # ( \ram_memory|ram_block[30][9]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][9]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[26][9]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[30][9]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][9]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[26][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[18][9]~q\,
	datab => \ram_memory|ALT_INV_ram_block[26][9]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[22][9]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][9]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[9]~124_combout\);

-- Location: FF_X28_Y7_N2
\ram_memory|ram_block[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][9]~q\);

-- Location: FF_X28_Y8_N43
\ram_memory|ram_block[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][9]~q\);

-- Location: MLABCELL_X28_Y7_N33
\ram_memory|ram_block[24][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][9]~feeder_combout\ = \temp3|dout\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[24][9]~feeder_combout\);

-- Location: FF_X28_Y7_N35
\ram_memory|ram_block[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][9]~q\);

-- Location: FF_X28_Y7_N14
\ram_memory|ram_block[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][9]~q\);

-- Location: MLABCELL_X28_Y7_N12
\t4_din[9]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~122_combout\ = ( \ram_memory|ram_block[20][9]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][9]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][9]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[20][9]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][9]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][9]~q\)) ) ) ) # ( \ram_memory|ram_block[20][9]~q\ & ( 
-- !\ram_addr[3]~3_combout\ & ( (\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[16][9]~q\) ) ) ) # ( !\ram_memory|ram_block[20][9]~q\ & ( !\ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[16][9]~q\ & !\ram_addr[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[16][9]~q\,
	datab => \ram_memory|ALT_INV_ram_block[28][9]~q\,
	datac => \ram_memory|ALT_INV_ram_block[24][9]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[20][9]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[9]~122_combout\);

-- Location: FF_X28_Y6_N23
\ram_memory|ram_block[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][9]~q\);

-- Location: FF_X28_Y6_N8
\ram_memory|ram_block[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][9]~q\);

-- Location: LABCELL_X29_Y5_N6
\ram_memory|ram_block[19][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[19][9]~feeder_combout\ = ( \temp3|dout\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(9),
	combout => \ram_memory|ram_block[19][9]~feeder_combout\);

-- Location: FF_X29_Y5_N7
\ram_memory|ram_block[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[19][9]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][9]~q\);

-- Location: FF_X28_Y6_N2
\ram_memory|ram_block[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(9),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][9]~q\);

-- Location: MLABCELL_X28_Y6_N0
\t4_din[9]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~125_combout\ = ( \ram_memory|ram_block[31][9]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[23][9]~q\) ) ) ) # ( !\ram_memory|ram_block[31][9]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[23][9]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[31][9]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][9]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[27][9]~q\)) ) ) ) # ( !\ram_memory|ram_block[31][9]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][9]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[27][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[27][9]~q\,
	datab => \ram_memory|ALT_INV_ram_block[23][9]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[19][9]~q\,
	datae => \ram_memory|ALT_INV_ram_block[31][9]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[9]~125_combout\);

-- Location: MLABCELL_X34_Y10_N36
\t4_din[9]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~126_combout\ = ( \t4_din[9]~122_combout\ & ( \t4_din[9]~125_combout\ & ( (!\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\)) # (\t4_din[9]~123_combout\))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\) # 
-- (\t4_din[9]~124_combout\)))) ) ) ) # ( !\t4_din[9]~122_combout\ & ( \t4_din[9]~125_combout\ & ( (!\ram_addr[1]~1_combout\ & (\t4_din[9]~123_combout\ & ((\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\) # 
-- (\t4_din[9]~124_combout\)))) ) ) ) # ( \t4_din[9]~122_combout\ & ( !\t4_din[9]~125_combout\ & ( (!\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\)) # (\t4_din[9]~123_combout\))) # (\ram_addr[1]~1_combout\ & (((\t4_din[9]~124_combout\ & 
-- !\ram_addr[0]~0_combout\)))) ) ) ) # ( !\t4_din[9]~122_combout\ & ( !\t4_din[9]~125_combout\ & ( (!\ram_addr[1]~1_combout\ & (\t4_din[9]~123_combout\ & ((\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & (((\t4_din[9]~124_combout\ & 
-- !\ram_addr[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[9]~123_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_t4_din[9]~124_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_t4_din[9]~122_combout\,
	dataf => \ALT_INV_t4_din[9]~125_combout\,
	combout => \t4_din[9]~126_combout\);

-- Location: MLABCELL_X34_Y10_N48
\reg_file|registers[5][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][9]~combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (\reg_file|registers[5][9]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][9]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[5][9]~combout\);

-- Location: MLABCELL_X34_Y10_N12
\reg_file|registers[6][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][9]~combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (\reg_file|registers[6][9]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[6][9]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[6][9]~combout\);

-- Location: MLABCELL_X34_Y10_N9
\reg_file|registers[4][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][9]~combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (\reg_file|registers[4][9]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[4][9]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[4][9]~combout\);

-- Location: MLABCELL_X34_Y10_N42
\t4_din[9]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~128_combout\ = ( \reg_file|registers[7][9]~combout\ & ( \reg_file|registers[4][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\) # ((\reg_file|registers[6][9]~combout\)))) # (\rf_add2[0]~0_combout\ & 
-- (((\reg_file|registers[5][9]~combout\)) # (\rf_add2[1]~1_combout\))) ) ) ) # ( !\reg_file|registers[7][9]~combout\ & ( \reg_file|registers[4][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\) # ((\reg_file|registers[6][9]~combout\)))) 
-- # (\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][9]~combout\))) ) ) ) # ( \reg_file|registers[7][9]~combout\ & ( !\reg_file|registers[4][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & (\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[6][9]~combout\)))) # (\rf_add2[0]~0_combout\ & (((\reg_file|registers[5][9]~combout\)) # (\rf_add2[1]~1_combout\))) ) ) ) # ( !\reg_file|registers[7][9]~combout\ & ( !\reg_file|registers[4][9]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (\rf_add2[1]~1_combout\ & ((\reg_file|registers[6][9]~combout\)))) # (\rf_add2[0]~0_combout\ & (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][9]~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[0]~0_combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[5][9]~combout\,
	datad => \reg_file|ALT_INV_registers[6][9]~combout\,
	datae => \reg_file|ALT_INV_registers[7][9]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][9]~combout\,
	combout => \t4_din[9]~128_combout\);

-- Location: MLABCELL_X34_Y10_N24
\t4_din[9]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[9]~129_combout\ = ( \t4_din[9]~126_combout\ & ( \t4_din[9]~128_combout\ & ( ((!\Equal12~0_combout\ & (\t4_din[9]~121_combout\)) # (\Equal12~0_combout\ & ((\t4_din[9]~127_combout\)))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( !\t4_din[9]~126_combout\ 
-- & ( \t4_din[9]~128_combout\ & ( (!\Equal12~0_combout\ & (!\temp4|dout[3]~0_combout\ & (\t4_din[9]~121_combout\))) # (\Equal12~0_combout\ & (((\t4_din[9]~127_combout\)) # (\temp4|dout[3]~0_combout\))) ) ) ) # ( \t4_din[9]~126_combout\ & ( 
-- !\t4_din[9]~128_combout\ & ( (!\Equal12~0_combout\ & (((\t4_din[9]~121_combout\)) # (\temp4|dout[3]~0_combout\))) # (\Equal12~0_combout\ & (!\temp4|dout[3]~0_combout\ & ((\t4_din[9]~127_combout\)))) ) ) ) # ( !\t4_din[9]~126_combout\ & ( 
-- !\t4_din[9]~128_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[9]~121_combout\)) # (\Equal12~0_combout\ & ((\t4_din[9]~127_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~0_combout\,
	datab => \temp4|ALT_INV_dout[3]~0_combout\,
	datac => \ALT_INV_t4_din[9]~121_combout\,
	datad => \ALT_INV_t4_din[9]~127_combout\,
	datae => \ALT_INV_t4_din[9]~126_combout\,
	dataf => \ALT_INV_t4_din[9]~128_combout\,
	combout => \t4_din[9]~129_combout\);

-- Location: FF_X34_Y10_N26
\temp4|dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[9]~129_combout\,
	asdata => \temp3|dout\(9),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(9));

-- Location: MLABCELL_X34_Y10_N6
\rf_din[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[9]~9_combout\ = ( \temp4|dout\(9) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(9)))) ) ) # ( !\temp4|dout\(9) & ( (!\T[10]~input_o\ & (\temp3|dout\(9) & !\T[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[10]~input_o\,
	datab => \temp3|ALT_INV_dout\(9),
	datac => \ALT_INV_T[9]~input_o\,
	dataf => \temp4|ALT_INV_dout\(9),
	combout => \rf_din[9]~9_combout\);

-- Location: MLABCELL_X34_Y10_N21
\reg_file|registers[7][9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][9]~combout\ = ( \rf_din[9]~9_combout\ & ( (\reg_file|registers[7][9]~combout\) # (\reg_file|Decoder0~0_combout\) ) ) # ( !\rf_din[9]~9_combout\ & ( (!\reg_file|Decoder0~0_combout\ & \reg_file|registers[7][9]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~0_combout\,
	datad => \reg_file|ALT_INV_registers[7][9]~combout\,
	dataf => \ALT_INV_rf_din[9]~9_combout\,
	combout => \reg_file|registers[7][9]~combout\);

-- Location: LABCELL_X30_Y9_N24
\reg_file|registers[0][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][10]~combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (\reg_file|registers[0][10]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][10]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[0][10]~combout\);

-- Location: LABCELL_X30_Y9_N15
\t3_din[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[10]~10_combout\ = ( \reg_file|registers[0][10]~combout\ & ( (!\T[19]~input_o\) # (\alu_ent|dest_temp\(0)) ) ) # ( !\reg_file|registers[0][10]~combout\ & ( (\T[19]~input_o\ & \alu_ent|dest_temp\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[19]~input_o\,
	datac => \alu_ent|ALT_INV_dest_temp\(0),
	dataf => \reg_file|ALT_INV_registers[0][10]~combout\,
	combout => \t3_din[10]~10_combout\);

-- Location: FF_X30_Y9_N17
\temp3|dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[10]~10_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(10));

-- Location: FF_X34_Y9_N17
\ram_memory|ram_block[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][10]~q\);

-- Location: LABCELL_X33_Y9_N6
\ram_memory|ram_block[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[12][10]~feeder_combout\ = \temp3|dout\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[12][10]~feeder_combout\);

-- Location: FF_X33_Y9_N8
\ram_memory|ram_block[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[12][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][10]~q\);

-- Location: MLABCELL_X34_Y9_N39
\ram_memory|ram_block[14][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][10]~feeder_combout\ = \temp3|dout\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[14][10]~feeder_combout\);

-- Location: FF_X34_Y9_N40
\ram_memory|ram_block[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][10]~q\);

-- Location: FF_X33_Y9_N20
\ram_memory|ram_block[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][10]~q\);

-- Location: LABCELL_X33_Y9_N18
\t4_din[10]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~133_combout\ = ( \ram_memory|ram_block[15][10]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][10]~q\) ) ) ) # ( !\ram_memory|ram_block[15][10]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][10]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][10]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][10]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[14][10]~q\))) ) ) ) # ( !\ram_memory|ram_block[15][10]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][10]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[14][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[13][10]~q\,
	datab => \ram_memory|ALT_INV_ram_block[12][10]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[14][10]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][10]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[10]~133_combout\);

-- Location: FF_X36_Y9_N53
\ram_memory|ram_block[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][10]~q\);

-- Location: FF_X36_Y9_N19
\ram_memory|ram_block[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][10]~q\);

-- Location: FF_X35_Y9_N17
\ram_memory|ram_block[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][10]~q\);

-- Location: FF_X35_Y9_N44
\ram_memory|ram_block[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][10]~q\);

-- Location: LABCELL_X35_Y9_N42
\t4_din[10]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~131_combout\ = ( \ram_memory|ram_block[5][10]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[7][10]~q\) ) ) ) # ( !\ram_memory|ram_block[5][10]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\ 
-- & \ram_memory|ram_block[7][10]~q\) ) ) ) # ( \ram_memory|ram_block[5][10]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][10]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[6][10]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[5][10]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][10]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[6][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[4][10]~q\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ram_memory|ALT_INV_ram_block[7][10]~q\,
	datad => \ram_memory|ALT_INV_ram_block[6][10]~q\,
	datae => \ram_memory|ALT_INV_ram_block[5][10]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[10]~131_combout\);

-- Location: FF_X34_Y5_N11
\ram_memory|ram_block[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][10]~q\);

-- Location: FF_X34_Y5_N34
\ram_memory|ram_block[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][10]~q\);

-- Location: FF_X34_Y5_N26
\ram_memory|ram_block[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][10]~q\);

-- Location: FF_X35_Y6_N8
\ram_memory|ram_block[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][10]~q\);

-- Location: LABCELL_X33_Y5_N9
\t4_din[10]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~132_combout\ = ( \ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[11][10]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[9][10]~q\ ) ) ) # ( \ram_addr[1]~1_combout\ & ( 
-- !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[10][10]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[10][10]~q\,
	datab => \ram_memory|ALT_INV_ram_block[11][10]~q\,
	datac => \ram_memory|ALT_INV_ram_block[9][10]~q\,
	datad => \ram_memory|ALT_INV_ram_block[8][10]~q\,
	datae => \ALT_INV_ram_addr[1]~1_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[10]~132_combout\);

-- Location: LABCELL_X37_Y7_N30
\ram_memory|ram_block[3][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][10]~feeder_combout\ = ( \temp3|dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[3][10]~feeder_combout\);

-- Location: FF_X37_Y7_N32
\ram_memory|ram_block[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][10]~q\);

-- Location: FF_X33_Y7_N16
\ram_memory|ram_block[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][10]~q\);

-- Location: FF_X36_Y7_N56
\ram_memory|ram_block[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][10]~q\);

-- Location: FF_X36_Y7_N52
\ram_memory|ram_block[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][10]~q\);

-- Location: LABCELL_X36_Y7_N51
\t4_din[10]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~130_combout\ = ( \ram_memory|ram_block[0][10]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[1][10]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[3][10]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[0][10]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[1][10]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[3][10]~q\)) ) ) ) # ( \ram_memory|ram_block[0][10]~q\ & ( 
-- !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[2][10]~q\) ) ) ) # ( !\ram_memory|ram_block[0][10]~q\ & ( !\ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\ & \ram_memory|ram_block[2][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[3][10]~q\,
	datab => \ram_memory|ALT_INV_ram_block[1][10]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[2][10]~q\,
	datae => \ram_memory|ALT_INV_ram_block[0][10]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[10]~130_combout\);

-- Location: LABCELL_X30_Y9_N0
\t4_din[10]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~134_combout\ = ( \t4_din[10]~132_combout\ & ( \t4_din[10]~130_combout\ & ( (!\ram_addr[2]~2_combout\) # ((!\ram_addr[3]~3_combout\ & ((\t4_din[10]~131_combout\))) # (\ram_addr[3]~3_combout\ & (\t4_din[10]~133_combout\))) ) ) ) # ( 
-- !\t4_din[10]~132_combout\ & ( \t4_din[10]~130_combout\ & ( (!\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\)) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[10]~131_combout\))) # (\ram_addr[3]~3_combout\ & 
-- (\t4_din[10]~133_combout\)))) ) ) ) # ( \t4_din[10]~132_combout\ & ( !\t4_din[10]~130_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_addr[3]~3_combout\)) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[10]~131_combout\))) # 
-- (\ram_addr[3]~3_combout\ & (\t4_din[10]~133_combout\)))) ) ) ) # ( !\t4_din[10]~132_combout\ & ( !\t4_din[10]~130_combout\ & ( (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & ((\t4_din[10]~131_combout\))) # (\ram_addr[3]~3_combout\ & 
-- (\t4_din[10]~133_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_t4_din[10]~133_combout\,
	datad => \ALT_INV_t4_din[10]~131_combout\,
	datae => \ALT_INV_t4_din[10]~132_combout\,
	dataf => \ALT_INV_t4_din[10]~130_combout\,
	combout => \t4_din[10]~134_combout\);

-- Location: MLABCELL_X28_Y6_N36
\ram_memory|ram_block[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][10]~feeder_combout\ = ( \temp3|dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[23][10]~feeder_combout\);

-- Location: FF_X28_Y6_N38
\ram_memory|ram_block[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][10]~q\);

-- Location: FF_X29_Y5_N25
\ram_memory|ram_block[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][10]~q\);

-- Location: FF_X28_Y6_N26
\ram_memory|ram_block[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][10]~q\);

-- Location: FF_X29_Y9_N32
\ram_memory|ram_block[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][10]~q\);

-- Location: LABCELL_X29_Y9_N30
\t4_din[10]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~138_combout\ = ( \ram_memory|ram_block[31][10]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[23][10]~q\) ) ) ) # ( !\ram_memory|ram_block[31][10]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[23][10]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[31][10]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[19][10]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[27][10]~q\))) ) ) ) # ( !\ram_memory|ram_block[31][10]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[19][10]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[27][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[23][10]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[19][10]~q\,
	datad => \ram_memory|ALT_INV_ram_block[27][10]~q\,
	datae => \ram_memory|ALT_INV_ram_block[31][10]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[10]~138_combout\);

-- Location: MLABCELL_X28_Y9_N54
\ram_memory|ram_block[22][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][10]~feeder_combout\ = \temp3|dout\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[22][10]~feeder_combout\);

-- Location: FF_X28_Y9_N56
\ram_memory|ram_block[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][10]~q\);

-- Location: FF_X30_Y6_N13
\ram_memory|ram_block[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][10]~q\);

-- Location: MLABCELL_X28_Y9_N48
\ram_memory|ram_block[26][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[26][10]~feeder_combout\ = ( \temp3|dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[26][10]~feeder_combout\);

-- Location: FF_X28_Y9_N50
\ram_memory|ram_block[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[26][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][10]~q\);

-- Location: LABCELL_X29_Y9_N18
\ram_memory|ram_block[18][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[18][10]~feeder_combout\ = \temp3|dout\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[18][10]~feeder_combout\);

-- Location: FF_X29_Y9_N20
\ram_memory|ram_block[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[18][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][10]~q\);

-- Location: LABCELL_X29_Y9_N39
\t4_din[10]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~137_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[18][10]~q\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[22][10]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[30][10]~q\))) ) ) ) # ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[18][10]~q\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[26][10]~q\) ) ) ) # ( \ram_addr[2]~2_combout\ & ( !\ram_memory|ram_block[18][10]~q\ & ( (!\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[22][10]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[30][10]~q\))) ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_memory|ram_block[18][10]~q\ & ( (\ram_addr[3]~3_combout\ & \ram_memory|ram_block[26][10]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[22][10]~q\,
	datab => \ram_memory|ALT_INV_ram_block[30][10]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[26][10]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ram_memory|ALT_INV_ram_block[18][10]~q\,
	combout => \t4_din[10]~137_combout\);

-- Location: LABCELL_X30_Y5_N27
\ram_memory|ram_block[17][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][10]~feeder_combout\ = ( \temp3|dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[17][10]~feeder_combout\);

-- Location: FF_X30_Y5_N29
\ram_memory|ram_block[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][10]~q\);

-- Location: FF_X29_Y8_N10
\ram_memory|ram_block[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][10]~q\);

-- Location: FF_X30_Y5_N53
\ram_memory|ram_block[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][10]~q\);

-- Location: FF_X30_Y5_N44
\ram_memory|ram_block[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][10]~q\);

-- Location: LABCELL_X30_Y5_N42
\t4_din[10]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~136_combout\ = ( \ram_memory|ram_block[21][10]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[25][10]~q\)) # (\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[29][10]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[21][10]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[25][10]~q\)) # (\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[29][10]~q\))) ) ) ) # ( \ram_memory|ram_block[21][10]~q\ & ( 
-- !\ram_addr[3]~3_combout\ & ( (\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[17][10]~q\) ) ) ) # ( !\ram_memory|ram_block[21][10]~q\ & ( !\ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[17][10]~q\ & !\ram_addr[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[17][10]~q\,
	datab => \ram_memory|ALT_INV_ram_block[25][10]~q\,
	datac => \ram_memory|ALT_INV_ram_block[29][10]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[21][10]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[10]~136_combout\);

-- Location: FF_X29_Y7_N20
\ram_memory|ram_block[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(10),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][10]~q\);

-- Location: MLABCELL_X28_Y5_N21
\ram_memory|ram_block[16][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[16][10]~feeder_combout\ = ( \temp3|dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[16][10]~feeder_combout\);

-- Location: FF_X28_Y5_N22
\ram_memory|ram_block[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[16][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][10]~q\);

-- Location: MLABCELL_X28_Y8_N57
\ram_memory|ram_block[28][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][10]~feeder_combout\ = ( \temp3|dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[28][10]~feeder_combout\);

-- Location: FF_X28_Y8_N59
\ram_memory|ram_block[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][10]~q\);

-- Location: MLABCELL_X28_Y7_N54
\ram_memory|ram_block[24][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][10]~feeder_combout\ = ( \temp3|dout\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(10),
	combout => \ram_memory|ram_block[24][10]~feeder_combout\);

-- Location: FF_X28_Y7_N55
\ram_memory|ram_block[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][10]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][10]~q\);

-- Location: LABCELL_X29_Y7_N21
\t4_din[10]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~135_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[28][10]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[24][10]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[20][10]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[16][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[20][10]~q\,
	datab => \ram_memory|ALT_INV_ram_block[16][10]~q\,
	datac => \ram_memory|ALT_INV_ram_block[28][10]~q\,
	datad => \ram_memory|ALT_INV_ram_block[24][10]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[10]~135_combout\);

-- Location: LABCELL_X30_Y9_N54
\t4_din[10]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~139_combout\ = ( \t4_din[10]~136_combout\ & ( \t4_din[10]~135_combout\ & ( (!\ram_addr[1]~1_combout\) # ((!\ram_addr[0]~0_combout\ & ((\t4_din[10]~137_combout\))) # (\ram_addr[0]~0_combout\ & (\t4_din[10]~138_combout\))) ) ) ) # ( 
-- !\t4_din[10]~136_combout\ & ( \t4_din[10]~135_combout\ & ( (!\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & ((\t4_din[10]~137_combout\))) # (\ram_addr[0]~0_combout\ & 
-- (\t4_din[10]~138_combout\)))) ) ) ) # ( \t4_din[10]~136_combout\ & ( !\t4_din[10]~135_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & ((\t4_din[10]~137_combout\))) # 
-- (\ram_addr[0]~0_combout\ & (\t4_din[10]~138_combout\)))) ) ) ) # ( !\t4_din[10]~136_combout\ & ( !\t4_din[10]~135_combout\ & ( (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & ((\t4_din[10]~137_combout\))) # (\ram_addr[0]~0_combout\ & 
-- (\t4_din[10]~138_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[10]~138_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_t4_din[10]~137_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_t4_din[10]~136_combout\,
	dataf => \ALT_INV_t4_din[10]~135_combout\,
	combout => \t4_din[10]~139_combout\);

-- Location: LABCELL_X30_Y9_N36
\reg_file|registers[5][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][10]~combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (\reg_file|registers[5][10]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][10]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[5][10]~combout\);

-- Location: LABCELL_X30_Y9_N18
\reg_file|registers[6][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|registers[6][10]~combout\) # (\reg_file|Decoder0~1_combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (!\reg_file|Decoder0~1_combout\ & \reg_file|registers[6][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_Decoder0~1_combout\,
	datac => \reg_file|ALT_INV_registers[6][10]~combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[6][10]~combout\);

-- Location: LABCELL_X30_Y9_N39
\reg_file|registers[4][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][10]~combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (\reg_file|registers[4][10]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[4][10]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[4][10]~combout\);

-- Location: LABCELL_X30_Y9_N48
\t4_din[10]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~141_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[4][10]~combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[5][10]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][10]~combout\))) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[4][10]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][10]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][10]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[5][10]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[7][10]~combout\))) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][10]~combout\ & ( (\rf_add2[1]~1_combout\ & \reg_file|registers[6][10]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][10]~combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[6][10]~combout\,
	datad => \reg_file|ALT_INV_registers[7][10]~combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[4][10]~combout\,
	combout => \t4_din[10]~141_combout\);

-- Location: LABCELL_X30_Y9_N27
\reg_file|registers[3][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|registers[3][10]~combout\) # (\reg_file|Decoder0~4_combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (!\reg_file|Decoder0~4_combout\ & \reg_file|registers[3][10]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~4_combout\,
	datad => \reg_file|ALT_INV_registers[3][10]~combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[3][10]~combout\);

-- Location: LABCELL_X30_Y9_N12
\reg_file|registers[2][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][10]~combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (\reg_file|registers[2][10]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[2][10]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[2][10]~combout\);

-- Location: LABCELL_X30_Y9_N21
\reg_file|registers[1][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][10]~combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (\reg_file|registers[1][10]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][10]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[1][10]~combout\);

-- Location: LABCELL_X30_Y9_N30
\t4_din[10]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~140_combout\ = ( \reg_file|registers[1][10]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[3][10]~combout\) ) ) ) # ( !\reg_file|registers[1][10]~combout\ & ( \rf_add2[0]~0_combout\ & ( 
-- (\reg_file|registers[3][10]~combout\ & \rf_add2[1]~1_combout\) ) ) ) # ( \reg_file|registers[1][10]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[0][10]~combout\)) # (\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[2][10]~combout\))) ) ) ) # ( !\reg_file|registers[1][10]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[0][10]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[2][10]~combout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][10]~combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[0][10]~combout\,
	datad => \reg_file|ALT_INV_registers[2][10]~combout\,
	datae => \reg_file|ALT_INV_registers[1][10]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[10]~140_combout\);

-- Location: LABCELL_X30_Y9_N42
\t4_din[10]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[10]~142_combout\ = ( \t4_din[10]~141_combout\ & ( \t4_din[10]~140_combout\ & ( ((!\temp4|dout[3]~0_combout\ & (\t4_din[10]~134_combout\)) # (\temp4|dout[3]~0_combout\ & ((\t4_din[10]~139_combout\)))) # (\Equal12~0_combout\) ) ) ) # ( 
-- !\t4_din[10]~141_combout\ & ( \t4_din[10]~140_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & (\t4_din[10]~134_combout\)) # (\temp4|dout[3]~0_combout\ & ((\t4_din[10]~139_combout\))))) # (\Equal12~0_combout\ & 
-- (((!\temp4|dout[3]~0_combout\)))) ) ) ) # ( \t4_din[10]~141_combout\ & ( !\t4_din[10]~140_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & (\t4_din[10]~134_combout\)) # (\temp4|dout[3]~0_combout\ & ((\t4_din[10]~139_combout\))))) # 
-- (\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\)))) ) ) ) # ( !\t4_din[10]~141_combout\ & ( !\t4_din[10]~140_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & (\t4_din[10]~134_combout\)) # (\temp4|dout[3]~0_combout\ & 
-- ((\t4_din[10]~139_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[10]~134_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[10]~139_combout\,
	datad => \temp4|ALT_INV_dout[3]~0_combout\,
	datae => \ALT_INV_t4_din[10]~141_combout\,
	dataf => \ALT_INV_t4_din[10]~140_combout\,
	combout => \t4_din[10]~142_combout\);

-- Location: FF_X30_Y9_N44
\temp4|dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[10]~142_combout\,
	asdata => \temp3|dout\(10),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(10));

-- Location: LABCELL_X30_Y9_N6
\rf_din[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[10]~10_combout\ = ( \temp4|dout\(10) & ( (!\T[10]~input_o\ & ((\temp3|dout\(10)) # (\T[9]~input_o\))) ) ) # ( !\temp4|dout\(10) & ( (!\T[9]~input_o\ & (!\T[10]~input_o\ & \temp3|dout\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[9]~input_o\,
	datab => \ALT_INV_T[10]~input_o\,
	datac => \temp3|ALT_INV_dout\(10),
	dataf => \temp4|ALT_INV_dout\(10),
	combout => \rf_din[10]~10_combout\);

-- Location: LABCELL_X30_Y9_N9
\reg_file|registers[7][10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][10]~combout\ = ( \rf_din[10]~10_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][10]~combout\) ) ) # ( !\rf_din[10]~10_combout\ & ( (\reg_file|registers[7][10]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[7][10]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[10]~10_combout\,
	combout => \reg_file|registers[7][10]~combout\);

-- Location: LABCELL_X31_Y10_N39
\reg_file|registers[0][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][11]~combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (\reg_file|registers[0][11]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][11]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[0][11]~combout\);

-- Location: LABCELL_X31_Y10_N54
\t3_din[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[11]~11_combout\ = (!\T[19]~input_o\ & (\reg_file|registers[0][11]~combout\)) # (\T[19]~input_o\ & ((\alu_ent|dest_temp\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[19]~input_o\,
	datab => \reg_file|ALT_INV_registers[0][11]~combout\,
	datac => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[11]~11_combout\);

-- Location: FF_X31_Y10_N56
\temp3|dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[11]~11_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(11));

-- Location: MLABCELL_X28_Y9_N3
\ram_memory|ram_block[22][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][11]~feeder_combout\ = \temp3|dout\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[22][11]~feeder_combout\);

-- Location: FF_X28_Y9_N5
\ram_memory|ram_block[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][11]~q\);

-- Location: FF_X28_Y9_N32
\ram_memory|ram_block[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][11]~q\);

-- Location: FF_X28_Y10_N32
\ram_memory|ram_block[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][11]~q\);

-- Location: FF_X28_Y10_N50
\ram_memory|ram_block[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][11]~q\);

-- Location: MLABCELL_X28_Y10_N48
\t4_din[11]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~150_combout\ = ( \ram_memory|ram_block[30][11]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[22][11]~q\) ) ) ) # ( !\ram_memory|ram_block[30][11]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[22][11]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[30][11]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][11]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[26][11]~q\)) ) ) ) # ( !\ram_memory|ram_block[30][11]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[18][11]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[26][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[22][11]~q\,
	datab => \ram_memory|ALT_INV_ram_block[26][11]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[18][11]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][11]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[11]~150_combout\);

-- Location: LABCELL_X27_Y6_N42
\ram_memory|ram_block[31][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[31][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[31][11]~feeder_combout\);

-- Location: FF_X27_Y6_N44
\ram_memory|ram_block[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[31][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][11]~q\);

-- Location: LABCELL_X29_Y5_N0
\ram_memory|ram_block[19][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[19][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[19][11]~feeder_combout\);

-- Location: FF_X29_Y5_N1
\ram_memory|ram_block[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[19][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][11]~q\);

-- Location: LABCELL_X27_Y6_N51
\ram_memory|ram_block[23][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[23][11]~feeder_combout\);

-- Location: FF_X27_Y6_N52
\ram_memory|ram_block[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][11]~q\);

-- Location: FF_X28_Y6_N19
\ram_memory|ram_block[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][11]~q\);

-- Location: MLABCELL_X28_Y10_N6
\t4_din[11]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~151_combout\ = ( \ram_memory|ram_block[27][11]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][11]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][11]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[27][11]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][11]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][11]~q\)) ) ) ) # ( \ram_memory|ram_block[27][11]~q\ & ( 
-- !\ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[19][11]~q\) ) ) ) # ( !\ram_memory|ram_block[27][11]~q\ & ( !\ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[19][11]~q\ & !\ram_addr[3]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[31][11]~q\,
	datab => \ram_memory|ALT_INV_ram_block[19][11]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[23][11]~q\,
	datae => \ram_memory|ALT_INV_ram_block[27][11]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[11]~151_combout\);

-- Location: LABCELL_X27_Y7_N51
\ram_memory|ram_block[25][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[25][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[25][11]~feeder_combout\);

-- Location: FF_X27_Y7_N52
\ram_memory|ram_block[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[25][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][11]~q\);

-- Location: FF_X29_Y7_N8
\ram_memory|ram_block[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][11]~q\);

-- Location: LABCELL_X30_Y5_N21
\ram_memory|ram_block[17][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[17][11]~feeder_combout\);

-- Location: FF_X30_Y5_N22
\ram_memory|ram_block[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][11]~q\);

-- Location: FF_X30_Y6_N31
\ram_memory|ram_block[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][11]~q\);

-- Location: LABCELL_X29_Y7_N9
\t4_din[11]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~149_combout\ = ( \ram_memory|ram_block[29][11]~q\ & ( \ram_addr[3]~3_combout\ & ( (\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[25][11]~q\) ) ) ) # ( !\ram_memory|ram_block[29][11]~q\ & ( \ram_addr[3]~3_combout\ & ( 
-- (\ram_memory|ram_block[25][11]~q\ & !\ram_addr[2]~2_combout\) ) ) ) # ( \ram_memory|ram_block[29][11]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[17][11]~q\))) # (\ram_addr[2]~2_combout\ & 
-- (\ram_memory|ram_block[21][11]~q\)) ) ) ) # ( !\ram_memory|ram_block[29][11]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[17][11]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[21][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[25][11]~q\,
	datab => \ram_memory|ALT_INV_ram_block[21][11]~q\,
	datac => \ram_memory|ALT_INV_ram_block[17][11]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[29][11]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[11]~149_combout\);

-- Location: FF_X28_Y7_N25
\ram_memory|ram_block[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][11]~q\);

-- Location: MLABCELL_X28_Y8_N39
\ram_memory|ram_block[28][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[28][11]~feeder_combout\);

-- Location: FF_X28_Y8_N41
\ram_memory|ram_block[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][11]~q\);

-- Location: FF_X29_Y7_N31
\ram_memory|ram_block[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][11]~q\);

-- Location: FF_X28_Y8_N14
\ram_memory|ram_block[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][11]~q\);

-- Location: MLABCELL_X28_Y8_N24
\t4_din[11]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~148_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[28][11]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[24][11]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[20][11]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[16][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[24][11]~q\,
	datab => \ram_memory|ALT_INV_ram_block[28][11]~q\,
	datac => \ram_memory|ALT_INV_ram_block[16][11]~q\,
	datad => \ram_memory|ALT_INV_ram_block[20][11]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[11]~148_combout\);

-- Location: MLABCELL_X28_Y10_N30
\t4_din[11]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~152_combout\ = ( \t4_din[11]~149_combout\ & ( \t4_din[11]~148_combout\ & ( (!\ram_addr[1]~1_combout\) # ((!\ram_addr[0]~0_combout\ & (\t4_din[11]~150_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[11]~151_combout\)))) ) ) ) # ( 
-- !\t4_din[11]~149_combout\ & ( \t4_din[11]~148_combout\ & ( (!\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\) # ((\t4_din[11]~150_combout\)))) # (\ram_addr[0]~0_combout\ & (\ram_addr[1]~1_combout\ & ((\t4_din[11]~151_combout\)))) ) ) ) # ( 
-- \t4_din[11]~149_combout\ & ( !\t4_din[11]~148_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_addr[1]~1_combout\ & (\t4_din[11]~150_combout\))) # (\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\) # ((\t4_din[11]~151_combout\)))) ) ) ) # ( 
-- !\t4_din[11]~149_combout\ & ( !\t4_din[11]~148_combout\ & ( (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[11]~150_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[11]~151_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[0]~0_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_t4_din[11]~150_combout\,
	datad => \ALT_INV_t4_din[11]~151_combout\,
	datae => \ALT_INV_t4_din[11]~149_combout\,
	dataf => \ALT_INV_t4_din[11]~148_combout\,
	combout => \t4_din[11]~152_combout\);

-- Location: LABCELL_X31_Y10_N24
\reg_file|registers[3][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][11]~combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (\reg_file|registers[3][11]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][11]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[3][11]~combout\);

-- Location: LABCELL_X31_Y10_N51
\reg_file|registers[1][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][11]~combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (\reg_file|registers[1][11]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][11]~combout\,
	datac => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[1][11]~combout\);

-- Location: LABCELL_X31_Y10_N36
\reg_file|registers[2][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|registers[2][11]~combout\) # (\reg_file|Decoder0~5_combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (!\reg_file|Decoder0~5_combout\ & \reg_file|registers[2][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~5_combout\,
	datad => \reg_file|ALT_INV_registers[2][11]~combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[2][11]~combout\);

-- Location: LABCELL_X31_Y10_N6
\t4_din[11]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~153_combout\ = ( \reg_file|registers[2][11]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][11]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][11]~combout\)) ) ) ) # ( 
-- !\reg_file|registers[2][11]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][11]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][11]~combout\)) ) ) ) # ( \reg_file|registers[2][11]~combout\ & ( 
-- !\rf_add2[0]~0_combout\ & ( (\reg_file|registers[0][11]~combout\) # (\rf_add2[1]~1_combout\) ) ) ) # ( !\reg_file|registers[2][11]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & \reg_file|registers[0][11]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[1]~1_combout\,
	datab => \reg_file|ALT_INV_registers[3][11]~combout\,
	datac => \reg_file|ALT_INV_registers[1][11]~combout\,
	datad => \reg_file|ALT_INV_registers[0][11]~combout\,
	datae => \reg_file|ALT_INV_registers[2][11]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[11]~153_combout\);

-- Location: FF_X34_Y5_N22
\ram_memory|ram_block[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][11]~q\);

-- Location: LABCELL_X35_Y6_N45
\ram_memory|ram_block[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[8][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[8][11]~feeder_combout\);

-- Location: FF_X35_Y6_N47
\ram_memory|ram_block[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[8][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][11]~q\);

-- Location: LABCELL_X35_Y5_N15
\ram_memory|ram_block[9][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[9][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[9][11]~feeder_combout\);

-- Location: FF_X35_Y5_N16
\ram_memory|ram_block[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[9][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][11]~q\);

-- Location: FF_X34_Y5_N58
\ram_memory|ram_block[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][11]~q\);

-- Location: LABCELL_X35_Y6_N15
\t4_din[11]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~145_combout\ = ( \ram_memory|ram_block[11][11]~q\ & ( \ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[10][11]~q\) # (\ram_addr[0]~0_combout\) ) ) ) # ( !\ram_memory|ram_block[11][11]~q\ & ( \ram_addr[1]~1_combout\ & ( 
-- (!\ram_addr[0]~0_combout\ & \ram_memory|ram_block[10][11]~q\) ) ) ) # ( \ram_memory|ram_block[11][11]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[8][11]~q\)) # (\ram_addr[0]~0_combout\ & 
-- ((\ram_memory|ram_block[9][11]~q\))) ) ) ) # ( !\ram_memory|ram_block[11][11]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[8][11]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[9][11]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[0]~0_combout\,
	datab => \ram_memory|ALT_INV_ram_block[10][11]~q\,
	datac => \ram_memory|ALT_INV_ram_block[8][11]~q\,
	datad => \ram_memory|ALT_INV_ram_block[9][11]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][11]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[11]~145_combout\);

-- Location: MLABCELL_X34_Y9_N6
\ram_memory|ram_block[14][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[14][11]~feeder_combout\);

-- Location: FF_X34_Y9_N7
\ram_memory|ram_block[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][11]~q\);

-- Location: LABCELL_X33_Y10_N48
\ram_memory|ram_block[12][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[12][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[12][11]~feeder_combout\);

-- Location: FF_X33_Y10_N49
\ram_memory|ram_block[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[12][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][11]~q\);

-- Location: FF_X34_Y9_N50
\ram_memory|ram_block[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][11]~q\);

-- Location: FF_X33_Y10_N44
\ram_memory|ram_block[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][11]~q\);

-- Location: LABCELL_X33_Y10_N42
\t4_din[11]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~146_combout\ = ( \ram_memory|ram_block[15][11]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][11]~q\) ) ) ) # ( !\ram_memory|ram_block[15][11]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][11]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][11]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][11]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[14][11]~q\)) ) ) ) # ( !\ram_memory|ram_block[15][11]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][11]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[14][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[14][11]~q\,
	datab => \ram_memory|ALT_INV_ram_block[12][11]~q\,
	datac => \ram_memory|ALT_INV_ram_block[13][11]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[15][11]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[11]~146_combout\);

-- Location: LABCELL_X36_Y6_N30
\ram_memory|ram_block[6][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[6][11]~feeder_combout\ = \temp3|dout\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[6][11]~feeder_combout\);

-- Location: FF_X36_Y6_N31
\ram_memory|ram_block[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[6][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][11]~q\);

-- Location: FF_X36_Y6_N25
\ram_memory|ram_block[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][11]~q\);

-- Location: FF_X36_Y9_N58
\ram_memory|ram_block[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][11]~q\);

-- Location: FF_X36_Y6_N56
\ram_memory|ram_block[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][11]~q\);

-- Location: LABCELL_X35_Y6_N9
\t4_din[11]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~144_combout\ = ( \ram_memory|ram_block[7][11]~q\ & ( \ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[6][11]~q\) # (\ram_addr[0]~0_combout\) ) ) ) # ( !\ram_memory|ram_block[7][11]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ 
-- & \ram_memory|ram_block[6][11]~q\) ) ) ) # ( \ram_memory|ram_block[7][11]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[4][11]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[5][11]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[7][11]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[4][11]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[5][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[0]~0_combout\,
	datab => \ram_memory|ALT_INV_ram_block[6][11]~q\,
	datac => \ram_memory|ALT_INV_ram_block[5][11]~q\,
	datad => \ram_memory|ALT_INV_ram_block[4][11]~q\,
	datae => \ram_memory|ALT_INV_ram_block[7][11]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[11]~144_combout\);

-- Location: LABCELL_X37_Y7_N48
\ram_memory|ram_block[3][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[3][11]~feeder_combout\);

-- Location: FF_X37_Y7_N49
\ram_memory|ram_block[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][11]~q\);

-- Location: LABCELL_X36_Y7_N12
\ram_memory|ram_block[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][11]~feeder_combout\ = ( \temp3|dout\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(11),
	combout => \ram_memory|ram_block[2][11]~feeder_combout\);

-- Location: FF_X36_Y7_N13
\ram_memory|ram_block[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][11]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][11]~q\);

-- Location: FF_X33_Y7_N1
\ram_memory|ram_block[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][11]~q\);

-- Location: FF_X33_Y7_N28
\ram_memory|ram_block[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(11),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][11]~q\);

-- Location: MLABCELL_X34_Y7_N30
\t4_din[11]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~143_combout\ = ( \ram_memory|ram_block[0][11]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[1][11]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[3][11]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[0][11]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[1][11]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[3][11]~q\)) ) ) ) # ( \ram_memory|ram_block[0][11]~q\ & ( 
-- !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[2][11]~q\) ) ) ) # ( !\ram_memory|ram_block[0][11]~q\ & ( !\ram_addr[0]~0_combout\ & ( (\ram_memory|ram_block[2][11]~q\ & \ram_addr[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[3][11]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][11]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[1][11]~q\,
	datae => \ram_memory|ALT_INV_ram_block[0][11]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[11]~143_combout\);

-- Location: LABCELL_X31_Y10_N0
\t4_din[11]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~147_combout\ = ( \t4_din[11]~144_combout\ & ( \t4_din[11]~143_combout\ & ( (!\ram_addr[3]~3_combout\) # ((!\ram_addr[2]~2_combout\ & (\t4_din[11]~145_combout\)) # (\ram_addr[2]~2_combout\ & ((\t4_din[11]~146_combout\)))) ) ) ) # ( 
-- !\t4_din[11]~144_combout\ & ( \t4_din[11]~143_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\) # ((\t4_din[11]~145_combout\)))) # (\ram_addr[2]~2_combout\ & (\ram_addr[3]~3_combout\ & ((\t4_din[11]~146_combout\)))) ) ) ) # ( 
-- \t4_din[11]~144_combout\ & ( !\t4_din[11]~143_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_addr[3]~3_combout\ & (\t4_din[11]~145_combout\))) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\) # ((\t4_din[11]~146_combout\)))) ) ) ) # ( 
-- !\t4_din[11]~144_combout\ & ( !\t4_din[11]~143_combout\ & ( (\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & (\t4_din[11]~145_combout\)) # (\ram_addr[2]~2_combout\ & ((\t4_din[11]~146_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_t4_din[11]~145_combout\,
	datad => \ALT_INV_t4_din[11]~146_combout\,
	datae => \ALT_INV_t4_din[11]~144_combout\,
	dataf => \ALT_INV_t4_din[11]~143_combout\,
	combout => \t4_din[11]~147_combout\);

-- Location: LABCELL_X31_Y10_N48
\reg_file|registers[6][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|registers[6][11]~combout\) # (\reg_file|Decoder0~1_combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (!\reg_file|Decoder0~1_combout\ & \reg_file|registers[6][11]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_Decoder0~1_combout\,
	datac => \reg_file|ALT_INV_registers[6][11]~combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[6][11]~combout\);

-- Location: LABCELL_X31_Y10_N30
\reg_file|registers[5][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][11]~combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (\reg_file|registers[5][11]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[5][11]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[5][11]~combout\);

-- Location: LABCELL_X31_Y10_N33
\reg_file|registers[4][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][11]~combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (\reg_file|registers[4][11]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][11]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[4][11]~combout\);

-- Location: LABCELL_X31_Y10_N12
\t4_din[11]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~154_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[4][11]~combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][11]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][11]~combout\)) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[4][11]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][11]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][11]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[5][11]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][11]~combout\)) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][11]~combout\ & ( (\rf_add2[1]~1_combout\ & \reg_file|registers[6][11]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[1]~1_combout\,
	datab => \reg_file|ALT_INV_registers[7][11]~combout\,
	datac => \reg_file|ALT_INV_registers[6][11]~combout\,
	datad => \reg_file|ALT_INV_registers[5][11]~combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[4][11]~combout\,
	combout => \t4_din[11]~154_combout\);

-- Location: LABCELL_X31_Y10_N18
\t4_din[11]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[11]~155_combout\ = ( \t4_din[11]~147_combout\ & ( \t4_din[11]~154_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\) # ((\t4_din[11]~152_combout\)))) # (\Equal12~0_combout\ & (((\t4_din[11]~153_combout\)) # 
-- (\temp4|dout[3]~0_combout\))) ) ) ) # ( !\t4_din[11]~147_combout\ & ( \t4_din[11]~154_combout\ & ( (!\Equal12~0_combout\ & (\temp4|dout[3]~0_combout\ & (\t4_din[11]~152_combout\))) # (\Equal12~0_combout\ & (((\t4_din[11]~153_combout\)) # 
-- (\temp4|dout[3]~0_combout\))) ) ) ) # ( \t4_din[11]~147_combout\ & ( !\t4_din[11]~154_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\) # ((\t4_din[11]~152_combout\)))) # (\Equal12~0_combout\ & (!\temp4|dout[3]~0_combout\ & 
-- ((\t4_din[11]~153_combout\)))) ) ) ) # ( !\t4_din[11]~147_combout\ & ( !\t4_din[11]~154_combout\ & ( (!\Equal12~0_combout\ & (\temp4|dout[3]~0_combout\ & (\t4_din[11]~152_combout\))) # (\Equal12~0_combout\ & (!\temp4|dout[3]~0_combout\ & 
-- ((\t4_din[11]~153_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal12~0_combout\,
	datab => \temp4|ALT_INV_dout[3]~0_combout\,
	datac => \ALT_INV_t4_din[11]~152_combout\,
	datad => \ALT_INV_t4_din[11]~153_combout\,
	datae => \ALT_INV_t4_din[11]~147_combout\,
	dataf => \ALT_INV_t4_din[11]~154_combout\,
	combout => \t4_din[11]~155_combout\);

-- Location: FF_X31_Y10_N19
\temp4|dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[11]~155_combout\,
	asdata => \temp3|dout\(11),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(11));

-- Location: LABCELL_X31_Y10_N27
\rf_din[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[11]~11_combout\ = ( \temp4|dout\(11) & ( (!\T[10]~input_o\ & ((\temp3|dout\(11)) # (\T[9]~input_o\))) ) ) # ( !\temp4|dout\(11) & ( (!\T[9]~input_o\ & (\temp3|dout\(11) & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[9]~input_o\,
	datab => \temp3|ALT_INV_dout\(11),
	datac => \ALT_INV_T[10]~input_o\,
	dataf => \temp4|ALT_INV_dout\(11),
	combout => \rf_din[11]~11_combout\);

-- Location: LABCELL_X31_Y10_N57
\reg_file|registers[7][11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][11]~combout\ = ( \rf_din[11]~11_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][11]~combout\) ) ) # ( !\rf_din[11]~11_combout\ & ( (\reg_file|registers[7][11]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[7][11]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[11]~11_combout\,
	combout => \reg_file|registers[7][11]~combout\);

-- Location: LABCELL_X35_Y8_N51
\reg_file|registers[0][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][12]~combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (\reg_file|registers[0][12]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][12]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[0][12]~combout\);

-- Location: LABCELL_X35_Y8_N12
\t3_din[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[12]~12_combout\ = ( \alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][12]~combout\) # (\T[19]~input_o\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (!\T[19]~input_o\ & \reg_file|registers[0][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[19]~input_o\,
	datac => \reg_file|ALT_INV_registers[0][12]~combout\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[12]~12_combout\);

-- Location: FF_X35_Y8_N14
\temp3|dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[12]~12_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(12));

-- Location: LABCELL_X31_Y4_N18
\ram_memory|ram_block[6][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[6][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[6][12]~feeder_combout\);

-- Location: FF_X31_Y4_N19
\ram_memory|ram_block[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[6][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][12]~q\);

-- Location: LABCELL_X36_Y9_N21
\ram_memory|ram_block[7][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[7][12]~feeder_combout\);

-- Location: FF_X36_Y9_N22
\ram_memory|ram_block[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][12]~q\);

-- Location: LABCELL_X36_Y9_N12
\ram_memory|ram_block[4][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[4][12]~feeder_combout\);

-- Location: FF_X36_Y9_N13
\ram_memory|ram_block[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][12]~q\);

-- Location: FF_X37_Y8_N59
\ram_memory|ram_block[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][12]~q\);

-- Location: LABCELL_X37_Y8_N57
\t4_din[12]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~157_combout\ = ( \ram_memory|ram_block[5][12]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[6][12]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[7][12]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[5][12]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[6][12]~q\)) # (\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[7][12]~q\))) ) ) ) # ( \ram_memory|ram_block[5][12]~q\ & ( 
-- !\ram_addr[1]~1_combout\ & ( (\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[4][12]~q\) ) ) ) # ( !\ram_memory|ram_block[5][12]~q\ & ( !\ram_addr[1]~1_combout\ & ( (\ram_memory|ram_block[4][12]~q\ & !\ram_addr[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[6][12]~q\,
	datab => \ram_memory|ALT_INV_ram_block[7][12]~q\,
	datac => \ram_memory|ALT_INV_ram_block[4][12]~q\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[5][12]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[12]~157_combout\);

-- Location: FF_X34_Y9_N29
\ram_memory|ram_block[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][12]~q\);

-- Location: MLABCELL_X34_Y9_N9
\ram_memory|ram_block[14][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[14][12]~feeder_combout\);

-- Location: FF_X34_Y9_N11
\ram_memory|ram_block[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][12]~q\);

-- Location: FF_X31_Y8_N16
\ram_memory|ram_block[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][12]~q\);

-- Location: FF_X33_Y9_N16
\ram_memory|ram_block[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][12]~q\);

-- Location: MLABCELL_X34_Y9_N48
\t4_din[12]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~159_combout\ = ( \ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[15][12]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[13][12]~q\ ) ) ) # ( \ram_addr[1]~1_combout\ & ( 
-- !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[14][12]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[13][12]~q\,
	datab => \ram_memory|ALT_INV_ram_block[14][12]~q\,
	datac => \ram_memory|ALT_INV_ram_block[12][12]~q\,
	datad => \ram_memory|ALT_INV_ram_block[15][12]~q\,
	datae => \ALT_INV_ram_addr[1]~1_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[12]~159_combout\);

-- Location: FF_X35_Y7_N7
\ram_memory|ram_block[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][12]~q\);

-- Location: LABCELL_X36_Y7_N24
\ram_memory|ram_block[2][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[2][12]~feeder_combout\);

-- Location: FF_X36_Y7_N26
\ram_memory|ram_block[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][12]~q\);

-- Location: FF_X37_Y7_N38
\ram_memory|ram_block[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][12]~q\);

-- Location: FF_X35_Y7_N5
\ram_memory|ram_block[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][12]~q\);

-- Location: LABCELL_X35_Y7_N3
\t4_din[12]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~156_combout\ = ( \ram_memory|ram_block[1][12]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[3][12]~q\) ) ) ) # ( !\ram_memory|ram_block[1][12]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\ 
-- & \ram_memory|ram_block[3][12]~q\) ) ) ) # ( \ram_memory|ram_block[1][12]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][12]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][12]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[1][12]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][12]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[2][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[0][12]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][12]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[3][12]~q\,
	datae => \ram_memory|ALT_INV_ram_block[1][12]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[12]~156_combout\);

-- Location: FF_X34_Y5_N52
\ram_memory|ram_block[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][12]~q\);

-- Location: FF_X35_Y5_N41
\ram_memory|ram_block[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][12]~q\);

-- Location: FF_X35_Y5_N8
\ram_memory|ram_block[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][12]~q\);

-- Location: FF_X35_Y5_N53
\ram_memory|ram_block[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][12]~q\);

-- Location: LABCELL_X35_Y5_N9
\t4_din[12]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~158_combout\ = ( \ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[11][12]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( \ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[10][12]~q\ ) ) ) # ( \ram_addr[0]~0_combout\ & ( 
-- !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[9][12]~q\ ) ) ) # ( !\ram_addr[0]~0_combout\ & ( !\ram_addr[1]~1_combout\ & ( \ram_memory|ram_block[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[10][12]~q\,
	datab => \ram_memory|ALT_INV_ram_block[9][12]~q\,
	datac => \ram_memory|ALT_INV_ram_block[11][12]~q\,
	datad => \ram_memory|ALT_INV_ram_block[8][12]~q\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[12]~158_combout\);

-- Location: LABCELL_X35_Y8_N36
\t4_din[12]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~160_combout\ = ( \t4_din[12]~156_combout\ & ( \t4_din[12]~158_combout\ & ( (!\ram_addr[2]~2_combout\) # ((!\ram_addr[3]~3_combout\ & (\t4_din[12]~157_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[12]~159_combout\)))) ) ) ) # ( 
-- !\t4_din[12]~156_combout\ & ( \t4_din[12]~158_combout\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[12]~157_combout\)) # (\ram_addr[3]~3_combout\ & 
-- ((\t4_din[12]~159_combout\))))) ) ) ) # ( \t4_din[12]~156_combout\ & ( !\t4_din[12]~158_combout\ & ( (!\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[12]~157_combout\)) # 
-- (\ram_addr[3]~3_combout\ & ((\t4_din[12]~159_combout\))))) ) ) ) # ( !\t4_din[12]~156_combout\ & ( !\t4_din[12]~158_combout\ & ( (\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[12]~157_combout\)) # (\ram_addr[3]~3_combout\ & 
-- ((\t4_din[12]~159_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_t4_din[12]~157_combout\,
	datac => \ALT_INV_t4_din[12]~159_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ALT_INV_t4_din[12]~156_combout\,
	dataf => \ALT_INV_t4_din[12]~158_combout\,
	combout => \t4_din[12]~160_combout\);

-- Location: LABCELL_X35_Y8_N48
\reg_file|registers[3][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][12]~combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (\reg_file|registers[3][12]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][12]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[3][12]~combout\);

-- Location: LABCELL_X35_Y8_N9
\reg_file|registers[1][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][12]~combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (\reg_file|registers[1][12]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[1][12]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[1][12]~combout\);

-- Location: LABCELL_X35_Y8_N57
\reg_file|registers[2][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|registers[2][12]~combout\) # (\reg_file|Decoder0~5_combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (!\reg_file|Decoder0~5_combout\ & \reg_file|registers[2][12]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~5_combout\,
	datad => \reg_file|ALT_INV_registers[2][12]~combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[2][12]~combout\);

-- Location: LABCELL_X35_Y8_N18
\t4_din[12]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~166_combout\ = ( \reg_file|registers[2][12]~combout\ & ( \reg_file|registers[0][12]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][12]~combout\))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[3][12]~combout\))) ) ) ) # ( !\reg_file|registers[2][12]~combout\ & ( \reg_file|registers[0][12]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[1][12]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][12]~combout\)))) ) ) ) # ( \reg_file|registers[2][12]~combout\ & ( !\reg_file|registers[0][12]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (((\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][12]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][12]~combout\)))) ) ) ) # ( !\reg_file|registers[2][12]~combout\ & ( 
-- !\reg_file|registers[0][12]~combout\ & ( (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][12]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][12]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][12]~combout\,
	datab => \ALT_INV_rf_add2[0]~0_combout\,
	datac => \ALT_INV_rf_add2[1]~1_combout\,
	datad => \reg_file|ALT_INV_registers[1][12]~combout\,
	datae => \reg_file|ALT_INV_registers[2][12]~combout\,
	dataf => \reg_file|ALT_INV_registers[0][12]~combout\,
	combout => \t4_din[12]~166_combout\);

-- Location: FF_X31_Y8_N25
\ram_memory|ram_block[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][12]~q\);

-- Location: LABCELL_X30_Y5_N39
\ram_memory|ram_block[17][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[17][12]~feeder_combout\);

-- Location: FF_X30_Y5_N41
\ram_memory|ram_block[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][12]~q\);

-- Location: FF_X30_Y6_N29
\ram_memory|ram_block[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][12]~q\);

-- Location: FF_X29_Y8_N28
\ram_memory|ram_block[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][12]~q\);

-- Location: LABCELL_X31_Y8_N12
\t4_din[12]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~162_combout\ = ( \ram_memory|ram_block[21][12]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[29][12]~q\) ) ) ) # ( !\ram_memory|ram_block[21][12]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[29][12]~q\ & \ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[21][12]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[17][12]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[25][12]~q\)) ) ) ) # ( !\ram_memory|ram_block[21][12]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[17][12]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[25][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[25][12]~q\,
	datab => \ram_memory|ALT_INV_ram_block[17][12]~q\,
	datac => \ram_memory|ALT_INV_ram_block[29][12]~q\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ram_memory|ALT_INV_ram_block[21][12]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[12]~162_combout\);

-- Location: FF_X29_Y6_N35
\ram_memory|ram_block[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][12]~q\);

-- Location: LABCELL_X27_Y6_N48
\ram_memory|ram_block[23][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[23][12]~feeder_combout\);

-- Location: FF_X27_Y6_N49
\ram_memory|ram_block[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][12]~q\);

-- Location: FF_X29_Y6_N41
\ram_memory|ram_block[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][12]~q\);

-- Location: FF_X29_Y6_N8
\ram_memory|ram_block[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][12]~q\);

-- Location: LABCELL_X29_Y6_N6
\t4_din[12]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~164_combout\ = ( \ram_memory|ram_block[19][12]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][12]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][12]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[19][12]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][12]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][12]~q\)) ) ) ) # ( \ram_memory|ram_block[19][12]~q\ & ( 
-- !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[27][12]~q\) ) ) ) # ( !\ram_memory|ram_block[19][12]~q\ & ( !\ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\ & \ram_memory|ram_block[27][12]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[31][12]~q\,
	datab => \ram_memory|ALT_INV_ram_block[23][12]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[27][12]~q\,
	datae => \ram_memory|ALT_INV_ram_block[19][12]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[12]~164_combout\);

-- Location: FF_X28_Y8_N23
\ram_memory|ram_block[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][12]~q\);

-- Location: FF_X28_Y8_N47
\ram_memory|ram_block[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][12]~q\);

-- Location: LABCELL_X29_Y5_N45
\ram_memory|ram_block[24][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[24][12]~feeder_combout\);

-- Location: FF_X29_Y5_N47
\ram_memory|ram_block[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][12]~q\);

-- Location: FF_X28_Y7_N19
\ram_memory|ram_block[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][12]~q\);

-- Location: MLABCELL_X28_Y8_N48
\t4_din[12]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~161_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[28][12]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[24][12]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[20][12]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[20][12]~q\,
	datab => \ram_memory|ALT_INV_ram_block[28][12]~q\,
	datac => \ram_memory|ALT_INV_ram_block[24][12]~q\,
	datad => \ram_memory|ALT_INV_ram_block[16][12]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[12]~161_combout\);

-- Location: FF_X29_Y9_N4
\ram_memory|ram_block[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][12]~q\);

-- Location: MLABCELL_X28_Y9_N6
\ram_memory|ram_block[26][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[26][12]~feeder_combout\ = ( \temp3|dout\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(12),
	combout => \ram_memory|ram_block[26][12]~feeder_combout\);

-- Location: FF_X28_Y9_N8
\ram_memory|ram_block[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[26][12]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][12]~q\);

-- Location: FF_X28_Y9_N20
\ram_memory|ram_block[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][12]~q\);

-- Location: FF_X29_Y9_N14
\ram_memory|ram_block[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(12),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][12]~q\);

-- Location: LABCELL_X29_Y9_N12
\t4_din[12]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~163_combout\ = ( \ram_memory|ram_block[30][12]~q\ & ( \ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[26][12]~q\) # (\ram_addr[2]~2_combout\) ) ) ) # ( !\ram_memory|ram_block[30][12]~q\ & ( \ram_addr[3]~3_combout\ & ( 
-- (!\ram_addr[2]~2_combout\ & \ram_memory|ram_block[26][12]~q\) ) ) ) # ( \ram_memory|ram_block[30][12]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[18][12]~q\)) # (\ram_addr[2]~2_combout\ & 
-- ((\ram_memory|ram_block[22][12]~q\))) ) ) ) # ( !\ram_memory|ram_block[30][12]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[18][12]~q\)) # (\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[22][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[18][12]~q\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ram_memory|ALT_INV_ram_block[26][12]~q\,
	datad => \ram_memory|ALT_INV_ram_block[22][12]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][12]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[12]~163_combout\);

-- Location: LABCELL_X35_Y8_N0
\t4_din[12]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~165_combout\ = ( \t4_din[12]~161_combout\ & ( \t4_din[12]~163_combout\ & ( (!\ram_addr[0]~0_combout\) # ((!\ram_addr[1]~1_combout\ & (\t4_din[12]~162_combout\)) # (\ram_addr[1]~1_combout\ & ((\t4_din[12]~164_combout\)))) ) ) ) # ( 
-- !\t4_din[12]~161_combout\ & ( \t4_din[12]~163_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_addr[0]~0_combout\ & (\t4_din[12]~162_combout\))) # (\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\) # ((\t4_din[12]~164_combout\)))) ) ) ) # ( 
-- \t4_din[12]~161_combout\ & ( !\t4_din[12]~163_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\) # ((\t4_din[12]~162_combout\)))) # (\ram_addr[1]~1_combout\ & (\ram_addr[0]~0_combout\ & ((\t4_din[12]~164_combout\)))) ) ) ) # ( 
-- !\t4_din[12]~161_combout\ & ( !\t4_din[12]~163_combout\ & ( (\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\ & (\t4_din[12]~162_combout\)) # (\ram_addr[1]~1_combout\ & ((\t4_din[12]~164_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_t4_din[12]~162_combout\,
	datad => \ALT_INV_t4_din[12]~164_combout\,
	datae => \ALT_INV_t4_din[12]~161_combout\,
	dataf => \ALT_INV_t4_din[12]~163_combout\,
	combout => \t4_din[12]~165_combout\);

-- Location: LABCELL_X35_Y8_N15
\reg_file|registers[5][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][12]~combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (\reg_file|registers[5][12]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][12]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[5][12]~combout\);

-- Location: LABCELL_X35_Y8_N42
\reg_file|registers[6][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][12]~combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (\reg_file|registers[6][12]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[6][12]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[6][12]~combout\);

-- Location: LABCELL_X35_Y8_N6
\reg_file|registers[4][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][12]~combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (\reg_file|registers[4][12]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[4][12]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[4][12]~combout\);

-- Location: LABCELL_X35_Y8_N24
\t4_din[12]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~167_combout\ = ( \reg_file|registers[7][12]~combout\ & ( \reg_file|registers[4][12]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][12]~combout\)))) # (\rf_add2[0]~0_combout\ & 
-- (((\rf_add2[1]~1_combout\)) # (\reg_file|registers[5][12]~combout\))) ) ) ) # ( !\reg_file|registers[7][12]~combout\ & ( \reg_file|registers[4][12]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\) # 
-- (\reg_file|registers[6][12]~combout\)))) # (\rf_add2[0]~0_combout\ & (\reg_file|registers[5][12]~combout\ & (!\rf_add2[1]~1_combout\))) ) ) ) # ( \reg_file|registers[7][12]~combout\ & ( !\reg_file|registers[4][12]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (((\rf_add2[1]~1_combout\ & \reg_file|registers[6][12]~combout\)))) # (\rf_add2[0]~0_combout\ & (((\rf_add2[1]~1_combout\)) # (\reg_file|registers[5][12]~combout\))) ) ) ) # ( !\reg_file|registers[7][12]~combout\ & ( !\reg_file|registers[4][12]~combout\ & 
-- ( (!\rf_add2[0]~0_combout\ & (((\rf_add2[1]~1_combout\ & \reg_file|registers[6][12]~combout\)))) # (\rf_add2[0]~0_combout\ & (\reg_file|registers[5][12]~combout\ & (!\rf_add2[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[5][12]~combout\,
	datab => \ALT_INV_rf_add2[0]~0_combout\,
	datac => \ALT_INV_rf_add2[1]~1_combout\,
	datad => \reg_file|ALT_INV_registers[6][12]~combout\,
	datae => \reg_file|ALT_INV_registers[7][12]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][12]~combout\,
	combout => \t4_din[12]~167_combout\);

-- Location: LABCELL_X35_Y8_N30
\t4_din[12]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[12]~168_combout\ = ( \t4_din[12]~165_combout\ & ( \t4_din[12]~167_combout\ & ( ((!\Equal12~0_combout\ & (\t4_din[12]~160_combout\)) # (\Equal12~0_combout\ & ((\t4_din[12]~166_combout\)))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( 
-- !\t4_din[12]~165_combout\ & ( \t4_din[12]~167_combout\ & ( (!\Equal12~0_combout\ & (\t4_din[12]~160_combout\ & ((!\temp4|dout[3]~0_combout\)))) # (\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\) # (\t4_din[12]~166_combout\)))) ) ) ) # ( 
-- \t4_din[12]~165_combout\ & ( !\t4_din[12]~167_combout\ & ( (!\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\)) # (\t4_din[12]~160_combout\))) # (\Equal12~0_combout\ & (((\t4_din[12]~166_combout\ & !\temp4|dout[3]~0_combout\)))) ) ) ) # ( 
-- !\t4_din[12]~165_combout\ & ( !\t4_din[12]~167_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[12]~160_combout\)) # (\Equal12~0_combout\ & ((\t4_din[12]~166_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[12]~160_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[12]~166_combout\,
	datad => \temp4|ALT_INV_dout[3]~0_combout\,
	datae => \ALT_INV_t4_din[12]~165_combout\,
	dataf => \ALT_INV_t4_din[12]~167_combout\,
	combout => \t4_din[12]~168_combout\);

-- Location: FF_X35_Y8_N32
\temp4|dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[12]~168_combout\,
	asdata => \temp3|dout\(12),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(12));

-- Location: LABCELL_X35_Y8_N54
\rf_din[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[12]~12_combout\ = ( \temp4|dout\(12) & ( (!\T[10]~input_o\ & ((\temp3|dout\(12)) # (\T[9]~input_o\))) ) ) # ( !\temp4|dout\(12) & ( (!\T[9]~input_o\ & (!\T[10]~input_o\ & \temp3|dout\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[9]~input_o\,
	datac => \ALT_INV_T[10]~input_o\,
	datad => \temp3|ALT_INV_dout\(12),
	dataf => \temp4|ALT_INV_dout\(12),
	combout => \rf_din[12]~12_combout\);

-- Location: LABCELL_X35_Y8_N45
\reg_file|registers[7][12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][12]~combout\ = ( \rf_din[12]~12_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][12]~combout\) ) ) # ( !\rf_din[12]~12_combout\ & ( (\reg_file|registers[7][12]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[7][12]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[12]~12_combout\,
	combout => \reg_file|registers[7][12]~combout\);

-- Location: LABCELL_X31_Y7_N6
\reg_file|registers[0][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][13]~combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (\reg_file|registers[0][13]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[0][13]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[0][13]~combout\);

-- Location: LABCELL_X31_Y7_N9
\t3_din[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[13]~13_combout\ = ( \reg_file|registers[0][13]~combout\ & ( (!\T[19]~input_o\) # (\alu_ent|dest_temp\(0)) ) ) # ( !\reg_file|registers[0][13]~combout\ & ( (\alu_ent|dest_temp\(0) & \T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \alu_ent|ALT_INV_dest_temp\(0),
	datad => \ALT_INV_T[19]~input_o\,
	dataf => \reg_file|ALT_INV_registers[0][13]~combout\,
	combout => \t3_din[13]~13_combout\);

-- Location: FF_X31_Y7_N11
\temp3|dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[13]~13_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(13));

-- Location: FF_X33_Y7_N50
\ram_memory|ram_block[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][13]~q\);

-- Location: FF_X37_Y7_N59
\ram_memory|ram_block[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][13]~q\);

-- Location: FF_X33_Y7_N11
\ram_memory|ram_block[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][13]~q\);

-- Location: LABCELL_X36_Y7_N42
\ram_memory|ram_block[2][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][13]~feeder_combout\ = ( \temp3|dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[2][13]~feeder_combout\);

-- Location: FF_X36_Y7_N43
\ram_memory|ram_block[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][13]~q\);

-- Location: LABCELL_X33_Y7_N3
\t4_din[13]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~169_combout\ = ( \ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[3][13]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[1][13]~q\ ) ) ) # ( \ram_addr[1]~1_combout\ & ( 
-- !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[2][13]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[0][13]~q\,
	datab => \ram_memory|ALT_INV_ram_block[3][13]~q\,
	datac => \ram_memory|ALT_INV_ram_block[1][13]~q\,
	datad => \ram_memory|ALT_INV_ram_block[2][13]~q\,
	datae => \ALT_INV_ram_addr[1]~1_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[13]~169_combout\);

-- Location: FF_X33_Y6_N20
\ram_memory|ram_block[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][13]~q\);

-- Location: LABCELL_X36_Y9_N45
\ram_memory|ram_block[4][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][13]~feeder_combout\ = ( \temp3|dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[4][13]~feeder_combout\);

-- Location: FF_X36_Y9_N47
\ram_memory|ram_block[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][13]~q\);

-- Location: LABCELL_X36_Y6_N51
\ram_memory|ram_block[7][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][13]~feeder_combout\ = ( \temp3|dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[7][13]~feeder_combout\);

-- Location: FF_X36_Y6_N52
\ram_memory|ram_block[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][13]~q\);

-- Location: FF_X35_Y7_N32
\ram_memory|ram_block[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][13]~q\);

-- Location: LABCELL_X35_Y7_N30
\t4_din[13]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~170_combout\ = ( \ram_memory|ram_block[5][13]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[7][13]~q\) ) ) ) # ( !\ram_memory|ram_block[5][13]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\ 
-- & \ram_memory|ram_block[7][13]~q\) ) ) ) # ( \ram_memory|ram_block[5][13]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[4][13]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[6][13]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[5][13]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[4][13]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[6][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[6][13]~q\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ram_memory|ALT_INV_ram_block[4][13]~q\,
	datad => \ram_memory|ALT_INV_ram_block[7][13]~q\,
	datae => \ram_memory|ALT_INV_ram_block[5][13]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[13]~170_combout\);

-- Location: FF_X35_Y6_N10
\ram_memory|ram_block[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][13]~q\);

-- Location: LABCELL_X35_Y5_N33
\ram_memory|ram_block[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[9][13]~feeder_combout\ = ( \temp3|dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[9][13]~feeder_combout\);

-- Location: FF_X35_Y5_N34
\ram_memory|ram_block[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[9][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][13]~q\);

-- Location: FF_X34_Y5_N20
\ram_memory|ram_block[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][13]~q\);

-- Location: FF_X34_Y5_N56
\ram_memory|ram_block[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][13]~q\);

-- Location: MLABCELL_X34_Y5_N54
\t4_din[13]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~171_combout\ = ( \ram_memory|ram_block[11][13]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[9][13]~q\) ) ) ) # ( !\ram_memory|ram_block[11][13]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[9][13]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[11][13]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[8][13]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[10][13]~q\))) ) ) ) # ( !\ram_memory|ram_block[11][13]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[8][13]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[10][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[8][13]~q\,
	datab => \ram_memory|ALT_INV_ram_block[9][13]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[10][13]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][13]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[13]~171_combout\);

-- Location: FF_X33_Y9_N7
\ram_memory|ram_block[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][13]~q\);

-- Location: LABCELL_X33_Y9_N57
\ram_memory|ram_block[14][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[14][13]~feeder_combout\ = ( \temp3|dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[14][13]~feeder_combout\);

-- Location: FF_X33_Y9_N58
\ram_memory|ram_block[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[14][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][13]~q\);

-- Location: FF_X33_Y7_N40
\ram_memory|ram_block[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][13]~q\);

-- Location: FF_X33_Y9_N38
\ram_memory|ram_block[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][13]~q\);

-- Location: LABCELL_X33_Y9_N36
\t4_din[13]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~172_combout\ = ( \ram_memory|ram_block[15][13]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_memory|ram_block[13][13]~q\) # (\ram_addr[1]~1_combout\) ) ) ) # ( !\ram_memory|ram_block[15][13]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (!\ram_addr[1]~1_combout\ & \ram_memory|ram_block[13][13]~q\) ) ) ) # ( \ram_memory|ram_block[15][13]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][13]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[14][13]~q\))) ) ) ) # ( !\ram_memory|ram_block[15][13]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[12][13]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[14][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[12][13]~q\,
	datab => \ram_memory|ALT_INV_ram_block[14][13]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[13][13]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][13]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[13]~172_combout\);

-- Location: LABCELL_X31_Y7_N48
\t4_din[13]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~173_combout\ = ( \t4_din[13]~171_combout\ & ( \t4_din[13]~172_combout\ & ( ((!\ram_addr[2]~2_combout\ & (\t4_din[13]~169_combout\)) # (\ram_addr[2]~2_combout\ & ((\t4_din[13]~170_combout\)))) # (\ram_addr[3]~3_combout\) ) ) ) # ( 
-- !\t4_din[13]~171_combout\ & ( \t4_din[13]~172_combout\ & ( (!\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & (\t4_din[13]~169_combout\)) # (\ram_addr[2]~2_combout\ & ((\t4_din[13]~170_combout\))))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_addr[2]~2_combout\)) ) ) ) # ( \t4_din[13]~171_combout\ & ( !\t4_din[13]~172_combout\ & ( (!\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & (\t4_din[13]~169_combout\)) # (\ram_addr[2]~2_combout\ & ((\t4_din[13]~170_combout\))))) # 
-- (\ram_addr[3]~3_combout\ & (!\ram_addr[2]~2_combout\)) ) ) ) # ( !\t4_din[13]~171_combout\ & ( !\t4_din[13]~172_combout\ & ( (!\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & (\t4_din[13]~169_combout\)) # (\ram_addr[2]~2_combout\ & 
-- ((\t4_din[13]~170_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[3]~3_combout\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ALT_INV_t4_din[13]~169_combout\,
	datad => \ALT_INV_t4_din[13]~170_combout\,
	datae => \ALT_INV_t4_din[13]~171_combout\,
	dataf => \ALT_INV_t4_din[13]~172_combout\,
	combout => \t4_din[13]~173_combout\);

-- Location: FF_X29_Y9_N43
\ram_memory|ram_block[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][13]~q\);

-- Location: FF_X30_Y6_N11
\ram_memory|ram_block[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][13]~q\);

-- Location: FF_X28_Y9_N14
\ram_memory|ram_block[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][13]~q\);

-- Location: FF_X28_Y9_N4
\ram_memory|ram_block[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][13]~q\);

-- Location: MLABCELL_X28_Y7_N3
\t4_din[13]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~176_combout\ = ( \ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[30][13]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( \ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[26][13]~q\ ) ) ) # ( \ram_addr[2]~2_combout\ & ( 
-- !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[22][13]~q\ ) ) ) # ( !\ram_addr[2]~2_combout\ & ( !\ram_addr[3]~3_combout\ & ( \ram_memory|ram_block[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[18][13]~q\,
	datab => \ram_memory|ALT_INV_ram_block[30][13]~q\,
	datac => \ram_memory|ALT_INV_ram_block[26][13]~q\,
	datad => \ram_memory|ALT_INV_ram_block[22][13]~q\,
	datae => \ALT_INV_ram_addr[2]~2_combout\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[13]~176_combout\);

-- Location: FF_X28_Y8_N56
\ram_memory|ram_block[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][13]~q\);

-- Location: LABCELL_X29_Y7_N57
\ram_memory|ram_block[16][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[16][13]~feeder_combout\ = ( \temp3|dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[16][13]~feeder_combout\);

-- Location: FF_X29_Y7_N59
\ram_memory|ram_block[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[16][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][13]~q\);

-- Location: MLABCELL_X28_Y7_N6
\ram_memory|ram_block[24][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][13]~feeder_combout\ = ( \temp3|dout\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[24][13]~feeder_combout\);

-- Location: FF_X28_Y7_N8
\ram_memory|ram_block[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][13]~q\);

-- Location: FF_X29_Y7_N2
\ram_memory|ram_block[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][13]~q\);

-- Location: LABCELL_X29_Y7_N0
\t4_din[13]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~174_combout\ = ( \ram_memory|ram_block[20][13]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][13]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][13]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[20][13]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[24][13]~q\))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][13]~q\)) ) ) ) # ( \ram_memory|ram_block[20][13]~q\ & ( 
-- !\ram_addr[3]~3_combout\ & ( (\ram_addr[2]~2_combout\) # (\ram_memory|ram_block[16][13]~q\) ) ) ) # ( !\ram_memory|ram_block[20][13]~q\ & ( !\ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[16][13]~q\ & !\ram_addr[2]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][13]~q\,
	datab => \ram_memory|ALT_INV_ram_block[16][13]~q\,
	datac => \ram_memory|ALT_INV_ram_block[24][13]~q\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ram_memory|ALT_INV_ram_block[20][13]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[13]~174_combout\);

-- Location: FF_X31_Y8_N10
\ram_memory|ram_block[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][13]~q\);

-- Location: FF_X30_Y5_N2
\ram_memory|ram_block[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][13]~q\);

-- Location: FF_X30_Y5_N49
\ram_memory|ram_block[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][13]~q\);

-- Location: FF_X30_Y5_N14
\ram_memory|ram_block[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][13]~q\);

-- Location: LABCELL_X30_Y5_N12
\t4_din[13]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~175_combout\ = ( \ram_memory|ram_block[21][13]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[25][13]~q\)) # (\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[29][13]~q\))) ) ) ) # ( 
-- !\ram_memory|ram_block[21][13]~q\ & ( \ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[25][13]~q\)) # (\ram_addr[2]~2_combout\ & ((\ram_memory|ram_block[29][13]~q\))) ) ) ) # ( \ram_memory|ram_block[21][13]~q\ & ( 
-- !\ram_addr[3]~3_combout\ & ( (\ram_memory|ram_block[17][13]~q\) # (\ram_addr[2]~2_combout\) ) ) ) # ( !\ram_memory|ram_block[21][13]~q\ & ( !\ram_addr[3]~3_combout\ & ( (!\ram_addr[2]~2_combout\ & \ram_memory|ram_block[17][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[25][13]~q\,
	datab => \ALT_INV_ram_addr[2]~2_combout\,
	datac => \ram_memory|ALT_INV_ram_block[17][13]~q\,
	datad => \ram_memory|ALT_INV_ram_block[29][13]~q\,
	datae => \ram_memory|ALT_INV_ram_block[21][13]~q\,
	dataf => \ALT_INV_ram_addr[3]~3_combout\,
	combout => \t4_din[13]~175_combout\);

-- Location: LABCELL_X29_Y5_N36
\ram_memory|ram_block[19][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[19][13]~feeder_combout\ = \temp3|dout\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[19][13]~feeder_combout\);

-- Location: FF_X29_Y5_N38
\ram_memory|ram_block[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[19][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][13]~q\);

-- Location: FF_X29_Y6_N59
\ram_memory|ram_block[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][13]~q\);

-- Location: FF_X28_Y6_N4
\ram_memory|ram_block[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(13),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][13]~q\);

-- Location: MLABCELL_X28_Y6_N51
\ram_memory|ram_block[23][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][13]~feeder_combout\ = \temp3|dout\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp3|ALT_INV_dout\(13),
	combout => \ram_memory|ram_block[23][13]~feeder_combout\);

-- Location: FF_X28_Y6_N52
\ram_memory|ram_block[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][13]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][13]~q\);

-- Location: LABCELL_X29_Y6_N39
\t4_din[13]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~177_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[31][13]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[23][13]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[27][13]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[19][13]~q\,
	datab => \ram_memory|ALT_INV_ram_block[27][13]~q\,
	datac => \ram_memory|ALT_INV_ram_block[31][13]~q\,
	datad => \ram_memory|ALT_INV_ram_block[23][13]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[13]~177_combout\);

-- Location: LABCELL_X31_Y7_N30
\t4_din[13]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~178_combout\ = ( \t4_din[13]~175_combout\ & ( \t4_din[13]~177_combout\ & ( ((!\ram_addr[1]~1_combout\ & ((\t4_din[13]~174_combout\))) # (\ram_addr[1]~1_combout\ & (\t4_din[13]~176_combout\))) # (\ram_addr[0]~0_combout\) ) ) ) # ( 
-- !\t4_din[13]~175_combout\ & ( \t4_din[13]~177_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\t4_din[13]~174_combout\ & !\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\t4_din[13]~176_combout\))) ) ) ) # ( 
-- \t4_din[13]~175_combout\ & ( !\t4_din[13]~177_combout\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\) # (\t4_din[13]~174_combout\)))) # (\ram_addr[1]~1_combout\ & (\t4_din[13]~176_combout\ & ((!\ram_addr[0]~0_combout\)))) ) ) ) # ( 
-- !\t4_din[13]~175_combout\ & ( !\t4_din[13]~177_combout\ & ( (!\ram_addr[0]~0_combout\ & ((!\ram_addr[1]~1_combout\ & ((\t4_din[13]~174_combout\))) # (\ram_addr[1]~1_combout\ & (\t4_din[13]~176_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[13]~176_combout\,
	datab => \ALT_INV_ram_addr[1]~1_combout\,
	datac => \ALT_INV_t4_din[13]~174_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ALT_INV_t4_din[13]~175_combout\,
	dataf => \ALT_INV_t4_din[13]~177_combout\,
	combout => \t4_din[13]~178_combout\);

-- Location: LABCELL_X31_Y7_N57
\reg_file|registers[1][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|registers[1][13]~combout\) # (\reg_file|Decoder0~6_combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (!\reg_file|Decoder0~6_combout\ & \reg_file|registers[1][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~6_combout\,
	datad => \reg_file|ALT_INV_registers[1][13]~combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[1][13]~combout\);

-- Location: LABCELL_X31_Y7_N54
\reg_file|registers[3][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][13]~combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (\reg_file|registers[3][13]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][13]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[3][13]~combout\);

-- Location: LABCELL_X31_Y7_N36
\reg_file|registers[2][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|registers[2][13]~combout\) # (\reg_file|Decoder0~5_combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (!\reg_file|Decoder0~5_combout\ & \reg_file|registers[2][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~5_combout\,
	datad => \reg_file|ALT_INV_registers[2][13]~combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[2][13]~combout\);

-- Location: LABCELL_X31_Y7_N0
\t4_din[13]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~179_combout\ = ( \reg_file|registers[2][13]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[1][13]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[3][13]~combout\))) ) ) ) # ( 
-- !\reg_file|registers[2][13]~combout\ & ( \rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & (\reg_file|registers[1][13]~combout\)) # (\rf_add2[1]~1_combout\ & ((\reg_file|registers[3][13]~combout\))) ) ) ) # ( \reg_file|registers[2][13]~combout\ & ( 
-- !\rf_add2[0]~0_combout\ & ( (\reg_file|registers[0][13]~combout\) # (\rf_add2[1]~1_combout\) ) ) ) # ( !\reg_file|registers[2][13]~combout\ & ( !\rf_add2[0]~0_combout\ & ( (!\rf_add2[1]~1_combout\ & \reg_file|registers[0][13]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[1]~1_combout\,
	datab => \reg_file|ALT_INV_registers[1][13]~combout\,
	datac => \reg_file|ALT_INV_registers[3][13]~combout\,
	datad => \reg_file|ALT_INV_registers[0][13]~combout\,
	datae => \reg_file|ALT_INV_registers[2][13]~combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[13]~179_combout\);

-- Location: LABCELL_X31_Y7_N21
\reg_file|registers[5][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|registers[5][13]~combout\) # (\reg_file|Decoder0~2_combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (!\reg_file|Decoder0~2_combout\ & \reg_file|registers[5][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~2_combout\,
	datad => \reg_file|ALT_INV_registers[5][13]~combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[5][13]~combout\);

-- Location: LABCELL_X31_Y7_N39
\reg_file|registers[6][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][13]~combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (\reg_file|registers[6][13]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[6][13]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[6][13]~combout\);

-- Location: LABCELL_X31_Y7_N18
\reg_file|registers[4][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][13]~combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (\reg_file|registers[4][13]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[4][13]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[4][13]~combout\);

-- Location: LABCELL_X31_Y7_N12
\t4_din[13]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~180_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[4][13]~combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][13]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][13]~combout\)) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[4][13]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][13]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][13]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[5][13]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][13]~combout\)) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][13]~combout\ & ( (\rf_add2[1]~1_combout\ & \reg_file|registers[6][13]~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][13]~combout\,
	datab => \ALT_INV_rf_add2[1]~1_combout\,
	datac => \reg_file|ALT_INV_registers[5][13]~combout\,
	datad => \reg_file|ALT_INV_registers[6][13]~combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[4][13]~combout\,
	combout => \t4_din[13]~180_combout\);

-- Location: LABCELL_X31_Y7_N42
\t4_din[13]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[13]~181_combout\ = ( \t4_din[13]~179_combout\ & ( \t4_din[13]~180_combout\ & ( ((!\temp4|dout[3]~0_combout\ & (\t4_din[13]~173_combout\)) # (\temp4|dout[3]~0_combout\ & ((\t4_din[13]~178_combout\)))) # (\Equal12~0_combout\) ) ) ) # ( 
-- !\t4_din[13]~179_combout\ & ( \t4_din[13]~180_combout\ & ( (!\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\ & (\t4_din[13]~173_combout\))) # (\temp4|dout[3]~0_combout\ & (((\t4_din[13]~178_combout\)) # (\Equal12~0_combout\))) ) ) ) # ( 
-- \t4_din[13]~179_combout\ & ( !\t4_din[13]~180_combout\ & ( (!\temp4|dout[3]~0_combout\ & (((\t4_din[13]~173_combout\)) # (\Equal12~0_combout\))) # (\temp4|dout[3]~0_combout\ & (!\Equal12~0_combout\ & ((\t4_din[13]~178_combout\)))) ) ) ) # ( 
-- !\t4_din[13]~179_combout\ & ( !\t4_din[13]~180_combout\ & ( (!\Equal12~0_combout\ & ((!\temp4|dout[3]~0_combout\ & (\t4_din[13]~173_combout\)) # (\temp4|dout[3]~0_combout\ & ((\t4_din[13]~178_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp4|ALT_INV_dout[3]~0_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[13]~173_combout\,
	datad => \ALT_INV_t4_din[13]~178_combout\,
	datae => \ALT_INV_t4_din[13]~179_combout\,
	dataf => \ALT_INV_t4_din[13]~180_combout\,
	combout => \t4_din[13]~181_combout\);

-- Location: FF_X31_Y7_N44
\temp4|dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[13]~181_combout\,
	asdata => \temp3|dout\(13),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(13));

-- Location: LABCELL_X31_Y7_N24
\rf_din[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[13]~13_combout\ = ( \temp4|dout\(13) & ( (!\T[10]~input_o\ & ((\T[9]~input_o\) # (\temp3|dout\(13)))) ) ) # ( !\temp4|dout\(13) & ( (!\T[10]~input_o\ & (\temp3|dout\(13) & !\T[9]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[10]~input_o\,
	datab => \temp3|ALT_INV_dout\(13),
	datac => \ALT_INV_T[9]~input_o\,
	dataf => \temp4|ALT_INV_dout\(13),
	combout => \rf_din[13]~13_combout\);

-- Location: LABCELL_X31_Y7_N27
\reg_file|registers[7][13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][13]~combout\ = ( \rf_din[13]~13_combout\ & ( (\reg_file|registers[7][13]~combout\) # (\reg_file|Decoder0~0_combout\) ) ) # ( !\rf_din[13]~13_combout\ & ( (!\reg_file|Decoder0~0_combout\ & \reg_file|registers[7][13]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~0_combout\,
	datad => \reg_file|ALT_INV_registers[7][13]~combout\,
	dataf => \ALT_INV_rf_din[13]~13_combout\,
	combout => \reg_file|registers[7][13]~combout\);

-- Location: LABCELL_X30_Y4_N51
\reg_file|registers[0][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][14]~combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (\reg_file|registers[0][14]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[0][14]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[0][14]~combout\);

-- Location: LABCELL_X30_Y4_N0
\t3_din[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[14]~14_combout\ = ( \alu_ent|dest_temp\(0) & ( (\T[19]~input_o\) # (\reg_file|registers[0][14]~combout\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][14]~combout\ & !\T[19]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][14]~combout\,
	datad => \ALT_INV_T[19]~input_o\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[14]~14_combout\);

-- Location: FF_X30_Y4_N2
\temp3|dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[14]~14_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(14));

-- Location: LABCELL_X37_Y7_N0
\ram_memory|ram_block[3][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[3][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[3][14]~feeder_combout\);

-- Location: FF_X37_Y7_N1
\ram_memory|ram_block[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[3][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][14]~q\);

-- Location: LABCELL_X29_Y4_N39
\ram_memory|ram_block[2][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[2][14]~feeder_combout\);

-- Location: FF_X29_Y4_N40
\ram_memory|ram_block[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][14]~q\);

-- Location: FF_X33_Y7_N59
\ram_memory|ram_block[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][14]~q\);

-- Location: LABCELL_X31_Y4_N12
\ram_memory|ram_block[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[0][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[0][14]~feeder_combout\);

-- Location: FF_X31_Y4_N13
\ram_memory|ram_block[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[0][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][14]~q\);

-- Location: LABCELL_X31_Y4_N0
\t4_din[14]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~182_combout\ = ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[0][14]~q\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[1][14]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[3][14]~q\)) ) ) ) # ( 
-- !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[0][14]~q\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[2][14]~q\) ) ) ) # ( \ram_addr[0]~0_combout\ & ( !\ram_memory|ram_block[0][14]~q\ & ( (!\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[1][14]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[3][14]~q\)) ) ) ) # ( !\ram_addr[0]~0_combout\ & ( !\ram_memory|ram_block[0][14]~q\ & ( (\ram_memory|ram_block[2][14]~q\ & \ram_addr[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[3][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[2][14]~q\,
	datac => \ram_memory|ALT_INV_ram_block[1][14]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ram_memory|ALT_INV_ram_block[0][14]~q\,
	combout => \t4_din[14]~182_combout\);

-- Location: LABCELL_X35_Y5_N27
\ram_memory|ram_block[9][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[9][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[9][14]~feeder_combout\);

-- Location: FF_X35_Y5_N29
\ram_memory|ram_block[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[9][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][14]~q\);

-- Location: FF_X35_Y6_N43
\ram_memory|ram_block[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][14]~q\);

-- Location: FF_X34_Y5_N41
\ram_memory|ram_block[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][14]~q\);

-- Location: FF_X33_Y5_N35
\ram_memory|ram_block[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][14]~q\);

-- Location: LABCELL_X33_Y5_N33
\t4_din[14]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~184_combout\ = ( \ram_memory|ram_block[11][14]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[9][14]~q\) ) ) ) # ( !\ram_memory|ram_block[11][14]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[9][14]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[11][14]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[8][14]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[10][14]~q\))) ) ) ) # ( !\ram_memory|ram_block[11][14]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[8][14]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[10][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[9][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[8][14]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[10][14]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][14]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[14]~184_combout\);

-- Location: FF_X36_Y6_N47
\ram_memory|ram_block[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][14]~q\);

-- Location: LABCELL_X35_Y7_N48
\ram_memory|ram_block[5][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[5][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[5][14]~feeder_combout\);

-- Location: FF_X35_Y7_N49
\ram_memory|ram_block[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[5][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][14]~q\);

-- Location: LABCELL_X36_Y9_N48
\ram_memory|ram_block[4][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[4][14]~feeder_combout\);

-- Location: FF_X36_Y9_N49
\ram_memory|ram_block[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][14]~q\);

-- Location: FF_X35_Y6_N4
\ram_memory|ram_block[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][14]~q\);

-- Location: LABCELL_X35_Y6_N3
\t4_din[14]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~183_combout\ = ( \ram_memory|ram_block[6][14]~q\ & ( \ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[7][14]~q\) ) ) ) # ( !\ram_memory|ram_block[6][14]~q\ & ( \ram_addr[1]~1_combout\ & ( 
-- (\ram_memory|ram_block[7][14]~q\ & \ram_addr[0]~0_combout\) ) ) ) # ( \ram_memory|ram_block[6][14]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[4][14]~q\))) # (\ram_addr[0]~0_combout\ & 
-- (\ram_memory|ram_block[5][14]~q\)) ) ) ) # ( !\ram_memory|ram_block[6][14]~q\ & ( !\ram_addr[1]~1_combout\ & ( (!\ram_addr[0]~0_combout\ & ((\ram_memory|ram_block[4][14]~q\))) # (\ram_addr[0]~0_combout\ & (\ram_memory|ram_block[5][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[7][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[5][14]~q\,
	datac => \ram_memory|ALT_INV_ram_block[4][14]~q\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[6][14]~q\,
	dataf => \ALT_INV_ram_addr[1]~1_combout\,
	combout => \t4_din[14]~183_combout\);

-- Location: MLABCELL_X34_Y9_N27
\ram_memory|ram_block[13][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[13][14]~feeder_combout\ = \temp3|dout\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[13][14]~feeder_combout\);

-- Location: FF_X34_Y9_N28
\ram_memory|ram_block[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[13][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][14]~q\);

-- Location: FF_X33_Y9_N59
\ram_memory|ram_block[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][14]~q\);

-- Location: FF_X31_Y8_N59
\ram_memory|ram_block[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][14]~q\);

-- Location: FF_X33_Y9_N44
\ram_memory|ram_block[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][14]~q\);

-- Location: LABCELL_X33_Y9_N42
\t4_din[14]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~185_combout\ = ( \ram_memory|ram_block[15][14]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[13][14]~q\) ) ) ) # ( !\ram_memory|ram_block[15][14]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[13][14]~q\ & !\ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[15][14]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][14]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[14][14]~q\)) ) ) ) # ( !\ram_memory|ram_block[15][14]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[12][14]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[14][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[13][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[14][14]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ram_memory|ALT_INV_ram_block[12][14]~q\,
	datae => \ram_memory|ALT_INV_ram_block[15][14]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[14]~185_combout\);

-- Location: LABCELL_X30_Y4_N6
\t4_din[14]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~186_combout\ = ( \t4_din[14]~183_combout\ & ( \t4_din[14]~185_combout\ & ( ((!\ram_addr[3]~3_combout\ & (\t4_din[14]~182_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[14]~184_combout\)))) # (\ram_addr[2]~2_combout\) ) ) ) # ( 
-- !\t4_din[14]~183_combout\ & ( \t4_din[14]~185_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[14]~182_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[14]~184_combout\))))) # (\ram_addr[2]~2_combout\ & 
-- (\ram_addr[3]~3_combout\)) ) ) ) # ( \t4_din[14]~183_combout\ & ( !\t4_din[14]~185_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[14]~182_combout\)) # (\ram_addr[3]~3_combout\ & ((\t4_din[14]~184_combout\))))) # 
-- (\ram_addr[2]~2_combout\ & (!\ram_addr[3]~3_combout\)) ) ) ) # ( !\t4_din[14]~183_combout\ & ( !\t4_din[14]~185_combout\ & ( (!\ram_addr[2]~2_combout\ & ((!\ram_addr[3]~3_combout\ & (\t4_din[14]~182_combout\)) # (\ram_addr[3]~3_combout\ & 
-- ((\t4_din[14]~184_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[2]~2_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_t4_din[14]~182_combout\,
	datad => \ALT_INV_t4_din[14]~184_combout\,
	datae => \ALT_INV_t4_din[14]~183_combout\,
	dataf => \ALT_INV_t4_din[14]~185_combout\,
	combout => \t4_din[14]~186_combout\);

-- Location: LABCELL_X30_Y4_N18
\reg_file|registers[5][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|Decoder0~2_combout\) # (\reg_file|registers[5][14]~combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (\reg_file|registers[5][14]~combout\ & !\reg_file|Decoder0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[5][14]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~2_combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[5][14]~combout\);

-- Location: LABCELL_X30_Y4_N21
\reg_file|registers[6][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|registers[6][14]~combout\) # (\reg_file|Decoder0~1_combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (!\reg_file|Decoder0~1_combout\ & \reg_file|registers[6][14]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~1_combout\,
	datad => \reg_file|ALT_INV_registers[6][14]~combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[6][14]~combout\);

-- Location: LABCELL_X30_Y4_N15
\reg_file|registers[4][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][14]~combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (\reg_file|registers[4][14]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[4][14]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[4][14]~combout\);

-- Location: LABCELL_X30_Y4_N30
\t4_din[14]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~193_combout\ = ( \reg_file|registers[6][14]~combout\ & ( \reg_file|registers[4][14]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][14]~combout\))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[7][14]~combout\))) ) ) ) # ( !\reg_file|registers[6][14]~combout\ & ( \reg_file|registers[4][14]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((!\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[5][14]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][14]~combout\)))) ) ) ) # ( \reg_file|registers[6][14]~combout\ & ( !\reg_file|registers[4][14]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (((\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][14]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][14]~combout\)))) ) ) ) # ( !\reg_file|registers[6][14]~combout\ & ( 
-- !\reg_file|registers[4][14]~combout\ & ( (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][14]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][14]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[0]~0_combout\,
	datab => \reg_file|ALT_INV_registers[7][14]~combout\,
	datac => \reg_file|ALT_INV_registers[5][14]~combout\,
	datad => \ALT_INV_rf_add2[1]~1_combout\,
	datae => \reg_file|ALT_INV_registers[6][14]~combout\,
	dataf => \reg_file|ALT_INV_registers[4][14]~combout\,
	combout => \t4_din[14]~193_combout\);

-- Location: LABCELL_X27_Y6_N21
\ram_memory|ram_block[31][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[31][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[31][14]~feeder_combout\);

-- Location: FF_X27_Y6_N22
\ram_memory|ram_block[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[31][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][14]~q\);

-- Location: LABCELL_X27_Y6_N3
\ram_memory|ram_block[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[23][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[23][14]~feeder_combout\);

-- Location: FF_X27_Y6_N4
\ram_memory|ram_block[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[23][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][14]~q\);

-- Location: LABCELL_X29_Y5_N48
\ram_memory|ram_block[19][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[19][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[19][14]~feeder_combout\);

-- Location: FF_X29_Y5_N50
\ram_memory|ram_block[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[19][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][14]~q\);

-- Location: FF_X29_Y6_N25
\ram_memory|ram_block[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][14]~q\);

-- Location: LABCELL_X29_Y4_N9
\t4_din[14]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~190_combout\ = ( \ram_memory|ram_block[27][14]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][14]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][14]~q\)) ) ) ) # ( 
-- !\ram_memory|ram_block[27][14]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[23][14]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[31][14]~q\)) ) ) ) # ( \ram_memory|ram_block[27][14]~q\ & ( 
-- !\ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[19][14]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[27][14]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & \ram_memory|ram_block[19][14]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[31][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[23][14]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[19][14]~q\,
	datae => \ram_memory|ALT_INV_ram_block[27][14]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[14]~190_combout\);

-- Location: LABCELL_X31_Y5_N27
\ram_memory|ram_block[25][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[25][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[25][14]~feeder_combout\);

-- Location: FF_X31_Y5_N28
\ram_memory|ram_block[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[25][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][14]~q\);

-- Location: FF_X31_Y5_N43
\ram_memory|ram_block[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][14]~q\);

-- Location: LABCELL_X30_Y5_N6
\ram_memory|ram_block[17][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[17][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[17][14]~feeder_combout\);

-- Location: FF_X30_Y5_N7
\ram_memory|ram_block[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[17][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][14]~q\);

-- Location: LABCELL_X33_Y4_N0
\ram_memory|ram_block[21][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[21][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[21][14]~feeder_combout\);

-- Location: FF_X33_Y4_N2
\ram_memory|ram_block[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[21][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][14]~q\);

-- Location: LABCELL_X31_Y4_N45
\t4_din[14]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~188_combout\ = ( \ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[29][14]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( \ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[21][14]~q\ ) ) ) # ( \ram_addr[3]~3_combout\ & ( 
-- !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[25][14]~q\ ) ) ) # ( !\ram_addr[3]~3_combout\ & ( !\ram_addr[2]~2_combout\ & ( \ram_memory|ram_block[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[25][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[29][14]~q\,
	datac => \ram_memory|ALT_INV_ram_block[17][14]~q\,
	datad => \ram_memory|ALT_INV_ram_block[21][14]~q\,
	datae => \ALT_INV_ram_addr[3]~3_combout\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[14]~188_combout\);

-- Location: FF_X28_Y8_N37
\ram_memory|ram_block[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][14]~q\);

-- Location: FF_X29_Y7_N58
\ram_memory|ram_block[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][14]~q\);

-- Location: FF_X29_Y4_N20
\ram_memory|ram_block[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][14]~q\);

-- Location: LABCELL_X29_Y4_N24
\ram_memory|ram_block[24][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[24][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[24][14]~feeder_combout\);

-- Location: FF_X29_Y4_N26
\ram_memory|ram_block[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[24][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][14]~q\);

-- Location: LABCELL_X29_Y4_N18
\t4_din[14]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~187_combout\ = ( \ram_memory|ram_block[20][14]~q\ & ( \ram_memory|ram_block[24][14]~q\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[16][14]~q\)))) # (\ram_addr[2]~2_combout\ & 
-- (((!\ram_addr[3]~3_combout\)) # (\ram_memory|ram_block[28][14]~q\))) ) ) ) # ( !\ram_memory|ram_block[20][14]~q\ & ( \ram_memory|ram_block[24][14]~q\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[16][14]~q\)))) # 
-- (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][14]~q\ & ((\ram_addr[3]~3_combout\)))) ) ) ) # ( \ram_memory|ram_block[20][14]~q\ & ( !\ram_memory|ram_block[24][14]~q\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_memory|ram_block[16][14]~q\ & 
-- !\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)) # (\ram_memory|ram_block[28][14]~q\))) ) ) ) # ( !\ram_memory|ram_block[20][14]~q\ & ( !\ram_memory|ram_block[24][14]~q\ & ( (!\ram_addr[2]~2_combout\ & 
-- (((\ram_memory|ram_block[16][14]~q\ & !\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][14]~q\ & ((\ram_addr[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[16][14]~q\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ram_memory|ALT_INV_ram_block[20][14]~q\,
	dataf => \ram_memory|ALT_INV_ram_block[24][14]~q\,
	combout => \t4_din[14]~187_combout\);

-- Location: FF_X29_Y9_N53
\ram_memory|ram_block[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][14]~q\);

-- Location: MLABCELL_X28_Y9_N9
\ram_memory|ram_block[26][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[26][14]~feeder_combout\ = ( \temp3|dout\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \ram_memory|ram_block[26][14]~feeder_combout\);

-- Location: FF_X28_Y9_N11
\ram_memory|ram_block[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[26][14]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][14]~q\);

-- Location: FF_X28_Y9_N37
\ram_memory|ram_block[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][14]~q\);

-- Location: FF_X29_Y9_N8
\ram_memory|ram_block[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(14),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][14]~q\);

-- Location: LABCELL_X29_Y9_N6
\t4_din[14]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~189_combout\ = ( \ram_memory|ram_block[30][14]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[22][14]~q\) ) ) ) # ( !\ram_memory|ram_block[30][14]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[22][14]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[30][14]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][14]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[26][14]~q\))) ) ) ) # ( !\ram_memory|ram_block[30][14]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][14]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[26][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[18][14]~q\,
	datab => \ram_memory|ALT_INV_ram_block[26][14]~q\,
	datac => \ram_memory|ALT_INV_ram_block[22][14]~q\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ram_memory|ALT_INV_ram_block[30][14]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[14]~189_combout\);

-- Location: LABCELL_X30_Y4_N36
\t4_din[14]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~191_combout\ = ( \ram_addr[0]~0_combout\ & ( \t4_din[14]~189_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\t4_din[14]~188_combout\))) # (\ram_addr[1]~1_combout\ & (\t4_din[14]~190_combout\)) ) ) ) # ( !\ram_addr[0]~0_combout\ & ( 
-- \t4_din[14]~189_combout\ & ( (\t4_din[14]~187_combout\) # (\ram_addr[1]~1_combout\) ) ) ) # ( \ram_addr[0]~0_combout\ & ( !\t4_din[14]~189_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\t4_din[14]~188_combout\))) # (\ram_addr[1]~1_combout\ & 
-- (\t4_din[14]~190_combout\)) ) ) ) # ( !\ram_addr[0]~0_combout\ & ( !\t4_din[14]~189_combout\ & ( (!\ram_addr[1]~1_combout\ & \t4_din[14]~187_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_t4_din[14]~190_combout\,
	datac => \ALT_INV_t4_din[14]~188_combout\,
	datad => \ALT_INV_t4_din[14]~187_combout\,
	datae => \ALT_INV_ram_addr[0]~0_combout\,
	dataf => \ALT_INV_t4_din[14]~189_combout\,
	combout => \t4_din[14]~191_combout\);

-- Location: LABCELL_X30_Y4_N12
\reg_file|registers[3][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][14]~combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (\reg_file|registers[3][14]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[3][14]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[3][14]~combout\);

-- Location: LABCELL_X30_Y4_N3
\reg_file|registers[1][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][14]~combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (\reg_file|registers[1][14]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][14]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[1][14]~combout\);

-- Location: LABCELL_X30_Y4_N48
\reg_file|registers[2][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][14]~combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (\reg_file|registers[2][14]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[2][14]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[2][14]~combout\);

-- Location: LABCELL_X30_Y4_N42
\t4_din[14]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~192_combout\ = ( \reg_file|registers[0][14]~combout\ & ( \reg_file|registers[2][14]~combout\ & ( (!\rf_add2[0]~0_combout\) # ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][14]~combout\))) # (\rf_add2[1]~1_combout\ & 
-- (\reg_file|registers[3][14]~combout\))) ) ) ) # ( !\reg_file|registers[0][14]~combout\ & ( \reg_file|registers[2][14]~combout\ & ( (!\rf_add2[0]~0_combout\ & (((\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[1][14]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][14]~combout\)))) ) ) ) # ( \reg_file|registers[0][14]~combout\ & ( !\reg_file|registers[2][14]~combout\ & ( (!\rf_add2[0]~0_combout\ & 
-- (((!\rf_add2[1]~1_combout\)))) # (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][14]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][14]~combout\)))) ) ) ) # ( !\reg_file|registers[0][14]~combout\ & ( 
-- !\reg_file|registers[2][14]~combout\ & ( (\rf_add2[0]~0_combout\ & ((!\rf_add2[1]~1_combout\ & ((\reg_file|registers[1][14]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[3][14]~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_rf_add2[0]~0_combout\,
	datab => \reg_file|ALT_INV_registers[3][14]~combout\,
	datac => \ALT_INV_rf_add2[1]~1_combout\,
	datad => \reg_file|ALT_INV_registers[1][14]~combout\,
	datae => \reg_file|ALT_INV_registers[0][14]~combout\,
	dataf => \reg_file|ALT_INV_registers[2][14]~combout\,
	combout => \t4_din[14]~192_combout\);

-- Location: LABCELL_X30_Y4_N54
\t4_din[14]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[14]~194_combout\ = ( \t4_din[14]~191_combout\ & ( \t4_din[14]~192_combout\ & ( (!\temp4|dout[3]~0_combout\ & (((\Equal12~0_combout\)) # (\t4_din[14]~186_combout\))) # (\temp4|dout[3]~0_combout\ & (((!\Equal12~0_combout\) # 
-- (\t4_din[14]~193_combout\)))) ) ) ) # ( !\t4_din[14]~191_combout\ & ( \t4_din[14]~192_combout\ & ( (!\temp4|dout[3]~0_combout\ & (((\Equal12~0_combout\)) # (\t4_din[14]~186_combout\))) # (\temp4|dout[3]~0_combout\ & (((\Equal12~0_combout\ & 
-- \t4_din[14]~193_combout\)))) ) ) ) # ( \t4_din[14]~191_combout\ & ( !\t4_din[14]~192_combout\ & ( (!\temp4|dout[3]~0_combout\ & (\t4_din[14]~186_combout\ & (!\Equal12~0_combout\))) # (\temp4|dout[3]~0_combout\ & (((!\Equal12~0_combout\) # 
-- (\t4_din[14]~193_combout\)))) ) ) ) # ( !\t4_din[14]~191_combout\ & ( !\t4_din[14]~192_combout\ & ( (!\temp4|dout[3]~0_combout\ & (\t4_din[14]~186_combout\ & (!\Equal12~0_combout\))) # (\temp4|dout[3]~0_combout\ & (((\Equal12~0_combout\ & 
-- \t4_din[14]~193_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \temp4|ALT_INV_dout[3]~0_combout\,
	datab => \ALT_INV_t4_din[14]~186_combout\,
	datac => \ALT_INV_Equal12~0_combout\,
	datad => \ALT_INV_t4_din[14]~193_combout\,
	datae => \ALT_INV_t4_din[14]~191_combout\,
	dataf => \ALT_INV_t4_din[14]~192_combout\,
	combout => \t4_din[14]~194_combout\);

-- Location: FF_X30_Y4_N55
\temp4|dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[14]~194_combout\,
	asdata => \temp3|dout\(14),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(14));

-- Location: LABCELL_X30_Y4_N27
\rf_din[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[14]~14_combout\ = ( \temp3|dout\(14) & ( (!\T[10]~input_o\ & ((!\T[9]~input_o\) # (\temp4|dout\(14)))) ) ) # ( !\temp3|dout\(14) & ( (\T[9]~input_o\ & (\temp4|dout\(14) & !\T[10]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000010111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[9]~input_o\,
	datab => \temp4|ALT_INV_dout\(14),
	datad => \ALT_INV_T[10]~input_o\,
	dataf => \temp3|ALT_INV_dout\(14),
	combout => \rf_din[14]~14_combout\);

-- Location: LABCELL_X30_Y4_N24
\reg_file|registers[7][14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][14]~combout\ = ( \rf_din[14]~14_combout\ & ( (\reg_file|Decoder0~0_combout\) # (\reg_file|registers[7][14]~combout\) ) ) # ( !\rf_din[14]~14_combout\ & ( (\reg_file|registers[7][14]~combout\ & !\reg_file|Decoder0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[7][14]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~0_combout\,
	dataf => \ALT_INV_rf_din[14]~14_combout\,
	combout => \reg_file|registers[7][14]~combout\);

-- Location: LABCELL_X33_Y8_N9
\reg_file|registers[0][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[0][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|Decoder0~7_combout\) # (\reg_file|registers[0][15]~combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (\reg_file|registers[0][15]~combout\ & !\reg_file|Decoder0~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[0][15]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~7_combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[0][15]~combout\);

-- Location: LABCELL_X33_Y8_N39
\t3_din[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \t3_din[15]~15_combout\ = ( \alu_ent|dest_temp\(0) & ( (\reg_file|registers[0][15]~combout\) # (\T[19]~input_o\) ) ) # ( !\alu_ent|dest_temp\(0) & ( (!\T[19]~input_o\ & \reg_file|registers[0][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[19]~input_o\,
	datac => \reg_file|ALT_INV_registers[0][15]~combout\,
	dataf => \alu_ent|ALT_INV_dest_temp\(0),
	combout => \t3_din[15]~15_combout\);

-- Location: FF_X33_Y8_N41
\temp3|dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t3_din[15]~15_combout\,
	ena => \T[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp3|dout\(15));

-- Location: LABCELL_X36_Y9_N39
\ram_memory|ram_block[4][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[4][15]~feeder_combout\ = ( \temp3|dout\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[4][15]~feeder_combout\);

-- Location: FF_X36_Y9_N41
\ram_memory|ram_block[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[4][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[4][15]~q\);

-- Location: FF_X36_Y6_N34
\ram_memory|ram_block[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[6][15]~q\);

-- Location: LABCELL_X36_Y6_N57
\ram_memory|ram_block[7][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[7][15]~feeder_combout\ = ( \temp3|dout\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[7][15]~feeder_combout\);

-- Location: FF_X36_Y6_N58
\ram_memory|ram_block[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[7][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[7][15]~q\);

-- Location: FF_X35_Y7_N56
\ram_memory|ram_block[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[5][15]~q\);

-- Location: LABCELL_X35_Y7_N54
\t4_din[15]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~196_combout\ = ( \ram_memory|ram_block[5][15]~q\ & ( \ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\) # (\ram_memory|ram_block[7][15]~q\) ) ) ) # ( !\ram_memory|ram_block[5][15]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (\ram_memory|ram_block[7][15]~q\ & \ram_addr[1]~1_combout\) ) ) ) # ( \ram_memory|ram_block[5][15]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][15]~q\)) # (\ram_addr[1]~1_combout\ & 
-- ((\ram_memory|ram_block[6][15]~q\))) ) ) ) # ( !\ram_memory|ram_block[5][15]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[4][15]~q\)) # (\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[6][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[4][15]~q\,
	datab => \ram_memory|ALT_INV_ram_block[6][15]~q\,
	datac => \ram_memory|ALT_INV_ram_block[7][15]~q\,
	datad => \ALT_INV_ram_addr[1]~1_combout\,
	datae => \ram_memory|ALT_INV_ram_block[5][15]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[15]~196_combout\);

-- Location: FF_X33_Y7_N35
\ram_memory|ram_block[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[0][15]~q\);

-- Location: FF_X37_Y7_N13
\ram_memory|ram_block[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[3][15]~q\);

-- Location: FF_X33_Y7_N44
\ram_memory|ram_block[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[1][15]~q\);

-- Location: LABCELL_X36_Y7_N21
\ram_memory|ram_block[2][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[2][15]~feeder_combout\ = ( \temp3|dout\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[2][15]~feeder_combout\);

-- Location: FF_X36_Y7_N23
\ram_memory|ram_block[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[2][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[2][15]~q\);

-- Location: LABCELL_X33_Y7_N42
\t4_din[15]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~195_combout\ = ( \ram_memory|ram_block[1][15]~q\ & ( \ram_memory|ram_block[2][15]~q\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\ram_memory|ram_block[0][15]~q\))) # (\ram_addr[1]~1_combout\ & (((!\ram_addr[0]~0_combout\) # 
-- (\ram_memory|ram_block[3][15]~q\)))) ) ) ) # ( !\ram_memory|ram_block[1][15]~q\ & ( \ram_memory|ram_block[2][15]~q\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][15]~q\ & ((!\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & 
-- (((!\ram_addr[0]~0_combout\) # (\ram_memory|ram_block[3][15]~q\)))) ) ) ) # ( \ram_memory|ram_block[1][15]~q\ & ( !\ram_memory|ram_block[2][15]~q\ & ( (!\ram_addr[1]~1_combout\ & (((\ram_addr[0]~0_combout\)) # (\ram_memory|ram_block[0][15]~q\))) # 
-- (\ram_addr[1]~1_combout\ & (((\ram_memory|ram_block[3][15]~q\ & \ram_addr[0]~0_combout\)))) ) ) ) # ( !\ram_memory|ram_block[1][15]~q\ & ( !\ram_memory|ram_block[2][15]~q\ & ( (!\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[0][15]~q\ & 
-- ((!\ram_addr[0]~0_combout\)))) # (\ram_addr[1]~1_combout\ & (((\ram_memory|ram_block[3][15]~q\ & \ram_addr[0]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[0][15]~q\,
	datab => \ram_memory|ALT_INV_ram_block[3][15]~q\,
	datac => \ALT_INV_ram_addr[1]~1_combout\,
	datad => \ALT_INV_ram_addr[0]~0_combout\,
	datae => \ram_memory|ALT_INV_ram_block[1][15]~q\,
	dataf => \ram_memory|ALT_INV_ram_block[2][15]~q\,
	combout => \t4_din[15]~195_combout\);

-- Location: FF_X34_Y5_N44
\ram_memory|ram_block[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[10][15]~q\);

-- Location: FF_X35_Y6_N22
\ram_memory|ram_block[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[8][15]~q\);

-- Location: FF_X35_Y5_N19
\ram_memory|ram_block[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[9][15]~q\);

-- Location: FF_X34_Y5_N14
\ram_memory|ram_block[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[11][15]~q\);

-- Location: MLABCELL_X34_Y5_N12
\t4_din[15]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~197_combout\ = ( \ram_memory|ram_block[11][15]~q\ & ( \ram_addr[0]~0_combout\ & ( (\ram_memory|ram_block[9][15]~q\) # (\ram_addr[1]~1_combout\) ) ) ) # ( !\ram_memory|ram_block[11][15]~q\ & ( \ram_addr[0]~0_combout\ & ( 
-- (!\ram_addr[1]~1_combout\ & \ram_memory|ram_block[9][15]~q\) ) ) ) # ( \ram_memory|ram_block[11][15]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[8][15]~q\))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_memory|ram_block[10][15]~q\)) ) ) ) # ( !\ram_memory|ram_block[11][15]~q\ & ( !\ram_addr[0]~0_combout\ & ( (!\ram_addr[1]~1_combout\ & ((\ram_memory|ram_block[8][15]~q\))) # (\ram_addr[1]~1_combout\ & (\ram_memory|ram_block[10][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ram_memory|ALT_INV_ram_block[10][15]~q\,
	datac => \ram_memory|ALT_INV_ram_block[8][15]~q\,
	datad => \ram_memory|ALT_INV_ram_block[9][15]~q\,
	datae => \ram_memory|ALT_INV_ram_block[11][15]~q\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[15]~197_combout\);

-- Location: FF_X33_Y9_N50
\ram_memory|ram_block[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[15][15]~q\);

-- Location: FF_X33_Y7_N19
\ram_memory|ram_block[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[13][15]~q\);

-- Location: LABCELL_X33_Y10_N33
\ram_memory|ram_block[12][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[12][15]~feeder_combout\ = ( \temp3|dout\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[12][15]~feeder_combout\);

-- Location: FF_X33_Y10_N34
\ram_memory|ram_block[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[12][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[12][15]~q\);

-- Location: FF_X33_Y9_N2
\ram_memory|ram_block[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[14][15]~q\);

-- Location: LABCELL_X33_Y9_N51
\t4_din[15]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~198_combout\ = ( \ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[15][15]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( \ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[13][15]~q\ ) ) ) # ( \ram_addr[1]~1_combout\ & ( 
-- !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[14][15]~q\ ) ) ) # ( !\ram_addr[1]~1_combout\ & ( !\ram_addr[0]~0_combout\ & ( \ram_memory|ram_block[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[15][15]~q\,
	datab => \ram_memory|ALT_INV_ram_block[13][15]~q\,
	datac => \ram_memory|ALT_INV_ram_block[12][15]~q\,
	datad => \ram_memory|ALT_INV_ram_block[14][15]~q\,
	datae => \ALT_INV_ram_addr[1]~1_combout\,
	dataf => \ALT_INV_ram_addr[0]~0_combout\,
	combout => \t4_din[15]~198_combout\);

-- Location: LABCELL_X33_Y8_N0
\t4_din[15]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~199_combout\ = ( \t4_din[15]~197_combout\ & ( \t4_din[15]~198_combout\ & ( ((!\ram_addr[2]~2_combout\ & ((\t4_din[15]~195_combout\))) # (\ram_addr[2]~2_combout\ & (\t4_din[15]~196_combout\))) # (\ram_addr[3]~3_combout\) ) ) ) # ( 
-- !\t4_din[15]~197_combout\ & ( \t4_din[15]~198_combout\ & ( (!\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & ((\t4_din[15]~195_combout\))) # (\ram_addr[2]~2_combout\ & (\t4_din[15]~196_combout\)))) # (\ram_addr[3]~3_combout\ & 
-- (((\ram_addr[2]~2_combout\)))) ) ) ) # ( \t4_din[15]~197_combout\ & ( !\t4_din[15]~198_combout\ & ( (!\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & ((\t4_din[15]~195_combout\))) # (\ram_addr[2]~2_combout\ & (\t4_din[15]~196_combout\)))) # 
-- (\ram_addr[3]~3_combout\ & (((!\ram_addr[2]~2_combout\)))) ) ) ) # ( !\t4_din[15]~197_combout\ & ( !\t4_din[15]~198_combout\ & ( (!\ram_addr[3]~3_combout\ & ((!\ram_addr[2]~2_combout\ & ((\t4_din[15]~195_combout\))) # (\ram_addr[2]~2_combout\ & 
-- (\t4_din[15]~196_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[15]~196_combout\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ALT_INV_t4_din[15]~195_combout\,
	datad => \ALT_INV_ram_addr[2]~2_combout\,
	datae => \ALT_INV_t4_din[15]~197_combout\,
	dataf => \ALT_INV_t4_din[15]~198_combout\,
	combout => \t4_din[15]~199_combout\);

-- Location: LABCELL_X33_Y8_N48
\reg_file|registers[3][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[3][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|Decoder0~4_combout\) # (\reg_file|registers[3][15]~combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (\reg_file|registers[3][15]~combout\ & !\reg_file|Decoder0~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_registers[3][15]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~4_combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[3][15]~combout\);

-- Location: LABCELL_X33_Y8_N6
\reg_file|registers[2][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[2][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|Decoder0~5_combout\) # (\reg_file|registers[2][15]~combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (\reg_file|registers[2][15]~combout\ & !\reg_file|Decoder0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[2][15]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~5_combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[2][15]~combout\);

-- Location: LABCELL_X33_Y8_N33
\reg_file|registers[1][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[1][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|Decoder0~6_combout\) # (\reg_file|registers[1][15]~combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (\reg_file|registers[1][15]~combout\ & !\reg_file|Decoder0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[1][15]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~6_combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[1][15]~combout\);

-- Location: LABCELL_X33_Y8_N18
\t4_din[15]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~205_combout\ = ( \rf_add2[1]~1_combout\ & ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[3][15]~combout\ ) ) ) # ( !\rf_add2[1]~1_combout\ & ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[1][15]~combout\ ) ) ) # ( \rf_add2[1]~1_combout\ & 
-- ( !\rf_add2[0]~0_combout\ & ( \reg_file|registers[2][15]~combout\ ) ) ) # ( !\rf_add2[1]~1_combout\ & ( !\rf_add2[0]~0_combout\ & ( \reg_file|registers[0][15]~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[3][15]~combout\,
	datab => \reg_file|ALT_INV_registers[2][15]~combout\,
	datac => \reg_file|ALT_INV_registers[1][15]~combout\,
	datad => \reg_file|ALT_INV_registers[0][15]~combout\,
	datae => \ALT_INV_rf_add2[1]~1_combout\,
	dataf => \ALT_INV_rf_add2[0]~0_combout\,
	combout => \t4_din[15]~205_combout\);

-- Location: MLABCELL_X28_Y8_N36
\ram_memory|ram_block[28][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[28][15]~feeder_combout\ = \temp3|dout\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[28][15]~feeder_combout\);

-- Location: FF_X28_Y8_N38
\ram_memory|ram_block[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[28][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[28][15]~q\);

-- Location: LABCELL_X29_Y7_N54
\ram_memory|ram_block[16][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[16][15]~feeder_combout\ = ( \temp3|dout\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[16][15]~feeder_combout\);

-- Location: FF_X29_Y7_N56
\ram_memory|ram_block[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[16][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[16][15]~q\);

-- Location: FF_X28_Y8_N8
\ram_memory|ram_block[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[20][15]~q\);

-- Location: FF_X28_Y7_N34
\ram_memory|ram_block[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[24][15]~q\);

-- Location: MLABCELL_X28_Y8_N6
\t4_din[15]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~200_combout\ = ( \ram_memory|ram_block[20][15]~q\ & ( \ram_memory|ram_block[24][15]~q\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[16][15]~q\)))) # (\ram_addr[2]~2_combout\ & 
-- (((!\ram_addr[3]~3_combout\)) # (\ram_memory|ram_block[28][15]~q\))) ) ) ) # ( !\ram_memory|ram_block[20][15]~q\ & ( \ram_memory|ram_block[24][15]~q\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[16][15]~q\)))) # 
-- (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][15]~q\ & ((\ram_addr[3]~3_combout\)))) ) ) ) # ( \ram_memory|ram_block[20][15]~q\ & ( !\ram_memory|ram_block[24][15]~q\ & ( (!\ram_addr[2]~2_combout\ & (((\ram_memory|ram_block[16][15]~q\ & 
-- !\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (((!\ram_addr[3]~3_combout\)) # (\ram_memory|ram_block[28][15]~q\))) ) ) ) # ( !\ram_memory|ram_block[20][15]~q\ & ( !\ram_memory|ram_block[24][15]~q\ & ( (!\ram_addr[2]~2_combout\ & 
-- (((\ram_memory|ram_block[16][15]~q\ & !\ram_addr[3]~3_combout\)))) # (\ram_addr[2]~2_combout\ & (\ram_memory|ram_block[28][15]~q\ & ((\ram_addr[3]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001111110000010100110000111101010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[28][15]~q\,
	datab => \ram_memory|ALT_INV_ram_block[16][15]~q\,
	datac => \ALT_INV_ram_addr[2]~2_combout\,
	datad => \ALT_INV_ram_addr[3]~3_combout\,
	datae => \ram_memory|ALT_INV_ram_block[20][15]~q\,
	dataf => \ram_memory|ALT_INV_ram_block[24][15]~q\,
	combout => \t4_din[15]~200_combout\);

-- Location: FF_X30_Y5_N10
\ram_memory|ram_block[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[17][15]~q\);

-- Location: FF_X29_Y8_N38
\ram_memory|ram_block[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[25][15]~q\);

-- Location: FF_X30_Y6_N20
\ram_memory|ram_block[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[29][15]~q\);

-- Location: FF_X29_Y8_N44
\ram_memory|ram_block[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[21][15]~q\);

-- Location: LABCELL_X29_Y8_N42
\t4_din[15]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~201_combout\ = ( \ram_memory|ram_block[21][15]~q\ & ( \ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[29][15]~q\) ) ) ) # ( !\ram_memory|ram_block[21][15]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_addr[3]~3_combout\ & \ram_memory|ram_block[29][15]~q\) ) ) ) # ( \ram_memory|ram_block[21][15]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[17][15]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[25][15]~q\))) ) ) ) # ( !\ram_memory|ram_block[21][15]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[17][15]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[25][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[17][15]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[25][15]~q\,
	datad => \ram_memory|ALT_INV_ram_block[29][15]~q\,
	datae => \ram_memory|ALT_INV_ram_block[21][15]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[15]~201_combout\);

-- Location: FF_X29_Y10_N2
\ram_memory|ram_block[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[18][15]~q\);

-- Location: MLABCELL_X28_Y9_N51
\ram_memory|ram_block[26][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[26][15]~feeder_combout\ = ( \temp3|dout\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[26][15]~feeder_combout\);

-- Location: FF_X28_Y9_N52
\ram_memory|ram_block[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[26][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[26][15]~q\);

-- Location: MLABCELL_X28_Y9_N39
\ram_memory|ram_block[22][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ram_memory|ram_block[22][15]~feeder_combout\ = \temp3|dout\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \temp3|ALT_INV_dout\(15),
	combout => \ram_memory|ram_block[22][15]~feeder_combout\);

-- Location: FF_X28_Y9_N40
\ram_memory|ram_block[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \ram_memory|ram_block[22][15]~feeder_combout\,
	sclr => \ALT_INV_T[3]~input_o\,
	ena => \ram_memory|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[22][15]~q\);

-- Location: FF_X29_Y10_N8
\ram_memory|ram_block[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[30][15]~q\);

-- Location: LABCELL_X29_Y10_N6
\t4_din[15]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~202_combout\ = ( \ram_memory|ram_block[30][15]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_memory|ram_block[22][15]~q\) # (\ram_addr[3]~3_combout\) ) ) ) # ( !\ram_memory|ram_block[30][15]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (!\ram_addr[3]~3_combout\ & \ram_memory|ram_block[22][15]~q\) ) ) ) # ( \ram_memory|ram_block[30][15]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][15]~q\)) # (\ram_addr[3]~3_combout\ & 
-- ((\ram_memory|ram_block[26][15]~q\))) ) ) ) # ( !\ram_memory|ram_block[30][15]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[18][15]~q\)) # (\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[26][15]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[18][15]~q\,
	datab => \ALT_INV_ram_addr[3]~3_combout\,
	datac => \ram_memory|ALT_INV_ram_block[26][15]~q\,
	datad => \ram_memory|ALT_INV_ram_block[22][15]~q\,
	datae => \ram_memory|ALT_INV_ram_block[30][15]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[15]~202_combout\);

-- Location: FF_X27_Y6_N31
\ram_memory|ram_block[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[23][15]~q\);

-- Location: FF_X27_Y6_N41
\ram_memory|ram_block[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[27][15]~q\);

-- Location: FF_X29_Y5_N2
\ram_memory|ram_block[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[19][15]~q\);

-- Location: FF_X27_Y6_N56
\ram_memory|ram_block[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	asdata => \temp3|dout\(15),
	sclr => \ALT_INV_T[3]~input_o\,
	sload => VCC,
	ena => \ram_memory|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ram_memory|ram_block[31][15]~q\);

-- Location: LABCELL_X27_Y6_N54
\t4_din[15]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~203_combout\ = ( \ram_memory|ram_block[31][15]~q\ & ( \ram_addr[2]~2_combout\ & ( (\ram_addr[3]~3_combout\) # (\ram_memory|ram_block[23][15]~q\) ) ) ) # ( !\ram_memory|ram_block[31][15]~q\ & ( \ram_addr[2]~2_combout\ & ( 
-- (\ram_memory|ram_block[23][15]~q\ & !\ram_addr[3]~3_combout\) ) ) ) # ( \ram_memory|ram_block[31][15]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][15]~q\))) # (\ram_addr[3]~3_combout\ & 
-- (\ram_memory|ram_block[27][15]~q\)) ) ) ) # ( !\ram_memory|ram_block[31][15]~q\ & ( !\ram_addr[2]~2_combout\ & ( (!\ram_addr[3]~3_combout\ & ((\ram_memory|ram_block[19][15]~q\))) # (\ram_addr[3]~3_combout\ & (\ram_memory|ram_block[27][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ram_memory|ALT_INV_ram_block[23][15]~q\,
	datab => \ram_memory|ALT_INV_ram_block[27][15]~q\,
	datac => \ALT_INV_ram_addr[3]~3_combout\,
	datad => \ram_memory|ALT_INV_ram_block[19][15]~q\,
	datae => \ram_memory|ALT_INV_ram_block[31][15]~q\,
	dataf => \ALT_INV_ram_addr[2]~2_combout\,
	combout => \t4_din[15]~203_combout\);

-- Location: LABCELL_X33_Y8_N54
\t4_din[15]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~204_combout\ = ( \t4_din[15]~202_combout\ & ( \t4_din[15]~203_combout\ & ( ((!\ram_addr[0]~0_combout\ & (\t4_din[15]~200_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[15]~201_combout\)))) # (\ram_addr[1]~1_combout\) ) ) ) # ( 
-- !\t4_din[15]~202_combout\ & ( \t4_din[15]~203_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[15]~200_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[15]~201_combout\))))) # (\ram_addr[1]~1_combout\ & 
-- (\ram_addr[0]~0_combout\)) ) ) ) # ( \t4_din[15]~202_combout\ & ( !\t4_din[15]~203_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[15]~200_combout\)) # (\ram_addr[0]~0_combout\ & ((\t4_din[15]~201_combout\))))) # 
-- (\ram_addr[1]~1_combout\ & (!\ram_addr[0]~0_combout\)) ) ) ) # ( !\t4_din[15]~202_combout\ & ( !\t4_din[15]~203_combout\ & ( (!\ram_addr[1]~1_combout\ & ((!\ram_addr[0]~0_combout\ & (\t4_din[15]~200_combout\)) # (\ram_addr[0]~0_combout\ & 
-- ((\t4_din[15]~201_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ram_addr[1]~1_combout\,
	datab => \ALT_INV_ram_addr[0]~0_combout\,
	datac => \ALT_INV_t4_din[15]~200_combout\,
	datad => \ALT_INV_t4_din[15]~201_combout\,
	datae => \ALT_INV_t4_din[15]~202_combout\,
	dataf => \ALT_INV_t4_din[15]~203_combout\,
	combout => \t4_din[15]~204_combout\);

-- Location: LABCELL_X33_Y8_N30
\reg_file|registers[6][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[6][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|Decoder0~1_combout\) # (\reg_file|registers[6][15]~combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (\reg_file|registers[6][15]~combout\ & !\reg_file|Decoder0~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \reg_file|ALT_INV_registers[6][15]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~1_combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[6][15]~combout\);

-- Location: LABCELL_X33_Y8_N27
\reg_file|registers[5][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[5][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|registers[5][15]~combout\) # (\reg_file|Decoder0~2_combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (!\reg_file|Decoder0~2_combout\ & \reg_file|registers[5][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~2_combout\,
	datad => \reg_file|ALT_INV_registers[5][15]~combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[5][15]~combout\);

-- Location: LABCELL_X33_Y8_N51
\reg_file|registers[4][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[4][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|Decoder0~3_combout\) # (\reg_file|registers[4][15]~combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (\reg_file|registers[4][15]~combout\ & !\reg_file|Decoder0~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[4][15]~combout\,
	datad => \reg_file|ALT_INV_Decoder0~3_combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[4][15]~combout\);

-- Location: LABCELL_X33_Y8_N12
\t4_din[15]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~206_combout\ = ( \rf_add2[0]~0_combout\ & ( \reg_file|registers[4][15]~combout\ & ( (!\rf_add2[1]~1_combout\ & ((\reg_file|registers[5][15]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][15]~combout\)) ) ) ) # ( 
-- !\rf_add2[0]~0_combout\ & ( \reg_file|registers[4][15]~combout\ & ( (!\rf_add2[1]~1_combout\) # (\reg_file|registers[6][15]~combout\) ) ) ) # ( \rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][15]~combout\ & ( (!\rf_add2[1]~1_combout\ & 
-- ((\reg_file|registers[5][15]~combout\))) # (\rf_add2[1]~1_combout\ & (\reg_file|registers[7][15]~combout\)) ) ) ) # ( !\rf_add2[0]~0_combout\ & ( !\reg_file|registers[4][15]~combout\ & ( (\reg_file|registers[6][15]~combout\ & \rf_add2[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \reg_file|ALT_INV_registers[7][15]~combout\,
	datab => \reg_file|ALT_INV_registers[6][15]~combout\,
	datac => \reg_file|ALT_INV_registers[5][15]~combout\,
	datad => \ALT_INV_rf_add2[1]~1_combout\,
	datae => \ALT_INV_rf_add2[0]~0_combout\,
	dataf => \reg_file|ALT_INV_registers[4][15]~combout\,
	combout => \t4_din[15]~206_combout\);

-- Location: LABCELL_X33_Y8_N42
\t4_din[15]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \t4_din[15]~207_combout\ = ( \t4_din[15]~204_combout\ & ( \t4_din[15]~206_combout\ & ( ((!\Equal12~0_combout\ & (\t4_din[15]~199_combout\)) # (\Equal12~0_combout\ & ((\t4_din[15]~205_combout\)))) # (\temp4|dout[3]~0_combout\) ) ) ) # ( 
-- !\t4_din[15]~204_combout\ & ( \t4_din[15]~206_combout\ & ( (!\Equal12~0_combout\ & (\t4_din[15]~199_combout\ & ((!\temp4|dout[3]~0_combout\)))) # (\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\) # (\t4_din[15]~205_combout\)))) ) ) ) # ( 
-- \t4_din[15]~204_combout\ & ( !\t4_din[15]~206_combout\ & ( (!\Equal12~0_combout\ & (((\temp4|dout[3]~0_combout\)) # (\t4_din[15]~199_combout\))) # (\Equal12~0_combout\ & (((\t4_din[15]~205_combout\ & !\temp4|dout[3]~0_combout\)))) ) ) ) # ( 
-- !\t4_din[15]~204_combout\ & ( !\t4_din[15]~206_combout\ & ( (!\temp4|dout[3]~0_combout\ & ((!\Equal12~0_combout\ & (\t4_din[15]~199_combout\)) # (\Equal12~0_combout\ & ((\t4_din[15]~205_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_t4_din[15]~199_combout\,
	datab => \ALT_INV_Equal12~0_combout\,
	datac => \ALT_INV_t4_din[15]~205_combout\,
	datad => \temp4|ALT_INV_dout[3]~0_combout\,
	datae => \ALT_INV_t4_din[15]~204_combout\,
	dataf => \ALT_INV_t4_din[15]~206_combout\,
	combout => \t4_din[15]~207_combout\);

-- Location: FF_X33_Y8_N44
\temp4|dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~inputCLKENA0_outclk\,
	d => \t4_din[15]~207_combout\,
	asdata => \temp3|dout\(15),
	sload => \Equal13~0_combout\,
	ena => \T[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \temp4|dout\(15));

-- Location: LABCELL_X33_Y8_N24
\rf_din[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rf_din[15]~15_combout\ = ( \temp4|dout\(15) & ( (!\T[10]~input_o\ & ((\temp3|dout\(15)) # (\T[9]~input_o\))) ) ) # ( !\temp4|dout\(15) & ( (!\T[10]~input_o\ & (!\T[9]~input_o\ & \temp3|dout\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000101010001010100010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_T[10]~input_o\,
	datab => \ALT_INV_T[9]~input_o\,
	datac => \temp3|ALT_INV_dout\(15),
	dataf => \temp4|ALT_INV_dout\(15),
	combout => \rf_din[15]~15_combout\);

-- Location: LABCELL_X33_Y8_N36
\reg_file|registers[7][15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \reg_file|registers[7][15]~combout\ = ( \rf_din[15]~15_combout\ & ( (\reg_file|registers[7][15]~combout\) # (\reg_file|Decoder0~0_combout\) ) ) # ( !\rf_din[15]~15_combout\ & ( (!\reg_file|Decoder0~0_combout\ & \reg_file|registers[7][15]~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \reg_file|ALT_INV_Decoder0~0_combout\,
	datad => \reg_file|ALT_INV_registers[7][15]~combout\,
	dataf => \ALT_INV_rf_din[15]~15_combout\,
	combout => \reg_file|registers[7][15]~combout\);

-- Location: IOIBUF_X66_Y81_N58
\T[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(11),
	o => \T[11]~input_o\);

-- Location: IOIBUF_X88_Y81_N2
\T[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(15),
	o => \T[15]~input_o\);

-- Location: IOIBUF_X89_Y4_N61
\T[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(20),
	o => \T[20]~input_o\);

-- Location: IOIBUF_X62_Y81_N18
\T[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(21),
	o => \T[21]~input_o\);

-- Location: IOIBUF_X89_Y38_N4
\T[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(28),
	o => \T[28]~input_o\);

-- Location: IOIBUF_X86_Y81_N1
\T[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(17),
	o => \T[17]~input_o\);

-- Location: IOIBUF_X88_Y81_N53
\T[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(18),
	o => \T[18]~input_o\);

-- Location: IOIBUF_X62_Y81_N1
\T[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_T(12),
	o => \T[12]~input_o\);

-- Location: LABCELL_X43_Y55_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


