Module: intern_sync
Clock Signal: clk
Input: clk (width: 1)
Input: rc_is_idle (width: 1)
Input: rc_reqn (width: 1)
Input: rstn (width: 1)
Output: rc_ackn (width: 1)
Sensitive: clk
Reg: state_c
Wire: _08_
Wire: _02_
Wire: _07_
Wire: _11_
Wire: _12_
Wire: _04_
Wire: _01_
Wire: _05_
Wire: _00_
Wire: _10_
Wire: state_n
Wire: _03_
Wire: _06_
Wire: _09_
Operator: Unot
Operator: Unot
Operator: Cond
Operator: Eq
Operator: Cond
Operator: Cond
Operator: Eq
Operator: Partselect
Operator: Partselect
Operator: Concat
Operator: Concat
Operator: Eq
Operator: Eq
Operator: Cond
Operator: Eq
Operator: Cond
Operator: Cond
Operator: Cond
