Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Sep  8 18:00:26 2019
| Host         : amer-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file factorial_fpga_control_sets_placed.rpt
| Design       : factorial_fpga
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+---------------------------------+----------------------------------------+------------------+----------------+
|                 Clock Signal                 |          Enable Signal          |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------------------------------+---------------------------------+----------------------------------------+------------------+----------------+
|  debounced_clk_BUFG                          |                                 |                                        |                3 |              4 |
|  debounced_clk_BUFG                          | top_level/control_unit/E[0]     |                                        |                3 |              4 |
|  top_level/control_unit/load_cnt_reg_i_2_n_0 |                                 |                                        |                3 |              7 |
|  clock_generation/clk_5KHz                   |                                 |                                        |                7 |             20 |
|  debounced_clk_BUFG                          | top_level/control_unit/load_reg | top_level/datapath/REG/out[31]_i_1_n_0 |                9 |             31 |
|  clk_100MHZ_IBUF_BUFG                        |                                 |                                        |               10 |             33 |
+----------------------------------------------+---------------------------------+----------------------------------------+------------------+----------------+


