global conf_captbl_file opt_buf_footprint opgOneInitCPE optgNumOCP dbgSchedulingFileName xngFixUseSmallResLength optLeakageMinBuffersForOpt dbgAreaIOCellLibrary is_script_mode xngDisplayRuntimeBreakdown dbgDualViewMSV set_simwrap_mode_renamed olpAreaObj xngUseCdbFromPowerDomains dpgOptDesignSharedLogicV6 optLeakageSkipRecoverySteps conf_timingcon_format optSkipRA1 BaseList optSkipRA2 dpgOptDesignVersion11 dpgOptDesignVersion12 rda_siFlow_cmdAddFiller optUseGuardbandForOCP2Decision conf_tot_c_thresh optDesignInitRealTime optDesignPrintCongestionId timeDesignDrvReports optLeakageUseMVTForHold timeDesignAllClocksPropagated optgCTETotalCPUTime optLeakageViewPruning optLeakageSkipForceDownsize conf_gen_footprint conf_net_load invs_bin_to_ver optLeakageUseGoDownSizeCode rdag_incr_parm_stability_thresh_factor dpgOptDesignInitialSetupMode xngNaeDebug dbgSaveMThreadPropRouteFile optLeakageUseIpoDRVCode rdag_native_parm_latch_stability_thresh_factor selectedButton optLeakagePreRouteFixDRV dpgOptDesignSelNetsFile timing_disable_si_slew_save_restore rdagTinyFontName ckgCTSCellList dpgOptDesignSavedPrintLkgPower rdagNativePessimism optDRV2Margin internal_runceltic_call fp_core_to_left timeDesignIdealClock conf_postRoute_clkres optDesignHelpString postRouteSkipApplyGlobalNets optLeakageNoLvtInSecondResizeIPO rdag_native_parm_vl_output_tolerance_factor eco_exp_cmd dpgNRrouteWithSiDrivenUser metric_capture_timing_path_groups optDesignRptNumPaths optLeakageUsePostIPOsizing optDRV1Margin optLeakageSkipRecoverDRV command optLeakageUseOrigCellMapping rdagReg2RegWNSTgtSlack fp_max_io_height dpgAutoStopDRVFixing conf_latency_file fp_core_to_right f timeDesignNewSignoffDefaultSettingExitReset timing_save_expanded_array_idx i encounterVersion conf_net_delay cts_cell_list vyYldTechFile dpgOptDesignVersion0 dpgOptDesignSetupMode dpgOptDesignVersion1 opgLkgCombDrvMargin flag dpgOptDesignLkgPowerHighV2 dpgAreaReclaimIncrPathProtect saveSetupTgtSlack metric_page_cfg_user dpgIPOPreserveRouteSaved savedIPOUseCTEViewPruningAPI optLeakageAdjustTargetSlack timeDesignClkDomainSet optLeakageDontUseCells rdagEncounterWrapper rdagCheckCeltICParmSensitivity optLeakageOLPResetTimingGraph bind DrvRes rda_siFlowRemovedOptions xngCeltICResultAvailable init_io_file rtl_verilog_case SWpass CTE:user_setup_views is_log_output_enabled metric_capture_per_view optDontUseCellsV1StateUnknown restore_db_stop_at_design_in_memory dbgDisableECOCmdStubsFilter optHighEffortRA xngNativeRecvPeakThreshold optCurrent_WNS rdagFixGlitchNoWarn dbgILMdir optDesignPostRouteResetNanoGlobalMarkers xngGradualDelayReduction conf_delay_limit dpgNRdrouteStartIterationUser optLeakageTNSRecoveryFix2 dbgCellLibrary soceIlmEnableCommandControl eosVars init_oa_ref_lib dpgSIUseExtTranFiles optLeakageSIMode metric_category_auto_snapshot dpgOptDesignPostCTSStateName vpx_entry_font dbgRTLlist optLeakageResizeLimit enc_save_binary restore_db_save_cmd save_mt_binary init_oa_tech_lib rtl_verilog_list timing_time_unit coegUseTechDepTargetSlack opgOlpStateDepLeakage opgSavedUseLD dbgSupportMtlg xngCheckSILic oaxguserlefversion optLeakageFootPrintLessFlow2 optLeakageMinInvertersForOpt coeDesignWNSNLBumpThreshMultForHold conf_qxlayermap_file optHVTCells opgPowerCheckTiming saveDesignForMMMC CTE:user_dynamic_view currNoiseType optLeakageMinPostCtsRA dpgNRrouteWithTimingDrivenUser dpgOptDesignPrePlaceStateName fileName init_oa_design_view optLeakageLkgLiteTargetSlack timeDesignVerbose optLeakageUsePostRouteUpsize rdagForceNativeCeltIC conf_preRoute_clkcap timeDesignNewReportOnly type udmgEmsHandleId dbgFPFile optDesignPrintCongestionInBlockingQThread rdagSmallFontName tmp optDesignNewRA metric_capture_depth optLeakageOLPFreeTimingGraph optDesignCDTVSlack opgUseReportPower xngCteReportPrintIncrDelay optLeakagePRUseLvtCells dpgOptDesignVersionScale opgMsvCallFixDrvByBTS oaxgLayouts unflatten_ns conf_preRoute_cap timeDesignSlackReports maxTranCantFixPins_g dbgUdnBBoxFileName dbgTechFile xngSupportFCTSignoff trim_design_obj_type_list rdagTinyBoldFontName init_oa_design InputTranTime optTurnOffUpsizeBasedDRVinRA optDesignRATargetSlack rdagSIWNSPathNonLegalFixingOnly fp_core_cntl rdagLargeFontName gala_rey_bin timeDesignExpReg2Reg rdagPRHonorExtractRCModeInSI vpx_btn_font optLeakageUseLvtCells rdaiCommitConfigFoundMissingFile rtl_vhdl_case optLeakageFixTimingDRVIter optLeakageSeqDelay init_oa_search_lib optDontUseCellsV1StateLVT optLeakageUseTargetSlack optLimitedUseOrigTimingCon optDesignRptPrefix dbgIOCellLibrary dbgGenFootPrint timeDesignPathReports Logic0 rdagSplitCeltIC Logic1 optLeakagePreRouteFFSizing2VT conf_locvlib optLeakageSkipDownsize1 var optLeakageSkipDownsize2 optLeakageUseFFsizing optLeakageSkipDownsize3 dpgNRrouteSignatureFlow dbgDftShrinkFactor dpgOptDesignDrvMode tclFile conf_sigstormlib coll_dict rtl_path conf_isVerTrackHalfPitch cpf_revision optLeakagePowerNewMinFlow rdag_native_parm_stability_thresh_factor optFastDrv1InPostCts flatten_ns optLeakageDownsizeNonCritInstMin optgCTEGlobalPeakMemory conf_timelib_listmax dpgNRrouteWithEcoUser coegRptPowerDir tps_save_design_full_chip_eco init_oa_design_lib rdag_native_parm_vh_output_tolerance_factor nSpace report_reference_backword_compatible_flow dpgNRdrouteStartIterationSaved rtl_vhdl_list optAbortMsg conf_oa_oa2lefversion enable_disk_caching preRouteSkipApplyGlobalNets metric_current_run_id optLeakageUseSecondOLP savedPROptLazyMMMCForSetup optSkipOptFanout timeDesignIncludeHoldReports size useCdbFileInfoFromConfFile local_coll timeDesignPathReportsSaved conf_isHorTrackHalfPitch optLeakagePRUseFFResizing optLeakageDownsizeNonCritInstHigh nspace timing_check_braces_save_design optDontUseCellsV1StateSaveDefault rda_tcl_docs_path cts_cell_footprint trim_design_obj_type_to_check optDontUseCellsV1StateMVT conf_fmdir timing_run_threaded_commands_continue_on_fail init_uniquify_netlist_options dpgOptDesignExcNetsFile optLeakageFixDrvAtEnd coegTgtSlackMult optLeakageResizeSkipFixDrc rdagPRDisableMacroAwareBuffering dbgTlfTimeLibrary prodBinary auto_partition init_design_uniquify optForce2ndOCP optPostCTSFixDRVMaxIter init_honorFence conf_xtwf_file rtl_verilog_version syn2ambit_tmp_dir msvDelm optDesignTimeRptDir metric_capture_min_count optLeakageAdjustDrvMargin siFixingIlm metric_category_tcl optLeakageUseFixTimingOnly enc_save_prop optLeakageIterTimingDownsize pvs_fill_signoff_mode_state init_design_oa_use_native_lef_reader optLeakageMinSkipPostRoute1 xngFixRipAggDeltaDelay optLeakageMinSkipPostRoute2 optLeakageIterDownsize3 prev_cui_stat optLeakageIterDownsize4 optLeakageUseLvtInDRV2 opgUseStateDepLeakage fp_double_back dpgOptDesignPostRouteMode optLeakageMinDelaysForOpt opgUseNativeExtractionForSignoff dpgIPODontMoveInstSaved optLeakageForcePGTermMatch timeDesignSlackReportsSaved opgObsReportLkgPower conf_def_file dbgILMlist optOCP2DecisionGuardband xngSiFlowCtrl percList opgPRDontSetMLD conf_ioOri init_ilmView optLeakagePreRouteFFSizing3VT1 optLeakagePreRouteFFSizing3VT2 nativeCTECstrReader init_oa_include_tech_constraint_groups conf_bblob_lef xngFixByPathGroupSpecificTarget optLeakageUseSecondResizeIPO metric_capture_tns_histogram_buckets conf_qxtech_file optLeakageNrIterCount xngFixTimingAndSI optDesignSharedLogicSet timeDesignDrvReportsSaved keepAllCommandsEnabledInSimulSetupHoldMode init_oa_design_cell optStopAfterWeedWhacking metric_capture_overwrite xngUseNativeCeltIC conf_timingcon_graph xngExtraPathGroups timeDesignReportOnly init_verilog optCurrent_WNS_ns xngFixUseTightIPOThresh keepConsistenIlmView fp_core_util optLeakageUsePartitionFix xngFixPathGroupWNSMargin optLeakageIPOSkipFixDrc optDesignCDTVFlow conf_preRoute_clkres optLeakageUseOlpDrvMargin flow_legacy_store init_oa_exclude_tech_constraint_groups optLeakageUseNewVtPartition key init_pwr_net rdaShowAttrPopup metric_page_cfg_format xngDefaultVddRes tcmEmsHandleId vpx_bg_tool conf_preRoute_res dpgNRrouteWithSiDrivenSaved optLeakageFixDelayDontUse optDesignReclaimAreaFixDRV CTE:user_leakage_view rdagIPOUsePEAPI dbgPlaceFile tempus_save_db_info xngFixCelticAggresorList optLeakagePowerIterCount optLkgTlibList soft_stack_size_limit postCTSFixDRVSkipIter4 disable_multiple_rc_corner_update optFastDrv1InPreCts optDynamicPowerSkipForceDownsize conf_rel_c_thresh conf_use_io_row_flow optLeakageHighPreCtsRA classlist optLeakageResizePostRoutePass dbgLatencyFileName optLeakagePrintVtPartition optMultiHeightOrigTimingCon rdagNoRipupForHold xngMinDeltaDelayToFix rdagDesignWNSTgtSlack dpgNRrouteDirtyAreaEcoFlow xngDisableIncrAnalysisThresh metric_capture_tns_histogram_paths metric_category_tcl_rd opgOptDesignCheckConnectivity optDynamicPowerOnlyAllowInputSwitchingActivity opgOptRptFromFile optIgnoreOCVMode init_mmmc_file xngFixSetupIgnoreBufIns restore_mt_binary dbgStampModelData conf_postRoute_cap cts_scheduling_file procs optLeakageSkipRecoverDrvPR optLeakageHoldDontUseCells xngFixHoldUseSiIPO optLeakageUsePathGroup conf_dpath conf_bblob_netlist rdagConsoleFontName rdagEnableGraphBackgroundCompression optMinAreaFFSizinginRA1 oaxgFromRestoreOA dbgMicronPerDBU enc_save_place_binary init_deleteInst dbgETAPhysicalFlow dbgDftToggleScale xngUseQThread dbgSigStormLib optDontUseCellsPrevCommand optMVTCells opgCurrentHoldSlack dpgIPOEffortLevelSaved preRouteCheckPlacement optLeakageTNSRecoveryFix rail_api_bin xngDefaultGndRes xngUseMultiThread optDynamicPowerAdjustTargetSlack metric_page_cfg qtfgCodePair init_assign_buffer dpgNRselectedNetOnlyUser dpgNRdrouteExpHonorNetPrioritySaved hv3_home_port dbcFall pvs_fill_data optLeakageDRV2Pass optLeakageSkipOLP optDesignShouldSetOptGuideFlow optDesignNewPostRoute return_value artgGenerateFlatTimingReport fp_vertical_row fp_flip_first metric_page_cfg_merged optElmoreDelayUpperThreshForDRV metric_category_default rdagIsInCmdLog optLeakage3VTOptimization timeDesignSignOffReportOnly tafile dpgOptDesignPostRouteStateName conf_timelib_path dpgNRrouteWithEcoSaved qtm_exp_cmd optSkipResizePostIPO optLeakageCellPadding oaxgRestoredLib dpgOptDesignMediumEffort rdagSetupEntry optLeakageForce2ndOCP init_design_timing_constraints_file conf_iolib optLeakageSkipUpsize1 optLeakagePreCtsFixTiming enc_save_portable_design optLeakageSkipUpsize2 rda_siFlowValidOptions optLeakageSkipUpsize3 opt_inv_footprint gala_rey_flow optLeakageMaxFanoutCode cteDefaultPathGroups optDesignShouldResetOptGuideFlow optLeakageFixTimingDRV optLeakageUseTargetSlack2 psoEPSILON dpgOptDesignLkgPowerLow oaxgLockDBPrevVal optMinAreaNoTargetRA1 pname timeDesignReportTimingMode optLeakageDebugTiming init_skip_legacy_init_design_check dpgFixDRVMaxIter optWorstNegSlack metric_capture_tns_histogram_max_slack metric_capture_design_image init_design_timing_graph_file xngXilmFlow dpgOptDesignLkgPowerMin CTE:user_hold_views optLeakageMaxFanoutOption optODTrials dpgOptDesignDynPowerMed MDNIndex optDontUseCellsV1StateRestoreDefault useStandaloneCeltICECOFile optLVTCells enc_save_portable_oa_design optLeakageUseSecondFixTiming optUseConversionFlow init_lef_file qtfgHelpTags rdag_incr_parm_vl_output_tolerance_factor currSelectedTerm metric_capture_timing_paths init_top_cell dbgIsWireLEF init_oa_foundry_rule dpgOptDesignSignoffMode dpgOptDesignDynPowerLow dbgCapTblFileName optLeakageForceDownsizeSlack rdagSmallBoldFontName dpgNRrouteWithTimingDrivenSaved dbgNewPref optLeakageUseMvtHvtCells opgSavedMaxLDMsmv init_cpf_file postRouteCheckPlacement optdVersion metric_auto_capture optDesignMultiHeightSeqResRA optLeakagePGTermMatch metric_capture_pba_tns_histogram dbgRouteFile conf_in_tran_delay optLeakageFDSMode msg opgSkipOPDReportPower xngAggressiveSiIPO dbgStampModelDef dbgVPTimeDesign optLeakageUseFFsizing2 optLeakageReportPowerAll dpgOptDesignTopLevelMode g_web_config init_design_netlisttype optLeakageInstsSwapped optLeakagePreRouteSwapInLvt optDesignReclaimAreaDensity1 optDesignReclaimAreaDensity2 optUsePostCTSConversionFlow optMinAreaSplitDrvSingleIter opgUseLocalDensityMsmv dpgOptDesignTopLevelModeName conf_postRoute_res dbgDftResScale xngDefaultPathGroups rdagEnableFFOptInSI optLeakagePostRouteFixTiming xngFixRegToRegWNSMargin dbgECOEvalFillerCell xngFixSetupIgnoreBufInForPI optLeakageMinPreCtsRA _enable_save_aae_glitch_data_overlay rdagSIDoTNSFixing optUsePreCTSConversionFlow oaxgOaPartitionsList testCelticSignoff opgEnableHoldOptimizedInitailSummary init_oa_special_rule xngFixNoiseRippedUpNet init_secondary_lef_file_sets rtllist dbgPtnBoundaryTrack fp_isOrigCenter optMinAreaSplitDRVStep optLeakageMinSkipIncrOCP brandBg pegasus_pg_fill_mode_state _timing_save_design_chksm vpx_label_font rtl_vhdl_version optLeakageUse2VtInPRoutePass1 rdaShowLefLayerName dbgBlockLibrary rdagNoNRFlagsForHold mySpCnt init_original_verilog_files lsOptDesignUsefulSkew conf_qxconf_file action dbgDftCapScale timing_ptm_model_backward_compatible_mode init_handlePartition xngRippedUpNetAvoidDetour optLeakageSkipMaxCapCheck other_set optAddFiller dpgOptDesignClockGateAsserts dpgOptDesignVersionMinArea1 dpgOptDesignVersionMinArea2 dpgOptDesignMode init_import_mode brandFg dbcRise conf_lefTechFileMap_file fp_core_height tempus_skip_save_db_info proc prod old xngFixNoiseDelayAsGlitch idc_swap_out_vobjects optSkipOCP hidden_ns conf_qxlib_file dpgOptDesignDrvLargeScaleOnlyMode rdaDesignName fp_core_to_top is_svc_mode conf_postRoute_xcap enc_save_design_exhaustive_portable_mode dbgInteractiveECOEvalCmd oaxgReflibs optPostCTSSplitDRVStep init_design_settop optLeakageOPD3VTOptimization optTopLevelPreRouteSaved optDesignAllowOnlyCellSwapping args_list optDesignInitCPUTime dpgOptDesignPreCTSStateName optLeakageCalledFromOptDesign dbgIPODrcMarginSaved conf_postRoute_clkcap qualityPrefix rc_corner_temperature_unset rdag_incr_parm_latch_stability_thresh_factor dpgOptDesignVersionMinArea optLeakageDisableFlows fp_core_width dpgOptDesignPostCTSMode init_oa_default_rule rdagForceEncounterWrapperMode dpgOptDesignHighEffort dpgOptDesignPreCTSMode dpgOptDesignSelTermsFile xngFixMaxPathFromReport saveNetlistOnThread optLeakageHighPostCtsRA dpgOptDesignTargetBasedOpt xngConcurrentMMMC enc_save_timing_constraints_always init_layout_view optDesign_CPU xngFixNoiseWithExternalSpefNode opgPROptInvPairOnly dpgNRdrouteExpHonorNetPriorityUser optLeakagePostCtsFixTiming enable_eco_in_mmmc extract_shrink_factor optDPreCtsDrvNoFPI timing_cap_unit checkbutton optLeakageUseSwapInLvt lsPathGrpSkewClock metric_advanced_url_endpoint cmd vpx_menu_font optLeakageExtraTranDrvFix optLeakageFixTargetSlack timeDesignReportTimingFullClock xngFixNoiseDelayOnAllCriticalNets hv3_home_host phySaveCmdList optLeakageSkipRecoverSlack xngNanoRouteDumpTouchedNet stubProc wingAutoRedraw fp_aspect_ratio xngMarkFromXtalkReport optLkgCellList dpgOptDesignNoStateName dbgDftXCapScale optLeakageFootPrintLessFlow optReclaimAreaBetween2OCPs PtnExists timing_enable_fast_delay_api_for_fe_olp timing_save_escaped_array_idx dpgOptDesignUnknownMode metric_summary_metrics etaECODefined init_gnd_net conf_row_height dpgOptDesignEffort conf_yldfile timeDesignIlmView opgLkgSeqDrvMargin optTimeDesignNoSlkRpt optLeakageDownsizeNonCritInstMin2 conf_ilmdir optLeakageViewThresh optSkip2ndOCP optLeakageTNSMargin optDesignInitMemory optLeakageUsePostRouteSizing optDontUseCellsV1State dpgNRselectedNetOnlySaved optCurrent_TNS conf_cpl_c_thresh origElmoreDelayUpperThreshold rdag_incr_parm_vh_output_tolerance_factor optSkipDRV1 optSkipDRV2 uigDndWin init_abstract_view rdagGiveExtrEngineWarn dpgOptDesignStateName init_design_db_preserve_file cmdFile opt_delay_footprint metric_page_cfg_format_user g_gui_mode opgCurrentSetupSlack dbgBlackBoxLibrary fp_core_to_bottom spgFreeCellsHonorFence timeDesignNewSignoffDefaultSetting rda_siFlowHiddenOptions dpgOptDesignTargetBasedOptStateName optDesignCDTVNetRatio cvd optLeakageUseTimingDownsize ilmCmdRecovered init_keepPort timing_enable_mt_save_design rda_siFlow_cmdDeleteFiller tbSFont file metric_capture_tns_histogram saveRestorePathCollectionOnThread timeDesignMachineReadableReport optDontUseCellsV1StateLMVT xngFixBySlackRatio rdagSavedMABStatus xngFixSaveDesignBeforeNR dpgOptDesignCcoptInitCopy rdagNoSlackInTwf data tempus_swap_save_design_chksm_mem dbgCapTblFile xngRunOptDesignDuringSIFix timing_enable_derate_command_trace enc_save_symbol_table dpgOptDesignDynPowerHigh metric_category_status_map dbgMicronPerIGU enc_save_design_use_MThread opgOlpDownsizeInsts vpx_large_font checktype metric_capture_max_drc_markers el optSkipRA rdagSelPropObj class hv3_home_radio optLeakageSkipPRFixTimingOnly
catch {set conf_captbl_file ""}
catch {set opt_buf_footprint ""}
catch {set opgOneInitCPE "1"}
catch {set optgNumOCP "0"}
catch {set dbgSchedulingFileName ""}
catch {set xngFixUseSmallResLength "0"}
catch {set optLeakageMinBuffersForOpt "2"}
catch {set dbgAreaIOCellLibrary ""}
catch {set is_script_mode "0"}
catch {set xngDisplayRuntimeBreakdown "0"}
catch {set dbgDualViewMSV "1"}
catch {set set_simwrap_mode_renamed "1"}
catch {set olpAreaObj "2"}
catch {set xngUseCdbFromPowerDomains "1"}
catch {set dpgOptDesignSharedLogicV6 "1"}
catch {set optLeakageSkipRecoverySteps "2"}
catch {set conf_timingcon_format "sdc"}
catch {set optSkipRA1 "0"}
catch {set BaseList "WidgetNode Node NodePrototype EventTarget"}
catch {set optSkipRA2 "0"}
catch {set dpgOptDesignVersion11 "110"}
catch {set dpgOptDesignVersion12 "120"}
catch {set rda_siFlow_cmdAddFiller ""}
catch {set optUseGuardbandForOCP2Decision "0"}
catch {set conf_tot_c_thresh "5.0"}
catch {set optDesignInitRealTime "0"}
catch {set optDesignPrintCongestionId "0"}
catch {set timeDesignDrvReports "0"}
catch {set optLeakageUseMVTForHold "0"}
catch {set timeDesignAllClocksPropagated "0"}
catch {set optgCTETotalCPUTime "0"}
catch {set optLeakageViewPruning "6"}
catch {set optLeakageSkipForceDownsize "0"}
catch {set conf_gen_footprint "0"}
catch {set conf_net_load "0.5pf"}
catch {set invs_bin_to_ver "0"}
catch {set optLeakageUseGoDownSizeCode "1"}
catch {set rdag_incr_parm_stability_thresh_factor "0.1"}
catch {set dpgOptDesignInitialSetupMode "1"}
catch {set xngNaeDebug "32"}
catch {set dbgSaveMThreadPropRouteFile "1"}
catch {set optLeakageUseIpoDRVCode "2"}
catch {set rdag_native_parm_latch_stability_thresh_factor "0.1"}
catch {set selectedButton ""}
catch {set optLeakagePreRouteFixDRV "1"}
catch {set dpgOptDesignSelNetsFile ""}
catch {set timing_disable_si_slew_save_restore "0"}
catch {set rdagTinyFontName "-*-helvetica-medium-r-normal--12-*-75-75-p-*-iso8859-*"}
catch {set ckgCTSCellList ""}
catch {set dpgOptDesignSavedPrintLkgPower "0"}
catch {set rdagNativePessimism "0"}
catch {set optDRV2Margin "0"}
catch {set internal_runceltic_call "0"}
catch {set fp_core_to_left "6.09"}
catch {set timeDesignIdealClock "0"}
catch {set conf_postRoute_clkres "0"}
catch {set optDesignHelpString "
Usage: optDesign \[-help\] \[-noEcoRoute\] \[-idealClock\] \[-saveDB\]
                 \[-outDir <directoryName>\] \[-preCTS\] \[-postCTS\] \[-postRoute\]
                 \[-incr\] \[-hold\] \[-drv\] \[-si\] \[-selectedNets <fileName>\]
                 \[-selectedTerms <fileName>\] \[-excludeNets <fileName>\]
                 \[-prefix <fileNamePrefix>\]
"}
catch {set postRouteSkipApplyGlobalNets "1"}
catch {set optLeakageNoLvtInSecondResizeIPO "0"}
catch {set rdag_native_parm_vl_output_tolerance_factor "0.95"}
catch {set eco_exp_cmd "change_inst_name"}
catch {set dpgNRrouteWithSiDrivenUser "false"}
catch {set metric_capture_timing_path_groups ""}
catch {set optDesignRptNumPaths "50"}
catch {set optLeakageUsePostIPOsizing "0"}
catch {set optDRV1Margin "0"}
catch {set optLeakageSkipRecoverDRV "0"}
catch {set command "::tkListboxUpDown"}
catch {set optLeakageUseOrigCellMapping "2"}
catch {set rdagReg2RegWNSTgtSlack "-99999"}
catch {set fp_max_io_height "0"}
catch {set dpgAutoStopDRVFixing "1"}
catch {set conf_latency_file ""}
catch {set fp_core_to_right "6.09"}
catch {set f "dbHecoVar"}
catch {set timeDesignNewSignoffDefaultSettingExitReset "1"}
catch {set timing_save_expanded_array_idx "1"}
catch {set i "12"}
catch {set encounterVersion "20.20-p001_1"}
catch {set conf_net_delay "1000.0ps"}
catch {set cts_cell_list ""}
catch {set vyYldTechFile ""}
catch {set dpgOptDesignVersion0 "0"}
catch {set dpgOptDesignSetupMode "1"}
catch {set dpgOptDesignVersion1 "100"}
catch {set opgLkgCombDrvMargin "0.75"}
catch {set flag "1"}
catch {set dpgOptDesignLkgPowerHighV2 "7"}
catch {set dpgAreaReclaimIncrPathProtect "1"}
catch {set saveSetupTgtSlack "0"}
catch {set metric_page_cfg_user ""}
catch {set dpgIPOPreserveRouteSaved "1"}
catch {set savedIPOUseCTEViewPruningAPI "-1"}
catch {set optLeakageAdjustTargetSlack "1"}
catch {set timeDesignClkDomainSet "0"}
catch {set optLeakageDontUseCells ""}
catch {set rdagEncounterWrapper "1"}
catch {set rdagCheckCeltICParmSensitivity "0"}
catch {set optLeakageOLPResetTimingGraph "1"}
catch {set bind "\"s\"	\"ui::saveGLHistory \$w\""}
catch {set DrvRes "400"}
catch {set rda_siFlowRemovedOptions "TAextraOption cmdAddFiller cmdCreateTwf cmdDeleteFiller cmdPGConnect irDropFastFile irDropSlowFile extractRCMode fixingEffort nanoSIPostFixTclFile nanoSIPreventTclFile rptRejectionCurveSlack rptSensitivityThreshold runDefOut runHighCapacity runPdefOut runSIPreventRouting runSIPreventTimingIPO runTwfOut usePrevSIVioNetFile usePrevTwfFile"}
catch {set xngCeltICResultAvailable "0"}
catch {set init_io_file ""}
catch {set rtl_verilog_case "orig"}
catch {set SWpass "0"}
catch {set CTE:user_setup_views ""}
catch {set is_log_output_enabled "0"}
catch {set metric_capture_per_view "1"}
catch {set optDontUseCellsV1StateUnknown "0"}
catch {set restore_db_stop_at_design_in_memory "1"}
catch {set dbgDisableECOCmdStubsFilter "0"}
catch {set optHighEffortRA "0"}
catch {set xngNativeRecvPeakThreshold "20"}
catch {set optCurrent_WNS "-1000"}
catch {set rdagFixGlitchNoWarn "0"}
catch {set dbgILMdir ""}
catch {set optDesignPostRouteResetNanoGlobalMarkers "1"}
catch {set xngGradualDelayReduction "0"}
catch {set conf_delay_limit "1000"}
catch {set dpgNRdrouteStartIterationUser "false"}
catch {set optLeakageTNSRecoveryFix2 "0"}
catch {set dbgCellLibrary ""}
catch {set soceIlmEnableCommandControl "2"}
catch {set eosVars ""}
catch {set init_oa_ref_lib ""}
catch {set dpgSIUseExtTranFiles "0"}
catch {set optLeakageSIMode "0"}
catch {set metric_category_auto_snapshot ""}
catch {set dpgOptDesignPostCTSStateName "postCTS"}
catch {set vpx_entry_font "-*-helvetica-medium-r-normal-*-14-*-*-*-*-*-*-*"}
catch {set dbgRTLlist ""}
catch {set optLeakageResizeLimit "1"}
catch {set enc_save_binary "1"}
catch {set restore_db_save_cmd "saveDesign"}
catch {set save_mt_binary "1"}
catch {set init_oa_tech_lib ""}
catch {set rtl_verilog_list ""}
catch {set timing_time_unit "none"}
catch {set coegUseTechDepTargetSlack "0"}
catch {set opgOlpStateDepLeakage "2"}
catch {set opgSavedUseLD "0"}
catch {set dbgSupportMtlg "1"}
catch {set xngCheckSILic "1"}
catch {set oaxguserlefversion "0"}
catch {set optLeakageFootPrintLessFlow2 "1"}
catch {set optLeakageMinInvertersForOpt "4"}
catch {set coeDesignWNSNLBumpThreshMultForHold "0.5"}
catch {set conf_qxlayermap_file ""}
catch {set optHVTCells "0"}
catch {set opgPowerCheckTiming "2"}
catch {set saveDesignForMMMC "1"}
catch {set CTE:user_dynamic_view ""}
catch {set currNoiseType "1"}
catch {set optLeakageMinPostCtsRA "0"}
catch {set dpgNRrouteWithTimingDrivenUser "false"}
catch {set dpgOptDesignPrePlaceStateName "prePlace"}
catch {set fileName "etaCmd_cte.tcl etaCmd_syntech.tcl etaCmd_aae.tcl"}
catch {set init_oa_design_view ""}
catch {set optLeakageLkgLiteTargetSlack "0"}
catch {set timeDesignVerbose "0"}
catch {set optLeakageUsePostRouteUpsize "0"}
catch {set rdagForceNativeCeltIC "1"}
catch {set conf_preRoute_clkcap "0"}
catch {set timeDesignNewReportOnly "0"}
catch {set type "1"}
catch {set udmgEmsHandleId "0"}
catch {set dbgFPFile ""}
catch {set optDesignPrintCongestionInBlockingQThread "true"}
catch {set rdagSmallFontName "-*-helvetica-medium-r-normal--14-*-75-75-p-*-iso8859-*"}
catch {set tmp "tkListboxUpDown"}
catch {set optDesignNewRA "0"}
catch {set metric_capture_depth "1"}
catch {set optLeakageOLPFreeTimingGraph "0"}
catch {set optDesignCDTVSlack "0.5"}
catch {set opgUseReportPower "1"}
catch {set xngCteReportPrintIncrDelay "0"}
catch {set optLeakagePRUseLvtCells "0"}
catch {set dpgOptDesignVersionScale "100"}
catch {set opgMsvCallFixDrvByBTS "0"}
catch {set oaxgLayouts ""}
catch {set unflatten_ns "_hidden_unflatten_namespace"}
catch {set conf_preRoute_cap "0"}
catch {set timeDesignSlackReports "0"}
catch {set maxTranCantFixPins_g "0x0"}
catch {set dbgUdnBBoxFileName "/tmp/ssv_tmpdir_6269_vsjL7Z/.bbx_6269"}
catch {set dbgTechFile ""}
catch {set xngSupportFCTSignoff "0"}
catch {set trim_design_obj_type_list "inst net connection row_site r_blk pl_blk track"}
catch {set rdagTinyBoldFontName "-*-helvetica-bold-r-normal--12-*-75-75-p-*-iso8859-*"}
catch {set init_oa_design ""}
catch {set InputTranTime "5e-10"}
catch {set optTurnOffUpsizeBasedDRVinRA "0"}
catch {set optDesignRATargetSlack "-99999"}
catch {set rdagSIWNSPathNonLegalFixingOnly "0"}
catch {set fp_core_cntl "aspect"}
catch {set rdagLargeFontName "-*-helvetica-medium-r-normal--18-*-75-75-p-*-iso8859-*"}
catch {set gala_rey_bin "/home/installs/SSV202/tools.lnx86/voltus_components/xp_services/bin"}
catch {set timeDesignExpReg2Reg "0"}
catch {set rdagPRHonorExtractRCModeInSI "1"}
catch {set vpx_btn_font "-adobe-helvetica-medium-r-normal--*-120-*-*-*-*-iso8859-*"}
catch {set optLeakageUseLvtCells "1"}
catch {set rdaiCommitConfigFoundMissingFile "0"}
catch {set rtl_vhdl_case "orig"}
catch {set optLeakageFixTimingDRVIter "0"}
catch {set optLeakageSeqDelay "0.499"}
catch {set init_oa_search_lib ""}
catch {set optDontUseCellsV1StateLVT "3"}
catch {set optLeakageUseTargetSlack "1"}
catch {set optLimitedUseOrigTimingCon ""}
catch {set optDesignRptPrefix "timeRpt"}
catch {set dbgIOCellLibrary ""}
catch {set dbgGenFootPrint "1"}
catch {set timeDesignPathReports "0"}
catch {set Logic0 "0"}
catch {set rdagSplitCeltIC "0"}
catch {set Logic1 "1"}
catch {set optLeakagePreRouteFFSizing2VT "0"}
catch {set conf_locvlib ""}
catch {set optLeakageSkipDownsize1 "0"}
catch {set var "power_mode_created"}
catch {set optLeakageSkipDownsize2 "0"}
catch {set optLeakageUseFFsizing "0"}
catch {set optLeakageSkipDownsize3 "0"}
catch {set dpgNRrouteSignatureFlow "false"}
catch {set dbgDftShrinkFactor "1.0"}
catch {set dpgOptDesignDrvMode "1"}
catch {set tclFile "rdaUpdateTclDb.tcl"}
catch {set conf_sigstormlib ""}
catch {set coll_dict ""}
catch {set rtl_path "./"}
catch {set conf_isVerTrackHalfPitch "1"}
catch {set cpf_revision "1.0"}
catch {set optLeakagePowerNewMinFlow "0"}
catch {set rdag_native_parm_stability_thresh_factor "0.1"}
catch {set optFastDrv1InPostCts "1"}
catch {set flatten_ns "_hidden_flatten_namespace"}
catch {set optLeakageDownsizeNonCritInstMin "1"}
catch {set optgCTEGlobalPeakMemory "0"}
catch {set conf_timelib_listmax ""}
catch {set dpgNRrouteWithEcoUser "false"}
catch {set coegRptPowerDir "POWDIR"}
catch {set tps_save_design_full_chip_eco "0"}
catch {set init_oa_design_lib ""}
catch {set rdag_native_parm_vh_output_tolerance_factor "0.95"}
catch {set nSpace "etaUI"}
catch {set report_reference_backword_compatible_flow "false"}
catch {set dpgNRdrouteStartIterationSaved "\{\}"}
catch {set rtl_vhdl_list ""}
catch {set optAbortMsg "**ERROR: \(IMPOPT-460\):	optDesign command aborted.
"}
catch {set conf_oa_oa2lefversion ""}
catch {set enable_disk_caching "1"}
catch {set preRouteSkipApplyGlobalNets "1"}
catch {set metric_current_run_id ""}
catch {set optLeakageUseSecondOLP "0"}
catch {set savedPROptLazyMMMCForSetup "-1"}
catch {set optSkipOptFanout "0"}
catch {set timeDesignIncludeHoldReports "0"}
catch {set size "9999"}
catch {set useCdbFileInfoFromConfFile "0"}
catch {set local_coll "-1"}
catch {set timeDesignPathReportsSaved "0"}
catch {set conf_isHorTrackHalfPitch "0"}
catch {set optLeakagePRUseFFResizing "1"}
catch {set optLeakageDownsizeNonCritInstHigh "0"}
catch {set nspace "IMEX"}
catch {set timing_check_braces_save_design "1"}
catch {set optDontUseCellsV1StateSaveDefault "1"}
catch {set rda_tcl_docs_path "/home/installs/SSV202/tools.lnx86/ssv"}
catch {set cts_cell_footprint ""}
catch {set trim_design_obj_type_to_check ""}
catch {set optDontUseCellsV1StateMVT "4"}
catch {set conf_fmdir ""}
catch {set timing_run_threaded_commands_continue_on_fail "0"}
catch {set init_uniquify_netlist_options ""}
catch {set dpgOptDesignExcNetsFile ""}
catch {set optLeakageFixDrvAtEnd "1"}
catch {set coegTgtSlackMult "3"}
catch {set optLeakageResizeSkipFixDrc "5"}
catch {set rdagPRDisableMacroAwareBuffering "1"}
catch {set dbgTlfTimeLibrary ""}
catch {set prodBinary "tempus"}
catch {set auto_partition "1"}
catch {set init_design_uniquify "0"}
catch {set optForce2ndOCP "0"}
catch {set optPostCTSFixDRVMaxIter "3"}
catch {set init_honorFence "0"}
catch {set conf_xtwf_file ""}
catch {set rtl_verilog_version "1995"}
catch {set syn2ambit_tmp_dir "/tmp/ssv_tmpdir_6269_vsjL7Z"}
catch {set msvDelm ","}
catch {set optDesignTimeRptDir "./timingReports"}
catch {set metric_capture_min_count "1000"}
catch {set optLeakageAdjustDrvMargin "1"}
catch {set siFixingIlm "0"}
catch {set metric_category_tcl "
    design \{
      if \{\$::um::debug\} \{puts \"um_debug -> Running design category ...\"\}
      ##nagelfar ignore Unknown command
      if \{!\[isDesignInMemory\]\} \{return\}
      ##nagelfar ignore Unknown command

      um::set_blockage_metrics

      if \{\[um::get_obj metric_capture_design_image\]\} \{
        if \{\(\[llength \[get_db designs *\]\] == 1\) && \(\$::init_lef_file != \"\"\)\} \{
          um::set_metric -name design.floorplan.image -value \[um::capture_floorplan_image\]
          if \{\$::um::debug\} \{puts \"um_debug -> \[um::get_metric -pending design.floorplan.image\]\"\}
        \} else \{
          if \{\$::um::debug\} \{puts \"um_debug -> Skipping floorplan image capture\"\}
        \}
      \}

      # Compute wirelength
      if \{\[get_db \[get_db designs *\] .is_placed\]\} \{
        set lengths 0
        get_db nets -foreach \{ set lengths \[expr \$lengths + \[::tcl::mathop::+ \{*\}\$obj\(.wires.length\)\]\] \} 
        um::set_metric -name route.wirelength -value \$lengths
      \}

      if \{ \[get_db designs .area\] > 0\} \{
        queryCheckPlaceDensity
      \}

      ##nagelfar ignore Unknown command
      um::set_metric_additional_insts

      ##nagelfar ignore Unknown command
      um::set_metric_additional_nets

      if \{\[get_db library_sets\] != \"\"\} \{

        um::set_metric -name design.power_domains -value \[get_db power_domains .name\]

        #set area 0
        #set count 0
        #set count \[get_db insts * -if \{ .is_integrated_clock_gating \} -foreach \{ puts \[set area \[expr \$area + \[get_db \$object .base_cell.bbox.area\]\]\] \}\]
        #set count \[get_db insts * -if \{ .is_integrated_clock_gating \} -foreach \{ set area \[expr \$area + \[get_db \$object .base_cell.bbox.area\]\] \}\]
        set count \[llength \[set areas \[get_db \[get_db insts * -if \{ .is_integrated_clock_gating \}\] .base_cell.bbox.area\]\]\]
        set area \[::tcl::mathop::+ \{*\}\$areas\]
  
        um::set_metric -name design.instances.icg -value \$count
        um::set_metric -name design.area.icg -value \"\$area um^2\"
  
        set regs \[lindex \[um::get_metric -pending design.instances.register\] 1\]
        um::set_metric -name design.instances.register -value \[expr \$regs - \$count\]
        set regs \[lindex \[um::get_metric -pending design.area.register\] 1\]
        um::set_metric -name design.area.register -value \[expr \$regs - \$area\]
  
        set count \[llength \[set areas \[get_db \[get_db insts * -if \{ .is_power_switch && \(.base_cell.class == \"core\"\)\}\] .base_cell.bbox.area\]\]\]
        set area \[::tcl::mathop::+ \{*\}\$areas\]
  
        um::set_metric -name design.instances.power_switch -value \$count
        um::set_metric -name design.area.power_switch -value \"\$area um^2\"
  
        set count \[llength \[set areas \[get_db \[get_db insts * -if \{ .is_level_shifter \}\] .base_cell.bbox.area\]\]\]
        set area \[::tcl::mathop::+ \{*\}\$areas\]
  
        um::set_metric -name design.instances.level_shifter -value \$count
        um::set_metric -name design.area.level_shifter -value \"\$area um^2\"
  
        set count \[llength \[set areas \[get_db \[get_db insts * -if \{ .is_isolation || .is_isolation_cell \}\] .base_cell.bbox.area\]\]\]
        set area \[::tcl::mathop::+ \{*\}\$areas\]
  
        um::set_metric -name design.instances.isolation -value \$count
        um::set_metric -name design.area.isolation -value \"\$area um^2\"
  
        um::set_metric -name design.instances.iso_ls  -value \[expr \[lindex \[um::get_metric -pending design.instances.level_shifter\] 1\] + \[lindex \[um::get_metric -pending design.instances.isolation\] 1\]\]
        um::set_metric -name design.area.iso_ls  -value \"\[expr \[lindex \[um::get_metric -pending design.area.level_shifter\] 1\] + \[lindex \[um::get_metric -pending design.area.isolation\] 1\]\] um^2\"
  
        set count \[llength \[set areas \[get_db \[get_db insts * -if \{ .base_cell.is_always_on \}\] .base_cell.bbox.area\]\]\]
        set area \[::tcl::mathop::+ \{*\}\$areas\]
  
        um::set_metric -name design.instances.always_on -value \$count
        um::set_metric -name design.area.always_on -value \"\$area um^2\"
  
        #set count \[llength \[set areas \[get_db \[get_db insts * -if \{ .is_retention \}\] .base_cell.bbox.area\]\]\]
        #set area \[::tcl::mathop::+ \{*\}\$areas\]
  
        #set_metric -name design.instances.srdc -value \$count
        #set_metric -name design.area.srdc -value \"\$area um^2\"
  
        # Remove physical info from the \"total\" metrics
        # Set to something just in case 
  
        define_metric -name design.instances.all -cmp lessBetter -description \"All instances\"
        define_metric -name design.area.all -cmp lessBetter -description \"All area\"
  
        set all_insts  0
        set all_area  0
        set phys_insts  0
        set phys_area  0
    
        set all_insts \[lindex \[um::get_metric -pending design.instances\] 1\]
        set all_area \[lindex \[um::get_metric -pending design.area\] 1\]
  
        um::set_metric -name design.instances.all -value \$all_insts
        um::set_metric -name design.area.all -value \$all_area
  
        set phys_insts \[lindex \[um::get_metric -pending design.instances.physical\] 1\]
        set phys_area \[lindex \[um::get_metric -pending design.area.physical\] 1\]
  
        um::set_metric -name design.instances -value \[expr \$all_insts - \$phys_insts\]
        um::set_metric -name design.area -value \[expr \$all_area - \$phys_area\]
  
        #if \{\(\[um::get_obj program_short_name\] == \"voltus\"\)  && \(\[llength \[um::get_metric rail.referencevoltage.net:* -pending\]\] == 0\)\} \{
          #foreach net \[get_db \[get_db designs *\] .pg_ports.net\] \{
          #  set net_name \[get_db \$net .name\]
          #  set voltage \[get_db \$net .min_voltage\]
          #  um::set_metric -name rail.referencevoltage.net:\$net_name -value \"\$voltage V\"
          #\}
          #return
        #\}
  
        if \{\[um::get_obj program_short_name\] != \"tempus\"\} \{
          #if \{\(\[getOptMode -multiBitFlopOpt -quiet\] == \"true\"\) || \(\[getOptMode -multiBitFlopOpt -quiet\] == \"mergeOnly\"\)\} \{
          #if \{\[getOptMode -multiBitFlopOpt -quiet\] != \"false\"\} \{
            reportMultiBitFFs -statistics
          #\}
          #\}
        \}
  
        if \{ \[get_db \[get_db designs *\] .is_global_routed\]\} \{
          reportCongestion -hotspot
        \}
  
        um::capture_vth_metrics
        um::capture_logic_function_metrics
        um::capture_drive_strength_metrics
  
        um::set_metric -name timing.analysis_views.all -value \[get_db analysis_views .name\]
        um::set_metric -name timing.analysis_views.all.number -value \[llength \[get_db analysis_views\]\]
        um::set_metric -name timing.setup.analysis_views -value \[get_db \[get_db analysis_views -if \{ .is_setup \}\] .name\]
        um::set_metric -name timing.setup.analysis_views.number -value \[llength \[get_db \[get_db analysis_views -if \{ .is_setup \}\] .name\]\]
        um::set_metric -name timing.hold.analysis_views -value \[get_db \[get_db analysis_views -if \{ .is_hold \}\] .name\]
        um::set_metric -name timing.hold.analysis_views.number -value \[llength \[get_db \[get_db analysis_views -if \{ .is_hold \}\] .name\]\]
        um::set_metric -name power.leakage.analysis_view -value \[get_db \[get_db analysis_views -if \{ .is_leakage \}\] .name\]
        um::set_metric -name power.dynamic.analysis_view -value \[get_db \[get_db analysis_views -if \{ .is_dynamic \}\] .name\]
      \} else \{
        puts \"INFO: No timing libraries are defined, partial metric capture for category 'design'.\"
      \}
    \}
    check \{
      if \{\$::um::debug\} \{puts \"um_debug -> Running check category ...\"\}
      checkPlace -ignoreFillerInUtil
      if \{\[um::get_obj metric_capture_design_image\]\} \{
        um::set_metric -name design.place.drc.image -value \[um::capture_place_drc_image\]
      \}
    \}
    setup \{
      if \{\$::um::debug\} \{puts \"um_debug -> Running setup category ...\"\}
      if \{\[get_db library_sets\] != \"\"\} \{
        ## Timing View ##
        ##nagelfar ignore Unknown command
        # These commands don't seem to exist in tempus. Remove the if when they are added
        if \{\[info commands ::Rda_IPO::setActiveViewsMetricData\] ne \"\"\} \{
          ##nagelfar ignore Unknown command
          ::Rda_IPO::setActiveViewsMetricData
        \}
        if \{\[info commands ::Rda_IPO::setEnabledViewsMetricData\] ne \"\"\} \{
          ##nagelfar ignore Unknown command
          ::Rda_IPO::setEnabledViewsMetricData
        \}
        if \{!\[dbIsHeadIlmSpecified\] || \(\[dbIsHeadIlmSpecified\] && \[dbIsHeadIlmFlattened\]\)\} \{
          if \{\[um::get_obj metric_capture_overwrite\] || \(\(\[llength \[um::get_metric timing.setup.wns.* -pending\]\] == 0\) && \(\[llength \[um::get_metric timing.setup.tns.* -pending\]\] == 0\)\)\} \{
            if \{\[um::get_obj program_short_name\] == \"tempus\"\} \{
              if \{\$::um::debug\} \{puts \"um_debug -> Generating setup timing metrics ...\"\}
              if \{\$::timing_path_based_enable_infinite_depth_mode\} \{
                if \{\[um::get_obj metric_capture_per_view\]\} \{
                  report_timing_summary -retime path_slew_propagation -retime_mode infinite_depth -checks \{setup drv\} -expand_views
                \} else \{
                  report_timing_summary -retime path_slew_propagation -retime_mode infinite_depth -checks \{setup drv\}
                \}
                if \{\[um::get_metric timing.setup.type -pending\] == \"\"\} \{
                  set_metric -name timing.setup.type -value \"ipba\"
                \}
              \} else \{
                if \{\[um::get_obj metric_capture_per_view\]\} \{
                  report_timing_summary -checks \{setup drv\} -expand_views
                \} else \{
                  report_timing_summary -checks \{setup drv\}
                \}
                if \{\[um::get_metric timing.setup.type -pending\] == \"\"\} \{
                  set_metric -name timing.setup.type -value \"gba\"
                \}
              \}
              if \{\[um::get_obj metric_capture_tns_histogram\]\} \{
                if \{\$::um::debug\} \{puts \"um_debug -> Capturing histogram ...\"\}
                set hist_data \[um::capture_tns_histogram setup\] 
                if \{\[dict exists \$hist_data groups\]\} \{ 
                  um::set_metric -name timing.setup.histogram -value \[dict get \$hist_data groups\]
                \}
                if \{\[dict exists \$hist_data views\]\} \{ 
                  um::set_metric -name timing.setup.histogram.views -value \[dict get \$hist_data views\]
                \}
              \}
              if \{\[um::get_obj metric_capture_timing_paths\] != 0\} \{
                if \{\$::um::debug\} \{puts \"um_debug -> Capturing timing paths ...\"\}
                set timing_paths \[um::capture_timing_paths setup \[um::get_obj metric_capture_timing_paths\]\]
                if \{\$::um::debug\} \{puts \"um_debug -> \[dict keys \$timing_paths\] ...\"\}
                foreach group \[dict keys \$timing_paths\] \{
                  if \{\$group eq \"all\"\} \{
                    um::set_metric -name timing.setup.paths -value \[dict get \$timing_paths all\]
                  \} else \{
                    um::set_metric -name timing.setup.paths.path_group:\$group -value \[dict get \$timing_paths \$group\]
                  \}
                \}
              \}
              return 
            \}
            # Innovus
            if \{\[get_db \[get_db designs *\] .state\] == \"unplaced\"\} \{
              if \{\[um::get_obj metric_capture_per_view\]\} \{
                timeDesign -prePlace -expandedViews -outDir \$env\(TMPDIR\)
              \} else \{
                timeDesign -prePlace -outDir \$env\(TMPDIR\)
              \}
            \} else \{
              if \{\$::um::debug\} \{puts \"um_debug -> Generating setup timing metrics ...\"\}
              if \{\$::timing_path_based_enable_infinite_depth_mode\} \{
                if \{\[um::get_obj metric_capture_per_view\]\} \{
                  report_timing_summary -retime path_slew_propagation -retime_mode infinite_depth -checks \{setup drv\} -expand_views
                \} else \{
                  report_timing_summary -retime path_slew_propagation -retime_mode infinite_depth -checks \{setup drv\}
                \}
                if \{\[um::get_metric timing.setup.type -pending\] == \"\"\} \{
                  set_metric -name timing.setup.type -value \"ipba\"
                \}
              \} else \{
                if \{\[um::get_obj metric_capture_per_view\]\} \{
                  report_timing_summary -checks \{setup drv\} -expand_views
                \} else \{
                  report_timing_summary -checks \{setup drv\}
                \}
                if \{\[um::get_metric timing.setup.type -pending\] == \"\"\} \{
                  set_metric -name timing.setup.type -value \"gba\"
                \}
              \}
            \}
            # Capture histogram and timing paths \(based on the timeDesign from above\)
            if \{\[um::get_obj metric_capture_tns_histogram\]\} \{
              set hist_data \[um::capture_tns_histogram setup\] 
              if \{\[dict exists \$hist_data groups\]\} \{ 
                um::set_metric -name timing.setup.histogram -value \[dict get \$hist_data groups\]
              \}
              if \{\[dict exists \$hist_data views\]\} \{ 
                um::set_metric -name timing.setup.histogram.views -value \[dict get \$hist_data views\]
              \}
            \}
            if \{\[um::get_obj metric_capture_timing_paths\] != 0\} \{
              if \{\$::um::debug\} \{puts \"um_debug -> Capturing timing paths ...\"\}
              set timing_paths \[um::capture_timing_paths setup \[um::get_obj metric_capture_timing_paths\]\]
              if \{\$::um::debug\} \{puts \"um_debug -> \[dict keys \$timing_paths\] ...\"\}
              foreach group \[dict keys \$timing_paths\] \{
                if \{\$group eq \"all\"\} \{
                  um::set_metric -name timing.setup.paths -value \[dict get \$timing_paths all\]
                \} else \{
                  um::set_metric -name timing.setup.paths.path_group:\$group -value \[dict get \$timing_paths \$group\]
                \}
              \}
            \}
          \} else \{
            if \{\$::um::debug\} \{puts \"um_debug -> Skipping setup metric update...\"\}
            # But still compute the histograms ...
            if \{\[um::get_obj metric_capture_tns_histogram\]\} \{
              set hist_data \[um::capture_tns_histogram setup\] 
              if \{\[dict exists \$hist_data groups\]\} \{ 
                um::set_metric -name timing.setup.histogram -value \[dict get \$hist_data groups\]
              \}
              if \{\[dict exists \$hist_data views\]\} \{ 
                um::set_metric -name timing.setup.histogram.views -value \[dict get \$hist_data views\]
              \}
            \}
            if \{\[um::get_obj metric_capture_timing_paths\] != 0\} \{
              set timing_paths \[um::capture_timing_paths setup \[um::get_obj metric_capture_timing_paths\]\]
              if \{\$::um::debug\} \{puts \"um_debug -> \[dict keys \$timing_paths\] ...\"\}
              foreach group \[dict keys \$timing_paths\] \{
                if \{\$group eq \"all\"\} \{
                  um::set_metric -name timing.setup.paths -value \[dict get \$timing_paths all\]
                \} else \{
                  um::set_metric -name timing.setup.paths.path_group:\$group -value \[dict get \$timing_paths \$group\]
                \}
              \}
            \}
          \}
        \}
      \} else \{
        puts \"INFO: No timing libraries are defined, skipping metric capture for category 'setup'.\"
      \}
    \}
    clock \{
      if \{\$::um::debug\} \{puts \"um_debug -> Running clock category ...\"\}
        if \{\[get_db library_sets\] != \"\"\} \{
        if \{!\[dbIsHeadIlmSpecified\] || \(\[dbIsHeadIlmSpecified\] && \[dbIsHeadIlmFlattened\]\)\} \{
          report_ccopt_clock_trees -summary
        \}
      \} else \{
        puts \"INFO: No timing libraries are defined, skipping metric capture for category 'clock'.\"
      \}
    \}
    hold \{
      if \{\$::um::debug\} \{puts \"um_debug -> Running hold category ...\"\}
      if \{\[get_db library_sets\] != \"\"\} \{
        if \{!\[dbIsHeadIlmSpecified\] || \(\[dbIsHeadIlmSpecified\] && \[dbIsHeadIlmFlattened\]\)\} \{
          if \{\[um::get_obj metric_capture_overwrite\] || \(\(\[llength \[um::get_metric timing.hold.wns.* -pending\]\] == 0\) && \(\[llength \[um::get_metric timing.hold.tns.* -pending\]\] == 0\)\)\} \{
            #set_metric -name timing.hold.type -value \"gba\"
            if \{\[um::get_obj program_short_name\] == \"tempus\"\} \{
              if \{\$::um::debug\} \{puts \"um_debug -> Generating hold timing metrics...\"\}
              if \{\$::timing_path_based_enable_infinite_depth_mode\} \{
                if \{\[um::get_obj metric_capture_per_view\]\} \{
                  report_timing_summary -retime path_slew_propagation -retime_mode infinite_depth -checks \{hold drv\} -expand_views
                \} else \{
                  report_timing_summary -retime path_slew_propagation -retime_mode infinite_depth -checks \{hold drv\}
                \}
                if \{\[um::get_metric timing.hold.type -pending\] == \"\"\} \{
                  set_metric -name timing.hold.type -value \"ipba\"
                \}
              \} else \{
                if \{\[um::get_obj metric_capture_per_view\]\} \{
                  report_timing_summary -checks \{hold drv\} -expand_views
                \} else \{
                  report_timing_summary -checks \{hold drv\}
                \}
                if \{\[um::get_metric timing.hold.type -pending\] == \"\"\} \{
                  set_metric -name timing.hold.type -value \"gba\"
                \}
              \}
              if \{\[um::get_obj metric_capture_tns_histogram\]\} \{
                set hist_data \[um::capture_tns_histogram hold\] 
                if \{\[dict exists \$hist_data groups\]\} \{ 
                  um::set_metric -name timing.hold.histogram -value \[dict get \$hist_data groups\]
                \}
                if \{\[dict exists \$hist_data views\]\} \{ 
                  um::set_metric -name timing.hold.histogram.views -value \[dict get \$hist_data views\]
                \}
                #if \{\[dict exists \$hist_data pba_groups\]\} \{
                #  um::set_metric -name timing.hold.pba.histogram -value \[dict get \$hist_data pba_groups\]
                #\}
                #if \{\[dict exists \$hist_data pba_views\]\} \{
                #  um::set_metric -name timing.hold.pba.histogram.views -value \[dict get \$hist_data pba_views\]
                #\}
              \}
              if \{\[um::get_obj metric_capture_timing_paths\] != 0\} \{
                set timing_paths \[um::capture_timing_paths hold \[um::get_obj metric_capture_timing_paths\]\]
                um::set_metric -name timing.hold.paths -value \[dict get \$timing_paths all\]
                um::set_metric -name timing.hold.paths.path_group:reg2reg -value \[dict get \$timing_paths reg2reg\]
              \}
              return 
            \}
            # Innovus
            if \{\[get_db \[get_db designs *\] .state\] == \"unplaced\"\} \{
              if \{\[um::get_obj metric_capture_per_view\]\} \{
                timeDesign -hold -prePlace -expandedViews -outDir \$env\(TMPDIR\)
              \} else \{
                timeDesign -hold -prePlace -outDir \$env\(TMPDIR\)
              \}
            \} else \{
              if \{\[um::get_obj metric_capture_per_view\]\} \{
                #timeDesign -hold -reportOnly -expandedViews -outDir \$env\(TMPDIR\)
                report_timing_summary -checks \{hold\} -expand_views
              \} else \{
                #timeDesign -hold -reportOnly -outDir \$env\(TMPDIR\)
                report_timing_summary -checks \{hold\}
              \}
              if \{\[um::get_obj metric_capture_tns_histogram\]\} \{
                set hist_data \[um::capture_tns_histogram hold\] 
                if \{\[dict exists \$hist_data groups\]\} \{ 
                  um::set_metric -name timing.hold.histogram -value \[dict get \$hist_data groups\]
                \}
                if \{\[dict exists \$hist_data views\]\} \{ 
                  um::set_metric -name timing.hold.histogram.views -value \[dict get \$hist_data views\]
                \}
                #if \{\[dict exists \$hist_data pba_groups\]\} \{
                #  um::set_metric -name timing.hold.pba.histogram -value \[dict get \$hist_data pba_groups\]
                #\}
                #if \{\[dict exists \$hist_data pba_views\]\} \{
                #  um::set_metric -name timing.hold.pba.histogram.views -value \[dict get \$hist_data pba_views\]
                #\}
              \}
              if \{\[um::get_obj metric_capture_timing_paths\] != 0\} \{
                set timing_paths \[um::capture_timing_paths hold \[um::get_obj metric_capture_timing_paths\]\]
                um::set_metric -name timing.hold.paths -value \[dict get \$timing_paths all\]
                um::set_metric -name timing.hold.paths.path_group:reg2reg -value \[dict get \$timing_paths reg2reg\]
              \}
            \}
          \} else \{
            if \{\$::um::debug\} \{puts \"um_debug -> Skipping hold metric update...\"\}
            # But still compute the histograms ...
            if \{\[um::get_obj metric_capture_tns_histogram\]\} \{
              set hist_data \[um::capture_tns_histogram hold\] 
              if \{\[dict exists \$hist_data groups\]\} \{ 
                um::set_metric -name timing.hold.histogram -value \[dict get \$hist_data groups\]
              \}
              if \{\[dict exists \$hist_data views\]\} \{ 
                um::set_metric -name timing.hold.histogram.views -value \[dict get \$hist_data views\]
              \}
            \}
            if \{\[um::get_obj metric_capture_timing_paths\] != 0\} \{
              set timing_paths \[um::capture_timing_paths hold \[um::get_obj metric_capture_timing_paths\]\]
              um::set_metric -name timing.hold.paths -value \[dict get \$timing_paths all\]
              um::set_metric -name timing.hold.paths.path_group:reg2reg -value \[dict get \$timing_paths reg2reg\]
            \}
          \}
        \}
      \} else \{
        puts \"INFO: No timing libraries are defined, skipping metric capture for category 'hold'.\"
      \}
    \}
    power \{
      if \{\$::um::debug\} \{puts \"um_debug -> Running power category ...\"\}
      if \{\[get_db library_sets\] != \"\"\} \{
        if \{\$::um::debug\} \{puts \"um_debug -> \[llength \[dict keys \[um::get_metric power.* -pending\]\]\] pending metrics ...\"\}
        if \{\[um::get_obj metric_capture_overwrite\] || \(\[llength \[dict keys \[um::get_metric power.* -pending\]\]\] < 3\)\} \{
          if \{!\[dbIsHeadIlmSpecified\] || \(\[dbIsHeadIlmSpecified\] && \[dbIsHeadIlmFlattened\]\)\} \{
            if \{\$::um::debug\} \{puts \"um_debug -> Generating power metrics...\"\}
            um::set_metric -name power.leakage.analysis_view -value \[get_db \[get_db analysis_views -if \{ .is_leakage \}\] .name\]
            um::set_metric -name power.dynamic.analysis_view -value \[get_db \[get_db analysis_views -if \{ .is_dynamic \}\] .name\]
            variable report_file \[se::createTempFile metric_power rpt\]
            #set_power_analysis_mode -include_seq_clockpin_power true
            #report_power -outfile \$report_file
            #report_power -clock_domain * -outfile \$report_file
            if \{\[um::get_obj metric_capture_depth\] != 0\} \{
              report_power -clock_domain * -hierarchy \[um::get_obj metric_capture_depth\] -outfile \$report_file
            \} else \{
              report_power -clock_domain * -outfile \$report_file
            \}
            se::removeTempFile \$report_file
            # Create dynamic power metric
            if \{\(\[um::get_metric power.internal -pending\] != \"\"\) && \(\[um::get_metric power.switching -pending\] != \"\"\)\} \{
              set value \[expr \[lindex \[lindex \[um::get_metric power.switching -pending -raw\] 1\] 0\] + \[lindex \[lindex \[um::get_metric power.internal -pending -raw\] 1\] 0\]\]
              set unit \[lindex \[lindex \[um::get_metric power.switching -pending -raw\] 1\] 1\]
              um::set_metric -name power.dynamic -value \"\$value \$unit\"
            \}
            if \{\[um::get_metric power.leakage.type:macro -pending\] == \"\"\} \{
              um::set_metric -name power.leakage.type:macro -value \[lindex \[um::get_metric power.leakage.macro -pending -raw\] 1\]
            \}
            if \{\[um::get_metric power.dynamic.type:macro -pending\] == \"\"\} \{
              um::set_metric -name power.dynamic.type:macro -value \[lindex \[um::get_metric power.dynamic.macro -pending -raw\] 1\]
            \}
            if \{\[um::get_metric power.switching.type:macro -pending\] == \"\"\} \{
              um::set_metric -name power.switching.type:macro -value \[lindex \[um::get_metric power.switching.macro -pending -raw\] 1\]
            \}
            if \{\[um::get_metric power.internal.type:macro -pending\] == \"\"\} \{
              um::set_metric -name power.internal.type:macro -value \[lindex \[um::get_metric power.internal.macro -pending -raw\] 1\]
            \}
          \}
        \} else \{
            if \{\$::um::debug\} \{puts \"um_debug -> Skipping power metric update...\"\}
        \}
      \} else \{
        puts \"INFO: No timing libraries are defined, skipping metric capture for category 'power'.\"
      \}
    \}
    route \{
      if \{\$::um::debug\} \{puts \"um_debug -> Computing route metrics ...\"\}
      # route.layers
      # route.width.<layer>
      # route.pitch.<layer>
      set layer_count 0;
      array set layer_length \{total 0\}
      ##nagelfar ignore Unknown command
      foreach L \[dbGet head.layers\] \{
        ##nagelfar ignore Unknown command
        if \{\[dbGet \$L.type\] != \{routing\}\} continue;

        incr layer_count;
        ##nagelfar ignore Unknown command
        set layer_name \[dbGet \$L.name\]
        ##nagelfar ignore Unknown command
        um::set_metric -name route.width.\$layer_name -value \"\[dbGet \$L.width\] um\"
        ##nagelfar ignore Unknown command
        if \{\[dbGet \$L.direction\] == \{Vertical\}\} \{
          ##nagelfar ignore Unknown command
          set pitch \[dbGet \$L.pitchX\]
        \} else \{
          ##nagelfar ignore Unknown command
          set pitch \[dbGet \$L.pitchY\]
        \}
        um::set_metric -name route.pitch.\$layer_name -value \"\$pitch um\"
        set layer_length\(\$layer_name\) 0
      \}

      foreach layer \[get_db layers -if \{ \(.route_index != -1\) && \(.type == \"routing\"\) \}\] \{
        set_metric_alias -from layer:\[get_db \$layer .name\] -to \[get_db \$layer .name\] -order \[get_db \$layer .route_index\] -no_overwrite
      \}
      foreach layer \[get_db layers -if \{ .cut_index != -1 \}\] \{
        set_metric_alias -from layer:\[get_db \$layer .name\] -to \[get_db \$layer .name\] -order \[get_db \$layer .cut_index\]
      \}

      set_metric -name route.layers -value \[llength \[get_db layers -if \{ \(.route_index != -1\) && \(.type == \"routing\"\) \}\]\]

      um::set_blockage_metrics

      um::capture_route_drc_metrics route_design
      um::capture_route_drc_metrics check
 
      # DRC image
      if \{\[um::get_obj metric_capture_design_image\]\} \{
        um::set_metric -name design.route.drc.image -value \[um::capture_route_drc_image\]
      \}
    \}
  "}
catch {set optLeakageUseFixTimingOnly "1"}
catch {set enc_save_prop "1"}
catch {set optLeakageIterTimingDownsize "5"}
catch {set pvs_fill_signoff_mode_state ""}
catch {set init_design_oa_use_native_lef_reader "1"}
catch {set optLeakageMinSkipPostRoute1 "0"}
catch {set xngFixRipAggDeltaDelay "0.05"}
catch {set optLeakageMinSkipPostRoute2 "0"}
catch {set optLeakageIterDownsize3 "5"}
catch {set prev_cui_stat "0"}
catch {set optLeakageIterDownsize4 "4"}
catch {set optLeakageUseLvtInDRV2 "0"}
catch {set opgUseStateDepLeakage "1"}
catch {set fp_double_back "1"}
catch {set dpgOptDesignPostRouteMode "3"}
catch {set optLeakageMinDelaysForOpt "4"}
catch {set opgUseNativeExtractionForSignoff "0"}
catch {set dpgIPODontMoveInstSaved "0"}
catch {set optLeakageForcePGTermMatch "0"}
catch {set timeDesignSlackReportsSaved "0"}
catch {set opgObsReportLkgPower "1"}
catch {set conf_def_file ""}
catch {set dbgILMlist ""}
catch {set optOCP2DecisionGuardband "0.2"}
catch {set xngSiFlowCtrl "0"}
catch {set percList "ir ivdd ivdn"}
catch {set opgPRDontSetMLD "1"}
catch {set conf_ioOri "R0"}
catch {set init_ilmView "0"}
catch {set optLeakagePreRouteFFSizing3VT1 "0"}
catch {set optLeakagePreRouteFFSizing3VT2 "0"}
catch {set nativeCTECstrReader "1"}
catch {set init_oa_include_tech_constraint_groups ""}
catch {set conf_bblob_lef ""}
catch {set xngFixByPathGroupSpecificTarget "1"}
catch {set optLeakageUseSecondResizeIPO "8"}
catch {set metric_capture_tns_histogram_buckets "50"}
catch {set conf_qxtech_file ""}
catch {set optLeakageNrIterCount "0"}
catch {set xngFixTimingAndSI "0"}
catch {set optDesignSharedLogicSet "0"}
catch {set timeDesignDrvReportsSaved "0"}
catch {set keepAllCommandsEnabledInSimulSetupHoldMode "0"}
catch {set init_oa_design_cell ""}
catch {set optStopAfterWeedWhacking "0"}
catch {set metric_capture_overwrite "0"}
catch {set xngUseNativeCeltIC "1"}
catch {set conf_timingcon_graph ""}
catch {set xngExtraPathGroups "clkgate"}
catch {set timeDesignReportOnly "0"}
catch {set init_verilog "ATM.dat/ATM.v.bin"}
catch {set optCurrent_WNS_ns "-1000"}
catch {set xngFixUseTightIPOThresh "0"}
catch {set keepConsistenIlmView "0"}
catch {set fp_core_util "0.7"}
catch {set optLeakageUsePartitionFix "1"}
catch {set xngFixPathGroupWNSMargin "none"}
catch {set optLeakageIPOSkipFixDrc "1"}
catch {set optDesignCDTVFlow "0"}
catch {set conf_preRoute_clkres "0"}
catch {set optLeakageUseOlpDrvMargin "1"}
catch {set flow_legacy_store ""}
catch {set init_oa_exclude_tech_constraint_groups ""}
catch {set optLeakageUseNewVtPartition "2"}
catch {set key "s"}
catch {set init_pwr_net "VDD"}
catch {set rdaShowAttrPopup "1"}
catch {set metric_page_cfg_format "vivid \{HUDDLE \{!!map \{version \{!!str 2\} data \{!!seq \{\{!!map \{id \{!!str top\} type \{!!str tabs\} tabs \{!!seq \{\{!!map \{title \{!!str Masterboard\} children \{!!seq \{\{!!map \{id \{!!str masterboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} children \{!!seq \{\{!!map \{id \{!!str masterboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str masterboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_summary\} type \{!!str section\} title \{!!str \{Stylus QOR summary\}\} children \{!!seq \{\{!!map \{id \{!!str masterboard_summary_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric_control \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.wns\} title \{!!str WNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns\} title \{!!str TNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps\} title \{!!str FEPS\} group \{!!str \{Setup \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.setup.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Setup \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns\} title \{!!str WNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns\} title \{!!str TNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps\} title \{!!str FEPS\} group \{!!str \{Hold \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Hold \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Tran\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Load\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.total\} title \{!!str Fanout\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str clock.instances.total\} title \{!!str Insts\} group \{!!str Clock\} navigation \{!!map \{id \{!!str clock_phys\}\}\}\}\} \{!!map \{metric \{!!str clock.area.total\} title \{!!str Area\} group \{!!str Clock\} navigation \{!!map \{id \{!!str clock_phys\}\}\}\}\} \{!!map \{metric \{!!str design.density\} title \{!!str Density\} group \{!!str Design\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str Insts\} group \{!!str Design\} navigation \{!!map \{id \{!!str physical_physical\}\}\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str Area\} group \{!!str Design\} navigation \{!!map \{id \{!!str physical_physical\}\}\}\}\} \{!!map \{metric \{!!str dft.registers.passing\} title \{!!str Passing\} group \{!!str DFT\}\}\} \{!!map \{metric \{!!str dft.registers.total\} title \{!!str Total\} group \{!!str DFT\}\}\} \{!!map \{metric \{!!str power\} title \{!!str Total\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_power\}\}\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_leakage\}\}\}\}\} \{!!map \{metric \{!!str power.internal\} title \{!!str Internal\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_internal\}\}\}\}\} \{!!map \{metric \{!!str power.switching\} title \{!!str Switching\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_switching\}\}\}\}\} \{!!map \{metric \{!!str power.clock\} title \{!!str Clock\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_power\}\}\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.max\} title \{!!str Max\} group \{!!str Congestion\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.total\} title \{!!str Total\} group \{!!str Congestion\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str DRC\} group \{!!str Route\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str route.wirelength\} title \{!!str WL\} group \{!!str Route\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str messages\} title \{!!str Errors\} group \{!!str Tool\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str Wall\} group \{!!str Tool\} navigation \{!!map \{id \{!!str flow_cpu\}\}\}\}\} \{!!map \{metric \{!!str flow.memory\} title \{!!str Memory\} group \{!!str Tool\} navigation \{!!map \{id \{!!str flow_cpu\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_runtime\} type \{!!str section\} title \{!!str \{Runtime Summary\}\} children \{!!seq \{\{!!map \{id \{!!str masterboard_runtime_real_g\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_runtime_cpu\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_reg2reg\} type \{!!str section\} title \{!!str \{Timing Summary\}\} children \{!!seq \{\{!!map \{id \{!!str masterboard_reg2reg_wns_g\} type \{!!str graph\} per_snapshot \{!!true 1\} title \{!!str \{Setup reg2reg WNS\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.wns.path_group:reg2reg\} title \{!!str WNS\} graph_type \{!!str line\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_reg2reg_tns_g\} type \{!!str graph\} per_snapshot \{!!true 1\} title \{!!str \{Setup reg2reg TNS\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.tns.path_group:reg2reg\} title \{!!str TNS\} graph_type \{!!str line\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_power\} type \{!!str section\} title \{!!str \{Power Summary\}\} children \{!!seq \{\{!!map \{id \{!!str masterboard_power_total_g\} type \{!!str graph\} per_snapshot \{!!true 1\} title \{!!str \{Total Power\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power\} title \{!!str Power\} graph_type \{!!str line\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_power_total_g\} type \{!!str graph\} per_snapshot \{!!true 1\} title \{!!str \{Leakage Power\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.leakage\} title \{!!str Power\} graph_type \{!!str line\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_utilization\} type \{!!str section\} title \{!!str \{Utilization Summary\}\} children \{!!seq \{\{!!map \{id \{!!str masterboard_utilization_density_g\} type \{!!str graph\} per_snapshot \{!!true 1\} title \{!!str \{Design Density\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.density\} title \{!!str Density\} graph_type \{!!str line\}\}\}\}\}\}\} \{!!map \{id \{!!str masterboard_utilization_stdcell_g\} type \{!!str graph\} per_snapshot \{!!true 1\} title \{!!str \{Standard cell instances\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.std_cell\} title \{!!str \{Instance count\}\} graph_type \{!!str line\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Dashboard\} children \{!!seq \{\{!!map \{id \{!!str dashboard_tabs\} type \{!!str tabs\} tabs \{!!seq \{\{!!map \{title \{!!str Summary\} children \{!!seq \{\{!!map \{id \{!!str summary_flow_t\} type \{!!str table\} flip_axis \{!!true 1\} auto_hide \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.name\} title \{!!str Design\}\}\} \{!!map \{metric \{!!str flow.tool_list\} title \{!!str Tools\}\}\} \{!!map \{metric \{!!str flow.template.type\} title \{!!str Flow\}\}\} \{!!map \{metric \{!!str flow.template.feature_enabled\} title \{!!str \{Enabled features\}\}\}\} \{!!map \{metric \{!!str flow.run_tag\} title \{!!str Tag\}\}\} \{!!map \{metric \{!!str flow.machine\} title \{!!str \{Run host\}\}\}\} \{!!map \{metric \{!!str flow.run_directory\} title \{!!str \{Run directory\}\}\}\} \{!!map \{metric \{!!str flow.last_child_snapshot\} title \{!!str \{Last step\}\}\}\} \{!!map \{metric \{!!str flowtool.status\} title \{!!str \{Flowtool status\}\}\}\}\}\}\}\} \{!!map \{id \{!!str design_image\} type \{!!str image_plot\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.floorplan.image\} title \{!!str \{Design Display\}\}\}\}\}\}\}\} \{!!map \{id \{!!str summary_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} children \{!!seq \{\{!!map \{id \{!!str summary_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str summary_dashboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str summary_qor\} type \{!!str section\} title \{!!str \{Stylus QOR summary\}\} children \{!!seq \{\{!!map \{id \{!!str summary_qor_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.wns\} title \{!!str WNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns\} title \{!!str TNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps\} title \{!!str FEPS\} group \{!!str \{Setup \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.setup.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{id \{!!str setup_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Setup \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns\} title \{!!str WNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns\} title \{!!str TNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps\} title \{!!str FEPS\} group \{!!str \{Hold \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{id \{!!str hold_violating_paths_section\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Hold \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Tran\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Load\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.total\} title \{!!str Fanout\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str clock.instances.total\} title \{!!str Insts\} group \{!!str Clock\} navigation \{!!map \{id \{!!str clock_phys\}\}\}\}\} \{!!map \{metric \{!!str clock.area.total\} title \{!!str Area\} group \{!!str Clock\} navigation \{!!map \{id \{!!str clock_phys\}\}\}\}\} \{!!map \{metric \{!!str design.density\} title \{!!str Density\} group \{!!str Design\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str Insts\} group \{!!str Design\} navigation \{!!map \{id \{!!str physical_physical\}\}\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str Area\} group \{!!str Design\} navigation \{!!map \{id \{!!str physical_physical\}\}\}\}\} \{!!map \{metric \{!!str dft.registers.passing\} title \{!!str Passing\} group \{!!str DFT\}\}\} \{!!map \{metric \{!!str dft.registers.total\} title \{!!str Total\} group \{!!str DFT\}\}\} \{!!map \{metric \{!!str power\} title \{!!str Total\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_power\}\}\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_leakage\}\}\}\}\} \{!!map \{metric \{!!str power.internal\} title \{!!str Internal\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_internal\}\}\}\}\} \{!!map \{metric \{!!str power.switching\} title \{!!str Switching\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_switching\}\}\}\}\} \{!!map \{metric \{!!str power.clock\} title \{!!str Clock\} group \{!!str Power\} navigation \{!!map \{id \{!!str power_power\}\}\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.max\} title \{!!str Max\} group \{!!str Congestion\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.total\} title \{!!str Total\} group \{!!str Congestion\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str DRC\} group \{!!str Route\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str route.wirelength\} title \{!!str WL\} group \{!!str Route\} navigation \{!!map \{id \{!!str route_route\}\}\}\}\} \{!!map \{metric \{!!str messages\} title \{!!str Errors\} group \{!!str Tool\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str Wall\} group \{!!str Tool\} navigation \{!!map \{id \{!!str flow_cpu\}\}\}\}\} \{!!map \{metric \{!!str flow.memory\} title \{!!str Memory\} group \{!!str Tool\} navigation \{!!map \{id \{!!str flow_cpu\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str summary_cpu\} type \{!!str section\} title \{!!str \{Stylus runtime summary\}\} children \{!!seq \{\{!!map \{id \{!!str summary_real_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str summary_cpu_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Timing\} children \{!!seq \{\{!!map \{id \{!!str timing_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str timing_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str timing_dashboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_setup\} type \{!!str section\} title \{!!str \{Setup Timing\}\} children \{!!seq \{\{!!map \{id \{!!str setup_tns_histogram_controls\} type \{!!str histogram_controls\} parent_id \{!!str timing_setup\}\}\} \{!!map \{id \{!!str setup_tns_histogram_first\} type \{!!str histogram\} title \{!!str \{Setup TNS\}\} parent_id \{!!str timing_setup\} show_label_every \{!!int 10\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.histogram\} title \{!!str \{Per Group\}\} mode \{!!str group\}\}\} \{!!map \{metric \{!!str timing.setup.histogram.views\} title \{!!str \{Per View\}\} mode \{!!str view\}\}\}\}\}\}\} \{!!map \{id \{!!str setup_tns_histogram_second\} type \{!!str histogram\} title \{!!str \{Setup TNS\}\} parent_id \{!!str timing_setup\} show_label_every \{!!int 10\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.histogram\} title \{!!str \{Per Group\}\} mode \{!!str group\}\}\} \{!!map \{metric \{!!str timing.setup.histogram.views\} title \{!!str \{Per View\}\} mode \{!!str view\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_setup_t\} type \{!!str table\} per_snapshot \{!!true 1\} collapsible_key \{!!true 1\} key \{!!map \{Group \{!!str timing.setup.wns.path_group:*\} View \{!!str timing.setup.wns.analysis_view:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.type\} title \{!!str Type\}\}\} \{!!map \{metric \{!!str timing.setup.wns.path_group:%.analysis_view:%\} title \{!!str WNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:%.analysis_view:%\} title \{!!str TNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:%.analysis_view:%\} title \{!!str FEPS\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str setup_violating_paths_section\} type \{!!str section\} title \{!!str \{Worst Setup Paths\}\} children \{!!seq \{\{!!map \{id \{!!str setup_violating_paths\} type \{!!str violating_paths\} title \{!!str \{Worst Setup Paths\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.paths\}\}\} \{!!map \{metric \{!!str timing.setup.paths.path_group:*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str path_depth\} type \{!!str section\} title \{!!str \{Path Depth Analysis\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str path_depth_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.path_depth.min\} title \{!!str min\} group \{!!str \{Path Depth\}\}\}\} \{!!map \{metric \{!!str timing.setup.path_depth.max\} title \{!!str max\} group \{!!str \{Path Depth\}\}\}\} \{!!map \{metric \{!!str timing.setup.path_depth.mean\} title \{!!str mean\} group \{!!str \{Path Depth\}\}\}\} \{!!map \{metric \{!!str timing.setup.path_depth.std_dev\} title \{!!str std_dev\} group \{!!str \{Path Depth\}\}\}\} \{!!map \{metric \{!!str timing.setup.cell_depth.min\} title \{!!str min\} group \{!!str \{Cell Depth\}\}\}\} \{!!map \{metric \{!!str timing.setup.cell_depth.max\} title \{!!str max\} group \{!!str \{Cell Depth\}\}\}\} \{!!map \{metric \{!!str timing.setup.cell_depth.mean\} title \{!!str mean\} group \{!!str \{Cell Depth\}\}\}\} \{!!map \{metric \{!!str timing.setup.cell_depth.std_dev\} title \{!!str std_dev\} group \{!!str \{Cell Depth\}\}\}\}\}\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\}\}\} \{!!map \{id \{!!str path_depth_histogram\} type \{!!str histogram\} title \{!!str \{Path Depth\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.path_depth.histogram\}\}\}\}\} show_label_every \{!!int 5\}\}\} \{!!map \{id \{!!str cell_depth_histogram\} type \{!!str histogram\} title \{!!str \{Cell Depth\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.cell_depth.histogram\}\}\}\}\} show_label_every \{!!int 5\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_hold\} type \{!!str section\} title \{!!str \{Hold Timing\}\} children \{!!seq \{\{!!map \{id \{!!str setup_tns_histogram_controls\} type \{!!str histogram_controls\} parent_id \{!!str timing_hold\}\}\} \{!!map \{id \{!!str hold_tns_histogram_first\} type \{!!str histogram\} title \{!!str \{Hold TNS\}\} parent_id \{!!str timing_hold\} show_label_every \{!!int 10\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.hold.histogram\} title \{!!str \{Per Group\}\} mode \{!!str group\}\}\} \{!!map \{metric \{!!str timing.hold.histogram.views\} title \{!!str \{Per View\}\} mode \{!!str view\}\}\}\}\}\}\} \{!!map \{id \{!!str hold_tns_histogram_second\} type \{!!str histogram\} title \{!!str \{Hold TNS\}\} parent_id \{!!str timing_hold\} show_label_every \{!!int 10\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.hold.histogram\} title \{!!str \{Per Group\}\} mode \{!!str group\}\}\} \{!!map \{metric \{!!str timing.hold.histogram.views\} title \{!!str \{Per View\}\} mode \{!!str view\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_hold_t\} type \{!!str table\} per_snapshot \{!!true 1\} collapsible_key \{!!true 1\} key \{!!map \{Group \{!!str timing.hold.wns.path_group:*\} View \{!!str timing.hold.wns.analysis_view:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.hold.type\} title \{!!str Type\}\}\} \{!!map \{metric \{!!str timing.hold.wns.path_group:%.analysis_view:%\} title \{!!str WNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns.path_group:%.analysis_view:%\} title \{!!str TNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps.path_group:%.analysis_view:%\} title \{!!str FEPS\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str hold_violating_paths_section\} type \{!!str section\} title \{!!str \{Worst Hold Paths\}\} children \{!!seq \{\{!!map \{id \{!!str hold_violating_paths\} type \{!!str violating_paths\} title \{!!str \{Worst Hold Paths\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.hold.paths\}\}\} \{!!map \{metric \{!!str timing.hold.paths.path_group:*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_drv\} type \{!!str section\} title \{!!str \{Design Rule Violations\}\} children \{!!seq \{\{!!map \{id \{!!str timing_drv_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Total\} group \{!!str Tran\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.worst\} title \{!!str Worst\} group \{!!str Tran\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Total\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.worst\} title \{!!str Worst\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.total\} title \{!!str Total\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.worst\} title \{!!str Worst\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str timing.drv.max_length.total\} title \{!!str Total\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str timing.drv.max_length.worst\} title \{!!str Worst\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str timing.si.glitches\} title \{!!str Glitches\} group \{!!str SI\}\}\} \{!!map \{metric \{!!str timing.si.noise\} title \{!!str Noise\} group \{!!str SI\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_double_clocking\} type \{!!str section\} title \{!!str \{Double Clocking\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str timing_double_clocking_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!false 0\} key \{!!map \{View \{!!str timing.si.double_clocking.analysis_view:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.si.double_clocking.frequency_violations.analysis_view:%\} title \{!!str \{Frequency Violations\}\}\}\} \{!!map \{metric \{!!str timing.si.double_clocking.report_file.analysis_view:%\} title \{!!str \{Report File\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_min_pulse_width\} type \{!!str section\} title \{!!str \{Min Pulse Width\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str timing_min_pulse_width_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!false 0\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.type\} title \{!!str Type\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.wns\} group \{!!str Endpoints\} title \{!!str WNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.tns\} group \{!!str Endpoints\} title \{!!str TNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.feps\} group \{!!str Endpoints\} title \{!!str FEPS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.wns\} group \{!!str Clocktree\} title \{!!str WNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.tns\} group \{!!str Clocktree\} title \{!!str TNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.feps\} group \{!!str Clocktree\} title \{!!str FEPS\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_min_pulse_width_breakdown_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!false 0\} key \{!!map \{View \{!!str timing.min_pulse_width.endpoints.wns.analysis_view:*\} Clock \{!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%\} group \{!!str Endpoints\} title \{!!str WNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%\} group \{!!str Endpoints\} title \{!!str TNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%\} group \{!!str Endpoints\} title \{!!str FEPS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%\} group \{!!str Clocktree\} title \{!!str WNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%\} group \{!!str Clocktree\} title \{!!str TNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%\} group \{!!str Clocktree\} title \{!!str FEPS\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_cpu\} type \{!!str section\} title \{!!str Runtime\} children \{!!seq \{\{!!map \{id \{!!str timing_real_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str timing_cpu_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Clock\} children \{!!seq \{\{!!map \{id \{!!str clock_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str clock_dashboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys\} type \{!!str section\} title \{!!str Physical\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.instances.total\} title \{!!str #Total\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.buffer\} title \{!!str #Buffers\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.inverter\} title \{!!str #Inverters\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.clkgate\} title \{!!str \{#Clock Gates\}\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.nonicg\} title \{!!str \{#Non Integrated\}\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.logic\} title \{!!str #Logic\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.area.total\} title \{!!str Total\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.buffer\} title \{!!str Buffers\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.inverter\} title \{!!str Inverters\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.clkgate\} title \{!!str \{Clock Gates\}\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.nonicg\} title \{!!str \{Non Integrated\}\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.logic\} title \{!!str Logic\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.nets.length.total\} title \{!!str \{Tot Clk Net Length\}\} group \{!!str Nets\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys_cell_insts\} type \{!!str section\} title \{!!str \{Per Cell Instances\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_cell_insts_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.instances.total\} title \{!!str #Total\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.buffer.base_cell:*\} group \{!!str #Buffers\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.inverter.base_cell:*\} group \{!!str #Inverters\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.clkgate.base_cell:*\} group \{!!str \{#Clock Gates\}\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.nonicg.base_cell:*\} group \{!!str \{#Non Integrated\}\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.logic.base_cell:*\} group \{!!str #Logic\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys_cell_area\} type \{!!str section\} title \{!!str \{Per Cell Area\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_cell_area_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.area.total\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.area_distribution.buffer.base_cell:*\} group \{!!str Buffers\}\}\} \{!!map \{metric \{!!str clock.area_distribution.inverter.base_cell:*\} group \{!!str Inverters\}\}\} \{!!map \{metric \{!!str clock.area_distribution.clkgate.base_cell:*\} group \{!!str \{Clock Gates\}\}\}\} \{!!map \{metric \{!!str clock.area_distribution.nonicg.base_cell:*\} group \{!!str \{Non Integrated\}\}\}\} \{!!map \{metric \{!!str clock.area_distribution.logic.base_cell:*\} group \{!!str Logic\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys_creator\} type \{!!str section\} title \{!!str \{Cell Creators\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_creator_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.instances.buffer.creator.*\} group \{!!str Buffers\}\}\} \{!!map \{metric \{!!str clock.instances.inverter.creator.*\} group \{!!str Inverters\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys_nets\} type \{!!str section\} title \{!!str Nets\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_nets_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.nets.length.total\} title \{!!str Total\} group \{!!str Nets\}\}\} \{!!map \{metric \{!!str clock.nets.length.top\} title \{!!str Top\} group \{!!str Nets\}\}\} \{!!map \{metric \{!!str clock.nets.length.trunk\} title \{!!str Trunk\} group \{!!str Nets\}\}\} \{!!map \{metric \{!!str clock.nets.length.leaf\} title \{!!str Leaf\} group \{!!str Nets\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys_cap\} type \{!!str section\} title \{!!str Physical\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_cap_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.capacitance.wire.top\} title \{!!str Top\} group \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.trunk\} title \{!!str Trunk\} group \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.leaf\} title \{!!str Leaf\} group \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.top\} title \{!!str Top\} group \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.trunk\} title \{!!str Trunk\} group \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.leaf\} title \{!!str Leaf\} group \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.top\} title \{!!str Top\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.trunk\} title \{!!str Trunk\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.leaf\} title \{!!str Leaf\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.sink.*\} group \{!!str Sink\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys_buffer_constraint\} type \{!!str section\} title \{!!str \{Buffer Depth Constraints\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_buffer_constraint_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.buffer_depth_constraint.skew_group:*.*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_phys_stage_constraint\} type \{!!str section\} title \{!!str \{Stage Depth Constraints\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_phys_stage_constraint_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.stage_depth_constraint.*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv\} type \{!!str section\} title \{!!str DRV\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.count\}\} title \{!!str Count\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.max\}\} title \{!!str Max\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.count\}\} title \{!!str Count\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.max\}\} title \{!!str Max\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.count\} title \{!!str Count\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.max\} title \{!!str Max\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.count\} title \{!!str Count\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.max\} title \{!!str Max\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.count\} title \{!!str Count\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.max\} title \{!!str Max\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.count\} title \{!!str Count\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.max\} title \{!!str Max\} group \{!!str Fanout\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_detail\} type \{!!str section\} title \{!!str Detail\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_detail_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.*\}\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.*\}\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.*\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.*\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.*\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.*\} group \{!!str Fanout\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_halo\} type \{!!str section\} title \{!!str \{Clock Halo\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_halo_t\} type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{\{Clock Tree\} \{!!str clock.halo.clock_tree:*.count\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.halo.clock_tree:%.count\} group \{!!str Count\}\}\} \{!!map \{metric \{!!str clock.halo.clock_tree:%.violations\} group \{!!str Violations\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_tran_tar\} type \{!!str section\} title \{!!str Transition\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_tran_tar_t\} type \{!!str table\} auto_hide \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.target.primary_half_corner.top.*\} group \{!!str \{Top Transition Target Stats\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.primary_half_corner.trunk.*\} group \{!!str \{Trunk Transition Target Stats\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.primary_half_corner.leaf.*\} group \{!!str \{Leaf Transition Target Stats\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_tran_tar_early\} type \{!!str section\} title \{!!str \{Per corner/clock tree transition Target \(early\)\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_tran_tar_early_t\} type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{\{Corner | Clock Tree\} \{!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%\} group \{!!str \{Auto Target\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%\} group \{!!str Top\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%\} group \{!!str Trunk\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%\} group \{!!str Leaf\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_tran_tar_late\} type \{!!str section\} title \{!!str \{Per corner/clock tree transition Target \(late\)\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_tran_tar_late_t\} type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{\{Corner | Clock Tree\} \{!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%\} group \{!!str \{Auto Target\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%\} group \{!!str Top\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%\} group \{!!str Trunk\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%\} group \{!!str Leaf\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_tran_top\} type \{!!str section\} title \{!!str \{Top Transition Distribution\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_tran_top_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Target \{!!str clock.transition.primary_half_corner.top.*.max\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.primary_half_corner.top.%.*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_tran_trunk\} type \{!!str section\} title \{!!str \{Trunk Transition Distribution\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_tran_trunk_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Target \{!!str clock.transition.primary_half_corner.trunk.*.max\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.primary_half_corner.trunk.%.*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_drv_tran_leaf\} type \{!!str section\} title \{!!str \{Leaf Transition Distribution\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_drv_tran_leaf_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Target \{!!str clock.transition.primary_half_corner.leaf.*.max\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.primary_half_corner.leaf.%.*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_skew\} type \{!!str section\} title \{!!str Latency/Skew\} children \{!!seq \{\{!!map \{id \{!!str clock_skew_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*\} group \{!!str Latency\}\}\} \{!!map \{metric \{!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*\} group \{!!str \{Skew Band\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_skew_early_detail\} type \{!!str section\} title \{!!str \{Per group/corner \(early\)\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_skew_early_detail_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{\{Skew Group | Corner\} \{!!str clock.skew.skew_group:*.delay_corner:*.early.total\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.latency.skew_group:%.delay_corner:%.early.*\} group \{!!str Latency\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.total\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.gate\} title \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.wire\} title \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.target\} title \{!!str Target\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.target_met\} title \{!!str \{Target Met\}\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*\} group \{!!str \{Skew band\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str clock_skew_late_detail\} type \{!!str section\} title \{!!str \{Per group/corner \(late\)\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str clock_skew_late_detail_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{\{Skew Group | Corner\} \{!!str clock.skew.skew_group:*.delay_corner:*.late.total\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.latency.skew_group:%.delay_corner:%.late.*\} group \{!!str Latency\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.total\} title \{!!str Total\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.gate\} title \{!!str Gate\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.wire\} title \{!!str Wire\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.target\} title \{!!str Target\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.target_met\} title \{!!str \{Target Met\}\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*\} group \{!!str \{Skew band\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str cts_cpu\} type \{!!str section\} title \{!!str Runtime\} children \{!!seq \{\{!!map \{id \{!!str cts_real_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str cts_cpu_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Design\} children \{!!seq \{\{!!map \{id \{!!str design_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str design_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str design_dashboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical\} type \{!!str section\} title \{!!str Physical\} children \{!!seq \{\{!!map \{id \{!!str physical_physical_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.density\} title \{!!str Density\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str \{Logical instances\}\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str \{Logical area\}\}\}\} \{!!map \{metric \{!!str design.instances\} title \{!!str \{Total instances\}\}\}\} \{!!map \{metric \{!!str design.area\} title \{!!str \{Total area\}\}\}\} \{!!map \{metric \{!!str design.blockages.place.area\} title \{!!str \{Blocked area\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_insts\} type \{!!str section\} title \{!!str \{Instances Detail\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_physical_insts_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.register\} title \{!!str register\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.icg\} title \{!!str icg\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.latch\} title \{!!str latch\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.buffer\} title \{!!str buffer\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.inverter\} title \{!!str inverter\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.combinatorial\} title \{!!str combo\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.std_cell\} title \{!!str total\} group \{!!str \{Total \(SC\)\}\}\}\} \{!!map \{metric \{!!str design.instances.macro\} title \{!!str macro\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.physical\} title \{!!str physical\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.io\} title \{!!str io\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.blackbox\} title \{!!str blackbox\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.power_switch\} title \{!!str power_switch\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances.isolation\} title \{!!str isolation\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances.level_shifter\} title \{!!str level_shifter\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances.always_on\} title \{!!str always_on\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances\} title \{!!str total\} group \{!!str Total\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_area\} type \{!!str section\} title \{!!str \{Area Detail\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_physical_area_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.area.register\} title \{!!str register\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.icg\} title \{!!str icg\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.latch\} title \{!!str latch\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.buffer\} title \{!!str buffer\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.inverter\} title \{!!str inverter\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.combinatorial\} title \{!!str combo\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.std_cell\} title \{!!str total\} group \{!!str \{Total \(SC\)\}\}\}\} \{!!map \{metric \{!!str design.area.macro\} title \{!!str macro\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.physical\} title \{!!str physical\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.io\} title \{!!str io\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.blackbox\} title \{!!str blackbox\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.power_switch\} title \{!!str power_switch\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area.isolation\} title \{!!str isolation\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area.level_shifter\} title \{!!str level_shifter\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area.always_on\} title \{!!str always_on\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area\} title \{!!str total\} group \{!!str Total\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_multibit\} type \{!!str section\} title \{!!str \{Multibit Detail\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_physical_multibit_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.multibit.*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_dp\} type \{!!str section\} title \{!!str \{Data Path Report\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_per_dp_t\} type \{!!str table\} auto_hide \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.datapath.area.type:datapath_modules\} group \{!!str \{Datapath Modules\}\} title \{!!str Area\}\}\} \{!!map \{metric \{!!str design.datapath.ratio.type:datapath_modules\} group \{!!str \{Datapath Modules\}\} title \{!!str Ratio\}\}\} \{!!map \{metric \{!!str design.datapath.area.type:external_muxes\} group \{!!str \{External Muxes\}\} title \{!!str Area\}\}\} \{!!map \{metric \{!!str design.datapath.ratio.type:external_muxes\} group \{!!str \{External Muxes\}\} title \{!!str Ratio\}\}\} \{!!map \{metric \{!!str design.datapath.area.type:others\} group \{!!str Others\} title \{!!str Area\}\}\} \{!!map \{metric \{!!str design.datapath.ratio.type:others\} group \{!!str Others\} title \{!!str Ratio\}\}\} \{!!map \{metric \{!!str design.datapath.area.type:total\} group \{!!str Total\} title \{!!str Area\}\}\} \{!!map \{metric \{!!str design.datapath.ratio.type:total\} group \{!!str Total\} title \{!!str Ratio\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_vth\} type \{!!str section\} title \{!!str \{Vth Detail\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_per_vth_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{Group \{!!str design.instances.vth:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.vth:%\} group \{!!str Instances\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str design.instances.vth:%.ratio\} group \{!!str Instances\} title \{!!str Ratio\}\}\} \{!!map \{metric \{!!str design.area.vth:%\} group \{!!str Area\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str design.area.vth:%.ratio\} group \{!!str Area\} title \{!!str Ratio\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_lf\} type \{!!str section\} title \{!!str \{Instances by Function\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_per_lf_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.function:*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_ds\} type \{!!str section\} title \{!!str \{Instances by Size\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_per_ds_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.strength:*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_physical_hinst\} type \{!!str section\} title \{!!str Per-Block\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str physical_per_hinst_t\} type \{!!str table\} auto_hide \{!!true 1\} hierarchical_separator \{!!str /\} key \{!!map \{Block \{!!str design.instances.hinst:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.hinst:%\} title \{!!str Instances\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str design.area.hinst:%\} title \{!!str Area\} graph_type \{!!str treemap\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_check_place\} type \{!!str section\} title \{!!str \{Check Place\}\} children \{!!seq \{\{!!map \{id \{!!str physical_check_place_t\} type \{!!str table\} flip_axis \{!!true 1\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str check.place.*\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_cpu\} type \{!!str section\} title \{!!str Runtime\} children \{!!seq \{\{!!map \{id \{!!str physical_real_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str physical_cpu_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Power\} children \{!!seq \{\{!!map \{id \{!!str power_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str power_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str power_dashboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str power_power\} type \{!!str section\} title \{!!str Power\} children \{!!seq \{\{!!map \{id \{!!str power_power_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power\} title \{!!str Total\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.internal\} title \{!!str Internal\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.switching\} title \{!!str Switching\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.clock\} title \{!!str \{Total Clock Power\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str power_leakage\} type \{!!str section\} title \{!!str \{Leakage Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str power_leakage_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.leakage.type:*\} group \{!!str \{Leakage Power Breakdown\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str power_internal\} type \{!!str section\} title \{!!str \{Internal Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str power_internal_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.internal.type:*\} group \{!!str \{Internal Power Breakdown\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str power_switching\} type \{!!str section\} title \{!!str \{Switching Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str power_switching_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.switching.type:*\} group \{!!str \{Switching Power Breakdown\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str power_clock_gating\} type \{!!str section\} title \{!!str \{Clock Gating Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str power_clock_gating_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!false 0\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.cg.clock_gates\} group \{!!str Instances\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str power.cg.clock_gates.genus\} group \{!!str Instances\} title \{!!str Genus\}\}\} \{!!map \{metric \{!!str power.cg.clock_gates.user\} group \{!!str Instances\} title \{!!str User\}\}\} \{!!map \{metric \{!!str power.cg.gated_bits\} group \{!!str \{Gated Bits\}\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str power.cg.gated_bits.pct\} group \{!!str \{Gated Bits\}\} title \{!!str Percent\}\}\} \{!!map \{metric \{!!str power.cg.gated_bits.genus\} group \{!!str \{Gated Bits\}\} title \{!!str Genus\}\}\} \{!!map \{metric \{!!str power.cg.gated_bits.user\} group \{!!str \{Gated Bits\}\} title \{!!str User\}\}\} \{!!map \{metric \{!!str power.cg.gated_flops\} group \{!!str \{Gated Flops\}\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str power.cg.gated_flops.pct\} group \{!!str \{Gated Flops\}\} title \{!!str Percent\}\}\} \{!!map \{metric \{!!str power.cg.gated_flops.genus\} group \{!!str \{Gated Flops\}\} title \{!!str Genus\}\}\} \{!!map \{metric \{!!str power.cg.gated_flops.user\} group \{!!str \{Gated Flops\}\} title \{!!str User\}\}\} \{!!map \{metric \{!!str power.cg.ungated_bits\} group \{!!str \{Ungated Bits\}\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str power.cg.ungated_bits.pct\} group \{!!str \{Ungated Bits\}\} title \{!!str Percent\}\}\} \{!!map \{metric \{!!str power.cg.ungated_flops\} group \{!!str \{Ungated Flops\}\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str power.cg.ungated_flops.pct\} group \{!!str \{Ungated Flops\}\} title \{!!str Percent\}\}\} \{!!map \{metric \{!!str power.cg.activity_saving\} group \{!!str Activity\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str power.cg.activity_saving.hst\} group \{!!str Activity\} title \{!!str Distribution\} graph_type \{!!str histogram\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str power_per_block\} type \{!!str section\} title \{!!str \{Per Block\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str power_per_block_t\} type \{!!str table\} auto_hide \{!!true 1\} hierarchical_separator \{!!str /\} key \{!!map \{Block \{!!str power.hinst:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.hinst:%\} title \{!!str Total\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str power.switching.hinst:%\} title \{!!str Switching\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str power.leakage.hinst:%\} title \{!!str Leakage\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str power.internal.hinst:%\} title \{!!str Internal\} graph_type \{!!str treemap\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str emir_emir\} type \{!!str section\} title \{!!str \{Rail Analysis\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str emir_t\} type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{Net \{!!str rail.referencevoltage.net:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str rail.thresholdvoltage.net:%\} title \{!!str T\} group \{!!str Voltage\}\}\} \{!!map \{metric \{!!str rail.referencevoltage.net:%\} title \{!!str R\} group \{!!str Voltage\}\}\} \{!!map \{metric \{!!str rail.gridcap.net:%\} title \{!!str Grid\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str rail.intrinsiccap.net:%\} title \{!!str Intrinsic\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str rail.loadingcap.net:%\} title \{!!str Loading\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str rail.totalcap.net:%\} title \{!!str Total\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str rail.averagedemandcurrent.net:%\} title \{!!str Avg\} group \{!!str TC_SUM\}\}\} \{!!map \{metric \{!!str rail.peakdemandcurrent.net:%\} title \{!!str Peak\} group \{!!str TC_SUM\}\}\} \{!!map \{metric \{!!str rail.averagesupplycurrent.net:%\} title \{!!str Avg\} group \{!!str VC_SUM\}\}\} \{!!map \{metric \{!!str rail.peaksupplycurrent.net:%\} title \{!!str Peak\} group \{!!str VC_SUM\}\}\} \{!!map \{metric \{!!str rail.rj.min.net:%\} title \{!!str Min\} group \{!!str RJ\}\}\} \{!!map \{metric \{!!str rail.rj.max.net:%\} title \{!!str Max\} group \{!!str RJ\}\}\} \{!!map \{metric \{!!str rail.rj.avg.net:%\} title \{!!str Avg\} group \{!!str RJ\}\}\} \{!!map \{metric \{!!str rail.rj.violations.net:%\} title \{!!str Viols\} group \{!!str RJ\}\}\} \{!!map \{metric \{!!str rail.ir.dynamic.min.net:%\} title \{!!str Min\} group \{!!str \{Dynamic IR\}\}\}\} \{!!map \{metric \{!!str rail.ir.dynamic.max.net:%\} title \{!!str Max\} group \{!!str \{Dynamic IR\}\}\}\} \{!!map \{metric \{!!str rail.ir.dynamic.avg.net:%\} title \{!!str Avg\} group \{!!str \{Dynamic IR\}\}\}\} \{!!map \{metric \{!!str rail.ir.dynamic.violations.net:%\} title \{!!str Viols\} group \{!!str \{Dynamic IR\}\}\}\} \{!!map \{metric \{!!str rail.ir.static.min.net:%\} title \{!!str Min\} group \{!!str \{Static IR\}\}\}\} \{!!map \{metric \{!!str rail.ir.static.max.net:%\} title \{!!str Max\} group \{!!str \{Static IR\}\}\}\} \{!!map \{metric \{!!str rail.ir.static.avg.net:%\} title \{!!str Avg\} group \{!!str \{Static IR\}\}\}\} \{!!map \{metric \{!!str rail.ir.static.violations.net:%\} title \{!!str Viols\} group \{!!str \{Static IR\}\}\}\} \{!!map \{metric \{!!str rail.worstircycle.net:%\} title \{!!str \{Worst IR Cycle\}\} group \{!!str Simulation\}\}\} \{!!map \{metric \{!!str rail.rushcurrent.net:%\} title \{!!str \{Rush Current\}\} group \{!!str Simulation\}\}\} \{!!map \{metric \{!!str rail.wakeuptime.net:%\} title \{!!str \{Wake Up Time\}\} group \{!!str Simulation\}\}\} \{!!map \{metric \{!!str rail.totalpowerswitchesturnedon.net:%\} title \{!!str \{Power Switches On\}\} group \{!!str Simulation\}\}\}\}\}\}\} \{!!map \{id \{!!str emir_iv_t\} type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{\{Domain | Net\} \{!!str rail.worstivreport.name:*.type:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str rail.worstivreport.name:%.type:%\} title \{!!str \{IV Reports\}\} link_file_metric \{!!str rail.worstivreport.name:%.type:%\}\}\}\}\}\}\} \{!!map \{id \{!!str emir_em\} type \{!!str section\} title \{!!str \{AC Limit\}\} children \{!!seq \{\{!!map \{id \{!!str emir_em_t\} type \{!!str table\} ar_metric \{!!seq \{\{!!map \{metric \{!!str check.ac_limit.rms\} title \{!!str RMS\} group \{!!str \{Total Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.peak\} title \{!!str Peak\} group \{!!str \{Total Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.avg\} title \{!!str Avg\} group \{!!str \{Total Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.clocknet.rms\} title \{!!str RMS\} group \{!!str \{Clock Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.clocknet.peak\} title \{!!str Peak\} group \{!!str \{Clock Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.clocknet.avg\} title \{!!str Avg\} group \{!!str \{Clock Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.datanet.rms\} title \{!!str RMS\} group \{!!str \{Data Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.datanet.peak\} title \{!!str Peak\} group \{!!str \{Data Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.datanet.avg\} title \{!!str Avg\} group \{!!str \{Data Nets\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.wiresegment.rms\} title \{!!str RMS\} group \{!!str \{Wire Segments\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.wiresegment.peak\} title \{!!str Peak\} group \{!!str \{Wire Segments\}\}\}\} \{!!map \{metric \{!!str check.ac_limit.wiresegment.avg\} title \{!!str Avg\} group \{!!str \{Wire Segments\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str emir_frequency_violations\} type \{!!str section\} title \{!!str \{Frequency Violations\}\} children \{!!seq \{\{!!map \{id \{!!str emir_frequency_violations_t\} type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{View \{!!str frequency.violations.analysis_view:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str frequency.instances\} title \{!!str Instances\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str frequency.violations.analysis_view:%\} title \{!!str Violations\} group \{!!str All\}\}\} \{!!map \{metric \{!!str frequency.violations.clock.analysis_view:%\} title \{!!str Violations\} group \{!!str Clock\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str power_cpu\} type \{!!str section\} title \{!!str Runtime\} children \{!!seq \{\{!!map \{id \{!!str power_real_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str power_cpu_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Test\} children \{!!seq \{\{!!map \{id \{!!str power_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str test_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\}\}\}\}\} \{!!map \{id \{!!str faults\} type \{!!str section\} title \{!!str Summmary\} hidden \{!!false 0\} children \{!!seq \{\{!!map \{id \{!!str test_design\} type \{!!str section\} title \{!!str \{Design Statistics\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str test_design_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances\} group \{!!str Design\} title \{!!str Insts\}\}\} \{!!map \{metric \{!!str design.instances.register\} group \{!!str Design\} title \{!!str Flops\}\}\} \{!!map \{metric \{!!str design.ports.input\} group \{!!str Ports\} title \{!!str Input\}\}\} \{!!map \{metric \{!!str design.ports.output\} group \{!!str Ports\} title \{!!str Output\}\}\} \{!!map \{metric \{!!str design.ports.inout\} group \{!!str Ports\} title \{!!str Bidi\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str fault_coverage\} type \{!!str section\} title \{!!str \{Fault Coverage Statistics\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str fault_coverage_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Type \{!!str atpg.stats:*.atcov\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.stats:%.atcov\} title \{!!str %ATCOV\}\}\} \{!!map \{metric \{!!str atpg.stats:%.total_faults\} title \{!!str \{Total Faults\}\}\}\} \{!!map \{metric \{!!str atpg.stats:%.untested_faults\} title \{!!str \{Untested Faults\}\}\}\} \{!!map \{metric \{!!str atpg.stats:%.tested_faults\} title \{!!str \{Tested Faults\}\}\}\} \{!!map \{metric \{!!str atpg.stats:%.tested_faults\} title \{!!str \{Tested Faults\}\}\}\} \{!!map \{metric \{!!str atpg.stats:%.possible_faults\} title \{!!str \{Possible Faults\}\}\}\} \{!!map \{metric \{!!str atpg.stats:%.redundant_faults\} title \{!!str \{Redundant Faults\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str fault_count\} type \{!!str section\} title \{!!str \{Fault Count\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str ignored_faults_t\} type \{!!str table\} flip_axis \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{Type \{!!str atpg.stats:*.ignored_faults\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.stats:%.ignored_faults\} title \{!!str \{Ignored Fault Count\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str testmode\} type \{!!str section\} title \{!!str Testmodes\} hidden \{!!false 0\} children \{!!seq \{\{!!map \{id \{!!str testmode_summary\} type \{!!str section\} title \{!!str \{Testmode Summary\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str testmode_summary_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Testmode \{!!str tsv.testmode:*.is_opcg\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str tsv.testmode:%.compression_type\} title \{!!str \{Compression \(xor/misr\)\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.is_decomp\} title \{!!str Decompression\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.is_opcg\} title \{!!str \{Is OPCG\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.masking_type\} title \{!!str \{Masking Type\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.is_low_power_gating\} title \{!!str \{Is Low Power Gating\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.is_lbist\} title \{!!str \{Is Lbist\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.is_2d_elastic\} title \{!!str \{Is 2D Elastic\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str testmode_summary\} type \{!!str section\} title \{!!str \{Testmode Coverage\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str testmode_coverage_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Testmode \{!!str atpg.testmode:*.stats:*.atcov\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.testmode:%.stats:%.atcov\} title \{!!str ATCOV\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.total_faults\} title \{!!str #faults\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.untested_faults\} title \{!!str #untested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.tested_faults\} title \{!!str #tested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.possible_faults\} title \{!!str #possible\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.redundant_faults\} title \{!!str #redundant\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str global_coverage\} type \{!!str section\} title \{!!str \{Global Coverage\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str testmode_global_coverage_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Testmode \{!!str atpg.testmode:*.stats:*.global_atcov\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.testmode:%.stats:%.global_atcov\} title \{!!str ATCOV\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.global_total_faults\} title \{!!str #faults\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.global_untested_faults\} title \{!!str #untested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.global_tested_faults\} title \{!!str #tested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.global_possible_faults\} title \{!!str #possible\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.stats:%.global_redundant_faults\} title \{!!str #redundant\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str scan_chains\} type \{!!str section\} title \{!!str \{Scan Chain Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str testmode_scan_chain_details_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Testmode \{!!str tsv.testmode:*.num_controllable_chains\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str tsv.testmode:%.num_controllable_chains\} title \{!!str \{#control chains\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.num_observable_chains\} title \{!!str \{#observe chains\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.num_controllable_and_observable_chains\} title \{!!str \{#controllable and observe chains\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.longest_scan_chain\} title \{!!str \{Longest Scan Chain\}\}\}\} \{!!map \{metric \{!!str tsv.testmode:%.shortest_scan_chain\} title \{!!str \{Shortest Scan Chain\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str pattern_statistics\} type \{!!str section\} title \{!!str \{Pattern Statistics\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str testmode_pattern_statistics_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Testmode \{!!str atpg.testmode:*.num_tests\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.testmode:%.num_scan_tests\} title \{!!str \{#scan tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.num_scan_delay_tests\} title \{!!str \{#scan delay tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.num_logic_tests\} title \{!!str \{#logic tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.num_logic_delay_tests\} title \{!!str \{#logic delay tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.num_iddq_tests\} title \{!!str \{#iddq tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.num_tests\} title \{!!str #tests\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str experiments\} type \{!!str section\} title \{!!str Experiments\} hidden \{!!false 0\} children \{!!seq \{\{!!map \{id \{!!str experiments_global_statistics\} type \{!!str section\} title \{!!str \{Global Statistics\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str global_statistics_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Experiment \{!!str atpg.testmode:*.experiment:*.stats:*.global_atcov\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.global_tcov\} title \{!!str TCOV\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.global_atcov\} title \{!!str ATCOV\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults\} title \{!!str #faults\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults\} title \{!!str #tested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults\} title \{!!str #untested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults\} title \{!!str #possible\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults\} title \{!!str #redundant\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str experiments_global_statistics\} type \{!!str section\} title \{!!str \{Testmode Statistics\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str global_statistics_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Experiment \{!!str atpg.testmode:*.experiment:*.stats:*.atcov\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.tcov\} title \{!!str TCOV\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.atcov\} title \{!!str ATCOV\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.faults\} title \{!!str #faults\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.tested_faults\} title \{!!str #tested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.untested_faults\} title \{!!str #untested\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.possible_faults\} title \{!!str #possible\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults\} title \{!!str #redundant\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str experiments_pattern_statistics\} type \{!!str section\} title \{!!str \{Final Pattern Statistics\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str final_patterns_t\} type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Experiment \{!!str atpg.testmode:*.experiment:*.num_tests\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str atpg.testmode:%.experiment:%.num_scan_tests\} title \{!!str \{#scan tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.num_scan_delay_tests\} title \{!!str \{#scan delay tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.num_logic_tests\} title \{!!str \{#logic tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.num_logic_delay_tests\} title \{!!str \{#logic delay tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.num_iddq_tests\} title \{!!str \{#iddq tests\}\}\}\} \{!!map \{metric \{!!str atpg.testmode:%.experiment:%.num_tests\} title \{!!str #tests\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Route\} children \{!!seq \{\{!!map \{id \{!!str route_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str route_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str route_dashboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str route_route\} type \{!!str section\} title \{!!str Routing\} children \{!!seq \{\{!!map \{id \{!!str route_image\} type \{!!str image_plot\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.floorplan.image\} title \{!!str \{Design Display\}\}\}\} \{!!map \{metric \{!!str design.route.drc.image\} title \{!!str \{Route DRC\}\}\}\}\}\}\}\} \{!!map \{id \{!!str route_route_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str route.overflow.horizontal\} title \{!!str Hor\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str route.overflow.vertical\} title \{!!str Ver\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.max\} title \{!!str Max\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.total\} title \{!!str Total\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str route.map.*\} group \{!!str \{Congestion Map\}\}\}\} \{!!map \{metric \{!!str route.wirelength\} title \{!!str Wirelength\}\}\} \{!!map \{metric \{!!str route.via.singlecut\} title \{!!str Single\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via.multicut\} title \{!!str Multi\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via\} title \{!!str Total\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.shielding.*\} group \{!!str Shielding\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str Routing\} group \{!!str \{Route DRC\}\}\}\} \{!!map \{metric \{!!str route.drc.antenna\} title \{!!str Antenna\} group \{!!str \{Route DRC\}\}\}\} \{!!map \{metric \{!!str check.drc\} title \{!!str Routing\} group \{!!str \{Check DRC\}\} link_file_metric \{!!str check.drc.report_file\}\}\} \{!!map \{metric \{!!str check.drc.antenna\} title \{!!str Antenna\} group \{!!str \{Check DRC\}\} link_file_metric \{!!str check.antenna.report_file\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str route_overflow\} type \{!!str section\} title \{!!str \{Congestion Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str route_overflow_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str route.overflow\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str route.overflow.layer:*\} group \{!!str Layer\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str per_layer_drc\} type \{!!str section\} title \{!!str \{Per Layer DRC\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str per_layer_drc_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{Tool \{!!str *.drc\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str %.drc\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str %.drc.layer:*\} group \{!!str Layer\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str per_type_drc\} type \{!!str section\} title \{!!str \{Per Type DRC\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str per_type_drc_t\} type \{!!str table\} flip_axis \{!!true 1\} auto_hide \{!!true 1\} key \{!!map \{Tool \{!!str *.drc\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str %.drc\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str %.drc.type:*\} group \{!!str Type\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str per_layer_type\} type \{!!str section\} title \{!!str \{Per Layer & Type DRC\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str per_layer_type_t\} type \{!!str table\} flip_axis \{!!true 1\} key \{!!map \{Tool \{!!str *.drc\} Layer \{!!str route.drc.layer:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str %.drc.layer:%.type:*\} group \{!!str Type\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str route_via\} type \{!!str section\} title \{!!str \{Via Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str route_via_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str route.via.total\} title \{!!str Total\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via.layer:*\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via.singlecut\} title \{!!str Total\} group \{!!str \{Single Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.singlecut.percentage\} title \{!!str Percent\} group \{!!str \{Single Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.singlecut.layer:*\} group \{!!str \{Single Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.multicut\} title \{!!str Total\} group \{!!str \{Multiple Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.multicut.percentage\} title \{!!str Percent\} group \{!!str \{Multiple Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.multicut.layer:*\} group \{!!str \{Multiple Cut Vias\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str rblkg\} type \{!!str section\} title \{!!str \{Blockage Details\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str rblkg_t\} type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.blockages.route.area\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str design.blockages.route.area.layer:*\} group \{!!str Layer\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str route_cpu\} type \{!!str section\} title \{!!str Runtime\} children \{!!seq \{\{!!map \{id \{!!str route_real_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str route_cpu_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{title \{!!str Flow\} children \{!!seq \{\{!!map \{id \{!!str flow_dashboard_filters\} type \{!!str section\} title \{!!str \{Run/Snapshot Filters\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str flow_dashboard_filter\} type \{!!str run_snapshot_filter\}\}\} \{!!map \{id \{!!str flow_dashboard_snapshot_navigation\} type \{!!str snapshot_picker\}\}\}\}\}\}\} \{!!map \{id \{!!str flow_log_flow\} type \{!!str section\} title \{!!str \{Log and Flow Info\}\} children \{!!seq \{\{!!map \{id \{!!str flow_log_flow_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.user\} title \{!!str User\}\}\} \{!!map \{metric \{!!str flow.log\} title \{!!str \{Log File\}\} link_file_metric \{!!str flow.log\}\}\} \{!!map \{metric \{!!str flow.run_directory\} title \{!!str \{Run Dir\}\}\}\} \{!!map \{metric \{!!str flow.run_tag\} title \{!!str \{Run Tag\}\}\}\} \{!!map \{metric \{!!str flow.step.tcl\} title \{!!str \{Step TCL\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str fv\} type \{!!str section\} title \{!!str \{Formal Verification\}\} hidden \{!!true 1\} children \{!!seq \{\{!!map \{id \{!!str fv_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str fv.result\} title \{!!str Result\}\}\} \{!!map \{metric \{!!str fv.points:*\} group \{!!str Points\}\}\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str flow_config\} type \{!!str section\} title \{!!str \{Non-Default Root Config Options\}\} children \{!!seq \{\{!!map \{id \{!!str flow_config_t\} type \{!!str dict_table\} metric \{!!map \{metric \{!!str flow.root_config\}\}\}\}\}\}\}\}\} \{!!map \{id \{!!str flow_cpu\} type \{!!str section\} title \{!!str Runtime\} children \{!!seq \{\{!!map \{id \{!!str flow_machine_t\} type \{!!str table\} flip_axis \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.machine.hostname\} title \{!!str Host\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.model\} title \{!!str Model\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.frequency\} title \{!!str Cpu\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.number\} title \{!!str Cpus\}\}\} \{!!map \{metric \{!!str flow.machine.os\} title \{!!str OS\}\}\} \{!!map \{metric \{!!str flow.machine.memory.free\} title \{!!str Free\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.machine.memory.total\} title \{!!str Total\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.machine.swap.free\} title \{!!str Free\} group \{!!str Swap\}\}\} \{!!map \{metric \{!!str flow.machine.swap.total\} title \{!!str Total\} group \{!!str Swap\}\}\}\}\}\}\} \{!!map \{id \{!!str flow_runtime_t\} type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.cputime.total\} title \{!!str \{Total CPU\}\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str Wall\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.realtime.total\} title \{!!str \{Total Wall\}\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.machine.load\} title \{!!str Load\} group \{!!str Machine\}\}\} \{!!map \{metric \{!!str flow.memory\} title \{!!str Resi+Virtual\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.memory.resident\} title \{!!str Resi\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.memory.resident.peak\} title \{!!str \{Peak Resi\}\} group \{!!str Memory\}\}\}\}\}\}\} \{!!map \{id \{!!str flow_real_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{Real time\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.realtime\} title \{!!str Real\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\} \{!!map \{id \{!!str flow_cpu_t\} type \{!!str graph\} stacked \{!!true 1\} invert_axes \{!!true 1\} total_value_label \{!!true 1\} title \{!!str \{CPU Runtime\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} graph_type \{!!str horizontalBar\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} html \{HUDDLE \{!!seq \{\{!!map \{Summary \{!!seq \{\{!!map \{summary_flow \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{summary_flow_t \{!!map \{type \{!!str vertical_table\} auto_hide \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.name\} title \{!!str Design\}\}\} \{!!map \{metric \{!!str flow.tool_list\} title \{!!str Tools\}\}\} \{!!map \{metric \{!!str flow.template.type\} title \{!!str Flow\}\}\} \{!!map \{metric \{!!str flow.template.feature_enabled\} title \{!!str \{Enabled features\}\}\}\} \{!!map \{metric \{!!str flow.run_tag\} title \{!!str Tag\}\}\} \{!!map \{metric \{!!str flow.machine\} title \{!!str \{Run host\}\}\}\} \{!!map \{metric \{!!str flow.run_directory\} title \{!!str \{Run directory\}\}\}\} \{!!map \{metric \{!!str flow.last_child_snapshot\} title \{!!str \{Last step\}\}\}\} \{!!map \{metric \{!!str flowtool.status\} title \{!!str \{Flowtool status\}\}\}\}\}\}\}\}\}\} \{!!map \{design_image \{!!map \{type \{!!str image_plot\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.floorplan.image\} title \{!!str \{Design Display\}\}\}\}\}\}\}\}\}\} \{!!map \{summary_qor \{!!map \{type \{!!str header\} title \{!!str \{Stylus QOR summary\}\}\}\}\}\} \{!!map \{summary_qor_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.wns\} title \{!!str WNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns\} title \{!!str TNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps\} title \{!!str FEPS\} group \{!!str \{Setup \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.setup.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Setup \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns\} title \{!!str WNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns\} title \{!!str TNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps\} title \{!!str FEPS\} group \{!!str \{Hold \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Hold \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Tran\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Load\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.total\} title \{!!str Fanout\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str clock.instances.total\} title \{!!str Insts\} group \{!!str Clock\} link_table \{!!str clock_phys\}\}\} \{!!map \{metric \{!!str clock.area.total\} title \{!!str Area\} group \{!!str Clock\} link_table \{!!str clock_phys\}\}\} \{!!map \{metric \{!!str design.density\} title \{!!str Density\} group \{!!str Design\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str Insts\} group \{!!str Design\} link_table \{!!str physical_physical\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str Area\} group \{!!str Design\} link_table \{!!str physical_physical\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str Power\} link_table \{!!str power_power\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str DRC\} group \{!!str Route\} link_table \{!!str route_route\}\}\} \{!!map \{metric \{!!str route.wirelength\} title \{!!str WL\} group \{!!str Route\} link_table \{!!str route_route\}\}\} \{!!map \{metric \{!!str messages\} title \{!!str Errors\} group \{!!str Tool\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str Wall\} group \{!!str Tool\} link_table \{!!str flow_cpu\}\}\} \{!!map \{metric \{!!str flow.memory\} title \{!!str Memory\} group \{!!str Tool\} link_table \{!!str flow_cpu\}\}\}\}\}\}\}\}\} \{!!map \{summary_cpu \{!!map \{type \{!!str header\} title \{!!str \{Stylus runtime summary\}\}\}\}\}\} \{!!map \{summary_cpu_t \{!!map \{type \{!!str cpu\}\}\}\}\}\}\}\}\} \{!!map \{Timing \{!!seq \{\{!!map \{timing_setup \{!!map \{type \{!!str header\} title \{!!str \{Setup Timing\}\}\}\}\}\} \{!!map \{setup_tns_histogram \{!!map \{type \{!!str histogram\} metric \{!!map \{metric \{!!str timing.setup.histogram\} title \{!!str \{Setup TNS \(Per Group\)\}\}\}\} show_label_every \{!!int 10\}\}\}\}\} \{!!map \{setup_tns_view_histogram \{!!map \{type \{!!str histogram\} metric \{!!map \{metric \{!!str timing.setup.histogram.views\} title \{!!str \{Setup TNS \(Per View\)\}\}\}\} show_label_every \{!!int 10\}\}\}\}\} \{!!map \{timing_setup_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Group \{!!str timing.setup.wns.path_group:*\} View \{!!str timing.setup.wns.analysis_view:*\}\}\} collapsible_key \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.type\} title \{!!str Type\}\}\} \{!!map \{metric \{!!str timing.setup.wns.path_group:%.analysis_view:%\} title \{!!str WNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:%.analysis_view:%\} title \{!!str TNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:%.analysis_view:%\} title \{!!str FEPS\}\}\}\}\}\}\}\}\} \{!!map \{timing_hold \{!!map \{type \{!!str header\} title \{!!str \{Hold Timing\}\}\}\}\}\} \{!!map \{hold_tns_histogram \{!!map \{type \{!!str histogram\} metric \{!!map \{metric \{!!str timing.hold.histogram\} title \{!!str \{Hold TNS \(Per Group\)\}\}\}\} show_label_every \{!!int 10\}\}\}\}\} \{!!map \{hold_tns_view_histogram \{!!map \{type \{!!str histogram\} metric \{!!map \{metric \{!!str timing.hold.histogram.views\} title \{!!str \{Hold TNS \(Per View\)\}\}\}\} show_label_every \{!!int 10\}\}\}\}\} \{!!map \{timing_hold_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Group \{!!str timing.hold.wns.path_group:*\} View \{!!str timing.hold.wns.analysis_view:*\}\}\} collapsible_key \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.hold.type\} title \{!!str Type\}\}\} \{!!map \{metric \{!!str timing.hold.wns.path_group:%.analysis_view:%\} title \{!!str WNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns.path_group:%.analysis_view:%\} title \{!!str TNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps.path_group:%.analysis_view:%\} title \{!!str FEPS\}\}\}\}\}\}\}\}\} \{!!map \{timing_drv \{!!map \{type \{!!str header\} title \{!!str \{Design Rule Violations\}\}\}\}\}\} \{!!map \{timing_drv_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Total\} group \{!!str Tran\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.worst\} title \{!!str Worst\} group \{!!str Tran\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Total\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.worst\} title \{!!str Worst\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.total\} title \{!!str Total\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.worst\} title \{!!str Worst\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str timing.drv.max_length.total\} title \{!!str Total\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str timing.drv.max_length.worst\} title \{!!str Worst\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str timing.si.glitches\} title \{!!str Glitches\} group \{!!str SI\}\}\} \{!!map \{metric \{!!str timing.si.noise\} title \{!!str Noise\} group \{!!str SI\}\}\}\}\}\}\}\}\} \{!!map \{timing_double_clocking \{!!map \{type \{!!str collapse_header\} nested \{!!map \{timing_double_clocking_t \{!!map \{type \{!!str table\} per_snapshot \{!!false 0\} key \{!!map \{View \{!!str timing.si.double_clocking.analysis_view:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.si.double_clocking.frequency_violations.analysis_view:%\} title \{!!str \{Frequency Violations\}\}\}\} \{!!map \{metric \{!!str timing.si.double_clocking.report_file.analysis_view:%\} title \{!!str \{Report File\}\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Double Clocking\}\}\}\}\}\} \{!!map \{timing_min_pulse_width \{!!map \{type \{!!str collapse_header\} nested \{!!map \{timing_min_pulse_width_t \{!!map \{type \{!!str table\} per_snapshot \{!!false 0\} key \{!!map \{View \{!!str timing.min_pulse_width.endpoints.wns.analysis_view:*\} Clock \{!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*\} \{View | Clock\} \{!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*\}\}\} collapsible_key \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.type\} title \{!!str Type\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%\} group \{!!str Endpoints\} title \{!!str WNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%\} group \{!!str Endpoints\} title \{!!str TNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%\} group \{!!str Endpoints\} title \{!!str FEPS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%\} group \{!!str Clocktree\} title \{!!str WNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%\} group \{!!str Clocktree\} title \{!!str TNS\}\}\} \{!!map \{metric \{!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%\} group \{!!str Clocktree\} title \{!!str FEPS\}\}\}\}\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Min Pulse Width Timing\}\}\}\}\}\} \{!!map \{timing_cpu \{!!map \{type \{!!str header\} title \{!!str Runtime\}\}\}\}\} \{!!map \{timing_cpu_t \{!!map \{type \{!!str cpu\}\}\}\}\}\}\}\}\} \{!!map \{Clock \{!!seq \{\{!!map \{clock_phys \{!!map \{type \{!!str header\} title \{!!str Physical\}\}\}\}\} \{!!map \{clock_phys_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.instances.total\} title \{!!str #Total\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str \{^.*\.\(?!total\$\)\[^\.\]+\$\}\} title \{!!str \{ \}\} group \{!!str Instances\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances.buffer\} title \{!!str #Buffers\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.inverter\} title \{!!str #Inverters\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.clkgate\} title \{!!str \{#Clock Gates\}\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.nonicg\} title \{!!str \{#Non Integrated\}\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.logic\} title \{!!str #Logic\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.area.total\} title \{!!str Total\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str \{^.*\.\(?!total\$\)\[^\.\]+\$\}\} title \{!!str \{ \}\} group \{!!str Area\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.area.buffer\} title \{!!str Buffers\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.inverter\} title \{!!str Inverters\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.clkgate\} title \{!!str \{Clock Gates\}\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.nonicg\} title \{!!str \{Non Integrated\}\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.logic\} title \{!!str Logic\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.nets.length.total\} title \{!!str \{Tot Clk Net Length\}\} group \{!!str Nets\}\}\}\}\}\}\}\}\} \{!!map \{clock_phys_detail \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{clock_phys_cell_insts \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_phys_cell_insts_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.instances.total\} title \{!!str #Total\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str #Buffers\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.buffer.base_cell:*\} group \{!!str #Buffers\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str #Inverters\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.inverter.base_cell:*\} group \{!!str #Inverters\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str \{#Clock Gates\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.clkgate.base_cell:*\} group \{!!str \{#Clock Gates\}\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str \{#Non Integrated\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.nonicg.base_cell:*\} group \{!!str \{#Non Integrated\}\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str #Logic\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances_distribution.logic.base_cell:*\} group \{!!str #Logic\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per Cell Instances\}\}\}\}\}\} \{!!map \{clock_phys_cell_area \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_phys_cell_area_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.area.total\} title \{!!str Total\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Buffers\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.area_distribution.buffer.base_cell:*\} group \{!!str Buffers\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Inverters\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.area_distribution.inverter.base_cell:*\} group \{!!str Inverters\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str \{Clock Gates\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.area_distribution.clkgate.base_cell:*\} group \{!!str \{Clock Gates\}\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str \{Non Integrated\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.area_distribution.nonicg.base_cell:*\} group \{!!str \{Non Integrated\}\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Logic\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.area_distribution.logic.base_cell:*\} group \{!!str Logic\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per Cell Area\}\}\}\}\}\} \{!!map \{clock_phys_creator \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_phys_creator_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{title \{!!str \{ \}\} group \{!!str Buffers\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances.buffer.creator.*\} group \{!!str Buffers\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Inverters\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances.inverter.creator.*\} group \{!!str Inverters\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Cell Creators\}\}\}\}\}\} \{!!map \{clock_phys_nets \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_phys_nets_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.nets.length.total\} title \{!!str Total\} group \{!!str Nets\}\}\} \{!!map \{metric \{!!str \{^.*\.\(?!total\$\)\[^\.\]+\$\}\} title \{!!str \{ \}\} group \{!!str Nets\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.nets.length.top\} title \{!!str Top\} group \{!!str Nets\}\}\} \{!!map \{metric \{!!str clock.nets.length.trunk\} title \{!!str Trunk\} group \{!!str Nets\}\}\} \{!!map \{metric \{!!str clock.nets.length.leaf\} title \{!!str Leaf\} group \{!!str Nets\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str Nets\}\}\}\}\} \{!!map \{clock_phys_cap \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{clock_phys_cap_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{title \{!!str \{ \}\} group \{!!str Wire\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.top\} title \{!!str Top\} group \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.trunk\} title \{!!str Trunk\} group \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.leaf\} title \{!!str Leaf\} group \{!!str Wire\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Gate\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.top\} title \{!!str Top\} group \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.trunk\} title \{!!str Trunk\} group \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.leaf\} title \{!!str Leaf\} group \{!!str Gate\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Total\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.top\} title \{!!str Top\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.trunk\} title \{!!str Trunk\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.leaf\} title \{!!str Leaf\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.sink.*\} group \{!!str Sink\}\}\}\}\}\}\}\}\} \{!!map \{clock_phys_advanced \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{clock_phys_buffer_constraint \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_phys_buffer_constraint_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.buffer_depth_constraint.skew_group:*.*\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Buffer Depth Constraints\}\}\}\}\}\} \{!!map \{clock_phys_stage_constraint \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_phys_stage_constraint_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.stage_depth_constraint.*\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Stage Depth Constraints\}\}\}\}\}\} \{!!map \{clock_drv \{!!map \{type \{!!str header\} title \{!!str DRV\}\}\}\}\} \{!!map \{clock_drv_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.count\}\} title \{!!str Count\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.max\}\} title \{!!str Max\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.count\}\} title \{!!str Count\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.max\}\} title \{!!str Max\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.count\} title \{!!str Count\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.max\} title \{!!str Max\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.count\} title \{!!str Count\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.max\} title \{!!str Max\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.count\} title \{!!str Count\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.max\} title \{!!str Max\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.count\} title \{!!str Count\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.max\} title \{!!str Max\} group \{!!str Fanout\}\}\}\}\}\}\}\}\} \{!!map \{clock_drv_advanced \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{clock_drv_detail \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_drv_detail_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.*\}\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.*\}\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.*\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.*\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.*\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.*\} group \{!!str Fanout\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str Detail\}\}\}\}\} \{!!map \{clock_drv_halo \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_drv_halo_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{\{Clock Tree\} \{!!str clock.halo.clock_tree:*.count\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.halo.clock_tree:%.count\} group \{!!str Count\}\}\} \{!!map \{metric \{!!str clock.halo.clock_tree:%.violations\} group \{!!str Violations\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Clock Halo\}\}\}\}\}\} \{!!map \{clock_drv_tran_tar \{!!map \{type \{!!str header\} title \{!!str Transition\}\}\}\}\} \{!!map \{clock_drv_tran_tar_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.target.primary_half_corner.top.*\} group \{!!str \{Top Transition Target Stats\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.primary_half_corner.trunk.*\} group \{!!str \{Trunk Transition Target Stats\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.primary_half_corner.leaf.*\} group \{!!str \{Leaf Transition Target Stats\}\}\}\}\}\}\}\}\}\} \{!!map \{clock_drv_tran \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{clock_drv_tran_tar_early \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_drv_tran_tar_early_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{\{Corner | Clock Tree\} \{!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%\} group \{!!str \{Auto Target\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%\} group \{!!str Top\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%\} group \{!!str Trunk\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%\} group \{!!str Leaf\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per corner/clock tree transition Target \(early\)\}\}\}\}\}\} \{!!map \{clock_drv_tran_tar_late \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_drv_tran_tar_late_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{\{Corner | Clock Tree\} \{!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%\} group \{!!str \{Auto Target\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%\} group \{!!str Top\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%\} group \{!!str Trunk\}\}\} \{!!map \{metric \{!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%\} group \{!!str Leaf\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per corner/clock tree transition Target \(late\)\}\}\}\}\}\} \{!!map \{clock_drv_tran_top \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_drv_tran_top_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Target \{!!str clock.transition.primary_half_corner.top.*.max\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.primary_half_corner.top.%.*\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Top Transition Distribution\}\}\}\}\}\} \{!!map \{clock_drv_tran_trunk \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_drv_tran_trunk_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Target \{!!str clock.transition.primary_half_corner.trunk.*.max\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.primary_half_corner.trunk.%.*\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Trunk Transition Distribution\}\}\}\}\}\} \{!!map \{clock_drv_tran_leaf \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_drv_tran_leaf_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Target \{!!str clock.transition.primary_half_corner.leaf.*.max\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.primary_half_corner.leaf.%.*\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Leaf Transition Distribution\}\}\}\}\}\} \{!!map \{clock_skew \{!!map \{type \{!!str header\} title \{!!str Latency/Skew\}\}\}\}\} \{!!map \{clock_skew_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*\} group \{!!str Latency\}\}\} \{!!map \{metric \{!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*\} group \{!!str \{Skew Band\}\}\}\}\}\}\}\}\}\} \{!!map \{clock_skew_advanced \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{clock_skew_early_detail \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_skew_early_detail_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{\{Skew Group | Corner\} \{!!str clock.skew.skew_group:*.delay_corner:*.early.total\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.latency.skew_group:%.delay_corner:%.early.*\} group \{!!str Latency\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.total\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.gate\} title \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.wire\} title \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.target\} title \{!!str Target\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.target_met\} title \{!!str \{Target Met\}\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*\} group \{!!str \{Skew band\}\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per group/corner \(early\)\}\}\}\}\}\} \{!!map \{clock_skew_late_detail \{!!map \{type \{!!str collapse_header\} nested \{!!map \{clock_skew_late_detail_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{\{Skew Group | Corner\} \{!!str clock.skew.skew_group:*.delay_corner:*.late.total\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.latency.skew_group:%.delay_corner:%.late.*\} group \{!!str Latency\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.total\} title \{!!str Total\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.gate\} title \{!!str Gate\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.wire\} title \{!!str Wire\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.target\} title \{!!str Target\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.target_met\} title \{!!str \{Target Met\}\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*\} group \{!!str \{Skew band\}\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per group/corner \(late\)\}\}\}\}\}\} \{!!map \{cts_cpu \{!!map \{type \{!!str header\} title \{!!str Runtime\}\}\}\}\} \{!!map \{cts_cpu_t \{!!map \{type \{!!str cpu\}\}\}\}\}\}\}\}\} \{!!map \{Design \{!!seq \{\{!!map \{physical_physical \{!!map \{type \{!!str header\} title \{!!str Physical\}\}\}\}\} \{!!map \{physical_physical_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.density\} title \{!!str Density\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str \{Logical instances\}\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str \{Logical area\}\}\}\} \{!!map \{metric \{!!str design.instances\} title \{!!str \{Total instances\}\}\}\} \{!!map \{metric \{!!str design.area\} title \{!!str \{Total area\}\}\}\} \{!!map \{metric \{!!str design.blockages.place.area\} title \{!!str \{Blocked area\}\}\}\}\}\}\}\}\}\} \{!!map \{physical_physical_advanced \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{physical_physical_insts \{!!map \{type \{!!str collapse_header\} nested \{!!map \{physical_physical_insts_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{title \{!!str \{ \}\} group \{!!str \{Standard Cell\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str design.instances.register\} title \{!!str register\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.icg\} title \{!!str icg\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.latch\} title \{!!str latch\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.buffer\} title \{!!str buffer\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.inverter\} title \{!!str inverter\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.combinatorial\} title \{!!str combo\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.instances.std_cell\} title \{!!str total\} group \{!!str \{Total \(SC\)\}\}\}\} \{!!map \{metric \{!!str design.instances.macro\} title \{!!str macro\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.physical\} title \{!!str physical\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.io\} title \{!!str io\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.blackbox\} title \{!!str blackbox\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.instances.power_switch\} title \{!!str power_switch\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances.isolation\} title \{!!str isolation\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances.level_shifter\} title \{!!str level_shifter\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances.always_on\} title \{!!str always_on\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.instances\} title \{!!str total\} group \{!!str Total\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Instances Detail\}\}\}\}\}\} \{!!map \{physical_physical_area \{!!map \{type \{!!str collapse_header\} nested \{!!map \{physical_physical_area_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{title \{!!str \{ \}\} group \{!!str \{Standard Cell\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str design.area.register\} title \{!!str register\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.icg\} title \{!!str icg\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.latch\} title \{!!str latch\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.buffer\} title \{!!str buffer\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.inverter\} title \{!!str inverter\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.combinatorial\} title \{!!str combo\} group \{!!str \{Standard Cell\}\}\}\} \{!!map \{metric \{!!str design.area.std_cell\} title \{!!str total\} group \{!!str \{Total \(SC\)\}\}\}\} \{!!map \{metric \{!!str design.area.macro\} title \{!!str macro\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.physical\} title \{!!str physical\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.io\} title \{!!str io\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.blackbox\} title \{!!str blackbox\} group \{!!str Other\}\}\} \{!!map \{metric \{!!str design.area.power_switch\} title \{!!str power_switch\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area.isolation\} title \{!!str isolation\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area.level_shifter\} title \{!!str level_shifter\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area.always_on\} title \{!!str always_on\} group \{!!str MSV\}\}\} \{!!map \{metric \{!!str design.area\} title \{!!str total\} group \{!!str Total\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Area Detail\}\}\}\}\}\} \{!!map \{physical_physical_multibit \{!!map \{type \{!!str collapse_header\} nested \{!!map \{physical_physical_multibit_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.multibit.*\} group \{!!str Multibit\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Multibit Detail\}\}\}\}\}\} \{!!map \{physical_physical_vth \{!!map \{type \{!!str collapse_header\} nested \{!!map \{physical_per_vth_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{Group \{!!str design.instances.vth:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.vth:%\} group \{!!str Instances\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str design.instances.vth:%.ratio\} group \{!!str Instances\} title \{!!str Ratio\}\}\} \{!!map \{metric \{!!str design.area.vth:%\} group \{!!str Area\} title \{!!str Total\}\}\} \{!!map \{metric \{!!str design.area.vth:%.ratio\} group \{!!str Area\} title \{!!str Ratio\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Vth Detail\}\}\}\}\}\} \{!!map \{physical_physical_hinst \{!!map \{type \{!!str collapse_header\} nested \{!!map \{physical_per_hinst_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{Block \{!!str design.instances.hinst:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.instances.hinst:%\} title \{!!str Instances\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str design.area.hinst:%\} title \{!!str Area\} graph_type \{!!str treemap\}\}\}\}\} hierarchical_separator \{!!str /\}\}\}\}\} hidden \{!!true 1\} title \{!!str Per-Block\}\}\}\}\} \{!!map \{physical_check_place \{!!map \{type \{!!str header\} title \{!!str \{Check Place\}\}\}\}\}\} \{!!map \{physical_check_place_t \{!!map \{type \{!!str vertical_table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str check.place.*\}\}\}\}\}\}\}\}\} \{!!map \{physical_cpu \{!!map \{type \{!!str header\} title \{!!str Runtime\}\}\}\}\} \{!!map \{physical_cpu_t \{!!map \{type \{!!str cpu\}\}\}\}\}\}\}\}\} \{!!map \{Power \{!!seq \{\{!!map \{power_power \{!!map \{type \{!!str header\} title \{!!str Power\}\}\}\}\} \{!!map \{power_power_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power\} title \{!!str Total\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str \{^power\..*\$\}\} title \{!!str \{ \}\} group \{!!str \{Whole Design\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.internal\} title \{!!str Internal\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.switching\} title \{!!str Switching\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.clock\} title \{!!str \{Total Clock Power\}\}\}\}\}\}\}\}\}\} \{!!map \{power_advanced \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{power_leakage \{!!map \{type \{!!str collapse_header\} nested \{!!map \{power_leakage_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.leakage.type:*\} group \{!!str \{Leakage Power Breakdown\}\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Leakage Details\}\}\}\}\}\} \{!!map \{power_internal \{!!map \{type \{!!str collapse_header\} nested \{!!map \{power_internal_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.internal.type:*\} group \{!!str \{Internal Power Breakdown\}\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Internal Details\}\}\}\}\}\} \{!!map \{power_switching \{!!map \{type \{!!str collapse_header\} nested \{!!map \{power_switching_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.switching.type:*\} group \{!!str \{Switching Power Breakdown\}\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Switching Details\}\}\}\}\}\} \{!!map \{power_per_block \{!!map \{type \{!!str collapse_header\} nested \{!!map \{power_per_block_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} key \{!!map \{Block \{!!str power.hinst:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power.hinst:%\} title \{!!str Total\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str power.switching.hinst:%\} title \{!!str Switching\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str power.leakage.hinst:%\} title \{!!str Leakage\} graph_type \{!!str treemap\}\}\} \{!!map \{metric \{!!str power.internal.hinst:%\} title \{!!str Internal\} graph_type \{!!str treemap\}\}\}\}\} hierarchical_separator \{!!str /\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per Block\}\}\}\}\}\} \{!!map \{power_cpu \{!!map \{type \{!!str header\} title \{!!str Runtime\}\}\}\}\} \{!!map \{power_cpu_t \{!!map \{type \{!!str cpu\}\}\}\}\}\}\}\}\} \{!!map \{Route \{!!seq \{\{!!map \{route_route \{!!map \{type \{!!str header\} title \{!!str Routing\}\}\}\}\} \{!!map \{route_image \{!!map \{type \{!!str image_plot\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.floorplan.image\} title \{!!str \{Design Display\}\}\}\} \{!!map \{metric \{!!str design.route.drc.image\} title \{!!str \{Route DRC\}\}\}\}\}\}\}\}\}\} \{!!map \{route_route_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str route.overflow.horizontal\} title \{!!str Hor\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str route.overflow.vertical\} title \{!!str Ver\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.max\} title \{!!str Max\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.total\} title \{!!str Total\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str route.map.*\} group \{!!str \{Congestion Map\}\}\}\} \{!!map \{metric \{!!str route.wirelength\} title \{!!str Wirelength\}\}\} \{!!map \{metric \{!!str route.via.singlecut\} title \{!!str Single\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via.multicut\} title \{!!str Multi\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via\} title \{!!str Total\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.shielding.*\} group \{!!str Shielding\}\}\} \{!!map \{metric \{!!str route.drc.antenna\} title \{!!str Antenna\} group \{!!str \{Route DRC\}\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str Routing\} group \{!!str \{Route DRC\}\}\}\} \{!!map \{metric \{!!str check.drc.antenna\} title \{!!str Antenna\} group \{!!str \{Check DRC\}\} link_file_metric \{!!str check.antenna.report_file\}\}\} \{!!map \{metric \{!!str check.drc\} title \{!!str Routing\} group \{!!str \{Check DRC\}\} link_file_metric \{!!str check.drc.report_file\}\}\}\}\}\}\}\}\} \{!!map \{route_advanced \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{route_overflow \{!!map \{type \{!!str collapse_header\} nested \{!!map \{route_overflow_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str route.overflow\} title \{!!str Total\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Layer\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str route.overflow.layer:*\} group \{!!str Layer\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Congestion Details\}\}\}\}\}\} \{!!map \{per_layer_drc \{!!map \{type \{!!str collapse_header\} nested \{!!map \{per_layer_drc_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} key \{!!map \{Tool \{!!str *.drc\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str %.drc\} title \{!!str Total\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Layer\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str %.drc.layer:*\} group \{!!str Layer\}\}\}\}\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per Layer DRC\}\}\}\}\}\} \{!!map \{per_type_drc \{!!map \{type \{!!str collapse_header\} nested \{!!map \{per_type_drc_t \{!!map \{type \{!!str vertical_table\} auto_hide \{!!true 1\} key \{!!map \{Tool \{!!str *.drc\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str %.drc\} title \{!!str Total\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Type\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str %.drc.type:*\} group \{!!str Type\}\}\}\}\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per Type DRC\}\}\}\}\}\} \{!!map \{per_layer_type \{!!map \{type \{!!str collapse_header\} nested \{!!map \{per_layer_type_t \{!!map \{type \{!!str vertical_table\} key \{!!map \{Tool \{!!str *.drc\} Layer \{!!str route.drc.layer:*\}\}\} ar_metric \{!!seq \{\{!!map \{metric \{!!str %.drc.layer:%.type:*\} group \{!!str Type\}\}\}\}\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Per Layer & Type DRC\}\}\}\}\}\} \{!!map \{route_via \{!!map \{type \{!!str collapse_header\} nested \{!!map \{route_via_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str route.via.total\} title \{!!str Total\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str \{^.*layer:.*\$\}\} title \{!!str \{ \}\} group \{!!str Vias\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str route.via.layer:*\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via.singlecut\} title \{!!str Total\} group \{!!str \{Single Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.singlecut.percentage\} title \{!!str Percent\} group \{!!str \{Single Cut Vias\}\}\}\} \{!!map \{metric \{!!str \{^.*layer:.*\$\}\} title \{!!str \{ \}\} group \{!!str \{Single Cut Vias\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str route.via.singlecut.layer:*\} group \{!!str \{Single Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.multicut\} title \{!!str Total\} group \{!!str \{Multiple Cut Vias\}\}\}\} \{!!map \{metric \{!!str route.via.multicut.percentage\} title \{!!str Percent\} group \{!!str \{Multiple Cut Vias\}\}\}\} \{!!map \{metric \{!!str \{^.*layer:.*\$\}\} title \{!!str \{ \}\} group \{!!str \{Multiple Cut Vias\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str route.via.multicut.layer:*\} group \{!!str \{Multiple Cut Vias\}\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Via Details\}\}\}\}\}\} \{!!map \{rblkg \{!!map \{type \{!!str collapse_header\} nested \{!!map \{rblkg_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.blockages.route.area\} title \{!!str Total\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Layer\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str design.blockages.route.area.layer:*\} group \{!!str Layer\}\}\}\}\}\}\}\}\} hidden \{!!true 1\} title \{!!str \{Blockage Details\}\}\}\}\}\} \{!!map \{route_cpu \{!!map \{type \{!!str header\} title \{!!str Runtime\}\}\}\}\} \{!!map \{route_cpu_t \{!!map \{type \{!!str cpu\}\}\}\}\}\}\}\}\} \{!!map \{Flow \{!!seq \{\{!!map \{flow_log_flow \{!!map \{type \{!!str header\} title \{!!str \{Log and Flow Info\}\}\}\}\}\} \{!!map \{flow_log_flow_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.user\} title \{!!str User\}\}\} \{!!map \{metric \{!!str flow.log\} title \{!!str \{Log File\}\} link_file_metric \{!!str flow.log\}\}\} \{!!map \{metric \{!!str flow.run_directory\} title \{!!str \{Run Dir\}\}\}\} \{!!map \{metric \{!!str flow.run_tag\} title \{!!str \{Run Tag\}\}\}\} \{!!map \{metric \{!!str flow.step.tcl\} title \{!!str \{Step TCL\}\}\}\}\}\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\}\}\}\}\} \{!!map \{flow_config \{!!map \{type \{!!str header\} title \{!!str \{Non-Default Root Config Options\}\}\}\}\}\} \{!!map \{flow_config_t \{!!map \{type \{!!str dict_table\} metric \{!!map \{metric \{!!str flow.root_config\}\}\}\}\}\}\} \{!!map \{flow_cpu \{!!map \{type \{!!str header\} title \{!!str Runtime\}\}\}\}\} \{!!map \{flow_machine_t \{!!map \{type \{!!str vertical_table\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.machine.hostname\} title \{!!str Host\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.model\} title \{!!str Model\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.frequency\} title \{!!str Cpu\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.number\} title \{!!str Cpus\}\}\} \{!!map \{metric \{!!str flow.machine.os\} title \{!!str OS\}\}\} \{!!map \{metric \{!!str flow.machine.memory.free\} title \{!!str Free\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.machine.memory.total\} title \{!!str Total\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.machine.swap.free\} title \{!!str Free\} group \{!!str Swap\}\}\} \{!!map \{metric \{!!str flow.machine.swap.total\} title \{!!str Total\} group \{!!str Swap\}\}\}\}\}\}\}\}\} \{!!map \{flow_runtime_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.cputime.total\} title \{!!str \{Total CPU\}\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str Wall\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.realtime.total\} title \{!!str \{Total Wall\}\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.machine.load\} title \{!!str Load\} group \{!!str Machine\}\}\} \{!!map \{metric \{!!str flow.memory\} title \{!!str Resi+Virtual\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.memory.resident\} title \{!!str Resi\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.memory.resident.peak\} title \{!!str \{Peak Resi\}\} group \{!!str Memory\}\}\}\}\}\}\}\}\} \{!!map \{flow_cpu_t \{!!map \{type \{!!str cpu\}\}\}\}\}\}\}\}\}\}\}\} excel \{HUDDLE \{!!seq \{\{!!map \{Summary \{!!seq \{\{!!map \{summary_flow \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{summary_flow_t \{!!map \{type \{!!str vertical_table\} auto_hide \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.name\} title \{!!str Design\}\}\} \{!!map \{metric \{!!str flow.tool_list\} title \{!!str Tools\}\}\} \{!!map \{metric \{!!str flow.template.type\} title \{!!str Flow\}\}\} \{!!map \{metric \{!!str flow.template.feature_enabled\} title \{!!str \{Enabled features\}\}\}\} \{!!map \{metric \{!!str flow.run_tag\} title \{!!str Tag\}\}\} \{!!map \{metric \{!!str flow.machine\} title \{!!str \{Run host\}\}\}\} \{!!map \{metric \{!!str flow.run_directory\} title \{!!str \{Run directory\}\}\}\} \{!!map \{metric \{!!str flow.last_child_snapshot\} title \{!!str \{Last step\}\}\}\}\}\}\}\}\}\} \{!!map \{summary_qor \{!!map \{type \{!!str header\} title \{!!str \{Stylus QOR summary\}\}\}\}\}\} \{!!map \{summary_qor_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.wns\} title \{!!str WNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns\} title \{!!str TNS\} group \{!!str \{Setup \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps\} title \{!!str FEPS\} group \{!!str \{Setup \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.setup.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Setup \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Setup \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns\} title \{!!str WNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns\} title \{!!str TNS\} group \{!!str \{Hold \(all\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps\} title \{!!str FEPS\} group \{!!str \{Hold \(all\)\}\}\}\} \{!!map \{metric \{!!str timing.hold.wns.path_group:reg2reg\} title \{!!str WNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns.path_group:reg2reg\} title \{!!str TNS\} group \{!!str \{Hold \(reg2reg\)\}\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps.path_group:reg2reg\} title \{!!str FEPS\} group \{!!str \{Hold \(reg2reg\)\}\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Tran\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Load\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.total\} title \{!!str Fanout\} group \{!!str DRV\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str clock.instances.total\} title \{!!str Insts\} group \{!!str Clock\} link_table \{!!str clock_phys\}\}\} \{!!map \{metric \{!!str clock.area.total\} title \{!!str Area\} group \{!!str Clock\} link_table \{!!str clock_phys\}\}\} \{!!map \{metric \{!!str design.density\} title \{!!str Density\} group \{!!str Design\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str Insts\} group \{!!str Design\} link_table \{!!str physical_physical\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str Area\} group \{!!str Design\} link_table \{!!str physical_physical\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str Power\} link_table \{!!str power_power\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str DRC\} group \{!!str Route\} link_table \{!!str route_route\}\}\} \{!!map \{metric \{!!str route.wirelength\} title \{!!str WL\} group \{!!str Route\} link_table \{!!str route_route\}\}\} \{!!map \{metric \{!!str messages\} title \{!!str Errors\} group \{!!str Tool\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str Wall\} group \{!!str Tool\} link_table \{!!str flow_cpu\}\}\} \{!!map \{metric \{!!str flow.memory\} title \{!!str Memory\} group \{!!str Tool\} link_table \{!!str flow_cpu\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{Timing \{!!seq \{\{!!map \{timing_setup \{!!map \{type \{!!str header\} title \{!!str \{Setup Timing\}\}\}\}\}\} \{!!map \{timing_setup_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Group \{!!str timing.setup.wns.path_group:*\} View \{!!str timing.setup.wns.analysis_view:*\}\}\} collapsible_key \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.wns.path_group:%.analysis_view:%\} title \{!!str WNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:%.analysis_view:%\} title \{!!str TNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:%.analysis_view:%\} title \{!!str FEPS\}\}\}\}\}\}\}\}\} \{!!map \{timing_hold \{!!map \{type \{!!str header\} title \{!!str \{Hold Timing\}\}\}\}\}\} \{!!map \{timing_hold_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} key \{!!map \{Group \{!!str timing.hold.wns.path_group:*\} View \{!!str timing.hold.wns.analysis_view:*\}\}\} collapsible_key \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.hold.wns.path_group:%.analysis_view:%\} title \{!!str WNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.tns.path_group:%.analysis_view:%\} title \{!!str TNS\} navigation \{!!map \{view \{!!str default_timing\} tab \{!!str Timing\}\}\}\}\} \{!!map \{metric \{!!str timing.hold.feps.path_group:%.analysis_view:%\} title \{!!str FEPS\}\}\}\}\}\}\}\}\} \{!!map \{timing_drv \{!!map \{type \{!!str header\} title \{!!str \{Design Rule Violations\}\}\}\}\}\} \{!!map \{timing_drv_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Total\} group \{!!str Tran\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.worst\} title \{!!str Worst\} group \{!!str Tran\} link_file_metric \{!!str timing.drv.report_file\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Total\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.worst\} title \{!!str Worst\} group \{!!str Cap\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.total\} title \{!!str Total\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str timing.drv.max_fanout.worst\} title \{!!str Worst\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str timing.drv.max_length.total\} title \{!!str Total\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str timing.drv.max_length.worst\} title \{!!str Worst\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str timing.si.glitches\} title \{!!str Glitches\} group \{!!str SI\}\}\} \{!!map \{metric \{!!str timing.si.noise\} title \{!!str Noise\} group \{!!str SI\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{Clock \{!!seq \{\{!!map \{clock_phys \{!!map \{type \{!!str header\} title \{!!str Physical\}\}\}\}\} \{!!map \{clock_phys_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.instances.total\} title \{!!str #Total\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str \{^.*\.\(?!total\$\)\[^\.\]+\$\}\} title \{!!str \{ \}\} group \{!!str Instances\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.instances.buffer\} title \{!!str #Buffers\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.inverter\} title \{!!str #Inverters\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.clkgate\} title \{!!str \{#Clock Gates\}\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.nonicg\} title \{!!str \{#Non Integrated\}\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.instances.logic\} title \{!!str #Logic\} group \{!!str Instances\}\}\} \{!!map \{metric \{!!str clock.area.total\} title \{!!str Total\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str \{^.*\.\(?!total\$\)\[^\.\]+\$\}\} title \{!!str \{ \}\} group \{!!str Area\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.area.buffer\} title \{!!str Buffers\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.inverter\} title \{!!str Inverters\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.clkgate\} title \{!!str \{Clock Gates\}\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.nonicg\} title \{!!str \{Non Integrated\}\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.area.logic\} title \{!!str Logic\} group \{!!str Area\}\}\} \{!!map \{metric \{!!str clock.nets.length.total\} title \{!!str \{Tot Clk Net Length\}\} group \{!!str Nets\}\}\}\}\}\}\}\}\} \{!!map \{clock_phys_cap \{!!map \{type \{!!str header\} title \{!!str \{\}\}\}\}\}\} \{!!map \{clock_phys_cap_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{title \{!!str \{ \}\} group \{!!str Wire\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.top\} title \{!!str Top\} group \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.trunk\} title \{!!str Trunk\} group \{!!str Wire\}\}\} \{!!map \{metric \{!!str clock.capacitance.wire.leaf\} title \{!!str Leaf\} group \{!!str Wire\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Gate\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.top\} title \{!!str Top\} group \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.trunk\} title \{!!str Trunk\} group \{!!str Gate\}\}\} \{!!map \{metric \{!!str clock.capacitance.gate.leaf\} title \{!!str Leaf\} group \{!!str Gate\}\}\} \{!!map \{title \{!!str \{ \}\} group \{!!str Total\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.top\} title \{!!str Top\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.trunk\} title \{!!str Trunk\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.total.leaf\} title \{!!str Leaf\} group \{!!str Total\}\}\} \{!!map \{metric \{!!str clock.capacitance.sink.*\} group \{!!str Sink\}\}\}\}\}\}\}\}\} \{!!map \{clock_drv \{!!map \{type \{!!str header\} title \{!!str DRV\}\}\}\}\} \{!!map \{clock_drv_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.count\}\} title \{!!str Count\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.remaining transition.max\}\} title \{!!str Max\} group \{!!str \{Remaining Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.count\}\} title \{!!str Count\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str \{clock.drv.nets.unfixable transition.max\}\} title \{!!str Max\} group \{!!str \{Unfixable Transition\}\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.count\} title \{!!str Count\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.capacitance.max\} title \{!!str Max\} group \{!!str Capacitance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.count\} title \{!!str Count\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.resistance.max\} title \{!!str Max\} group \{!!str Resistance\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.count\} title \{!!str Count\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.length.max\} title \{!!str Max\} group \{!!str Length\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.count\} title \{!!str Count\} group \{!!str Fanout\}\}\} \{!!map \{metric \{!!str clock.drv.nets.fanout.max\} title \{!!str Max\} group \{!!str Fanout\}\}\}\}\}\}\}\}\} \{!!map \{clock_drv_tran_tar \{!!map \{type \{!!str header\} title \{!!str Transition\}\}\}\}\} \{!!map \{clock_drv_tran_tar_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.transition.target.primary_half_corner.top.*\} group \{!!str \{Top Transition Target Stats\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.primary_half_corner.trunk.*\} group \{!!str \{Trunk Transition Target Stats\}\}\}\} \{!!map \{metric \{!!str clock.transition.target.primary_half_corner.leaf.*\} group \{!!str \{Leaf Transition Target Stats\}\}\}\}\}\}\}\}\}\} \{!!map \{clock_skew \{!!map \{type \{!!str header\} title \{!!str Latency/Skew\}\}\}\}\} \{!!map \{clock_skew_t \{!!map \{type \{!!str table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*\} group \{!!str Latency\}\}\} \{!!map \{metric \{!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*\} group \{!!str Skew\}\}\} \{!!map \{metric \{!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*\} group \{!!str \{Skew Band\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{Design \{!!seq \{\{!!map \{physical_physical \{!!map \{type \{!!str header\} title \{!!str Physical\}\}\}\}\} \{!!map \{physical_physical_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str design.density\} title \{!!str Density\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str \{Logical instances\}\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str \{Logical area\}\}\}\} \{!!map \{metric \{!!str design.instances\} title \{!!str \{Total instances\}\}\}\} \{!!map \{metric \{!!str design.area\} title \{!!str \{Total area\}\}\}\} \{!!map \{metric \{!!str design.blockages.place.area\} title \{!!str \{Blocked area\}\}\}\}\}\}\}\}\}\} \{!!map \{physical_check_place \{!!map \{type \{!!str header\} title \{!!str \{Check Place\}\}\}\}\}\} \{!!map \{physical_check_place_t \{!!map \{type \{!!str vertical_table\} auto_hide \{!!true 1\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str check.place.*\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{Power \{!!seq \{\{!!map \{power_power \{!!map \{type \{!!str header\} title \{!!str Power\}\}\}\}\} \{!!map \{power_power_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str power\} title \{!!str Total\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str \{^power\..*\$\}\} title \{!!str \{ \}\} group \{!!str \{Whole Design\}\} graph_type \{!!str none\} renderer \{!!str histogram\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.internal\} title \{!!str Internal\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.switching\} title \{!!str Switching\} group \{!!str \{Whole Design\}\}\}\} \{!!map \{metric \{!!str power.clock\} title \{!!str \{Total Clock Power\}\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{Route \{!!seq \{\{!!map \{route_route \{!!map \{type \{!!str header\} title \{!!str Routing\}\}\}\}\} \{!!map \{route_route_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str route.overflow.horizontal\} title \{!!str Hor\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str route.overflow.vertical\} title \{!!str Ver\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.max\} title \{!!str Max\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str design.congestion.hotspot.total\} title \{!!str Total\} group \{!!str Congestion\}\}\} \{!!map \{metric \{!!str route.map.*\} group \{!!str \{Congestion Map\}\}\}\} \{!!map \{metric \{!!str route.wirelength\} title \{!!str Wirelength\}\}\} \{!!map \{metric \{!!str route.via.singlecut\} title \{!!str Single\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via.multicut\} title \{!!str Multi\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.via\} title \{!!str Total\} group \{!!str Vias\}\}\} \{!!map \{metric \{!!str route.drc.antenna\} title \{!!str Antenna\} group \{!!str \{Route DRC\}\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str Total\} group \{!!str \{Route DRC\}\}\}\} \{!!map \{metric \{!!str route.shielding.*\} group \{!!str \{Shielding Nets\}\}\}\} \{!!map \{metric \{!!str check.drc.antenna\} title \{!!str Antenna\} group \{!!str \{Check DRC\}\} link_file_metric \{!!str check.antenna.report_file\}\}\} \{!!map \{metric \{!!str check.drc\} title \{!!str Total\} group \{!!str \{Check DRC\}\} link_file_metric \{!!str check.drc.report_file\}\}\}\}\}\}\}\}\}\}\}\}\} \{!!map \{Flow \{!!seq \{\{!!map \{flow_log_flow \{!!map \{type \{!!str header\} title \{!!str \{Log and Flow Info\}\}\}\}\}\} \{!!map \{flow_log_flow_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.user\} title \{!!str User\}\}\} \{!!map \{metric \{!!str flow.log\} title \{!!str \{Log File\}\} link_file_metric \{!!str flow.log\}\}\} \{!!map \{metric \{!!str flow.run_directory\} title \{!!str \{Run Dir\}\}\}\} \{!!map \{metric \{!!str flow.run_tag\} title \{!!str \{Run Tag\}\}\}\} \{!!map \{metric \{!!str flow.step.tcl\} title \{!!str \{Step TCL\}\}\}\}\}\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\}\}\}\}\} \{!!map \{flow_cpu \{!!map \{type \{!!str header\} title \{!!str Runtime\}\}\}\}\} \{!!map \{flow_machine_t \{!!map \{type \{!!str vertical_table\} hide_footers \{!!true 1\} hide_graph_footers \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.machine.hostname\} title \{!!str Host\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.model\} title \{!!str Model\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.frequency\} title \{!!str Cpu\}\}\} \{!!map \{metric \{!!str flow.machine.cpu.number\} title \{!!str Cpus\}\}\} \{!!map \{metric \{!!str flow.machine.os\} title \{!!str OS\}\}\} \{!!map \{metric \{!!str flow.machine.memory.free\} title \{!!str Free\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.machine.memory.total\} title \{!!str Total\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.machine.swap.free\} title \{!!str Free\} group \{!!str Swap\}\}\} \{!!map \{metric \{!!str flow.machine.swap.total\} title \{!!str Total\} group \{!!str Swap\}\}\}\}\}\}\}\}\} \{!!map \{flow_runtime_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str flow.cputime\} title \{!!str CPU\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.cputime.total\} title \{!!str \{Total CPU\}\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str Wall\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.realtime.total\} title \{!!str \{Total Wall\}\} group \{!!str Runtime\}\}\} \{!!map \{metric \{!!str flow.memory\} title \{!!str Resi+Virtual\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.memory.resident\} title \{!!str Resident\} group \{!!str Memory\}\}\} \{!!map \{metric \{!!str flow.memory.resident.peak\} title \{!!str \{Peak Resident\}\} group \{!!str Memory\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\} text \{HUDDLE \{!!seq \{\{!!map \{\{\} \{!!seq \{\{!!map \{summary_qor_t \{!!map \{type \{!!str table\} per_snapshot \{!!true 1\} ar_metric \{!!seq \{\{!!map \{metric \{!!str timing.setup.wns\} title \{!!str WNS\}\}\} \{!!map \{metric \{!!str timing.setup.tns\} title \{!!str TNS\}\}\} \{!!map \{metric \{!!str timing.setup.feps\} title \{!!str FEPS\}\}\} \{!!map \{metric \{!!str timing.setup.wns.path_group:reg2reg\} title \{!!str WNS_R2R\}\}\} \{!!map \{metric \{!!str timing.setup.tns.path_group:reg2reg\} title \{!!str TNS_R2R\}\}\} \{!!map \{metric \{!!str timing.setup.feps.path_group:reg2reg\} title \{!!str FEPS_R2R\}\}\} \{!!map \{metric \{!!str timing.drv.max_tran.total\} title \{!!str Tran\} group \{!!str DRV\(T\)\}\}\} \{!!map \{metric \{!!str timing.drv.max_cap.total\} title \{!!str Load\} group \{!!str DRV\(C\)\}\}\} \{!!map \{metric \{!!str power.leakage\} title \{!!str Leakage\} group \{!!str POWER\(L\)\}\}\} \{!!map \{metric \{!!str design.density\} title \{!!str Density\} group \{!!str UTIL\}\}\} \{!!map \{metric \{!!str design.instances.logical\} title \{!!str INSTS\}\}\} \{!!map \{metric \{!!str design.area.logical\} title \{!!str AREA\}\}\} \{!!map \{metric \{!!str route.drc\} title \{!!str DRC\}\}\} \{!!map \{metric \{!!str flow.realtime\} title \{!!str WALL\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}\}"}
catch {set xngDefaultVddRes "300"}
catch {set tcmEmsHandleId "0"}
catch {set vpx_bg_tool "gray85"}
catch {set conf_preRoute_res "0"}
catch {set dpgNRrouteWithSiDrivenSaved "false"}
catch {set optLeakageFixDelayDontUse "1"}
catch {set optDesignReclaimAreaFixDRV "1"}
catch {set CTE:user_leakage_view ""}
catch {set rdagIPOUsePEAPI "1"}
catch {set dbgPlaceFile ""}
catch {set tempus_save_db_info "0"}
catch {set xngFixCelticAggresorList "0"}
catch {set optLeakagePowerIterCount "1"}
catch {set optLkgTlibList ""}
catch {set soft_stack_size_limit "31"}
catch {set postCTSFixDRVSkipIter4 "0"}
catch {set disable_multiple_rc_corner_update "0"}
catch {set optFastDrv1InPreCts "1"}
catch {set optDynamicPowerSkipForceDownsize "1"}
catch {set conf_rel_c_thresh "0.03"}
catch {set conf_use_io_row_flow "0"}
catch {set optLeakageHighPreCtsRA "0"}
catch {set classlist "HTMLCollection HTMLElement HTMLDocument HTMLTableElement Text HTMLSelectElement HTMLOptGroupElement HTMLLabelElement HTMLFieldSetElement HTMLAnchorElement HTMLTableSectionElement HTMLTableSectionElement HTMLFormElement HTMLButtonElement HTMLTableRowElement HTMLLegendElement HTMLInputElement HTMLOptionElement HTMLTableSectionElement HTMLTextAreaElement Navigator Location Window Text NodePrototype NodeList MouseEvent UIEvent MutationEvent Event CSSStyleDeclaration XMLHttpRequest"}
catch {set optLeakageResizePostRoutePass "0"}
catch {set dbgLatencyFileName ""}
catch {set optLeakagePrintVtPartition "0"}
catch {set optMultiHeightOrigTimingCon ""}
catch {set rdagNoRipupForHold "1"}
catch {set xngMinDeltaDelayToFix "0.005"}
catch {set rdagDesignWNSTgtSlack "-99999"}
catch {set dpgNRrouteDirtyAreaEcoFlow "false"}
catch {set xngDisableIncrAnalysisThresh "0.2"}
catch {set metric_capture_tns_histogram_paths "10000"}
catch {set metric_category_tcl_rd ""}
catch {set opgOptDesignCheckConnectivity "0"}
catch {set optDynamicPowerOnlyAllowInputSwitchingActivity "0"}
catch {set opgOptRptFromFile "0"}
catch {set optIgnoreOCVMode "1"}
catch {set init_mmmc_file "ATM.dat/viewDefinition.tcl"}
catch {set xngFixSetupIgnoreBufIns "0"}
catch {set restore_mt_binary "1"}
catch {set dbgStampModelData ""}
catch {set conf_postRoute_cap "0"}
catch {set cts_scheduling_file ""}
catch {set procs "release_multi_cpu_license"}
catch {set optLeakageSkipRecoverDrvPR "0"}
catch {set optLeakageHoldDontUseCells "0"}
catch {set xngFixHoldUseSiIPO "1"}
catch {set optLeakageUsePathGroup "1"}
catch {set conf_dpath ""}
catch {set conf_bblob_netlist ""}
catch {set rdagConsoleFontName "-*-courier-medium-r-normal--12-*-75-75-m-*-iso8859-*"}
catch {set rdagEnableGraphBackgroundCompression "0"}
catch {set optMinAreaFFSizinginRA1 "1"}
catch {set oaxgFromRestoreOA "1"}
catch {set dbgMicronPerDBU "0.0005"}
catch {set enc_save_place_binary "1"}
catch {set init_deleteInst "0"}
catch {set dbgETAPhysicalFlow "1"}
catch {set dbgDftToggleScale "1.0"}
catch {set xngUseQThread "1"}
catch {set dbgSigStormLib ""}
catch {set optDontUseCellsPrevCommand ""}
catch {set optMVTCells "1"}
catch {set opgCurrentHoldSlack "0"}
catch {set dpgIPOEffortLevelSaved "1"}
catch {set preRouteCheckPlacement "0"}
catch {set optLeakageTNSRecoveryFix "1"}
catch {set rail_api_bin "/home/installs/SSV202/tools.lnx86/bin"}
catch {set xngDefaultGndRes "300"}
catch {set xngUseMultiThread "0"}
catch {set optDynamicPowerAdjustTargetSlack "1"}
catch {set metric_page_cfg ""}
catch {set qtfgCodePair "\{rdaPtn guiPtn\} \{rdaFP guiFP\} \{rdaCIOP guiCIOP\} \{rdaPGConn guiPGConn\} \{afpFPSG guiFPSG\} \{rdaCusObj guiCusObj\} \{rdaClock guiClock\} \{rdaColor guiColor\}"}
catch {set init_assign_buffer ""}
catch {set dpgNRselectedNetOnlyUser "false"}
catch {set dpgNRdrouteExpHonorNetPrioritySaved "false"}
catch {set hv3_home_port "8123"}
catch {set dbcFall "0"}
catch {set pvs_fill_data ""}
catch {set optLeakageDRV2Pass "0"}
catch {set optLeakageSkipOLP "0"}
catch {set optDesignShouldSetOptGuideFlow "0"}
catch {set optDesignNewPostRoute "1"}
catch {set return_value ""}
catch {set artgGenerateFlatTimingReport "1"}
catch {set fp_vertical_row "0"}
catch {set fp_flip_first "1"}
catch {set metric_page_cfg_merged ""}
catch {set optElmoreDelayUpperThreshForDRV "0"}
catch {set metric_category_default "design"}
catch {set rdagIsInCmdLog "1"}
catch {set optLeakage3VTOptimization "0"}
catch {set timeDesignSignOffReportOnly "0"}
catch {set tafile "top.mtarpt"}
catch {set dpgOptDesignPostRouteStateName "postRoute"}
catch {set conf_timelib_path "./"}
catch {set dpgNRrouteWithEcoSaved "false"}
catch {set qtm_exp_cmd "save_ptm_model"}
catch {set optSkipResizePostIPO "0"}
catch {set optLeakageCellPadding "1"}
catch {set oaxgRestoredLib ""}
catch {set dpgOptDesignMediumEffort "1"}
catch {set rdagSetupEntry "  \{\"Delay Calculation\" dc\}  \{ \"GDS\" misc\}  \{\"ILM\" ilm\}  \{\"IPO/CTS\" cts\}  \{\"OpenAccess\" phy \}  \{\"Power\" power\}  \{\"RC Extraction\" rcextract\}  \{\"RTL\" rtl\}  \{\"SI Analysis\" celtic\}  \{\"Timing\" timing\}  \{\"Yield\" yield\}  \{\"MMMC\" mmmc\}  "}
catch {set optLeakageForce2ndOCP "0"}
catch {set init_design_timing_constraints_file "/home/cadence/Documents/Project_05/ATM.enc.dat/ATM.tcz"}
catch {set conf_iolib ""}
catch {set optLeakageSkipUpsize1 "0"}
catch {set optLeakagePreCtsFixTiming "0"}
catch {set enc_save_portable_design "1"}
catch {set optLeakageSkipUpsize2 "0"}
catch {set rda_siFlowValidOptions "acceptableWNS analyzeNoiseThreshold deltaDelayThreshold irDropFile maxNrIter noiseProcess noiseTwfMode outputPath runStandAloneNanoRoute runStandAloneQX usePrevCeltICRunDir"}
catch {set optLeakageSkipUpsize3 "0"}
catch {set opt_inv_footprint ""}
catch {set gala_rey_flow "/home/installs/SSV202/tools.lnx86/voltus_components/xp_services/flow"}
catch {set optLeakageMaxFanoutCode "1"}
catch {set cteDefaultPathGroups "inclkSrc2reg inclkSrc2out inclkSrc2macro flopOrLatch2flopOrLatch flopOrLatch2macro macro2flopOrLatch in2out in2reg reg2reg reg2out reg2macro in2macro macro2macro macro2out macro2flopOrLatch clkgate fromregclkSrc fromregin fromregmacro regclkSrc2out regin2out fromin"}
catch {set optDesignShouldResetOptGuideFlow "0"}
catch {set optLeakageFixTimingDRV "2"}
catch {set optLeakageUseTargetSlack2 "0"}
catch {set psoEPSILON "0.000000001"}
catch {set dpgOptDesignLkgPowerLow "1"}
catch {set oaxgLockDBPrevVal "-1"}
catch {set optMinAreaNoTargetRA1 "1"}
catch {set pname "Attr"}
catch {set timeDesignReportTimingMode "1"}
catch {set optLeakageDebugTiming "0"}
catch {set init_skip_legacy_init_design_check "0"}
catch {set dpgFixDRVMaxIter "3"}
catch {set optWorstNegSlack "0"}
catch {set metric_capture_tns_histogram_max_slack "0"}
catch {set metric_capture_design_image "1"}
catch {set init_design_timing_graph_file ""}
catch {set xngXilmFlow "0"}
catch {set dpgOptDesignLkgPowerMin "2"}
catch {set CTE:user_hold_views ""}
catch {set optLeakageMaxFanoutOption "0"}
catch {set optODTrials "0"}
catch {set dpgOptDesignDynPowerMed "2"}
catch {set MDNIndex "0"}
catch {set optDontUseCellsV1StateRestoreDefault "2"}
catch {set useStandaloneCeltICECOFile "0"}
catch {set optLVTCells "2"}
catch {set enc_save_portable_oa_design "0"}
catch {set optLeakageUseSecondFixTiming "0"}
catch {set optUseConversionFlow "0"}
catch {set init_lef_file "/home/cadence/Documents/Project_05/ATM.enc.dat/libs/lef/gsclib090_translated_ref.lef /home/cadence/Documents/Project_05/ATM.enc.dat/libs/lef/gsclib090_translated.lef"}
catch {set qtfgHelpTags "\{.analysisGui_basic_pathgroup         PathAnalysisPathGroups\} \{.analysisGui_bottleneck              PathAnalysisBottleneckAnalysis\} \{.analysisGui_clock_domain            PathAnalysisClockAnalysis\} \{.analysisGui_drv                     PathAnalysisDRVAnalysis\} \{.analysisGui_false_path              PathAnalysisFalsePathAnalysis\} \{.analysisGui_hierarchical_floorplan  PathAnalysisHierarchicalAnalysis\} \{.analysisGui_hierarchical_port       PathAnalysisHierarchicalPortAnalysis\} \{.analysisGui_view                    PathAnalysisViewAnalysis\} \{.column_with_table                   ColumnWidthTable\} \{.createPathGroup                     CreatePathCategory\} \{.dodo_column_edit                    EditTableColumn\} \{.dodo_detail/statistical             TimingPathAnalyzerStatistical\} \{.vbl					LoadViolationReport\} \{CellView                             LibraryBrowser\} \{Rda_MMMC				MMMCBrowser\} \{SetRouteBlkLayer     CreateRoutingBlockage\} \{TADerate				SetTimingDerate\} \{addColorGroup			EditColorGroup\} \{analysisESD                          AnalyzeESD\} \{analysis_view			AddAnalysisView\} \{analysis_view1			EditAnalysisView\} \{attrInQt				AttributeViewer\} \{clkInfo				ClockSummaryInfo\} \{clkInit                             clockinitialization\} \{clkSelect                            CTAToolHistogramSelectClocks\} \{clkSetup                             ClockSetup\} \{colorGroup				EditColorGroup\} \{colorSave				SaveColorPreference\} \{constraint_mode			AddConstraintMode\} \{constraint_mode1			EditConstraintMode\} \{crhierview/basic			CreateHierarchicalViewBasic\} \{ctdAbstract				CCOptAbstraction\} \{ctdAnnoHier                          CTAAnnotateNetlistHierarchy\} \{ctdDump                              CCOptDumpView\} \{ctdFindObject_Cascaded_Chain		DebugClockTreeToolFindObjectCascadedChain\} \{ctdFindObject_Cell			DebugClockTreeToolFindObjectCell\} \{ctdFindObject_Excluded_Disabled_Pin  GlobalClockDebugToolFindObjectExcludedDisabledPin\} \{ctdFindObject_Generated_Clock	DebugClockTreeToolFindObjectGeneratedClock\} \{ctdFindObject_Instance		DebugClockTreeToolFindObjectInstance\} \{ctdFindObject_Min_Max_Buf_Path       DebugClockTreeToolFindObjectMinMaxBufPath\} \{ctdFindObject_Min_Max_Path		CTAfindminmaxpath\} \{ctdFindObject_Net			DebugClockTreeToolFindObjectNet\} \{ctdFindObject_Path			DebugClockTreeToolFindObjectPath\} \{ctdFindObject_Reconvergence		DebugClockTreeToolFindObjectReconvergence\} \{ctdFindObject_Transition_Violation	CTAfindtransitionviolation\} \{ctdHistogram                         CCOptClockTreeDebuggerHistogram\} \{ctdHistogramPref                     CCOptClockTreeDebuggerHistogramPreference\} \{ctdPreference			CCOptSetPreference\} \{ctdSetting				CTDConfiguration\} \{ctdShowMultiCorner                   CCOptShowMultipleCorner\} \{ctd_pref/nb_annotation               PreferenceColor\} \{ctd_pref/nb_display                  PreferenceDisplay\} \{ctl			                CheckTimingLibrary\} \{delay_corner				AddDelayCorner\} \{delay_corner1			EditDelayCorner\} \{deleteWs                             DeleteWorkspace\} \{designAnalysis			CheckDesign\} \{displayNoiseNetEts			DisplayNoiseNet\} \{dsnmgr0/adv				runlecadvanced\} \{dsnmgr0/basic			runlecbasic\} \{dsnmgr1/adv				ConformalCheckConstraintsAdvanced\} \{dsnmgr1/basic			ConformalCheckConstraintsBasic\} \{dsnmgr4/basic			CheckBudgetConstBasic\} \{dsnmgr4/file				CheckBudgetConstFile\} \{dsnmgr4/misc				CheckBudgetConstMisc\} \{dsnmgr5/adv				CheckAssemConstAdv\} \{dsnmgr5/basic			CheckAssemConstBasic\} \{dsnmgr6/adv				ConformalDeriveCriticalFalsePathAdvanced\} \{dsnmgr6/basic			ConformalDeriveCriticalFalsePathBasic\} \{dsnmgr7/adv				ConformalPromoteConstraintsAdvanced\} \{dsnmgr7/basic			ConformalPromoteConstraintsBasic\} \{dsnmgr8/adv                          ConformalCompareConstraintsAdvanced\} \{dsnmgr8/basic                        ConformalCompareConstraintsBasic\} \{ecoopt/addinst			IntECOAddInstance\} \{ecoopt/addrptr			InteractiveECOAddRepeater\} \{ecoopt/delrptr			InteractiveECODeleteRepeater\} \{ecoopt/resize			InteractiveECOChangeCell\} \{ecoopt/writehis			InteractiveECOSaveECOHistory\} \{elcLibCharacterizer			EncounterLibraryCharacterizer\} \{elcLibComparison			LibraryComparisonTool\} \{elcSimSummary			SimulationSummary\} \{elcStaticLibChecker 			StaticLibraryChecker\} \{epsRailWI/cap			ERAWhatIfCapacitance\} \{epsRailWI/cur			ERAWhatIfCurrent\} \{epsRailWI/reg			WhatIfRegions\} \{epsRailWI/res			ERAWhatIfResistance\} \{epsRailWI/virWire                    WhatIfShape\} \{fManager				FontManager\} \{filter				ClockTreeFilter\} \{genPGLib                             GeneratePGLibrary\} \{generateMode                         ExtractPackage\} \{guischPrint				PrintSchematic\} \{hold_analysis_view			AddHoldAnalysisView\} \{irdrop				ReadIRDropFiles\} \{library_set				AddLibrarySet\} \{library_set1				EditLibrarySet\} \{listCell                             CTAToolListAllCells\} \{listInstance                         CTAToolListAllInstances\} \{mcpEditor			  	McpEditor\} \{mmmc_obj				AddObject\} \{mmmc_pref				MMMCPreferences\} \{mouseProperties			MouseProperties\} \{msv_hi/hi                            HighlightMSVObjSet\} \{msv_hi/pd                            HighlightMSVObjPD\} \{msv_hi/sig                           HighlightMSVObjSignalNet\} \{oaOut                          SaveOACV\} \{objectFinder				FindSchematicObject\} \{oc/max				SpecifyOperatingConditionPVT\} \{oc/min				SpecifyOperatingConditionPVT\} \{op_cond				AddOPCond\} \{op_cond1				EditOPCond\} \{optimizeESD                          OptimizeESD\} \{packageMode                          SetAdvancedPackageOptions\} \{pathsimmode				SetPathSimMode\} \{pdgRRFile/frmt			ReportPowerFormat\} \{pdgRRFile/rprt			ReportPowerReportPower\} \{pglibmode/advance                    SetPGLibraryModeAdvanced\} \{pglibmode/basic                      SetPGLibraryModeBasic\} \{powerAnaVcdProfile			RunVcdProfile\} \{powerPref                            PowerDebugPreference\} \{powerRailDbSetup            PowerRailSetup\} \{powerRailLayersNets/layers  PowerRailLayers\} \{powerRailLayersNets/nets    PowerRailNets\} \{powerRailLayersNets/semlayers    PowerRailSemLayers\} \{powerRailResultBrowser/detail        ResultBrowser\} \{powerRailResultBrowser/summary       ResultBrowser\} \{power_domain				AddPowerDomain\} \{power_domain1			EditPowerDomain\} \{powerlib/advance			CreatePowerLibraryAdvanced\} \{powerlib/basic			CreatePowerLibraryBasic\} \{powerlibmode/basic			SetPowerLibraryModeBasic\} \{ppEditPadLoc				EditPadLocation\} \{pref/console				PreferencesConsole\} \{pref/design				PreferencesDesign\} \{pref/display				PreferencesDisplay\} \{pref/select				PreferencesSelection\} \{pwrNetworkOptMode                    PowerNetworkOptimization\} \{pwranalysis/activity			RunPowerAnalysisActivity\} \{pwranalysis/advance			RunPowerAnalysisAdvanced\} \{pwranalysis/basic			RunPowerAnalysisBasic\} \{pwranalysis/power			RunPowerAnalysisPower\} \{pwranalysis/powerup			RunPowerAnalysisPowerUp\} \{pwrlibrpt/basic			PowerLibraryReportBasic\} \{pwrmode/advance			SetPowerAnalyisModeAdvanced\} \{pwrmode/basic			SetPowerAnalyisModeBasic\} \{rc					ExtractRC\} \{rcMode				RCExtractionMode\} \{rc_corner				AddRCCorner\} \{rc_corner1				EditRCCorner\} \{rd/ets			RestoreVoltusDesign\} \{rd/oa			RestoreOADesign\} \{rdaLoadCommitCPF			LoadCommitCPF\} \{resistanceAnalysis/basic             RunResistanceAnalysisBasic\} \{rptcfp				ReportCellFootPrint\} \{runPkgAnalysis                       AnalyzePackage\} \{runrail/advance			RunRailAnalysisAdvanced\} \{runrail/basic			RunRailAnalysisBasic\} \{saveWs                               SaveWorkspace\} \{setDefaultWs                         SetDefaultWorkspace\} \{setrail/advance			SetRailAnalyisModeAdvanced\} \{setrail/basic			SetRailAnalyisModeBasic\} \{setrailregions                       SetRailAnalysisModeRegion\} \{setup_analysis_view			AddSetupAnalysisView\} \{sgnPref/nb_color			ColorSettings\} \{sgnPref/nb_display			DisplaySettings\} \{sgnPref/nb_font			FontSettings\} \{shortForm                   Short\} \{showSink                             ListSink\} \{showff                               ListFlipFlopsNotInAnyClock\} \{siCelticXtalk1			RunCrosstalkAnalysis\} \{siCelticXtalkMode			SpecifyNoiseAnalysisMode\} \{specta/advanced			SpecifyAnalysisModeAdvanced\} \{specta/basic				SpecifyAnalysisModeBasic\} \{spefIn                               LoadSpefFile\} \{summaryReport			SummaryReport\} \{ta				        TimingAnalysis\} \{talib				ReportTimingLibrary\} \{tcons				LoadTimingConstraints\} \{tpdForm                     PowerDensityMap\} \{uiColor/cust				CustomPage\} \{uiColor/disp				ViewOnlyPage\} \{uiColor/layout			CellLayoutPage\} \{uiColor/obj				ObjectsPage\} \{uiColor/wire				WireViaPage\} \{uiDBBrowserForm                      dbBrowser\} \{uiFind				FindSelectObject\} \{uiPattern                            CustomizingLayerColorPatterns\} \{uiQuick				CustomizeTab\} \{vb			                ViolationBrowser\} \{vb_setting			        ViolationBrowserSettings\} \{vc					VerifyConnectivity\} \{verifypowervia			VerifyPowerVia\} \{viewPackage                          PackagePlots\} \{winRuler                             CreateRulerPrefernces\} \{winTrace				TraceMacro\}"}
catch {set rdag_incr_parm_vl_output_tolerance_factor "0.95"}
catch {set currSelectedTerm "0x0"}
catch {set metric_capture_timing_paths "10"}
catch {set init_top_cell ""}
catch {set dbgIsWireLEF "1"}
catch {set init_oa_foundry_rule ""}
catch {set dpgOptDesignSignoffMode "4"}
catch {set dpgOptDesignDynPowerLow "1"}
catch {set dbgCapTblFileName ""}
catch {set optLeakageForceDownsizeSlack "0.0"}
catch {set rdagSmallBoldFontName "-*-helvetica-bold-r-normal--14-*-75-75-p-*-iso8859-*"}
catch {set dpgNRrouteWithTimingDrivenSaved "false"}
catch {set dbgNewPref "1"}
catch {set optLeakageUseMvtHvtCells "1"}
catch {set opgSavedMaxLDMsmv "0"}
catch {set init_cpf_file ""}
catch {set postRouteCheckPlacement "1"}
catch {set optdVersion "100"}
catch {set metric_auto_capture "1"}
catch {set optDesignMultiHeightSeqResRA "0"}
catch {set optLeakagePGTermMatch "0"}
catch {set metric_capture_pba_tns_histogram "0"}
catch {set dbgRouteFile ""}
catch {set conf_in_tran_delay "0.0ps"}
catch {set optLeakageFDSMode "4"}
catch {set msg ""}
catch {set opgSkipOPDReportPower "1"}
catch {set xngAggressiveSiIPO "0"}
catch {set dbgStampModelDef ""}
catch {set dbgVPTimeDesign "0"}
catch {set optLeakageUseFFsizing2 "0"}
catch {set optLeakageReportPowerAll "0"}
catch {set dpgOptDesignTopLevelMode "5"}
catch {set g_web_config ""}
catch {set init_design_netlisttype "Verilog"}
catch {set optLeakageInstsSwapped "0"}
catch {set optLeakagePreRouteSwapInLvt "0"}
catch {set optDesignReclaimAreaDensity1 "0.8"}
catch {set optDesignReclaimAreaDensity2 "0"}
catch {set optUsePostCTSConversionFlow "0"}
catch {set optMinAreaSplitDrvSingleIter "0"}
catch {set opgUseLocalDensityMsmv "1"}
catch {set dpgOptDesignTopLevelModeName "topLevel"}
catch {set conf_postRoute_res "0"}
catch {set dbgDftResScale "1.0"}
catch {set xngDefaultPathGroups "reg2reg in2out in2reg reg2out"}
catch {set rdagEnableFFOptInSI "1"}
catch {set optLeakagePostRouteFixTiming "0"}
catch {set xngFixRegToRegWNSMargin "none"}
catch {set dbgECOEvalFillerCell "FILL1"}
catch {set xngFixSetupIgnoreBufInForPI "1"}
catch {set optLeakageMinPreCtsRA "0"}
catch {set _enable_save_aae_glitch_data_overlay "1"}
catch {set rdagSIDoTNSFixing "1"}
catch {set optUsePreCTSConversionFlow "0"}
catch {set oaxgOaPartitionsList ""}
catch {set testCelticSignoff "1"}
catch {set opgEnableHoldOptimizedInitailSummary "1"}
catch {set init_oa_special_rule ""}
catch {set xngFixNoiseRippedUpNet "0"}
catch {set init_secondary_lef_file_sets ""}
catch {set rtllist ""}
catch {set dbgPtnBoundaryTrack "15"}
catch {set fp_isOrigCenter "0"}
catch {set optMinAreaSplitDRVStep "1"}
catch {set optLeakageMinSkipIncrOCP "0"}
catch {set brandBg "#f0f0f0"}
catch {set pegasus_pg_fill_mode_state ""}
catch {set _timing_save_design_chksm "Depth: 1 CheckSum: 332887639406294119 CellName: ATM 
"}
catch {set vpx_label_font "-*-helvetica-medium-r-normal-*-14-*-*-*-*-*-*-*"}
catch {set rtl_vhdl_version "1993"}
catch {set optLeakageUse2VtInPRoutePass1 "0"}
catch {set rdaShowLefLayerName "1"}
catch {set dbgBlockLibrary ""}
catch {set rdagNoNRFlagsForHold "0"}
catch {set mySpCnt "0"}
catch {set init_original_verilog_files "ATM_netlist.v"}
catch {set lsOptDesignUsefulSkew "1"}
catch {set conf_qxconf_file ""}
catch {set action "ui::saveGLHistory \$w"}
catch {set dbgDftCapScale "1.0"}
catch {set timing_ptm_model_backward_compatible_mode "0"}
catch {set init_handlePartition "0"}
catch {set xngRippedUpNetAvoidDetour "1"}
catch {set optLeakageSkipMaxCapCheck "1"}
catch {set other_set "Lib PathGrp PathExcp"}
catch {set optAddFiller "0"}
catch {set dpgOptDesignClockGateAsserts "0"}
catch {set dpgOptDesignVersionMinArea1 "460"}
catch {set dpgOptDesignVersionMinArea2 "470"}
catch {set dpgOptDesignMode "-1"}
catch {set init_import_mode "  -discardFloatingVNets 0 -keepEmptyModule 1 -timerMode 0"}
catch {set brandFg "black"}
catch {set dbcRise "1"}
catch {set conf_lefTechFileMap_file ""}
catch {set fp_core_height "28.71"}
catch {set tempus_skip_save_db_info "0"}
catch {set proc "::combobox::tkListboxUpDown"}
catch {set prod "tempus"}
catch {set old "0"}
catch {set xngFixNoiseDelayAsGlitch "1"}
catch {set idc_swap_out_vobjects "1"}
catch {set optSkipOCP "0"}
catch {set hidden_ns "_hidden_name_space_"}
catch {set conf_qxlib_file ""}
catch {set dpgOptDesignDrvLargeScaleOnlyMode "0"}
catch {set rdaDesignName "/home/cadence/Documents/Project_05/ATM.enc.dat"}
catch {set fp_core_to_top "6.09"}
catch {set is_svc_mode "0"}
catch {set conf_postRoute_xcap "0"}
catch {set enc_save_design_exhaustive_portable_mode "0"}
catch {set dbgInteractiveECOEvalCmd "::Rda_Timing::EcoOpt::evalScript"}
catch {set oaxgReflibs ""}
catch {set optPostCTSSplitDRVStep "1"}
catch {set init_design_settop "0"}
catch {set optLeakageOPD3VTOptimization "1"}
catch {set optTopLevelPreRouteSaved "0"}
catch {set optDesignAllowOnlyCellSwapping "0"}
catch {set args_list "args"}
catch {set optDesignInitCPUTime "0"}
catch {set dpgOptDesignPreCTSStateName "preCTS"}
catch {set optLeakageCalledFromOptDesign "0"}
catch {set dbgIPODrcMarginSaved "0"}
catch {set conf_postRoute_clkcap "0"}
catch {set qualityPrefix ""}
catch {set rc_corner_temperature_unset "0"}
catch {set rdag_incr_parm_latch_stability_thresh_factor "0.1"}
catch {set dpgOptDesignVersionMinArea "450"}
catch {set optLeakageDisableFlows "0"}
catch {set fp_core_width "30.45"}
catch {set dpgOptDesignPostCTSMode "2"}
catch {set init_oa_default_rule ""}
catch {set rdagForceEncounterWrapperMode "0"}
catch {set dpgOptDesignHighEffort "2"}
catch {set dpgOptDesignPreCTSMode "1"}
catch {set dpgOptDesignSelTermsFile ""}
catch {set xngFixMaxPathFromReport "30"}
catch {set saveNetlistOnThread "1"}
catch {set optLeakageHighPostCtsRA "0"}
catch {set dpgOptDesignTargetBasedOpt "0"}
catch {set xngConcurrentMMMC "1"}
catch {set enc_save_timing_constraints_always "0"}
catch {set init_layout_view ""}
catch {set optDesign_CPU "0"}
catch {set xngFixNoiseWithExternalSpefNode "1"}
catch {set opgPROptInvPairOnly "0"}
catch {set dpgNRdrouteExpHonorNetPriorityUser "false"}
catch {set optLeakagePostCtsFixTiming "0"}
catch {set enable_eco_in_mmmc "1"}
catch {set extract_shrink_factor "1"}
catch {set optDPreCtsDrvNoFPI "0"}
catch {set timing_cap_unit ""}
catch {set checkbutton "0"}
catch {set optLeakageUseSwapInLvt "1"}
catch {set lsPathGrpSkewClock "0"}
catch {set metric_advanced_url_endpoint ""}
catch {set cmd "saveSpecialRoute"}
catch {set vpx_menu_font "-adobe-helvetica-medium-r-normal--*-120-*-*-*-*-iso8859-*"}
catch {set optLeakageExtraTranDrvFix "0"}
catch {set optLeakageFixTargetSlack "1"}
catch {set timeDesignReportTimingFullClock "1"}
catch {set xngFixNoiseDelayOnAllCriticalNets "0"}
catch {set hv3_home_host "localhost"}
catch {set phySaveCmdList " savePartition defOutBySection saveSpecialRoute "}
catch {set optLeakageSkipRecoverSlack "0"}
catch {set xngNanoRouteDumpTouchedNet "0"}
catch {set stubProc "summaryReport"}
catch {set wingAutoRedraw "1"}
catch {set fp_aspect_ratio "1.0"}
catch {set xngMarkFromXtalkReport "0"}
catch {set optLkgCellList ""}
catch {set dpgOptDesignNoStateName "none"}
catch {set dbgDftXCapScale "1.0"}
catch {set optLeakageFootPrintLessFlow "1"}
catch {set optReclaimAreaBetween2OCPs "0"}
catch {set PtnExists "0"}
catch {set timing_enable_fast_delay_api_for_fe_olp "false"}
catch {set timing_save_escaped_array_idx "1"}
catch {set dpgOptDesignUnknownMode "-1"}
catch {set metric_summary_metrics "flow.cputime flow.realtime timing.setup.tns timing.setup.wns"}
catch {set etaECODefined "1"}
catch {set init_gnd_net "VSS"}
catch {set conf_row_height "2.61"}
catch {set dpgOptDesignEffort "2"}
catch {set conf_yldfile ""}
catch {set timeDesignIlmView "0"}
catch {set opgLkgSeqDrvMargin "0.9"}
catch {set optTimeDesignNoSlkRpt "1"}
catch {set optLeakageDownsizeNonCritInstMin2 "0"}
catch {set conf_ilmdir ""}
catch {set optLeakageViewThresh "3"}
catch {set optSkip2ndOCP "0"}
catch {set optLeakageTNSMargin "1"}
catch {set optDesignInitMemory "0"}
catch {set optLeakageUsePostRouteSizing "0"}
catch {set optDontUseCellsV1State "0"}
catch {set dpgNRselectedNetOnlySaved "false"}
catch {set optCurrent_TNS "-10000000"}
catch {set conf_cpl_c_thresh "3"}
catch {set origElmoreDelayUpperThreshold "0"}
catch {set rdag_incr_parm_vh_output_tolerance_factor "0.95"}
catch {set optSkipDRV1 "0"}
catch {set optSkipDRV2 "0"}
catch {set uigDndWin "main.dndWin"}
catch {set init_abstract_view ""}
catch {set rdagGiveExtrEngineWarn "1"}
catch {set dpgOptDesignStateName "preCTS"}
catch {set init_design_db_preserve_file "/home/cadence/Documents/Project_05/ATM.enc.dat/ATM.db_preserve"}
catch {set cmdFile "etaCmd_aae.tcl"}
catch {set opt_delay_footprint ""}
catch {set metric_page_cfg_format_user ""}
catch {set g_gui_mode "CGUI"}
catch {set opgCurrentSetupSlack "0"}
catch {set dbgBlackBoxLibrary ""}
catch {set fp_core_to_bottom "6.09"}
catch {set spgFreeCellsHonorFence "1"}
catch {set timeDesignNewSignoffDefaultSetting "1"}
catch {set rda_siFlowHiddenOptions "protectNetType runRoutingFix runStandAloneRCXT acceptableNrVios cmdExtractSpef criticalNetBottomLayer maxNrCPU noiseRunMode rippedUpXCapRatio rptClockNoiseThreshold rptDeltaDelayThreshold rptDeltaSlewThreshold rptPeakNoiseThreshold rptRecvPeakThreshold runDownSizeAggressor runFixGlitchViolation runFixNoiseDelay runFixTranViolation runRouteWithEco runSpefOut snapShot targetPathGroups usePrevSpefFile useTimer runWRoutePostFix usePrevWdbName wrouteExtraConfig runTrimMetalFill"}
catch {set dpgOptDesignTargetBasedOptStateName "targetBasedOpt"}
catch {set optDesignCDTVNetRatio "0.2"}
catch {set cvd ""}
catch {set optLeakageUseTimingDownsize "0"}
catch {set ilmCmdRecovered "0"}
catch {set init_keepPort ""}
catch {set timing_enable_mt_save_design "1"}
catch {set rda_siFlow_cmdDeleteFiller ""}
catch {set tbSFont "Helvetica 10 normal"}
catch {set file "pdgPAReport"}
catch {set metric_capture_tns_histogram "1"}
catch {set saveRestorePathCollectionOnThread "0"}
catch {set timeDesignMachineReadableReport "0"}
catch {set optDontUseCellsV1StateLMVT "5"}
catch {set xngFixBySlackRatio "0"}
catch {set rdagSavedMABStatus "0"}
catch {set xngFixSaveDesignBeforeNR "0"}
catch {set dpgOptDesignCcoptInitCopy "-1"}
catch {set rdagNoSlackInTwf "1"}
catch {set data "PathExcp"}
catch {set tempus_swap_save_design_chksm_mem "0"}
catch {set dbgCapTblFile ""}
catch {set xngRunOptDesignDuringSIFix "0"}
catch {set timing_enable_derate_command_trace "0"}
catch {set enc_save_symbol_table "1"}
catch {set dpgOptDesignDynPowerHigh "7"}
catch {set metric_category_status_map "  \{\} \{flow\}  hdl \{flow design\}  generic \{flow design\}  generic_placed \{flow design\}  unmapped \{flow design\}  partially_mapped \{flow design\}  partially_mapped_unplaced \{flow design\}  partially_mapped_placed \{flow design\}  mapped \{flow design setup power\}  annotated \{flow design setup power\}  annotated_unplaced \{flow design setup power\}  annotated_partially_placed \{flow design setup power\}  mapped_placed \{flow design setup power\}  annotated_placed \{flow design setup power\}  unplaced \{flow design setup power\}  placed \{flow design setup power check\}  placed_routed \{flow design setup power check route\}  clock_synthesized \{flow design setup power check clock hold\}  clock_synthesized_routed \{flow design setup power check clock hold route\}  "}
catch {set dbgMicronPerIGU "0.29"}
catch {set enc_save_design_use_MThread "1"}
catch {set opgOlpDownsizeInsts "3"}
catch {set vpx_large_font "-*-helvetica-medium-r-normal-*-14-*-*-*-*-*-*-*"}
catch {set checktype "hold"}
catch {set metric_capture_max_drc_markers "1000"}
catch {set el "gui"}
catch {set optSkipRA "0"}
catch {set rdagSelPropObj ""}
catch {set class "XMLHttpRequest"}
catch {set hv3_home_radio "proxy"}
catch {set optLeakageSkipPRFixTimingOnly "0"}
global p s arrayDisabledConstraints uiFormT BindKey Cte_SdfFiles Cte_SdfDoneArray rda_saveOaDesign Cte_SdfModes proparr
catch {set p(launch_clk_edge) "leading"}
catch {set p(setup) "0.0000"}
catch {set p(view) "wc"}
catch {set p(start_pin) "inactivity_timeout"}
catch {set p(violation) "none"}
catch {set p(id) "19"}
catch {set p(start_cell) ""}
catch {set p(uncertainty) "0.0500"}
catch {set p(end_cell) "SDFFSHQX1"}
catch {set p(slack) "0.5060"}
catch {set p(end_phase) "clk\(C\)\(P\)\(wc\)*"}
catch {set p(check_type) "Hold Check"}
catch {set p(required_time) "0.1000"}
catch {set p(capture_clk_edge) "leading"}
catch {set p(launch_latency) "0.0000"}
catch {set p(skew) "0.0000"}
catch {set p(ref_inst) "current_pin_reg\[1\]"}
catch {set p(capture_latency) "0.0000"}
catch {set p(ref_pin) "CK"}
catch {set p(fid) "0"}
catch {set p(start_inst) ""}
catch {set p(end_inst) "current_pin_reg\[1\]"}
catch {set p(launch_clk) "@"}
catch {set p(cppr) "0.0000"}
catch {set p(end_pin) "SE"}
catch {set p(capture_clk) "clk"}
catch {set p(cppr_common_point) ""}
catch {set p(start_phase) "@\(D\)\(P\)\(wc\)*"}
catch {set p(number_of_cycles) ""}
catch {set p(set_max_delay) "0"}
catch {set p(fix) "0.0000"}
catch {set p(arrival_time) "0.6060"}
catch {set s(load) "0.0310"}
catch {set s(stolen) ""}
catch {set s(required) "-0.1190"}
catch {set s(arrival) "0.0000"}
catch {set s(name) "clk"}
catch {set s(type) "net"}
catch {set s(incr_delay) "0.0000"}
catch {set s(slew) "0.1000"}
catch {set s(delay) "0.0000"}
catch {set arrayDisabledConstraints(set_logic_zero) "0"}
catch {set arrayDisabledConstraints(reset_ideal_latency) "0"}
catch {set arrayDisabledConstraints(set_max_time_borrow) "0"}
catch {set arrayDisabledConstraints(set_min_pulse_width) "0"}
catch {set arrayDisabledConstraints(reset_annotated_delay) "0"}
catch {set arrayDisabledConstraints(reset_disable_timing) "0"}
catch {set arrayDisabledConstraints(reset_pulse_clock_max_transition) "0"}
catch {set arrayDisabledConstraints(reset_disable_clock_gating_check) "0"}
catch {set arrayDisabledConstraints(reset_max_time_borrow) "0"}
catch {set arrayDisabledConstraints(reset_pulse_clock_min_width) "0"}
catch {set arrayDisabledConstraints(reset_data_check) "0"}
catch {set arrayDisabledConstraints(reset_output_delay) "0"}
catch {set arrayDisabledConstraints(set_multicycle_path) "0"}
catch {set arrayDisabledConstraints(set_logic_one) "0"}
catch {set arrayDisabledConstraints(reset_ideal_network) "0"}
catch {set arrayDisabledConstraints(set_pulse_clock_max_width) "0"}
catch {set arrayDisabledConstraints(reset_clock_sense) "0"}
catch {set arrayDisabledConstraints(set_library_attribute) "0"}
catch {set arrayDisabledConstraints(reset_min_pulse_width) "0"}
catch {set arrayDisabledConstraints(set_pulse_clock_max_transition) "0"}
catch {set arrayDisabledConstraints(set_aocv_interface_path_offset) "0"}
catch {set arrayDisabledConstraints(set_clock_groups) "0"}
catch {set arrayDisabledConstraints(reset_mode) "0"}
catch {set arrayDisabledConstraints(set_clock_exclusivity) "0"}
catch {set arrayDisabledConstraints(set_property) "0"}
catch {set arrayDisabledConstraints(set_disable_clock_gating_check) "0"}
catch {set arrayDisabledConstraints(set_case_analysis) "0"}
catch {set arrayDisabledConstraints(set_data_check) "0"}
catch {set arrayDisabledConstraints(reset_clock_uncertainty) "0"}
catch {set arrayDisabledConstraints(reset_pulse_clock_min_transition) "0"}
catch {set arrayDisabledConstraints(set_clock_uncertainty) "0"}
catch {set arrayDisabledConstraints(set_min_delay) "0"}
catch {set arrayDisabledConstraints(reset_aocv_stage_weight) "0"}
catch {set arrayDisabledConstraints(reset_path_exception) "0"}
catch {set arrayDisabledConstraints(set_aocv_stage_weight) "0"}
catch {set arrayDisabledConstraints(set_clock_latency) "0"}
catch {set arrayDisabledConstraints(reset_property) "0"}
catch {set arrayDisabledConstraints(set_ideal_latency) "0"}
catch {set arrayDisabledConstraints(set_false_path) "0"}
catch {set arrayDisabledConstraints(set_pulse_clock_min_transition) "0"}
catch {set arrayDisabledConstraints(set_clock_sense) "0"}
catch {set arrayDisabledConstraints(reset_input_delay) "0"}
catch {set arrayDisabledConstraints(set_output_delay) "0"}
catch {set arrayDisabledConstraints(reset_clock_gating_check) "0"}
catch {set arrayDisabledConstraints(set_annotated_check) "0"}
catch {set arrayDisabledConstraints(set_mode) "0"}
catch {set arrayDisabledConstraints(set_pulse_clock_min_width) "0"}
catch {set arrayDisabledConstraints(reset_pulse_clock_max_width) "0"}
catch {set arrayDisabledConstraints(set_ideal_network) "0"}
catch {set arrayDisabledConstraints(set_ideal_transition) "0"}
catch {set arrayDisabledConstraints(set_propagated_clock) "0"}
catch {set arrayDisabledConstraints(set_active_clocks) "0"}
catch {set arrayDisabledConstraints(set_clock_gating_check) "0"}
catch {set arrayDisabledConstraints(set_disable_timing) "0"}
catch {set arrayDisabledConstraints(set_annotated_delay) "0"}
catch {set arrayDisabledConstraints(reset_case_analysis) "0"}
catch {set arrayDisabledConstraints(set_input_delay) "0"}
catch {set arrayDisabledConstraints(reset_ideal_transition) "0"}
catch {set arrayDisabledConstraints(reset_propagated_clock) "0"}
catch {set arrayDisabledConstraints(reset_clock_latency) "0"}
catch {set arrayDisabledConstraints(reset_clock_groups) "0"}
catch {set arrayDisabledConstraints(reset_annotated_check) "0"}
catch {set arrayDisabledConstraints(set_max_delay) "0"}
catch {set uiFormT(tdgReport,checktypeOM) "0"}
catch {set BindKey(command,hierDown) "gui_ungroup_hinst"}
catch {set BindKey(command,windowDeselect) "windowDeselect"}
catch {set BindKey(command,toggleM3Visibility) ""}
catch {set BindKey(command,dbBrowser) "uiDBBrowser::query"}
catch {set BindKey(ets_commands) "attributeEditor bindKeyForm cancel cleanRuler createRuler dbBrowser deleteSelected deselectAll dimSelectionBg displayForm fit highlightExternalNets highlightInternalNets interrupt metalBrightness metalLighter panDown panLeft panRight panUp previousVia previousView printQuery queryCongest queryNext queryPrevious redraw selectMode selectNext toggleM1Visibility toggleM2Visibility toggleM3Visibility toggleM4Visibility toggleM5Visibility toggleM6Visibility toggleM7Visibility toggleM8Visibility toggleM9Visibility windowDeselect zoomIn zoomOut"}
catch {set BindKey(command,popUpEdit) "popUpEdit"}
catch {set BindKey(command,deleteSelected) ""}
catch {set BindKey(command,queryNext) ""}
catch {set BindKey(command,toggleM7Visibility) ""}
catch {set BindKey(command,toPrevDrc) "::Rda_Browser::VB::KeyPressUp"}
catch {set BindKey(command,splitWire) "editSplit"}
catch {set BindKey(command,shiftInstance) "Rda_FloorPlan::FP::shift:create"}
catch {set BindKey(command,deleteQueryObj) ""}
catch {set BindKey(command,zoomNextDrc) "::Rda_Browser::VB::zoomNext"}
catch {set BindKey(command,zoomOut) "zoomOut"}
catch {set BindKey(command,redraw) "redraw"}
catch {set BindKey(command,undo) "undo"}
catch {set BindKey(command,selectNext) ""}
catch {set BindKey(command,popUpDelete) "popUpDelete"}
catch {set BindKey(command,findSelect) ""}
catch {set BindKey(command,legalizeFloorplan) "Rda_FloorPlan::FPLegal::create"}
catch {set BindKey(command,toggleM4Visibility) ""}
catch {set BindKey(command,toNextDrc) "::Rda_Browser::VB::KeyPressDown"}
catch {set BindKey(command,getWireInfo) "editSetNetLayerWidth"}
catch {set BindKey(command,toNextFolder) "::Rda_Browser::VB::KeyPressRight"}
catch {set BindKey(command,addViaMode) "uiSetTool addVia"}
catch {set BindKey(command,toggleM8Visibility) ""}
catch {set BindKey(edi_commands) "addViaMode addWireMode attributeEditor bindKeyForm cancel changeWireLayer changeWireWidth cleanRuler clearDrc clearModuleNets copyMode createPlacementBlockage createRoutingBlockage createRuler cutWireMode dbBrowser deleteQueryObj deleteSelected deselectAll dimSelectionBg displayForm fit getWireInfo hierDown hierUp highlightExternalNets highlightInternalNets highlightTextTimingPath instAlignment interrupt legalizeFloorplan mergeWire metalBrightness metalLighter moveWireMode nextVia panDown panLeft panRight panUp popUpDelete popUpEdit previousVia previousView printQuery queryCongest queryNext queryPrevious redo redraw resizeMode rotateInstance saveDesign selectMode selectNext shiftInstance snapFloorplan spaceInstance splitWire stretchWireMode summaryReport toggleM1Visibility toggleM2Visibility toggleM3Visibility toggleM4Visibility toggleM5Visibility toggleM6Visibility toggleM7Visibility toggleM8Visibility toggleM9Visibility trimWire toPrevDrc toPrevFolder toNextDrc toNextFolder undo windowDeselect zoomIn zoomNextDrc zoomOut"}
catch {set BindKey(command,queryPrevious) ""}
catch {set BindKey(command,createRoutingBlockage) "uiSetTool layerBlk"}
catch {set BindKey(command,toPrevFolder) "::Rda_Browser::VB::KeyPressLeft"}
catch {set BindKey(command,panUp) "panPage 0 1"}
catch {set BindKey(command,interrupt) ""}
catch {set BindKey(command,selectMode) "uiSetTool select"}
catch {set BindKey(command,hierUp) "gui_group_hinst"}
catch {set BindKey(command,previousVia) ""}
catch {set BindKey(command,toggleM1Visibility) ""}
catch {set BindKey(command,copyMode) "uiSetTool copy"}
catch {set BindKey(command,saveDesign) "::Rda_Design::saveDesign:create"}
catch {set BindKey(command,spaceInstance) "Rda_FloorPlan::FP::space:create"}
catch {set BindKey(command,nextView) "viewNext"}
catch {set BindKey(command,deselectAll) "deselectAll"}
catch {set BindKey(command,summaryReport) "Rda_Design::Analysis::Report:create"}
catch {set BindKey(command,printQuery) ""}
catch {set BindKey(command,trimWire) "editTrim"}
catch {set BindKey(command,toggleM5Visibility) ""}
catch {set BindKey(command,createPlacementBlockage) "uiSetTool obstruct"}
catch {set BindKey(command,panRight) "panPage 1 0"}
catch {set BindKey(command,createRuler) "uiSetTool ruler"}
catch {set BindKey(command,highlightInternalNets) ""}
catch {set BindKey(command,snapFloorplan) "Rda_FloorPlan::FPSnap::create"}
catch {set BindKey(command,resizeMode) "uiSetTool move"}
catch {set BindKey(command,toggleM9Visibility) ""}
catch {set BindKey(command,dimSelectionBg) ""}
catch {set BindKey(command,queryCongest) ""}
catch {set BindKey(command,redo) "redo"}
catch {set BindKey(command,changeWireLayer) "sprEditChangeLayer"}
catch {set BindKey(command,attributeEditor) "Rda_Attr::queryObjects"}
catch {set BindKey(command,addWireMode) "uiSetTool addWire"}
catch {set BindKey(command,highlightExternalNets) ""}
catch {set BindKey(command,cleanRuler) "::Win::clearAllRulers"}
catch {set BindKey(command,panDown) "panPage 0 -1"}
catch {set BindKey(command,clearModuleNets) ""}
catch {set BindKey(command,clearDrc) "clearDrc"}
catch {set BindKey(command,toggleM2Visibility) ""}
catch {set BindKey(command,stretchWireMode) "uiSetTool stretchWire"}
catch {set BindKey(command,displayForm) ""}
catch {set BindKey(command,bindKeyForm) "Rda_GUI::BindKey::create"}
catch {set BindKey(command,highlightTextTimingPath) "highlightTextTimingPath"}
catch {set BindKey(command,fit) "fit"}
catch {set BindKey(command,metalBrightness) "Rda_GUI::PhyView::setMetalLayerBrightness"}
catch {set BindKey(command,rotateInstance) "Rda_FloorPlan::FP::orientate:create"}
catch {set BindKey(command,toggleM6Visibility) ""}
catch {set BindKey(command,changeWireWidth) "sprEditChangeWidth"}
catch {set BindKey(command,instAlignment) "Rda_FloorPlan::FP::align:create"}
catch {set BindKey(command,cancel) ""}
catch {set BindKey(command,mergeWire) "editMerge"}
catch {set BindKey(command,nextVia) ""}
catch {set BindKey(command,cutWireMode) "uiSetTool cutWire"}
catch {set BindKey(command,previousView) "viewLast"}
catch {set BindKey(command,metalLighter) "Rda_GUI::PhyView::setMetalLayerLighter"}
catch {set BindKey(command,panLeft) "panPage -1 0"}
catch {set BindKey(command,moveWireMode) "uiSetTool moveWire"}
catch {set BindKey(command,zoomIn) "zoomIn"}
catch {set Cte_SdfFiles(0) "ATM.sdf"}
catch {set Cte_SdfDoneArray(0) "1"}
catch {set rda_saveOaDesign(cell) "ATM"}
catch {set rda_saveOaDesign(library) ""}
catch {set rda_saveOaDesign(view) "layout"}
catch {set Cte_SdfModes(0) ""}
catch {set proparr(0) "0"}
set_use_elmore_delay_limit 300
