lut<4, 3> adder2 = (
    0b1110110010000000,
    0o111554,
    0xAaAa
) {
    _shape: [(0, 0), (12, 0); (12, 14), (0, 14)],
    _input: [(0, 2), (0, 5), (0, 8), (0, 11)],
    _output: [(12, 2), (12, 6), (12, 10)]
};
lut<2, 1> and = (8);
lut<2, 1> or = (0b111);

wire b2 = 0 { _path: [(0, 0), uut] };
wire b1 = 1;
wire a2 = 0;
wire a1 = 1;

wire c3 = 0;
wire c2 = 1;
wire c1 = 0;

unit<adder2> uut = (b2, b1, a2, a1) -> (c3, c2, c1) { _pos: (10, 10), a: 1 };
