Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Apr 20 22:42:59 2025
| Host         : goodkook-VirtualBox running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir8_wrapper_timing_summary_routed.rpt -pb fir8_wrapper_timing_summary_routed.pb -rpx fir8_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir8_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    495.257        0.000                      0                  312        0.106        0.000                      0                  312        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       496.497        0.000                      0                  224        0.172        0.000                      0                  224        4.500        0.000                       0                    73  
emu_clk_pin       498.258        0.000                      0                   32        0.106        0.000                      0                   32        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       495.257        0.000                      0                   32        0.184        0.000                      0                   32  
dut_clk_pin   emu_clk_pin       497.007        0.000                      0                   24        0.170        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      496.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.497ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[3].u_fir_pe/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[4].u_fir_pe/_9_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.456ns (28.791%)  route 1.128ns (71.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 505.019 - 500.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.641     5.234    u_fir8/gen_fir_pe[3].u_fir_pe/clk
    SLICE_X13Y85         FDRE                                         r  u_fir8/gen_fir_pe[3].u_fir_pe/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  u_fir8/gen_fir_pe[3].u_fir_pe/_8_/Q
                         net (fo=2, routed)           1.128     6.818    u_fir8/gen_fir_pe[4].u_fir_pe/Xin[7]
    DSP48_X0Y32          DSP48E1                                      r  u_fir8/gen_fir_pe[4].u_fir_pe/_9_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.607   505.019    u_fir8/gen_fir_pe[4].u_fir_pe/clk
    DSP48_X0Y32          DSP48E1                                      r  u_fir8/gen_fir_pe[4].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.278    
                         clock uncertainty           -0.035   505.243    
    DSP48_X0Y32          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.928   503.315    u_fir8/gen_fir_pe[4].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.315    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                496.497    

Slack (MET) :             496.576ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[1].u_fir_pe/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[2].u_fir_pe/_9_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.310%)  route 0.992ns (65.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 505.026 - 500.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.643     5.236    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    SLICE_X12Y88         FDRE                                         r  u_fir8/gen_fir_pe[1].u_fir_pe/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  u_fir8/gen_fir_pe[1].u_fir_pe/_2_/Q
                         net (fo=2, routed)           0.992     6.745    u_fir8/gen_fir_pe[2].u_fir_pe/Xin[1]
    DSP48_X0Y35          DSP48E1                                      r  u_fir8/gen_fir_pe[2].u_fir_pe/_9_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.614   505.026    u_fir8/gen_fir_pe[2].u_fir_pe/clk
    DSP48_X0Y35          DSP48E1                                      r  u_fir8/gen_fir_pe[2].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.285    
                         clock uncertainty           -0.035   505.250    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.928   503.322    u_fir8/gen_fir_pe[2].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.322    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                496.576    

Slack (MET) :             496.616ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[4].u_fir_pe/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[5].u_fir_pe/_9_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.456ns (31.105%)  route 1.010ns (68.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 505.014 - 500.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.635     5.228    u_fir8/gen_fir_pe[4].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[4].u_fir_pe/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  u_fir8/gen_fir_pe[4].u_fir_pe/_8_/Q
                         net (fo=2, routed)           1.010     6.694    u_fir8/gen_fir_pe[5].u_fir_pe/Xin[7]
    DSP48_X0Y30          DSP48E1                                      r  u_fir8/gen_fir_pe[5].u_fir_pe/_9_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.602   505.014    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    DSP48_X0Y30          DSP48E1                                      r  u_fir8/gen_fir_pe[5].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.273    
                         clock uncertainty           -0.035   505.238    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -1.928   503.310    u_fir8/gen_fir_pe[5].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.310    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                496.616    

Slack (MET) :             496.673ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[0].u_fir_pe/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[1].u_fir_pe/_9_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.478ns (38.439%)  route 0.766ns (61.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.644     5.237    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  u_fir8/gen_fir_pe[0].u_fir_pe/_7_/Q
                         net (fo=2, routed)           0.766     6.480    u_fir8/gen_fir_pe[1].u_fir_pe/Xin[6]
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/gen_fir_pe[1].u_fir_pe/_9_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.617   505.029    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/gen_fir_pe[1].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.288    
                         clock uncertainty           -0.035   505.253    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -2.100   503.153    u_fir8/gen_fir_pe[1].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.153    
                         arrival time                          -6.480    
  -------------------------------------------------------------------
                         slack                                496.673    

Slack (MET) :             496.715ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[6].u_fir_pe/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[7].u_fir_pe/_9_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.478ns (39.710%)  route 0.726ns (60.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 505.022 - 500.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.635     5.228    u_fir8/gen_fir_pe[6].u_fir_pe/clk
    SLICE_X12Y81         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.478     5.706 r  u_fir8/gen_fir_pe[6].u_fir_pe/_7_/Q
                         net (fo=2, routed)           0.726     6.431    u_fir8/gen_fir_pe[7].u_fir_pe/Xin[6]
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.610   505.022    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.281    
                         clock uncertainty           -0.035   505.246    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -2.099   503.147    u_fir8/gen_fir_pe[7].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.147    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                496.715    

Slack (MET) :             496.725ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[1].u_fir_pe/_5_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[2].u_fir_pe/_9_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.518ns (38.054%)  route 0.843ns (61.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 505.026 - 500.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.643     5.236    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    SLICE_X12Y88         FDRE                                         r  u_fir8/gen_fir_pe[1].u_fir_pe/_5_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  u_fir8/gen_fir_pe[1].u_fir_pe/_5_/Q
                         net (fo=2, routed)           0.843     6.597    u_fir8/gen_fir_pe[2].u_fir_pe/Xin[4]
    DSP48_X0Y35          DSP48E1                                      r  u_fir8/gen_fir_pe[2].u_fir_pe/_9_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.614   505.026    u_fir8/gen_fir_pe[2].u_fir_pe/clk
    DSP48_X0Y35          DSP48E1                                      r  u_fir8/gen_fir_pe[2].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.285    
                         clock uncertainty           -0.035   505.250    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -1.928   503.322    u_fir8/gen_fir_pe[2].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.322    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                496.725    

Slack (MET) :             496.725ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[0].u_fir_pe/_5_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[1].u_fir_pe/_9_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.478ns (40.105%)  route 0.714ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.644     5.237    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_5_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.478     5.715 r  u_fir8/gen_fir_pe[0].u_fir_pe/_5_/Q
                         net (fo=2, routed)           0.714     6.429    u_fir8/gen_fir_pe[1].u_fir_pe/Xin[4]
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/gen_fir_pe[1].u_fir_pe/_9_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.617   505.029    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/gen_fir_pe[1].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.288    
                         clock uncertainty           -0.035   505.253    
    DSP48_X0Y37          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -2.099   503.154    u_fir8/gen_fir_pe[1].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.154    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                496.725    

Slack (MET) :             496.728ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[5].u_fir_pe/_1_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[6].u_fir_pe/_9_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.518ns (37.998%)  route 0.845ns (62.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.629     5.222    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    SLICE_X12Y77         FDRE                                         r  u_fir8/gen_fir_pe[5].u_fir_pe/_1_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y77         FDRE (Prop_fdre_C_Q)         0.518     5.740 r  u_fir8/gen_fir_pe[5].u_fir_pe/_1_/Q
                         net (fo=2, routed)           0.845     6.585    u_fir8/gen_fir_pe[6].u_fir_pe/Xin[0]
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/gen_fir_pe[6].u_fir_pe/_9_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.605   505.017    u_fir8/gen_fir_pe[6].u_fir_pe/clk
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/gen_fir_pe[6].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.928   503.313    u_fir8/gen_fir_pe[6].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.313    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                496.728    

Slack (MET) :             496.748ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[4].u_fir_pe/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[5].u_fir_pe/_9_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.518ns (38.786%)  route 0.818ns (61.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 505.014 - 500.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.634     5.227    u_fir8/gen_fir_pe[4].u_fir_pe/clk
    SLICE_X12Y80         FDRE                                         r  u_fir8/gen_fir_pe[4].u_fir_pe/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.745 r  u_fir8/gen_fir_pe[4].u_fir_pe/_2_/Q
                         net (fo=2, routed)           0.818     6.562    u_fir8/gen_fir_pe[5].u_fir_pe/Xin[1]
    DSP48_X0Y30          DSP48E1                                      r  u_fir8/gen_fir_pe[5].u_fir_pe/_9_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.602   505.014    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    DSP48_X0Y30          DSP48E1                                      r  u_fir8/gen_fir_pe[5].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.273    
                         clock uncertainty           -0.035   505.238    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.928   503.310    u_fir8/gen_fir_pe[5].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.310    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                496.748    

Slack (MET) :             496.751ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[5].u_fir_pe/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[6].u_fir_pe/_9_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.092%)  route 0.882ns (65.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 505.017 - 500.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.632     5.225    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    SLICE_X13Y78         FDRE                                         r  u_fir8/gen_fir_pe[5].u_fir_pe/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  u_fir8/gen_fir_pe[5].u_fir_pe/_2_/Q
                         net (fo=2, routed)           0.882     6.562    u_fir8/gen_fir_pe[6].u_fir_pe/Xin[1]
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/gen_fir_pe[6].u_fir_pe/_9_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.605   505.017    u_fir8/gen_fir_pe[6].u_fir_pe/clk
    DSP48_X0Y31          DSP48E1                                      r  u_fir8/gen_fir_pe[6].u_fir_pe/_9_/CLK
                         clock pessimism              0.259   505.276    
                         clock uncertainty           -0.035   505.241    
    DSP48_X0Y31          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.928   503.313    u_fir8/gen_fir_pe[6].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.313    
                         arrival time                          -6.562    
  -------------------------------------------------------------------
                         slack                                496.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[1].u_fir_pe/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[2].u_fir_pe/_7_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.571     1.480    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    SLICE_X12Y86         FDRE                                         r  u_fir8/gen_fir_pe[1].u_fir_pe/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  u_fir8/gen_fir_pe[1].u_fir_pe/_7_/Q
                         net (fo=2, routed)           0.068     1.712    u_fir8/gen_fir_pe[2].u_fir_pe/Xin[6]
    SLICE_X12Y86         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_7_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.841     1.996    u_fir8/gen_fir_pe[2].u_fir_pe/clk
    SLICE_X12Y86         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_7_/C
                         clock pessimism             -0.515     1.480    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.060     1.540    u_fir8/gen_fir_pe[2].u_fir_pe/_7_
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[1].u_fir_pe/_3_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[2].u_fir_pe/_3_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.571     1.480    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    SLICE_X13Y86         FDRE                                         r  u_fir8/gen_fir_pe[1].u_fir_pe/_3_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_fir8/gen_fir_pe[1].u_fir_pe/_3_/Q
                         net (fo=2, routed)           0.122     1.743    u_fir8/gen_fir_pe[2].u_fir_pe/Xin[2]
    SLICE_X13Y85         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_3_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.841     1.996    u_fir8/gen_fir_pe[2].u_fir_pe/clk
    SLICE_X13Y85         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_3_/C
                         clock pessimism             -0.500     1.495    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.066     1.561    u_fir8/gen_fir_pe[2].u_fir_pe/_3_
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[5].u_fir_pe/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[6].u_fir_pe/_2_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.565     1.474    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    SLICE_X13Y78         FDRE                                         r  u_fir8/gen_fir_pe[5].u_fir_pe/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_fir8/gen_fir_pe[5].u_fir_pe/_2_/Q
                         net (fo=2, routed)           0.124     1.740    u_fir8/gen_fir_pe[6].u_fir_pe/Xin[1]
    SLICE_X13Y79         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_2_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.835     1.990    u_fir8/gen_fir_pe[6].u_fir_pe/clk
    SLICE_X13Y79         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_2_/C
                         clock pessimism             -0.500     1.489    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.066     1.555    u_fir8/gen_fir_pe[6].u_fir_pe/_2_
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[6].u_fir_pe/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[7].u_fir_pe/_7_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.568     1.477    u_fir8/gen_fir_pe[6].u_fir_pe/clk
    SLICE_X12Y81         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.148     1.625 r  u_fir8/gen_fir_pe[6].u_fir_pe/_7_/Q
                         net (fo=2, routed)           0.075     1.700    u_fir8/gen_fir_pe[7].u_fir_pe/Xin[6]
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_7_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.837     1.992    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_7_/C
                         clock pessimism             -0.501     1.490    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.023     1.513    u_fir8/gen_fir_pe[7].u_fir_pe/_7_
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[4].u_fir_pe/_4_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[5].u_fir_pe/_4_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.565     1.474    u_fir8/gen_fir_pe[4].u_fir_pe/clk
    SLICE_X13Y78         FDRE                                         r  u_fir8/gen_fir_pe[4].u_fir_pe/_4_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  u_fir8/gen_fir_pe[4].u_fir_pe/_4_/Q
                         net (fo=2, routed)           0.125     1.741    u_fir8/gen_fir_pe[5].u_fir_pe/Xin[3]
    SLICE_X12Y77         FDRE                                         r  u_fir8/gen_fir_pe[5].u_fir_pe/_4_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.833     1.988    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    SLICE_X12Y77         FDRE                                         r  u_fir8/gen_fir_pe[5].u_fir_pe/_4_/C
                         clock pessimism             -0.500     1.487    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.063     1.550    u_fir8/gen_fir_pe[5].u_fir_pe/_4_
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[1].u_fir_pe/_4_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[2].u_fir_pe/_4_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.571     1.480    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    SLICE_X13Y86         FDRE                                         r  u_fir8/gen_fir_pe[1].u_fir_pe/_4_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  u_fir8/gen_fir_pe[1].u_fir_pe/_4_/Q
                         net (fo=2, routed)           0.120     1.741    u_fir8/gen_fir_pe[2].u_fir_pe/Xin[3]
    SLICE_X12Y85         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_4_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.841     1.996    u_fir8/gen_fir_pe[2].u_fir_pe/clk
    SLICE_X12Y85         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_4_/C
                         clock pessimism             -0.500     1.495    
    SLICE_X12Y85         FDRE (Hold_fdre_C_D)         0.052     1.547    u_fir8/gen_fir_pe[2].u_fir_pe/_4_
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[1].u_fir_pe/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[2].u_fir_pe/_8_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.571     1.480    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    SLICE_X12Y86         FDRE                                         r  u_fir8/gen_fir_pe[1].u_fir_pe/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y86         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  u_fir8/gen_fir_pe[1].u_fir_pe/_8_/Q
                         net (fo=2, routed)           0.122     1.767    u_fir8/gen_fir_pe[2].u_fir_pe/Xin[7]
    SLICE_X13Y86         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_8_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.841     1.996    u_fir8/gen_fir_pe[2].u_fir_pe/clk
    SLICE_X13Y86         FDRE                                         r  u_fir8/gen_fir_pe[2].u_fir_pe/_8_/C
                         clock pessimism             -0.502     1.493    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.072     1.565    u_fir8/gen_fir_pe[2].u_fir_pe/_8_
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[5].u_fir_pe/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[6].u_fir_pe/_8_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.565     1.474    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    SLICE_X12Y78         FDRE                                         r  u_fir8/gen_fir_pe[5].u_fir_pe/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  u_fir8/gen_fir_pe[5].u_fir_pe/_8_/Q
                         net (fo=2, routed)           0.124     1.763    u_fir8/gen_fir_pe[6].u_fir_pe/Xin[7]
    SLICE_X12Y79         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_8_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.835     1.990    u_fir8/gen_fir_pe[6].u_fir_pe/clk
    SLICE_X12Y79         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_8_/C
                         clock pessimism             -0.500     1.489    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.063     1.552    u_fir8/gen_fir_pe[6].u_fir_pe/_8_
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[5].u_fir_pe/_3_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[6].u_fir_pe/_3_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.565     1.474    u_fir8/gen_fir_pe[5].u_fir_pe/clk
    SLICE_X12Y78         FDRE                                         r  u_fir8/gen_fir_pe[5].u_fir_pe/_3_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  u_fir8/gen_fir_pe[5].u_fir_pe/_3_/Q
                         net (fo=2, routed)           0.124     1.763    u_fir8/gen_fir_pe[6].u_fir_pe/Xin[2]
    SLICE_X12Y79         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_3_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.835     1.990    u_fir8/gen_fir_pe[6].u_fir_pe/clk
    SLICE_X12Y79         FDRE                                         r  u_fir8/gen_fir_pe[6].u_fir_pe/_3_/C
                         clock pessimism             -0.500     1.489    
    SLICE_X12Y79         FDRE (Hold_fdre_C_D)         0.059     1.548    u_fir8/gen_fir_pe[6].u_fir_pe/_3_
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[1].u_fir_pe/_9_/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.126ns (37.625%)  route 0.209ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.663     1.573    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.699 r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/P[0]
                         net (fo=1, routed)           0.209     1.908    u_fir8/gen_fir_pe[1].u_fir_pe/Yin[0]
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/gen_fir_pe[1].u_fir_pe/_9_/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.935     2.090    u_fir8/gen_fir_pe[1].u_fir_pe/clk
    DSP48_X0Y37          DSP48E1                                      r  u_fir8/gen_fir_pe[1].u_fir_pe/_9_/CLK
                         clock pessimism             -0.500     1.590    
    DSP48_X0Y37          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                      0.096     1.686    u_fir8/gen_fir_pe[1].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _027_/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y36     u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y37     u_fir8/gen_fir_pe[1].u_fir_pe/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y35     u_fir8/gen_fir_pe[2].u_fir_pe/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y34     u_fir8/gen_fir_pe[3].u_fir_pe/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y32     u_fir8/gen_fir_pe[4].u_fir_pe/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y30     u_fir8/gen_fir_pe[5].u_fir_pe/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y31     u_fir8/gen_fir_pe[6].u_fir_pe/_9_/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y33     u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_1_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_1_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_1_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_2_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_2_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_3_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_3_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_4_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_4_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_5_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_5_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_1_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_1_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_2_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_2_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_3_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_3_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_4_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_4_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_5_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y90    u_fir8/gen_fir_pe[0].u_fir_pe/_5_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.258ns  (required time - arrival time)
  Source:                 _030_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _038_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.456ns (27.620%)  route 1.195ns (72.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 504.950 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y90         FDRE                                         r  _030_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _030_/Q
                         net (fo=1, routed)           1.195     6.903    stimIn[0][1]
    SLICE_X14Y90         FDRE                                         r  _038_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.522   504.950    _012_
    SLICE_X14Y90         FDRE                                         r  _038_/C
                         clock pessimism              0.277   505.228    
                         clock uncertainty           -0.035   505.192    
    SLICE_X14Y90         FDRE (Setup_fdre_C_D)       -0.031   505.161    _038_
  -------------------------------------------------------------------
                         required time                        505.161    
                         arrival time                          -6.903    
  -------------------------------------------------------------------
                         slack                                498.258    

Slack (MET) :             498.441ns  (required time - arrival time)
  Source:                 _106_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _090_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.718ns (45.431%)  route 0.862ns (54.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X13Y83         FDRE                                         r  _106_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  _106_/Q
                         net (fo=1, routed)           0.862     6.528    vectOut[1][5]
    SLICE_X12Y83         LUT5 (Prop_lut5_I1_O)        0.299     6.827 r  _021_/O
                         net (fo=1, routed)           0.000     6.827    _007_[5]
    SLICE_X12Y83         FDRE                                         r  _090_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C
                         clock pessimism              0.279   505.225    
                         clock uncertainty           -0.035   505.189    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.079   505.268    _090_
  -------------------------------------------------------------------
                         required time                        505.268    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                498.441    

Slack (MET) :             498.536ns  (required time - arrival time)
  Source:                 _102_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _086_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.776ns (54.059%)  route 0.659ns (45.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 504.946 - 500.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.639     5.248    _012_
    SLICE_X12Y84         FDRE                                         r  _102_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.478     5.726 r  _102_/Q
                         net (fo=1, routed)           0.659     6.385    vectOut[1][1]
    SLICE_X13Y84         LUT5 (Prop_lut5_I1_O)        0.298     6.683 r  _017_/O
                         net (fo=1, routed)           0.000     6.683    _007_[1]
    SLICE_X13Y84         FDRE                                         r  _086_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.518   504.946    _012_
    SLICE_X13Y84         FDRE                                         r  _086_/C
                         clock pessimism              0.279   505.226    
                         clock uncertainty           -0.035   505.190    
    SLICE_X13Y84         FDRE (Setup_fdre_C_D)        0.029   505.219    _086_
  -------------------------------------------------------------------
                         required time                        505.219    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                498.536    

Slack (MET) :             498.541ns  (required time - arrival time)
  Source:                 _093_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _085_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.773ns (53.971%)  route 0.659ns (46.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 504.946 - 500.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.639     5.248    _012_
    SLICE_X12Y84         FDRE                                         r  _093_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.478     5.726 r  _093_/Q
                         net (fo=1, routed)           0.659     6.385    vectOut[0][0]
    SLICE_X13Y84         LUT5 (Prop_lut5_I1_O)        0.295     6.680 r  _016_/O
                         net (fo=1, routed)           0.000     6.680    _007_[0]
    SLICE_X13Y84         FDRE                                         r  _085_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.518   504.946    _012_
    SLICE_X13Y84         FDRE                                         r  _085_/C
                         clock pessimism              0.279   505.226    
                         clock uncertainty           -0.035   505.190    
    SLICE_X13Y84         FDRE (Setup_fdre_C_D)        0.031   505.221    _085_
  -------------------------------------------------------------------
                         required time                        505.221    
                         arrival time                          -6.680    
  -------------------------------------------------------------------
                         slack                                498.541    

Slack (MET) :             498.609ns  (required time - arrival time)
  Source:                 _082_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _050_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.478ns (43.651%)  route 0.617ns (56.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.645     5.254    _012_
    SLICE_X10Y90         FDRE                                         r  _082_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.478     5.732 r  _082_/Q
                         net (fo=1, routed)           0.617     6.349    stimIn[1][5]
    SLICE_X11Y90         FDRE                                         r  _050_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.525   504.953    _012_
    SLICE_X11Y90         FDRE                                         r  _050_/C
                         clock pessimism              0.278   505.232    
                         clock uncertainty           -0.035   505.196    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)       -0.239   504.957    _050_
  -------------------------------------------------------------------
                         required time                        504.957    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                498.609    

Slack (MET) :             498.630ns  (required time - arrival time)
  Source:                 _083_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _051_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.554%)  route 0.619ns (56.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.645     5.254    _012_
    SLICE_X10Y90         FDRE                                         r  _083_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.478     5.732 r  _083_/Q
                         net (fo=1, routed)           0.619     6.351    stimIn[1][6]
    SLICE_X11Y90         FDRE                                         r  _051_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.525   504.953    _012_
    SLICE_X11Y90         FDRE                                         r  _051_/C
                         clock pessimism              0.278   505.232    
                         clock uncertainty           -0.035   505.196    
    SLICE_X11Y90         FDRE (Setup_fdre_C_D)       -0.215   504.981    _051_
  -------------------------------------------------------------------
                         required time                        504.981    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                498.630    

Slack (MET) :             498.631ns  (required time - arrival time)
  Source:                 _099_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _091_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.718ns (51.639%)  route 0.672ns (48.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X13Y83         FDRE                                         r  _099_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.419     5.666 r  _099_/Q
                         net (fo=1, routed)           0.672     6.338    vectOut[0][6]
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.299     6.637 r  _022_/O
                         net (fo=1, routed)           0.000     6.637    _007_[6]
    SLICE_X12Y83         FDRE                                         r  _091_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C
                         clock pessimism              0.279   505.225    
                         clock uncertainty           -0.035   505.189    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.079   505.268    _091_
  -------------------------------------------------------------------
                         required time                        505.268    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                498.631    

Slack (MET) :             498.637ns  (required time - arrival time)
  Source:                 _095_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _087_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.580ns (41.993%)  route 0.801ns (58.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X13Y82         FDRE                                         r  _095_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  _095_/Q
                         net (fo=1, routed)           0.801     6.503    vectOut[0][2]
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.627 r  _018_/O
                         net (fo=1, routed)           0.000     6.627    _007_[2]
    SLICE_X12Y83         FDRE                                         r  _087_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X12Y83         FDRE                                         r  _087_/C
                         clock pessimism              0.277   505.223    
                         clock uncertainty           -0.035   505.187    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.077   505.264    _087_
  -------------------------------------------------------------------
                         required time                        505.264    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                498.637    

Slack (MET) :             498.643ns  (required time - arrival time)
  Source:                 _108_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _092_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.580ns (42.177%)  route 0.795ns (57.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.637     5.246    _012_
    SLICE_X13Y82         FDRE                                         r  _108_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  _108_/Q
                         net (fo=1, routed)           0.795     6.497    vectOut[1][7]
    SLICE_X14Y83         LUT5 (Prop_lut5_I1_O)        0.124     6.621 r  _023_/O
                         net (fo=1, routed)           0.000     6.621    _007_[7]
    SLICE_X14Y83         FDRE                                         r  _092_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X14Y83         FDRE                                         r  _092_/C
                         clock pessimism              0.277   505.223    
                         clock uncertainty           -0.035   505.187    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)        0.077   505.264    _092_
  -------------------------------------------------------------------
                         required time                        505.264    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                498.643    

Slack (MET) :             498.698ns  (required time - arrival time)
  Source:                 _096_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _088_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.774ns (60.694%)  route 0.501ns (39.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 504.946 - 500.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.639     5.248    _012_
    SLICE_X12Y84         FDRE                                         r  _096_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.478     5.726 r  _096_/Q
                         net (fo=1, routed)           0.501     6.227    vectOut[0][3]
    SLICE_X13Y84         LUT5 (Prop_lut5_I0_O)        0.296     6.523 r  _019_/O
                         net (fo=1, routed)           0.000     6.523    _007_[3]
    SLICE_X13Y84         FDRE                                         r  _088_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.518   504.946    _012_
    SLICE_X13Y84         FDRE                                         r  _088_/C
                         clock pessimism              0.279   505.226    
                         clock uncertainty           -0.035   505.190    
    SLICE_X13Y84         FDRE (Setup_fdre_C_D)        0.031   505.221    _088_
  -------------------------------------------------------------------
                         required time                        505.221    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                498.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 _097_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _089_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X13Y83         FDRE                                         r  _097_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _097_/Q
                         net (fo=1, routed)           0.054     1.690    vectOut[0][4]
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.735 r  _020_/O
                         net (fo=1, routed)           0.000     1.735    _007_[4]
    SLICE_X12Y83         FDRE                                         r  _089_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.839     2.010    _012_
    SLICE_X12Y83         FDRE                                         r  _089_/C
                         clock pessimism             -0.502     1.508    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.121     1.629    _089_
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 _098_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _090_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X13Y83         FDRE                                         r  _098_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _098_/Q
                         net (fo=1, routed)           0.089     1.725    vectOut[0][5]
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.770 r  _021_/O
                         net (fo=1, routed)           0.000     1.770    _007_[5]
    SLICE_X12Y83         FDRE                                         r  _090_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.839     2.010    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C
                         clock pessimism             -0.502     1.508    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.121     1.629    _090_
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _069_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _053_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X13Y91         FDRE                                         r  _069_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _069_/Q
                         net (fo=1, routed)           0.112     1.752    stimIn[2][0]
    SLICE_X13Y92         FDRE                                         r  _053_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X13Y92         FDRE                                         r  _053_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.070     1.585    _053_
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _071_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _055_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X13Y91         FDRE                                         r  _071_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _071_/Q
                         net (fo=1, routed)           0.112     1.752    stimIn[2][2]
    SLICE_X13Y92         FDRE                                         r  _055_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X13Y92         FDRE                                         r  _055_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.070     1.585    _055_
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _035_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _043_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X12Y89         FDRE                                         r  _035_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  _035_/Q
                         net (fo=1, routed)           0.059     1.705    stimIn[0][6]
    SLICE_X13Y89         FDRE                                         r  _043_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X13Y89         FDRE                                         r  _043_/C
                         clock pessimism             -0.504     1.511    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.022     1.533    _043_
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _036_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _044_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.431%)  route 0.059ns (28.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X12Y89         FDRE                                         r  _036_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  _036_/Q
                         net (fo=1, routed)           0.059     1.705    stimIn[0][7]
    SLICE_X13Y89         FDRE                                         r  _044_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X13Y89         FDRE                                         r  _044_/C
                         clock pessimism             -0.504     1.511    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.018     1.529    _044_
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _068_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _092_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X13Y83         FDRE                                         r  _068_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  _068_/Q
                         net (fo=1, routed)           0.132     1.768    vectOut[2][7]
    SLICE_X14Y83         LUT5 (Prop_lut5_I2_O)        0.045     1.813 r  _023_/O
                         net (fo=1, routed)           0.000     1.813    _007_[7]
    SLICE_X14Y83         FDRE                                         r  _092_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.839     2.010    _012_
    SLICE_X14Y83         FDRE                                         r  _092_/C
                         clock pessimism             -0.501     1.509    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.120     1.629    _092_
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 _076_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _060_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X12Y91         FDRE                                         r  _076_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _076_/Q
                         net (fo=1, routed)           0.112     1.775    stimIn[2][7]
    SLICE_X12Y92         FDRE                                         r  _060_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X12Y92         FDRE                                         r  _060_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.063     1.578    _060_
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 _070_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _054_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X13Y91         FDRE                                         r  _070_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _070_/Q
                         net (fo=1, routed)           0.144     1.784    stimIn[2][1]
    SLICE_X13Y92         FDRE                                         r  _054_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X13Y92         FDRE                                         r  _054_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X13Y92         FDRE (Hold_fdre_C_D)         0.066     1.581    _054_
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 _074_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _058_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X12Y91         FDRE                                         r  _074_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _074_/Q
                         net (fo=1, routed)           0.112     1.775    stimIn[2][5]
    SLICE_X12Y92         FDRE                                         r  _058_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X12Y92         FDRE                                         r  _058_/C
                         clock pessimism             -0.501     1.515    
    SLICE_X12Y92         FDRE (Hold_fdre_C_D)         0.052     1.567    _058_
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _028_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _029_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y90    _030_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _031_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _032_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y90    _033_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _034_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _035_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y89    _036_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X13Y89    _037_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _029_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _029_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _030_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _030_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _031_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _031_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _032_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y89    _032_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _033_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X13Y90    _033_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _029_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _029_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _030_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _030_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _031_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _031_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _032_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y89    _032_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _033_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y90    _033_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      495.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             495.257ns  (required time - arrival time)
  Source:                 _039_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.456ns (17.844%)  route 2.099ns (82.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _039_/Q
                         net (fo=2, routed)           2.099     7.808    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[2]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -1.928   503.065    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                495.257    

Slack (MET) :             495.344ns  (required time - arrival time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.518ns (20.982%)  route 1.951ns (79.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X14Y90         FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  _038_/Q
                         net (fo=2, routed)           1.951     7.721    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[1]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.928   503.065    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                495.344    

Slack (MET) :             495.376ns  (required time - arrival time)
  Source:                 _044_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.419ns (18.502%)  route 1.846ns (81.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _044_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.419     5.672 r  _044_/Q
                         net (fo=2, routed)           1.846     7.517    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[7]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -2.100   502.893    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        502.893    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                495.376    

Slack (MET) :             495.474ns  (required time - arrival time)
  Source:                 _040_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.456ns (19.504%)  route 1.882ns (80.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _040_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _040_/Q
                         net (fo=2, routed)           1.882     7.590    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[3]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -1.928   503.065    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                495.474    

Slack (MET) :             495.499ns  (required time - arrival time)
  Source:                 _041_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.518ns (22.390%)  route 1.796ns (77.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X14Y90         FDRE                                         r  _041_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     5.771 r  _041_/Q
                         net (fo=2, routed)           1.796     7.566    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[4]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -1.928   503.065    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                495.499    

Slack (MET) :             495.532ns  (required time - arrival time)
  Source:                 _043_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.419ns (19.901%)  route 1.686ns (80.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _043_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.419     5.672 r  _043_/Q
                         net (fo=2, routed)           1.686     7.358    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[6]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -2.103   502.890    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        502.890    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                495.532    

Slack (MET) :             495.554ns  (required time - arrival time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.188%)  route 1.803ns (79.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _037_/Q
                         net (fo=2, routed)           1.803     7.511    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[0]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.928   503.065    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                495.554    

Slack (MET) :             495.751ns  (required time - arrival time)
  Source:                 _042_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.456ns (22.121%)  route 1.605ns (77.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.644     5.253    _012_
    SLICE_X13Y89         FDRE                                         r  _042_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.456     5.709 r  _042_/Q
                         net (fo=2, routed)           1.605     7.314    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[5]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -1.928   503.065    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        503.065    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                495.751    

Slack (MET) :             496.776ns  (required time - arrival time)
  Source:                 _060_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.518ns (18.974%)  route 2.212ns (81.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.645     5.254    _012_
    SLICE_X12Y92         FDRE                                         r  _060_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _060_/Q
                         net (fo=1, routed)           2.212     7.984    u_fir8/gen_fir_pe[0].u_fir_pe/Yin[15]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -0.233   504.760    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        504.760    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                496.776    

Slack (MET) :             496.824ns  (required time - arrival time)
  Source:                 _059_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.518ns (19.315%)  route 2.164ns (80.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 505.028 - 500.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.645     5.254    _012_
    SLICE_X12Y92         FDRE                                         r  _059_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_fdre_C_Q)         0.518     5.772 r  _059_/Q
                         net (fo=1, routed)           2.164     7.935    u_fir8/gen_fir_pe[0].u_fir_pe/Yin[14]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _128_/O
                         net (fo=1, routed)           1.920   503.321    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _027_/O
                         net (fo=72, routed)          1.616   505.028    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000   505.028    
                         clock uncertainty           -0.035   504.993    
    DSP48_X0Y36          DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -0.233   504.760    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                        504.760    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                496.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 _038_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_2_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.164ns (20.605%)  route 0.632ns (79.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X14Y90         FDRE                                         r  _038_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  _038_/Q
                         net (fo=2, routed)           0.632     2.295    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[1]
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_2_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_2_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.076     2.111    u_fir8/gen_fir_pe[0].u_fir_pe/_2_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 _037_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_1_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.484%)  route 0.665ns (82.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X13Y89         FDRE                                         r  _037_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _037_/Q
                         net (fo=2, routed)           0.665     2.305    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[0]
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_1_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_1_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.075     2.110    u_fir8/gen_fir_pe[0].u_fir_pe/_1_
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 _044_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_8_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.128ns (16.930%)  route 0.628ns (83.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X13Y89         FDRE                                         r  _044_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  _044_/Q
                         net (fo=2, routed)           0.628     2.254    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[7]
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_8_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_8_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.011     2.046    u_fir8/gen_fir_pe[0].u_fir_pe/_8_
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 _040_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_4_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.067%)  route 0.685ns (82.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X13Y89         FDRE                                         r  _040_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _040_/Q
                         net (fo=2, routed)           0.685     2.324    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[3]
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_4_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_4_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.076     2.111    u_fir8/gen_fir_pe[0].u_fir_pe/_4_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 _039_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_3_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.141ns (16.909%)  route 0.693ns (83.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.573     1.498    _012_
    SLICE_X13Y89         FDRE                                         r  _039_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  _039_/Q
                         net (fo=2, routed)           0.693     2.332    u_fir8/gen_fir_pe[0].u_fir_pe/Xin[2]
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_3_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.845     2.000    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    SLICE_X12Y90         FDRE                                         r  u_fir8/gen_fir_pe[0].u_fir_pe/_3_/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.035     2.035    
    SLICE_X12Y90         FDRE (Hold_fdre_C_D)         0.076     2.111    u_fir8/gen_fir_pe[0].u_fir_pe/_3_
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _052_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.905%)  route 0.793ns (86.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _052_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  _052_/Q
                         net (fo=1, routed)           0.793     2.420    u_fir8/gen_fir_pe[0].u_fir_pe/Yin[7]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                      0.043     2.168    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 _053_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.476%)  route 0.833ns (85.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X13Y92         FDRE                                         r  _053_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _053_/Q
                         net (fo=1, routed)           0.833     2.473    u_fir8/gen_fir_pe[0].u_fir_pe/Yin[8]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[8])
                                                      0.096     2.221    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _048_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.384%)  route 0.839ns (85.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _048_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _048_/Q
                         net (fo=1, routed)           0.839     2.479    u_fir8/gen_fir_pe[0].u_fir_pe/Yin[3]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[3])
                                                      0.096     2.221    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 _049_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.128ns (13.818%)  route 0.798ns (86.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _049_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.128     1.627 r  _049_/Q
                         net (fo=1, routed)           0.798     2.425    u_fir8/gen_fir_pe[0].u_fir_pe/Yin[4]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                      0.042     2.167    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 _046_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.141ns (14.044%)  route 0.863ns (85.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.574     1.499    _012_
    SLICE_X11Y90         FDRE                                         r  _046_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  _046_/Q
                         net (fo=1, routed)           0.863     2.503    u_fir8/gen_fir_pe[0].u_fir_pe/Yin[1]
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _128_/O
                         net (fo=1, routed)           0.699     1.126    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _027_/O
                         net (fo=72, routed)          0.934     2.089    u_fir8/gen_fir_pe[0].u_fir_pe/clk
    DSP48_X0Y36          DSP48E1                                      r  u_fir8/gen_fir_pe[0].u_fir_pe/_9_/CLK
                         clock pessimism              0.000     2.089    
                         clock uncertainty            0.035     2.125    
    DSP48_X0Y36          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                      0.096     2.221    u_fir8/gen_fir_pe[0].u_fir_pe/_9_
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      497.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.007ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _064_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.434ns (17.358%)  route 2.066ns (82.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     5.755 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[11]
                         net (fo=1, routed)           2.066     7.822    Yout[11]
    SLICE_X13Y82         FDRE                                         r  _064_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X13Y82         FDRE                                         r  _064_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)       -0.081   504.828    _064_
  -------------------------------------------------------------------
                         required time                        504.828    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                497.007    

Slack (MET) :             497.157ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _106_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.434ns (18.144%)  route 1.958ns (81.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.755 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[5]
                         net (fo=1, routed)           1.958     7.713    Yout[5]
    SLICE_X13Y83         FDRE                                         r  _106_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X13Y83         FDRE                                         r  _106_/C
                         clock pessimism              0.000   504.945    
                         clock uncertainty           -0.035   504.910    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.040   504.870    _106_
  -------------------------------------------------------------------
                         required time                        504.870    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                497.157    

Slack (MET) :             497.176ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _062_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.434ns (18.304%)  route 1.937ns (81.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 504.946 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.755 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[9]
                         net (fo=1, routed)           1.937     7.692    Yout[9]
    SLICE_X12Y84         FDRE                                         r  _062_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.518   504.946    _012_
    SLICE_X12Y84         FDRE                                         r  _062_/C
                         clock pessimism              0.000   504.946    
                         clock uncertainty           -0.035   504.911    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)       -0.043   504.868    _062_
  -------------------------------------------------------------------
                         required time                        504.868    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                497.176    

Slack (MET) :             497.179ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_6_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _098_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.419ns (18.711%)  route 1.820ns (81.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.635     5.228    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_6_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  u_fir8/gen_fir_pe[7].u_fir_pe/_6_/Q
                         net (fo=1, routed)           1.820     7.467    Xout[5]
    SLICE_X13Y83         FDRE                                         r  _098_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X13Y83         FDRE                                         r  _098_/C
                         clock pessimism              0.000   504.945    
                         clock uncertainty           -0.035   504.910    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.264   504.646    _098_
  -------------------------------------------------------------------
                         required time                        504.646    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                497.179    

Slack (MET) :             497.294ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_2_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _094_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.478ns (21.858%)  route 1.709ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 504.946 - 500.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.635     5.228    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X12Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_2_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.478     5.706 r  u_fir8/gen_fir_pe[7].u_fir_pe/_2_/Q
                         net (fo=1, routed)           1.709     7.415    Xout[1]
    SLICE_X12Y84         FDRE                                         r  _094_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.518   504.946    _012_
    SLICE_X12Y84         FDRE                                         r  _094_/C
                         clock pessimism              0.000   504.946    
                         clock uncertainty           -0.035   504.911    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)       -0.202   504.709    _094_
  -------------------------------------------------------------------
                         required time                        504.709    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                497.294    

Slack (MET) :             497.339ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_7_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _099_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.419ns (19.729%)  route 1.705ns (80.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.635     5.228    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_7_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  u_fir8/gen_fir_pe[7].u_fir_pe/_7_/Q
                         net (fo=1, routed)           1.705     7.351    Xout[6]
    SLICE_X13Y83         FDRE                                         r  _099_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X13Y83         FDRE                                         r  _099_/C
                         clock pessimism              0.000   504.945    
                         clock uncertainty           -0.035   504.910    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.220   504.690    _099_
  -------------------------------------------------------------------
                         required time                        504.690    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                497.339    

Slack (MET) :             497.393ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _100_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.419ns (20.415%)  route 1.633ns (79.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.635     5.228    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  u_fir8/gen_fir_pe[7].u_fir_pe/_8_/Q
                         net (fo=1, routed)           1.633     7.280    Xout[7]
    SLICE_X13Y83         FDRE                                         r  _100_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X13Y83         FDRE                                         r  _100_/C
                         clock pessimism              0.000   504.945    
                         clock uncertainty           -0.035   504.910    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.237   504.673    _100_
  -------------------------------------------------------------------
                         required time                        504.673    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                497.393    

Slack (MET) :             497.422ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _102_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.434ns (20.145%)  route 1.720ns (79.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 504.946 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     5.755 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[1]
                         net (fo=1, routed)           1.720     7.476    Yout[1]
    SLICE_X12Y84         FDRE                                         r  _102_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.518   504.946    _012_
    SLICE_X12Y84         FDRE                                         r  _102_/C
                         clock pessimism              0.000   504.946    
                         clock uncertainty           -0.035   504.911    
    SLICE_X12Y84         FDRE (Setup_fdre_C_D)       -0.013   504.898    _102_
  -------------------------------------------------------------------
                         required time                        504.898    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                497.422    

Slack (MET) :             497.435ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _063_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.434ns (20.804%)  route 1.652ns (79.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 504.944 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.755 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[10]
                         net (fo=1, routed)           1.652     7.407    Yout[10]
    SLICE_X13Y82         FDRE                                         r  _063_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.516   504.944    _012_
    SLICE_X13Y82         FDRE                                         r  _063_/C
                         clock pessimism              0.000   504.944    
                         clock uncertainty           -0.035   504.909    
    SLICE_X13Y82         FDRE (Setup_fdre_C_D)       -0.067   504.842    _063_
  -------------------------------------------------------------------
                         required time                        504.842    
                         arrival time                          -7.407    
  -------------------------------------------------------------------
                         slack                                497.435    

Slack (MET) :             497.455ns  (required time - arrival time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _105_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.434ns (20.761%)  route 1.656ns (79.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 504.945 - 500.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _128_/O
                         net (fo=1, routed)           2.025     3.496    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _027_/O
                         net (fo=72, routed)          1.729     5.321    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.755 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[4]
                         net (fo=1, routed)           1.656     7.412    Yout[4]
    SLICE_X13Y83         FDRE                                         r  _105_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _129_/O
                         net (fo=1, routed)           1.920   503.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _028_/O
                         net (fo=80, routed)          1.517   504.945    _012_
    SLICE_X13Y83         FDRE                                         r  _105_/C
                         clock pessimism              0.000   504.945    
                         clock uncertainty           -0.035   504.910    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.043   504.867    _105_
  -------------------------------------------------------------------
                         required time                        504.867    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                497.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_3_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _095_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.484%)  route 0.665ns (82.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.568     1.477    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_3_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_fir8/gen_fir_pe[7].u_fir_pe/_3_/Q
                         net (fo=1, routed)           0.665     2.284    Xout[2]
    SLICE_X13Y82         FDRE                                         r  _095_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X13Y82         FDRE                                         r  _095_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X13Y82         FDRE (Hold_fdre_C_D)         0.070     2.114    _095_
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_8_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _100_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.128ns (16.878%)  route 0.630ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.568     1.477    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_8_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  u_fir8/gen_fir_pe[7].u_fir_pe/_8_/Q
                         net (fo=1, routed)           0.630     2.236    Xout[7]
    SLICE_X13Y83         FDRE                                         r  _100_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.839     2.010    _012_
    SLICE_X13Y83         FDRE                                         r  _100_/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.018     2.063    _100_
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _103_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.126ns (17.672%)  route 0.587ns (82.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     1.695 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[2]
                         net (fo=1, routed)           0.587     2.282    Yout[2]
    SLICE_X12Y82         FDRE                                         r  _103_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X12Y82         FDRE                                         r  _103_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.052     2.096    _103_
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _104_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.126ns (17.388%)  route 0.599ns (82.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.695 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[3]
                         net (fo=1, routed)           0.599     2.294    Yout[3]
    SLICE_X12Y82         FDRE                                         r  _104_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X12Y82         FDRE                                         r  _104_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.063     2.107    _104_
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _065_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.126ns (17.747%)  route 0.584ns (82.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.695 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[12]
                         net (fo=1, routed)           0.584     2.279    Yout[12]
    SLICE_X13Y83         FDRE                                         r  _065_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.839     2.010    _012_
    SLICE_X13Y83         FDRE                                         r  _065_/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.046     2.091    _065_
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _068_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.126ns (17.667%)  route 0.587ns (82.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.695 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[15]
                         net (fo=1, routed)           0.587     2.282    Yout[15]
    SLICE_X13Y83         FDRE                                         r  _068_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.839     2.010    _012_
    SLICE_X13Y83         FDRE                                         r  _068_/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.047     2.092    _068_
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _107_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.126ns (17.280%)  route 0.603ns (82.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.695 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[6]
                         net (fo=1, routed)           0.603     2.298    Yout[6]
    SLICE_X12Y82         FDRE                                         r  _107_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X12Y82         FDRE                                         r  _107_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.063     2.107    _107_
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _066_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.126ns (16.910%)  route 0.619ns (83.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.695 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[13]
                         net (fo=1, routed)           0.619     2.314    Yout[13]
    SLICE_X12Y84         FDRE                                         r  _066_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.840     2.011    _012_
    SLICE_X12Y84         FDRE                                         r  _066_/C
                         clock pessimism              0.000     2.011    
                         clock uncertainty            0.035     2.046    
    SLICE_X12Y84         FDRE (Hold_fdre_C_D)         0.076     2.122    _066_
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _101_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.126ns (17.349%)  route 0.600ns (82.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.659     1.569    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    DSP48_X0Y33          DSP48E1                                      r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126     1.695 r  u_fir8/gen_fir_pe[7].u_fir_pe/_9_/P[0]
                         net (fo=1, routed)           0.600     2.295    Yout[0]
    SLICE_X12Y82         FDRE                                         r  _101_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.838     2.009    _012_
    SLICE_X12Y82         FDRE                                         r  _101_/C
                         clock pessimism              0.000     2.009    
                         clock uncertainty            0.035     2.044    
    SLICE_X12Y82         FDRE (Hold_fdre_C_D)         0.059     2.103    _101_
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_fir8/gen_fir_pe[7].u_fir_pe/_5_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _097_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.989%)  route 0.625ns (83.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _128_/O
                         net (fo=1, routed)           0.644     0.884    _005_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _027_/O
                         net (fo=72, routed)          0.568     1.477    u_fir8/gen_fir_pe[7].u_fir_pe/clk
    SLICE_X13Y81         FDRE                                         r  u_fir8/gen_fir_pe[7].u_fir_pe/_5_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  u_fir8/gen_fir_pe[7].u_fir_pe/_5_/Q
                         net (fo=1, routed)           0.625     2.231    Xout[4]
    SLICE_X13Y83         FDRE                                         r  _097_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.839     2.010    _012_
    SLICE_X13Y83         FDRE                                         r  _097_/C
                         clock pessimism              0.000     2.010    
                         clock uncertainty            0.035     2.045    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)        -0.007     2.038    _097_
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.193    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 3.990ns (52.555%)  route 3.602ns (47.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.639     5.248    _012_
    SLICE_X13Y84         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.704 r  _085_/Q
                         net (fo=1, routed)           3.602     9.306    _010_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.840 r  _120_/O
                         net (fo=0)                   0.000    12.840    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _088_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 3.995ns (54.164%)  route 3.381ns (45.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.639     5.248    _012_
    SLICE_X13Y84         FDRE                                         r  _088_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.704 r  _088_/Q
                         net (fo=1, routed)           3.381     9.084    _010_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    12.623 r  _123_/O
                         net (fo=0)                   0.000    12.623    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.374ns  (logic 4.056ns (55.009%)  route 3.318ns (44.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X12Y83         FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _087_/Q
                         net (fo=1, routed)           3.318     9.082    _010_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.620 r  _122_/O
                         net (fo=0)                   0.000    12.620    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.002ns (54.660%)  route 3.320ns (45.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.639     5.248    _012_
    SLICE_X13Y84         FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.456     5.704 r  _086_/Q
                         net (fo=1, routed)           3.320     9.023    _010_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.569 r  _121_/O
                         net (fo=0)                   0.000    12.569    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 4.054ns (59.606%)  route 2.747ns (40.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _090_/Q
                         net (fo=1, routed)           2.747     8.512    _010_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.047 r  _125_/O
                         net (fo=0)                   0.000    12.047    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _091_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.053ns (59.665%)  route 2.740ns (40.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _091_/Q
                         net (fo=1, routed)           2.740     8.505    _010_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.040 r  _126_/O
                         net (fo=0)                   0.000    12.040    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 4.054ns (60.828%)  route 2.610ns (39.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X12Y83         FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _089_/Q
                         net (fo=1, routed)           2.610     8.375    _010_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.910 r  _124_/O
                         net (fo=0)                   0.000    11.910    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _092_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 4.050ns (61.161%)  route 2.572ns (38.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _129_/O
                         net (fo=1, routed)           2.025     3.512    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _028_/O
                         net (fo=80, routed)          1.638     5.247    _012_
    SLICE_X14Y83         FDRE                                         r  _092_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518     5.765 r  _092_/Q
                         net (fo=1, routed)           2.572     8.337    _010_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.869 r  _127_/O
                         net (fo=0)                   0.000    11.869    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _092_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.397ns (64.587%)  route 0.766ns (35.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X14Y83         FDRE                                         r  _092_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _092_/Q
                         net (fo=1, routed)           0.766     2.425    _010_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.658 r  _127_/O
                         net (fo=0)                   0.000     3.658    Dout_emu[7]
    J15                                                               r  Dout_emu[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.400ns (64.066%)  route 0.785ns (35.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X12Y83         FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _089_/Q
                         net (fo=1, routed)           0.785     2.445    _010_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.681 r  _124_/O
                         net (fo=0)                   0.000     3.681    Dout_emu[4]
    J17                                                               r  Dout_emu[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _091_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.400ns (62.414%)  route 0.843ns (37.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _091_/Q
                         net (fo=1, routed)           0.843     2.502    _010_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.738 r  _126_/O
                         net (fo=0)                   0.000     3.738    Dout_emu[6]
    K15                                                               r  Dout_emu[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.400ns (62.339%)  route 0.846ns (37.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _090_/Q
                         net (fo=1, routed)           0.846     2.505    _010_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.742 r  _125_/O
                         net (fo=0)                   0.000     3.742    Dout_emu[5]
    J18                                                               r  Dout_emu[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _086_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.388ns (56.063%)  route 1.088ns (43.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.571     1.496    _012_
    SLICE_X13Y84         FDRE                                         r  _086_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  _086_/Q
                         net (fo=1, routed)           1.088     2.725    _010_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.972 r  _121_/O
                         net (fo=0)                   0.000     3.972    Dout_emu[1]
    E16                                                               r  Dout_emu[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.403ns (56.334%)  route 1.088ns (43.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.570     1.495    _012_
    SLICE_X12Y83         FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  _087_/Q
                         net (fo=1, routed)           1.088     2.747    _010_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.986 r  _122_/O
                         net (fo=0)                   0.000     3.986    Dout_emu[2]
    D15                                                               r  Dout_emu[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _088_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.381ns (55.088%)  route 1.126ns (44.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.571     1.496    _012_
    SLICE_X13Y84         FDRE                                         r  _088_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  _088_/Q
                         net (fo=1, routed)           1.126     2.763    _010_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     4.002 r  _123_/O
                         net (fo=0)                   0.000     4.002    Dout_emu[3]
    C15                                                               r  Dout_emu[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Dout_emu[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.376ns (52.859%)  route 1.227ns (47.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _129_/O
                         net (fo=1, routed)           0.644     0.899    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _028_/O
                         net (fo=80, routed)          0.571     1.496    _012_
    SLICE_X13Y84         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  _085_/Q
                         net (fo=1, routed)           1.227     2.865    _010_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     4.100 r  _120_/O
                         net (fo=0)                   0.000     4.100    Dout_emu[0]
    E15                                                               r  Dout_emu[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _087_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.847ns  (logic 1.624ns (20.703%)  route 6.222ns (79.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  _015_/O
                         net (fo=8, routed)           1.308     7.847    _001_
    SLICE_X12Y83         FDRE                                         r  _087_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X12Y83         FDRE                                         r  _087_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _089_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.847ns  (logic 1.624ns (20.703%)  route 6.222ns (79.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  _015_/O
                         net (fo=8, routed)           1.308     7.847    _001_
    SLICE_X12Y83         FDRE                                         r  _089_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X12Y83         FDRE                                         r  _089_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _090_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.847ns  (logic 1.624ns (20.703%)  route 6.222ns (79.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  _015_/O
                         net (fo=8, routed)           1.308     7.847    _001_
    SLICE_X12Y83         FDRE                                         r  _090_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X12Y83         FDRE                                         r  _090_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _091_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.847ns  (logic 1.624ns (20.703%)  route 6.222ns (79.297%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  _015_/O
                         net (fo=8, routed)           1.308     7.847    _001_
    SLICE_X12Y83         FDRE                                         r  _091_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X12Y83         FDRE                                         r  _091_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _085_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 1.624ns (21.609%)  route 5.893ns (78.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  _015_/O
                         net (fo=8, routed)           0.979     7.518    _001_
    SLICE_X13Y84         FDRE                                         r  _085_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.518     4.946    _012_
    SLICE_X13Y84         FDRE                                         r  _085_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _086_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 1.624ns (21.609%)  route 5.893ns (78.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  _015_/O
                         net (fo=8, routed)           0.979     7.518    _001_
    SLICE_X13Y84         FDRE                                         r  _086_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.518     4.946    _012_
    SLICE_X13Y84         FDRE                                         r  _086_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _088_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 1.624ns (21.609%)  route 5.893ns (78.391%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I1_O)        0.124     6.539 r  _015_/O
                         net (fo=8, routed)           0.979     7.518    _001_
    SLICE_X13Y84         FDRE                                         r  _088_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.518     4.946    _012_
    SLICE_X13Y84         FDRE                                         r  _088_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _065_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.650ns (22.125%)  route 5.809ns (77.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.150     6.565 r  _014_/O
                         net (fo=24, routed)          0.895     7.460    _000_
    SLICE_X13Y83         FDRE                                         r  _065_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X13Y83         FDRE                                         r  _065_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _068_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.650ns (22.125%)  route 5.809ns (77.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.150     6.565 r  _014_/O
                         net (fo=24, routed)          0.895     7.460    _000_
    SLICE_X13Y83         FDRE                                         r  _068_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X13Y83         FDRE                                         r  _068_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _097_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 1.650ns (22.125%)  route 5.809ns (77.875%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _131_/O
                         net (fo=29, routed)          4.915     6.415    _013_[1]
    SLICE_X12Y89         LUT2 (Prop_lut2_I0_O)        0.150     6.565 r  _014_/O
                         net (fo=24, routed)          0.895     7.460    _000_
    SLICE_X13Y83         FDRE                                         r  _097_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _129_/O
                         net (fo=1, routed)           1.920     3.337    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _028_/O
                         net (fo=80, routed)          1.517     4.945    _012_
    SLICE_X13Y83         FDRE                                         r  _097_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _077_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.291ns (26.007%)  route 0.827ns (73.993%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _112_/O
                         net (fo=3, routed)           0.827     1.118    _009_[0]
    SLICE_X10Y90         FDRE                                         r  _077_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X10Y90         FDRE                                         r  _077_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _080_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.282ns (24.430%)  route 0.871ns (75.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _115_/O
                         net (fo=3, routed)           0.871     1.153    _009_[3]
    SLICE_X10Y90         FDRE                                         r  _080_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X10Y90         FDRE                                         r  _080_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _081_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.265ns (22.755%)  route 0.901ns (77.245%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _116_/O
                         net (fo=3, routed)           0.901     1.166    _009_[4]
    SLICE_X10Y90         FDRE                                         r  _081_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X10Y90         FDRE                                         r  _081_/C

Slack:                    inf
  Source:                 Din_emu[3]
                            (input port)
  Destination:            _032_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.235ns  (logic 0.282ns (22.806%)  route 0.953ns (77.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Din_emu[3] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _115_/O
                         net (fo=3, routed)           0.953     1.235    _009_[3]
    SLICE_X12Y89         FDRE                                         r  _032_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X12Y89         FDRE                                         r  _032_/C

Slack:                    inf
  Source:                 Din_emu[0]
                            (input port)
  Destination:            _029_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.291ns (23.466%)  route 0.948ns (76.534%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Din_emu[0] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _112_/O
                         net (fo=3, routed)           0.948     1.239    _009_[0]
    SLICE_X12Y89         FDRE                                         r  _029_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X12Y89         FDRE                                         r  _029_/C

Slack:                    inf
  Source:                 Din_emu[4]
                            (input port)
  Destination:            _033_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.265ns (21.384%)  route 0.975ns (78.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Din_emu[4] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _116_/O
                         net (fo=3, routed)           0.975     1.241    _009_[4]
    SLICE_X13Y90         FDRE                                         r  _033_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X13Y90         FDRE                                         r  _033_/C

Slack:                    inf
  Source:                 Din_emu[7]
                            (input port)
  Destination:            _084_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.266ns (21.309%)  route 0.983ns (78.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  Din_emu[7] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[7]
    U13                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  _119_/O
                         net (fo=3, routed)           0.983     1.249    _009_[7]
    SLICE_X10Y90         FDRE                                         r  _084_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X10Y90         FDRE                                         r  _084_/C

Slack:                    inf
  Source:                 Din_emu[5]
                            (input port)
  Destination:            _082_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.267ns (20.658%)  route 1.025ns (79.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Din_emu[5] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _117_/O
                         net (fo=3, routed)           1.025     1.292    _009_[5]
    SLICE_X10Y90         FDRE                                         r  _082_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X10Y90         FDRE                                         r  _082_/C

Slack:                    inf
  Source:                 Din_emu[2]
                            (input port)
  Destination:            _031_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.292ns (22.239%)  route 1.019ns (77.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Din_emu[2] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _114_/O
                         net (fo=3, routed)           1.019     1.311    _009_[2]
    SLICE_X12Y89         FDRE                                         r  _031_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.844     2.015    _012_
    SLICE_X12Y89         FDRE                                         r  _031_/C

Slack:                    inf
  Source:                 Din_emu[1]
                            (input port)
  Destination:            _078_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.283ns (21.589%)  route 1.028ns (78.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  Din_emu[1] (IN)
                         net (fo=0)                   0.000     0.000    Din_emu[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  _113_/O
                         net (fo=3, routed)           1.028     1.311    _009_[1]
    SLICE_X10Y90         FDRE                                         r  _078_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _129_/O
                         net (fo=1, routed)           0.699     1.142    _006_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _028_/O
                         net (fo=80, routed)          0.845     2.016    _012_
    SLICE_X10Y90         FDRE                                         r  _078_/C





