// Seed: 3433869554
module module_0 (
    input tri id_0,
    output logic id_1,
    input uwire id_2,
    output wand id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7,
    input wor id_8
    , id_19,
    output wor id_9,
    input uwire id_10,
    output uwire id_11,
    output uwire id_12,
    output supply0 id_13,
    input tri id_14,
    input tri id_15,
    output supply1 id_16,
    output wand id_17
);
  wire id_20;
  ;
  assign module_1.id_0 = 0;
  assign id_4 = id_8;
  always @(posedge {1 < (1), -1'b0} or id_19) id_1 = #(id_2()) id_6;
endmodule
module module_1 (
    input  uwire id_0,
    inout  logic id_1,
    output wire  id_2,
    output tri1  id_3,
    input  wor   id_4
);
  always @(posedge -1 ? "" : 1) begin : LABEL_0
    id_1 = (-1);
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4,
      id_0,
      id_2,
      id_4,
      id_2,
      id_3,
      id_3,
      id_0,
      id_4,
      id_3,
      id_3
  );
endmodule
