// Seed: 2333170719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1
    , id_23,
    input wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input wire id_6,
    input wand id_7,
    input wire id_8,
    output supply1 id_9,
    input tri1 id_10#(
        .id_24(-1 == 1),
        .id_25(-1),
        .id_26((1)),
        .id_27(1)
    ),
    output tri0 id_11,
    input supply0 id_12,
    input tri id_13,
    input supply1 id_14,
    input wire id_15,
    input supply0 id_16,
    input uwire id_17,
    input tri id_18,
    output tri1 id_19,
    input wor id_20,
    output uwire id_21
);
  wire id_28;
  ;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_28,
      id_23,
      id_28,
      id_28,
      id_23,
      id_23,
      id_28,
      id_28,
      id_23,
      id_23,
      id_28,
      id_28
  );
  logic id_29 = 1;
  xor primCall (
      id_1,
      id_20,
      id_14,
      id_8,
      id_6,
      id_7,
      id_28,
      id_3,
      id_15,
      id_10,
      id_23,
      id_13,
      id_27,
      id_2,
      id_17,
      id_25,
      id_18,
      id_12,
      id_5,
      id_16,
      id_24,
      id_0,
      id_26
  );
endmodule
