============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Fri Dec 20 17:18:48 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/03_ip/rst_BUFG.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(99)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(100)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_controll.v
HDL-5007 WARNING: redeclaration of ANSI port 'clk_5M' is not allowed in ../../01_src/01_rtl/biss_controll.v(23)
HDL-5007 WARNING: redeclaration of ANSI port 'crc_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(26)
HDL-5007 WARNING: redeclaration of ANSI port 'err_data' is not allowed in ../../01_src/01_rtl/biss_controll.v(28)
HDL-1007 : undeclared symbol 'de', assumed default net type 'wire' in ../../01_src/01_rtl/biss_controll.v(32)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control_in.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 26 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/demo_1st_gate.db" in  1.331676s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.7%)

RUN-1004 : used memory is 237 MB, reserved memory is 216 MB, peak memory is 240 MB
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[3]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -divide_by 10.0000 [get_pins {u1_pll/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[3] -source  -master_clock sys_clk_50m -divide_by 10.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[5] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[5]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[4] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[4]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[3] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[3]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[2] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[2]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[1] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[1]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/data_crc[0] will be merged to another kept net u8_encoder/u11_biss/U2_control/crc_data[0]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[25] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[25]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/U2_control/angle[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 WARNING: The kept net u8_encoder/u11_biss/data[24] will be merged to another kept net u8_encoder/u11_biss/U2_control/data_out[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11189/1 useful/useless nets, 5438/0 useful/useless insts
SYN-4016 : Net u4_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4016 : Net rst_n driven by BUFG (2008 clock/control pins, 0 other pins).
SYN-4027 : Net u8_encoder/u11_biss/U3_CRC/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4027 : Net u8_encoder/u11_biss/U2_control/clk_5M is clkc3 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u8_encoder/u11_biss/U2_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u8_encoder/u15_endat/u41_control/clk_200k" drives clk pins.
SYN-4024 : Net "u8_encoder/u12_ssi/clk_2M" drives clk pins.
SYN-4025 : Tag rtl::Net rst_n as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u4_setio/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/clk_100M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u11_biss/U3_CRC/clk as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_2M as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u12_ssi/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u8_encoder/u15_endat/u41_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u11_biss/U2_control/clk_out_reg1 to drive 35 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_out_reg1 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u15_endat/u41_control/clk_200k to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u8_encoder/u12_ssi/clk_2M to drive 8 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 5443 instances
RUN-0007 : 1346 luts, 1912 seqs, 1382 mslices, 710 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 11194 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 8667 nets have 2 pins
RUN-1001 : 1896 nets have [3 - 5] pins
RUN-1001 : 472 nets have [6 - 10] pins
RUN-1001 : 103 nets have [11 - 20] pins
RUN-1001 : 44 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     723     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |    1150     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 18
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5441 instances, 1346 luts, 1912 seqs, 2092 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Huge net u8_encoder/u13_sin/u21_sample/conv_done_reg with 1086 pins
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35321, tnet num: 11192, tinst num: 5441, tnode num: 42618, tedge num: 71647.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.868606s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.87993e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5441.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 2.13239e+06, overlap = 69.125
PHY-3002 : Step(2): len = 1.7319e+06, overlap = 71.0312
PHY-3002 : Step(3): len = 1.53729e+06, overlap = 81.5312
PHY-3002 : Step(4): len = 1.39712e+06, overlap = 120.438
PHY-3002 : Step(5): len = 1.29223e+06, overlap = 148.312
PHY-3002 : Step(6): len = 1.20204e+06, overlap = 199.625
PHY-3002 : Step(7): len = 1.11843e+06, overlap = 217.281
PHY-3002 : Step(8): len = 1.04915e+06, overlap = 246.469
PHY-3002 : Step(9): len = 986577, overlap = 276.062
PHY-3002 : Step(10): len = 929728, overlap = 318.219
PHY-3002 : Step(11): len = 874695, overlap = 355.688
PHY-3002 : Step(12): len = 832610, overlap = 392.531
PHY-3002 : Step(13): len = 791112, overlap = 414.281
PHY-3002 : Step(14): len = 750049, overlap = 430.969
PHY-3002 : Step(15): len = 718009, overlap = 439.469
PHY-3002 : Step(16): len = 682501, overlap = 455.625
PHY-3002 : Step(17): len = 644997, overlap = 472.531
PHY-3002 : Step(18): len = 616373, overlap = 491.562
PHY-3002 : Step(19): len = 581782, overlap = 510.688
PHY-3002 : Step(20): len = 554511, overlap = 536.344
PHY-3002 : Step(21): len = 522576, overlap = 560.406
PHY-3002 : Step(22): len = 496755, overlap = 567.469
PHY-3002 : Step(23): len = 468181, overlap = 581.469
PHY-3002 : Step(24): len = 435579, overlap = 594.875
PHY-3002 : Step(25): len = 413025, overlap = 599.812
PHY-3002 : Step(26): len = 392300, overlap = 617.531
PHY-3002 : Step(27): len = 373540, overlap = 627.156
PHY-3002 : Step(28): len = 355316, overlap = 629.906
PHY-3002 : Step(29): len = 335120, overlap = 639.062
PHY-3002 : Step(30): len = 312058, overlap = 661.938
PHY-3002 : Step(31): len = 295405, overlap = 672
PHY-3002 : Step(32): len = 282215, overlap = 671.812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.91836e-06
PHY-3002 : Step(33): len = 311151, overlap = 616.188
PHY-3002 : Step(34): len = 370631, overlap = 520.938
PHY-3002 : Step(35): len = 375551, overlap = 452.781
PHY-3002 : Step(36): len = 341907, overlap = 422.469
PHY-3002 : Step(37): len = 320583, overlap = 413.375
PHY-3002 : Step(38): len = 312898, overlap = 402.562
PHY-3002 : Step(39): len = 318086, overlap = 367.469
PHY-3002 : Step(40): len = 335841, overlap = 333.719
PHY-3002 : Step(41): len = 322181, overlap = 305.938
PHY-3002 : Step(42): len = 311591, overlap = 304.531
PHY-3002 : Step(43): len = 304841, overlap = 303.469
PHY-3002 : Step(44): len = 302850, overlap = 298.75
PHY-3002 : Step(45): len = 303215, overlap = 294.875
PHY-3002 : Step(46): len = 305300, overlap = 278.875
PHY-3002 : Step(47): len = 295657, overlap = 258.625
PHY-3002 : Step(48): len = 289928, overlap = 244.281
PHY-3002 : Step(49): len = 283999, overlap = 241.438
PHY-3002 : Step(50): len = 281124, overlap = 246.156
PHY-3002 : Step(51): len = 277541, overlap = 235.75
PHY-3002 : Step(52): len = 277832, overlap = 238.406
PHY-3002 : Step(53): len = 274693, overlap = 238.688
PHY-3002 : Step(54): len = 271684, overlap = 234.656
PHY-3002 : Step(55): len = 267049, overlap = 235.719
PHY-3002 : Step(56): len = 266400, overlap = 247.5
PHY-3002 : Step(57): len = 262804, overlap = 241.219
PHY-3002 : Step(58): len = 260658, overlap = 242.031
PHY-3002 : Step(59): len = 259079, overlap = 240.938
PHY-3002 : Step(60): len = 259508, overlap = 240.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.18367e-05
PHY-3002 : Step(61): len = 264270, overlap = 243.5
PHY-3002 : Step(62): len = 275786, overlap = 226.688
PHY-3002 : Step(63): len = 277249, overlap = 226.438
PHY-3002 : Step(64): len = 271992, overlap = 218.812
PHY-3002 : Step(65): len = 268961, overlap = 214.969
PHY-3002 : Step(66): len = 268778, overlap = 214.438
PHY-3002 : Step(67): len = 278324, overlap = 199.219
PHY-3002 : Step(68): len = 282321, overlap = 192.469
PHY-3002 : Step(69): len = 284748, overlap = 176.188
PHY-3002 : Step(70): len = 283488, overlap = 178.156
PHY-3002 : Step(71): len = 284331, overlap = 176.531
PHY-3002 : Step(72): len = 284750, overlap = 177.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.36734e-05
PHY-3002 : Step(73): len = 294861, overlap = 180.469
PHY-3002 : Step(74): len = 302934, overlap = 176.844
PHY-3002 : Step(75): len = 306539, overlap = 166.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.73469e-05
PHY-3002 : Step(76): len = 308356, overlap = 169.312
PHY-3002 : Step(77): len = 313844, overlap = 163.375
PHY-3002 : Step(78): len = 334502, overlap = 145.219
PHY-3002 : Step(79): len = 358056, overlap = 127.656
PHY-3002 : Step(80): len = 355129, overlap = 122.344
PHY-3002 : Step(81): len = 358682, overlap = 120.375
PHY-3002 : Step(82): len = 367731, overlap = 109.531
PHY-3002 : Step(83): len = 374254, overlap = 97.1875
PHY-3002 : Step(84): len = 372656, overlap = 100.5
PHY-3002 : Step(85): len = 374488, overlap = 105.312
PHY-3002 : Step(86): len = 377553, overlap = 98.9062
PHY-3002 : Step(87): len = 379680, overlap = 103.406
PHY-3002 : Step(88): len = 376963, overlap = 95.8125
PHY-3002 : Step(89): len = 375807, overlap = 99.7188
PHY-3002 : Step(90): len = 377224, overlap = 106.469
PHY-3002 : Step(91): len = 377962, overlap = 98.4062
PHY-3002 : Step(92): len = 378273, overlap = 104.375
PHY-3002 : Step(93): len = 379198, overlap = 100.5
PHY-3002 : Step(94): len = 380105, overlap = 98.9375
PHY-3002 : Step(95): len = 377110, overlap = 97.8125
PHY-3002 : Step(96): len = 375713, overlap = 101.438
PHY-3002 : Step(97): len = 375336, overlap = 96
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.46938e-05
PHY-3002 : Step(98): len = 384746, overlap = 87.9375
PHY-3002 : Step(99): len = 389137, overlap = 87.1875
PHY-3002 : Step(100): len = 394579, overlap = 82.25
PHY-3002 : Step(101): len = 399595, overlap = 79.8125
PHY-3002 : Step(102): len = 406830, overlap = 75.0625
PHY-3002 : Step(103): len = 406877, overlap = 74.9375
PHY-3002 : Step(104): len = 406539, overlap = 77.6875
PHY-3002 : Step(105): len = 407357, overlap = 80.4375
PHY-3002 : Step(106): len = 409360, overlap = 76.6875
PHY-3002 : Step(107): len = 409340, overlap = 74.1875
PHY-3002 : Step(108): len = 409330, overlap = 71.375
PHY-3002 : Step(109): len = 409053, overlap = 70.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000189388
PHY-3002 : Step(110): len = 413547, overlap = 68.6875
PHY-3002 : Step(111): len = 420369, overlap = 68.9375
PHY-3002 : Step(112): len = 427534, overlap = 63.5
PHY-3002 : Step(113): len = 436917, overlap = 54.0625
PHY-3002 : Step(114): len = 441147, overlap = 61.25
PHY-3002 : Step(115): len = 441898, overlap = 58.5
PHY-3002 : Step(116): len = 445889, overlap = 57.6875
PHY-3002 : Step(117): len = 450216, overlap = 57.3125
PHY-3002 : Step(118): len = 449319, overlap = 58.5625
PHY-3002 : Step(119): len = 453886, overlap = 54.6875
PHY-3002 : Step(120): len = 456412, overlap = 58.4375
PHY-3002 : Step(121): len = 457086, overlap = 57.8125
PHY-3002 : Step(122): len = 457753, overlap = 59.5625
PHY-3002 : Step(123): len = 458089, overlap = 48.1875
PHY-3002 : Step(124): len = 457806, overlap = 50.1875
PHY-3002 : Step(125): len = 458849, overlap = 56.375
PHY-3002 : Step(126): len = 459721, overlap = 51.75
PHY-3002 : Step(127): len = 459950, overlap = 54.25
PHY-3002 : Step(128): len = 459626, overlap = 49.875
PHY-3002 : Step(129): len = 458527, overlap = 47.5
PHY-3002 : Step(130): len = 457302, overlap = 56.75
PHY-3002 : Step(131): len = 456537, overlap = 50
PHY-3002 : Step(132): len = 456657, overlap = 54.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000378775
PHY-3002 : Step(133): len = 460156, overlap = 52
PHY-3002 : Step(134): len = 464128, overlap = 54.25
PHY-3002 : Step(135): len = 466547, overlap = 51.25
PHY-3002 : Step(136): len = 467474, overlap = 46.75
PHY-3002 : Step(137): len = 470329, overlap = 41.75
PHY-3002 : Step(138): len = 473769, overlap = 48.25
PHY-3002 : Step(139): len = 474536, overlap = 45.5
PHY-3002 : Step(140): len = 475875, overlap = 47.75
PHY-3002 : Step(141): len = 478292, overlap = 51.5
PHY-3002 : Step(142): len = 478641, overlap = 53.5
PHY-3002 : Step(143): len = 479922, overlap = 51.25
PHY-3002 : Step(144): len = 481246, overlap = 53.5
PHY-3002 : Step(145): len = 481481, overlap = 53.25
PHY-3002 : Step(146): len = 482596, overlap = 46.5
PHY-3002 : Step(147): len = 482829, overlap = 51
PHY-3002 : Step(148): len = 482872, overlap = 51
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000694599
PHY-3002 : Step(149): len = 485173, overlap = 51
PHY-3002 : Step(150): len = 490317, overlap = 46.25
PHY-3002 : Step(151): len = 496863, overlap = 50.5
PHY-3002 : Step(152): len = 497847, overlap = 45.25
PHY-3002 : Step(153): len = 497619, overlap = 43
PHY-3002 : Step(154): len = 496869, overlap = 45.25
PHY-3002 : Step(155): len = 496914, overlap = 44.75
PHY-3002 : Step(156): len = 497712, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017031s wall, 0.031250s user + 0.109375s system = 0.140625s CPU (825.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11194.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 634240, over cnt = 1623(4%), over = 8033, worst = 33
PHY-1001 : End global iterations;  0.537259s wall, 0.890625s user + 0.125000s system = 1.015625s CPU (189.0%)

PHY-1001 : Congestion index: top1 = 113.28, top5 = 73.29, top10 = 58.03, top15 = 49.99.
PHY-3001 : End congestion estimation;  0.628821s wall, 0.968750s user + 0.140625s system = 1.109375s CPU (176.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.288341s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.19001e-05
PHY-3002 : Step(157): len = 587313, overlap = 32.8438
PHY-3002 : Step(158): len = 582820, overlap = 44.3438
PHY-3002 : Step(159): len = 559983, overlap = 52.5625
PHY-3002 : Step(160): len = 543921, overlap = 43.875
PHY-3002 : Step(161): len = 532034, overlap = 49.9688
PHY-3002 : Step(162): len = 521835, overlap = 56.9688
PHY-3002 : Step(163): len = 512834, overlap = 65.375
PHY-3002 : Step(164): len = 505492, overlap = 77.7188
PHY-3002 : Step(165): len = 499697, overlap = 87.375
PHY-3002 : Step(166): len = 496321, overlap = 81.1875
PHY-3002 : Step(167): len = 493764, overlap = 80.5625
PHY-3002 : Step(168): len = 487957, overlap = 76.1562
PHY-3002 : Step(169): len = 482541, overlap = 77.8125
PHY-3002 : Step(170): len = 480139, overlap = 77.5312
PHY-3002 : Step(171): len = 476680, overlap = 73.875
PHY-3002 : Step(172): len = 474311, overlap = 76.6875
PHY-3002 : Step(173): len = 472061, overlap = 75.3438
PHY-3002 : Step(174): len = 470250, overlap = 73.5625
PHY-3002 : Step(175): len = 468404, overlap = 68.0938
PHY-3002 : Step(176): len = 466637, overlap = 55.4688
PHY-3002 : Step(177): len = 465724, overlap = 58.3125
PHY-3002 : Step(178): len = 464435, overlap = 61
PHY-3002 : Step(179): len = 463348, overlap = 71.2188
PHY-3002 : Step(180): len = 461439, overlap = 69.5625
PHY-3002 : Step(181): len = 459742, overlap = 74.4375
PHY-3002 : Step(182): len = 457826, overlap = 74.7188
PHY-3002 : Step(183): len = 456425, overlap = 74.6562
PHY-3002 : Step(184): len = 454632, overlap = 76.4688
PHY-3002 : Step(185): len = 452357, overlap = 77.8438
PHY-3002 : Step(186): len = 451128, overlap = 74.875
PHY-3002 : Step(187): len = 450094, overlap = 74.5625
PHY-3002 : Step(188): len = 449069, overlap = 77.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.38003e-05
PHY-3002 : Step(189): len = 451954, overlap = 67.6562
PHY-3002 : Step(190): len = 453568, overlap = 65.9688
PHY-3002 : Step(191): len = 458132, overlap = 59.9688
PHY-3002 : Step(192): len = 461023, overlap = 56.0938
PHY-3002 : Step(193): len = 463587, overlap = 51.875
PHY-3002 : Step(194): len = 466741, overlap = 49.0625
PHY-3002 : Step(195): len = 472034, overlap = 43.125
PHY-3002 : Step(196): len = 473694, overlap = 43.625
PHY-3002 : Step(197): len = 474561, overlap = 43.75
PHY-3002 : Step(198): len = 474770, overlap = 44.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000124119
PHY-3002 : Step(199): len = 487645, overlap = 37.1562
PHY-3002 : Step(200): len = 496224, overlap = 34.0938
PHY-3002 : Step(201): len = 497107, overlap = 31.3438
PHY-3002 : Step(202): len = 500917, overlap = 33.4688
PHY-3002 : Step(203): len = 505277, overlap = 34.3438
PHY-3002 : Step(204): len = 509478, overlap = 33.4062
PHY-3002 : Step(205): len = 514830, overlap = 30.9688
PHY-3002 : Step(206): len = 516050, overlap = 33.8438
PHY-3002 : Step(207): len = 517776, overlap = 34.6562
PHY-3002 : Step(208): len = 517558, overlap = 36.7812
PHY-3002 : Step(209): len = 517954, overlap = 34.6562
PHY-3002 : Step(210): len = 519012, overlap = 26.8438
PHY-3002 : Step(211): len = 519037, overlap = 24.6875
PHY-3002 : Step(212): len = 518322, overlap = 24.9688
PHY-3002 : Step(213): len = 517645, overlap = 27.4375
PHY-3002 : Step(214): len = 517665, overlap = 24.125
PHY-3002 : Step(215): len = 516600, overlap = 26.5312
PHY-3002 : Step(216): len = 515899, overlap = 24.4688
PHY-3002 : Step(217): len = 515161, overlap = 25.0938
PHY-3002 : Step(218): len = 515181, overlap = 23.4062
PHY-3002 : Step(219): len = 514582, overlap = 22.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000248238
PHY-3002 : Step(220): len = 527520, overlap = 16.75
PHY-3002 : Step(221): len = 531380, overlap = 15.875
PHY-3002 : Step(222): len = 533155, overlap = 16
PHY-3002 : Step(223): len = 534237, overlap = 15.8125
PHY-3002 : Step(224): len = 534715, overlap = 15.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000424338
PHY-3002 : Step(225): len = 544822, overlap = 15.1875
PHY-3002 : Step(226): len = 554091, overlap = 13.6875
PHY-3002 : Step(227): len = 555382, overlap = 10.375
PHY-3002 : Step(228): len = 556897, overlap = 10.375
PHY-3002 : Step(229): len = 563088, overlap = 9.4375
PHY-3002 : Step(230): len = 569389, overlap = 8.0625
PHY-3002 : Step(231): len = 572346, overlap = 8.125
PHY-3002 : Step(232): len = 574918, overlap = 7.40625
PHY-3002 : Step(233): len = 576466, overlap = 7.59375
PHY-3002 : Step(234): len = 577500, overlap = 7.96875
PHY-3002 : Step(235): len = 577517, overlap = 7.8125
PHY-3002 : Step(236): len = 577940, overlap = 7.25
PHY-3002 : Step(237): len = 577921, overlap = 7
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000848675
PHY-3002 : Step(238): len = 587908, overlap = 7.25
PHY-3002 : Step(239): len = 593879, overlap = 6.5
PHY-3002 : Step(240): len = 593388, overlap = 6.25
PHY-3002 : Step(241): len = 594507, overlap = 6
PHY-3002 : Step(242): len = 598512, overlap = 5.75
PHY-3002 : Step(243): len = 602018, overlap = 5.5
PHY-3002 : Step(244): len = 605356, overlap = 5.25
PHY-3002 : Step(245): len = 607877, overlap = 5.25
PHY-3002 : Step(246): len = 609297, overlap = 5.5
PHY-3002 : Step(247): len = 609111, overlap = 5.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00169735
PHY-3002 : Step(248): len = 616208, overlap = 3.25
PHY-3002 : Step(249): len = 622296, overlap = 2.25
PHY-3002 : Step(250): len = 623162, overlap = 1.5
PHY-3002 : Step(251): len = 624084, overlap = 1.5
PHY-3002 : Step(252): len = 626032, overlap = 1.5
PHY-3002 : Step(253): len = 627937, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 19/11194.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 656296, over cnt = 1595(4%), over = 6745, worst = 28
PHY-1001 : End global iterations;  0.450864s wall, 0.875000s user + 0.078125s system = 0.953125s CPU (211.4%)

PHY-1001 : Congestion index: top1 = 80.99, top5 = 59.11, top10 = 49.34, top15 = 43.83.
PHY-3001 : End congestion estimation;  0.561084s wall, 0.984375s user + 0.078125s system = 1.062500s CPU (189.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.332215s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000455487
PHY-3002 : Step(254): len = 604613, overlap = 54.9688
PHY-3002 : Step(255): len = 587835, overlap = 59.0625
PHY-3002 : Step(256): len = 575930, overlap = 60.0625
PHY-3002 : Step(257): len = 566778, overlap = 48.4688
PHY-3002 : Step(258): len = 560466, overlap = 55.5312
PHY-3002 : Step(259): len = 557615, overlap = 50.2188
PHY-3002 : Step(260): len = 553132, overlap = 49.5
PHY-3002 : Step(261): len = 548696, overlap = 51.9375
PHY-3002 : Step(262): len = 546681, overlap = 51.25
PHY-3002 : Step(263): len = 547190, overlap = 47.6875
PHY-3002 : Step(264): len = 546899, overlap = 47.5625
PHY-3002 : Step(265): len = 547103, overlap = 47.5312
PHY-3002 : Step(266): len = 545909, overlap = 53.125
PHY-3002 : Step(267): len = 544856, overlap = 54.5938
PHY-3002 : Step(268): len = 544287, overlap = 48.6562
PHY-3002 : Step(269): len = 543465, overlap = 47.1562
PHY-3002 : Step(270): len = 541976, overlap = 47.6562
PHY-3002 : Step(271): len = 538868, overlap = 48.2188
PHY-3002 : Step(272): len = 537040, overlap = 44.3438
PHY-3002 : Step(273): len = 536515, overlap = 45.3125
PHY-3002 : Step(274): len = 535876, overlap = 44.2188
PHY-3002 : Step(275): len = 534168, overlap = 44.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000910974
PHY-3002 : Step(276): len = 543373, overlap = 39.8438
PHY-3002 : Step(277): len = 550224, overlap = 34.3125
PHY-3002 : Step(278): len = 554382, overlap = 30.5938
PHY-3002 : Step(279): len = 556070, overlap = 34
PHY-3002 : Step(280): len = 557120, overlap = 34.625
PHY-3002 : Step(281): len = 558580, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00171651
PHY-3002 : Step(282): len = 568187, overlap = 32.1562
PHY-3002 : Step(283): len = 577967, overlap = 30.1562
PHY-3002 : Step(284): len = 579988, overlap = 33.7188
PHY-3002 : Step(285): len = 581302, overlap = 32.2812
PHY-3002 : Step(286): len = 584829, overlap = 31.3125
PHY-3002 : Step(287): len = 588302, overlap = 31.9375
PHY-3002 : Step(288): len = 591246, overlap = 34.9062
PHY-3002 : Step(289): len = 593655, overlap = 33.375
PHY-3002 : Step(290): len = 594530, overlap = 32.5
PHY-3002 : Step(291): len = 595387, overlap = 32.1875
PHY-3002 : Step(292): len = 595666, overlap = 32.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00326741
PHY-3002 : Step(293): len = 601360, overlap = 32.6875
PHY-3002 : Step(294): len = 609664, overlap = 31.4375
PHY-3002 : Step(295): len = 610022, overlap = 30.6875
PHY-3002 : Step(296): len = 611062, overlap = 29.6562
PHY-3002 : Step(297): len = 613512, overlap = 29.6562
PHY-3002 : Step(298): len = 616087, overlap = 29.5938
PHY-3002 : Step(299): len = 617712, overlap = 29.0312
PHY-3002 : Step(300): len = 618381, overlap = 29.5938
PHY-3002 : Step(301): len = 619455, overlap = 24.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35321, tnet num: 11192, tinst num: 5441, tnode num: 42618, tedge num: 71647.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 216.97 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 164/11194.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 657864, over cnt = 1569(4%), over = 5958, worst = 26
PHY-1001 : End global iterations;  0.501264s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (233.8%)

PHY-1001 : Congestion index: top1 = 77.26, top5 = 58.41, top10 = 49.70, top15 = 44.06.
PHY-1001 : End incremental global routing;  0.605866s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (208.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11192 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331906s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (103.6%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 53 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5378 has valid locations, 28 needs to be replaced
PHY-3001 : design contains 5468 instances, 1346 luts, 1939 seqs, 2092 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 621545
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9870/11221.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 658256, over cnt = 1568(4%), over = 5958, worst = 26
PHY-1001 : End global iterations;  0.050268s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (155.4%)

PHY-1001 : Congestion index: top1 = 77.13, top5 = 58.43, top10 = 49.69, top15 = 44.05.
PHY-3001 : End congestion estimation;  0.174933s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 35429, tnet num: 11219, tinst num: 5468, tnode num: 42807, tedge num: 71809.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.056856s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(302): len = 621561, overlap = 0
PHY-3002 : Step(303): len = 621561, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9879/11221.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 658232, over cnt = 1571(4%), over = 5961, worst = 26
PHY-1001 : End global iterations;  0.058062s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (242.2%)

PHY-1001 : Congestion index: top1 = 77.00, top5 = 58.36, top10 = 49.67, top15 = 44.03.
PHY-3001 : End congestion estimation;  0.166440s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (140.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.339430s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000308907
PHY-3002 : Step(304): len = 621694, overlap = 24.9062
PHY-3002 : Step(305): len = 621694, overlap = 24.9062
PHY-3001 : Final: Len = 621694, Over = 24.9062
PHY-3001 : End incremental placement;  1.923267s wall, 1.968750s user + 0.062500s system = 2.031250s CPU (105.6%)

OPT-1001 : Total overflow 217.09 peak overflow 2.00
OPT-1001 : End high-fanout net optimization;  3.054682s wall, 3.687500s user + 0.125000s system = 3.812500s CPU (124.8%)

OPT-1001 : Current memory(MB): used = 441, reserve = 428, peak = 446.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9870/11221.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 658488, over cnt = 1576(4%), over = 5912, worst = 26
PHY-1002 : len = 677616, over cnt = 1096(3%), over = 3099, worst = 24
PHY-1002 : len = 686976, over cnt = 582(1%), over = 1586, worst = 14
PHY-1002 : len = 695688, over cnt = 75(0%), over = 185, worst = 14
PHY-1002 : len = 697256, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.654505s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (143.2%)

PHY-1001 : Congestion index: top1 = 61.55, top5 = 49.98, top10 = 43.98, top15 = 40.24.
OPT-1001 : End congestion update;  0.770729s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (137.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.275825s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.3%)

OPT-0007 : Start: WNS -10918 TNS -352795 NUM_FEPS 48
OPT-0007 : Iter 1: improved WNS -10918 TNS -352795 NUM_FEPS 48 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.058614s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (126.9%)

OPT-1001 : Current memory(MB): used = 441, reserve = 428, peak = 446.
OPT-1001 : End physical optimization;  4.942438s wall, 5.953125s user + 0.156250s system = 6.109375s CPU (123.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1346 LUT to BLE ...
SYN-4008 : Packed 1346 LUT and 694 SEQ to BLE.
SYN-4003 : Packing 1245 remaining SEQ's ...
SYN-4005 : Packed 332 SEQ with LUT/SLICE
SYN-4006 : 505 single LUT's are left
SYN-4006 : 913 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 2259/4882 primitive instances ...
PHY-3001 : End packing;  0.188695s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.4%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 3444 instances
RUN-1001 : 1676 mslices, 1675 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10541 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 7929 nets have 2 pins
RUN-1001 : 1939 nets have [3 - 5] pins
RUN-1001 : 484 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3442 instances, 3351 slices, 211 macros(2092 instances: 1382 mslices 710 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 615791, Over = 50
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8148/10541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 685576, over cnt = 277(0%), over = 364, worst = 5
PHY-1002 : len = 685872, over cnt = 156(0%), over = 189, worst = 3
PHY-1002 : len = 686568, over cnt = 78(0%), over = 94, worst = 3
PHY-1002 : len = 687048, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 687352, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.394064s wall, 0.609375s user + 0.093750s system = 0.703125s CPU (178.4%)

PHY-1001 : Congestion index: top1 = 61.36, top5 = 50.02, top10 = 43.81, top15 = 39.97.
PHY-3001 : End congestion estimation;  0.498999s wall, 0.703125s user + 0.093750s system = 0.796875s CPU (159.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32277, tnet num: 10539, tinst num: 3442, tnode num: 37557, tedge num: 67710.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.128064s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.41473e-05
PHY-3002 : Step(306): len = 587221, overlap = 55.75
PHY-3002 : Step(307): len = 558971, overlap = 82.75
PHY-3002 : Step(308): len = 543548, overlap = 84.5
PHY-3002 : Step(309): len = 525468, overlap = 97.5
PHY-3002 : Step(310): len = 518077, overlap = 88
PHY-3002 : Step(311): len = 512469, overlap = 94.5
PHY-3002 : Step(312): len = 508831, overlap = 99.25
PHY-3002 : Step(313): len = 503137, overlap = 91.75
PHY-3002 : Step(314): len = 499347, overlap = 96
PHY-3002 : Step(315): len = 494941, overlap = 98
PHY-3002 : Step(316): len = 491938, overlap = 97.75
PHY-3002 : Step(317): len = 486049, overlap = 113.5
PHY-3002 : Step(318): len = 483212, overlap = 116.25
PHY-3002 : Step(319): len = 479329, overlap = 117.25
PHY-3002 : Step(320): len = 478013, overlap = 121.25
PHY-3002 : Step(321): len = 476666, overlap = 126.75
PHY-3002 : Step(322): len = 475701, overlap = 126.5
PHY-3002 : Step(323): len = 474489, overlap = 126
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000168295
PHY-3002 : Step(324): len = 483463, overlap = 117.75
PHY-3002 : Step(325): len = 490298, overlap = 103.25
PHY-3002 : Step(326): len = 498150, overlap = 87.25
PHY-3002 : Step(327): len = 506507, overlap = 77
PHY-3002 : Step(328): len = 511009, overlap = 75.75
PHY-3002 : Step(329): len = 511969, overlap = 78.25
PHY-3002 : Step(330): len = 511177, overlap = 77.25
PHY-3002 : Step(331): len = 510145, overlap = 79
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000319346
PHY-3002 : Step(332): len = 520690, overlap = 70.25
PHY-3002 : Step(333): len = 528177, overlap = 63
PHY-3002 : Step(334): len = 537216, overlap = 50
PHY-3002 : Step(335): len = 544831, overlap = 48.5
PHY-3002 : Step(336): len = 548709, overlap = 45
PHY-3002 : Step(337): len = 548697, overlap = 39.75
PHY-3002 : Step(338): len = 548369, overlap = 39.75
PHY-3002 : Step(339): len = 548333, overlap = 40.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000620223
PHY-3002 : Step(340): len = 559633, overlap = 37.25
PHY-3002 : Step(341): len = 567556, overlap = 35.5
PHY-3002 : Step(342): len = 575369, overlap = 30.75
PHY-3002 : Step(343): len = 581708, overlap = 30
PHY-3002 : Step(344): len = 583683, overlap = 30.25
PHY-3002 : Step(345): len = 584033, overlap = 31
PHY-3002 : Step(346): len = 584041, overlap = 33.75
PHY-3002 : Step(347): len = 584002, overlap = 33
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00121243
PHY-3002 : Step(348): len = 592698, overlap = 28.75
PHY-3002 : Step(349): len = 598424, overlap = 28
PHY-3002 : Step(350): len = 600396, overlap = 29.25
PHY-3002 : Step(351): len = 603257, overlap = 25.75
PHY-3002 : Step(352): len = 606595, overlap = 28.5
PHY-3002 : Step(353): len = 607737, overlap = 29.25
PHY-3002 : Step(354): len = 607291, overlap = 28.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00242324
PHY-3002 : Step(355): len = 612561, overlap = 29.25
PHY-3002 : Step(356): len = 617763, overlap = 26.5
PHY-3002 : Step(357): len = 619179, overlap = 25.5
PHY-3002 : Step(358): len = 620647, overlap = 25.5
PHY-3002 : Step(359): len = 623349, overlap = 24.75
PHY-3002 : Step(360): len = 625867, overlap = 23.75
PHY-3002 : Step(361): len = 626597, overlap = 23.25
PHY-3002 : Step(362): len = 627589, overlap = 21.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00418861
PHY-3002 : Step(363): len = 630916, overlap = 19.75
PHY-3002 : Step(364): len = 633572, overlap = 20.75
PHY-3002 : Step(365): len = 636265, overlap = 20.75
PHY-3002 : Step(366): len = 637906, overlap = 19.25
PHY-3002 : Step(367): len = 638227, overlap = 17.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00691384
PHY-3002 : Step(368): len = 639777, overlap = 18
PHY-3002 : Step(369): len = 642318, overlap = 17.75
PHY-3002 : Step(370): len = 642903, overlap = 17.25
PHY-3002 : Step(371): len = 643495, overlap = 17
PHY-3002 : Step(372): len = 644394, overlap = 16.25
PHY-3002 : Step(373): len = 645467, overlap = 16
PHY-3002 : Step(374): len = 645963, overlap = 16
PHY-3002 : Step(375): len = 646995, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.727951s wall, 0.531250s user + 2.343750s system = 2.875000s CPU (394.9%)

PHY-3001 : Trial Legalized: Len = 655193
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/10541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 695584, over cnt = 904(2%), over = 2004, worst = 10
PHY-1002 : len = 703528, over cnt = 664(1%), over = 1181, worst = 10
PHY-1002 : len = 709912, over cnt = 297(0%), over = 482, worst = 10
PHY-1002 : len = 712640, over cnt = 88(0%), over = 112, worst = 4
PHY-1002 : len = 714400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.831193s wall, 1.468750s user + 0.109375s system = 1.578125s CPU (189.9%)

PHY-1001 : Congestion index: top1 = 54.18, top5 = 44.63, top10 = 40.04, top15 = 36.98.
PHY-3001 : End congestion estimation;  0.941237s wall, 1.593750s user + 0.109375s system = 1.703125s CPU (180.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.315425s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000226852
PHY-3002 : Step(376): len = 637498, overlap = 5
PHY-3002 : Step(377): len = 630712, overlap = 3
PHY-3002 : Step(378): len = 628037, overlap = 3.5
PHY-3002 : Step(379): len = 625500, overlap = 3.75
PHY-3002 : Step(380): len = 623566, overlap = 5.5
PHY-3002 : Step(381): len = 622563, overlap = 7
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000453703
PHY-3002 : Step(382): len = 626150, overlap = 4.75
PHY-3002 : Step(383): len = 628811, overlap = 5
PHY-3002 : Step(384): len = 630009, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006801s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.8%)

PHY-3001 : Legalized: Len = 631560, Over = 0
PHY-3001 : Spreading special nets. 15 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.011710s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.4%)

PHY-3001 : 19 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 631676, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32277, tnet num: 10539, tinst num: 3442, tnode num: 37557, tedge num: 67710.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6825/10541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 690464, over cnt = 348(0%), over = 455, worst = 3
PHY-1002 : len = 690768, over cnt = 223(0%), over = 276, worst = 3
PHY-1002 : len = 692000, over cnt = 116(0%), over = 136, worst = 3
PHY-1002 : len = 692880, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 693096, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.547454s wall, 0.656250s user + 0.140625s system = 0.796875s CPU (145.6%)

PHY-1001 : Congestion index: top1 = 55.26, top5 = 45.54, top10 = 40.17, top15 = 36.96.
PHY-1001 : End incremental global routing;  0.669730s wall, 0.781250s user + 0.140625s system = 0.921875s CPU (137.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.313403s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.171196s wall, 1.281250s user + 0.140625s system = 1.421875s CPU (121.4%)

OPT-1001 : Current memory(MB): used = 433, reserve = 424, peak = 447.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9332/10541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 693096, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 693096, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 693112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.138643s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.4%)

PHY-1001 : Congestion index: top1 = 55.26, top5 = 45.54, top10 = 40.17, top15 = 36.96.
OPT-1001 : End congestion update;  0.273272s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.191605s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.0%)

OPT-0007 : Start: WNS -10677 TNS -355854 NUM_FEPS 71
OPT-1001 : End path based optimization;  0.465559s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.7%)

OPT-1001 : Current memory(MB): used = 440, reserve = 429, peak = 447.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.257859s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9332/10541.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 693112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054906s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.8%)

PHY-1001 : Congestion index: top1 = 55.26, top5 = 45.54, top10 = 40.17, top15 = 36.96.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.262327s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -10677 TNS -355854 NUM_FEPS 71
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.793103
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -10677ps with too many logic level 11 
RUN-1001 :       #2 path slack -10677ps with too many logic level 11 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 10541 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10541 nets
OPT-1001 : End physical optimization;  3.424381s wall, 3.500000s user + 0.156250s system = 3.656250s CPU (106.8%)

RUN-1003 : finish command "place" in  26.342589s wall, 50.046875s user + 24.625000s system = 74.671875s CPU (283.5%)

RUN-1004 : used memory is 386 MB, reserved memory is 371 MB, peak memory is 447 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_place.db" in  1.455235s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (152.5%)

RUN-1004 : used memory is 386 MB, reserved memory is 372 MB, peak memory is 447 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3444 instances
RUN-1001 : 1676 mslices, 1675 lslices, 53 pads, 0 brams, 29 dsps
RUN-1001 : There are total 10541 nets
RUN-6004 WARNING: There are 6 nets with only 1 pin.
RUN-1001 : 7929 nets have 2 pins
RUN-1001 : 1939 nets have [3 - 5] pins
RUN-1001 : 484 nets have [6 - 10] pins
RUN-1001 : 113 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32277, tnet num: 10539, tinst num: 3442, tnode num: 37557, tedge num: 67710.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1676 mslices, 1675 lslices, 53 pads, 0 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 672112, over cnt = 859(2%), over = 1866, worst = 11
PHY-1002 : len = 679752, over cnt = 623(1%), over = 1091, worst = 11
PHY-1002 : len = 685408, over cnt = 236(0%), over = 402, worst = 9
PHY-1002 : len = 689296, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 689520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.677010s wall, 1.265625s user + 0.109375s system = 1.375000s CPU (203.1%)

PHY-1001 : Congestion index: top1 = 52.91, top5 = 44.68, top10 = 39.79, top15 = 36.72.
PHY-1001 : End global routing;  0.806252s wall, 1.359375s user + 0.125000s system = 1.484375s CPU (184.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 453, reserve = 441, peak = 459.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net rst_n will be merged with clock sys_rst_n_in_dup_1
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u4_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u8_encoder/clk_100M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u8_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u8_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : net u8_encoder/u11_biss/U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4 will be merged with clock u8_encoder/u11_biss/U2_control/clk_out_reg1
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[0] is skipped due to 0 input or output
PHY-1001 : net u8_encoder/u11_biss/U3_CRC/clk will be routed on clock mesh
PHY-1001 : clock net u8_encoder/u12_ssi/clk_2M_syn_4 will be merged with clock u8_encoder/u12_ssi/clk_2M
PHY-1001 : clock net u8_encoder/u12_ssi/clk_out_reg1_syn_6 will be merged with clock u8_encoder/u12_ssi/clk_out_reg1
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net u8_encoder/u11_biss/U3_CRC/crc_outt[2] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 709, reserve = 699, peak = 709.
PHY-1001 : End build detailed router design. 4.016827s wall, 4.000000s user + 0.015625s system = 4.015625s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 291304, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.392523s wall, 3.375000s user + 0.015625s system = 3.390625s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 744, reserve = 735, peak = 744.
PHY-1001 : End phase 1; 3.398555s wall, 3.375000s user + 0.015625s system = 3.390625s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 1.26855e+06, over cnt = 144(0%), over = 144, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 746, reserve = 737, peak = 746.
PHY-1001 : End initial routed; 11.151561s wall, 17.906250s user + 0.750000s system = 18.656250s CPU (167.3%)

PHY-1001 : Update timing.....
PHY-1001 : 6268/8599(72%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -13.477  |  -452.431  |  83   
RUN-1001 :   Hold   |   0.287   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.442200s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 752, reserve = 743, peak = 752.
PHY-1001 : End phase 2; 12.593842s wall, 19.359375s user + 0.750000s system = 20.109375s CPU (159.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.26674e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.241568s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (142.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.26638e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.067090s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.26638e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.061855s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (151.6%)

PHY-1001 : Update timing.....
PHY-1001 : 6268/8599(72%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -13.477  |  -452.431  |  83   
RUN-1001 :   Hold   |   0.287   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.375333s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 19 feed throughs used by 18 nets
PHY-1001 : End commit to database; 1.220126s wall, 1.187500s user + 0.031250s system = 1.218750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 799, reserve = 792, peak = 799.
PHY-1001 : End phase 3; 3.193519s wall, 3.265625s user + 0.062500s system = 3.328125s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 344 pins with SWNS -11.810ns STNS -421.824ns FEP 82.
PHY-1001 : End OPT Iter 1; 7.599119s wall, 7.593750s user + 0.000000s system = 7.593750s CPU (99.9%)

PHY-1022 : len = 1.26798e+06, over cnt = 359(0%), over = 359, worst = 1, crit = 0
PHY-1001 : End optimize timing; 7.679441s wall, 7.671875s user + 0.000000s system = 7.671875s CPU (99.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-11.810ns, -421.824ns, 82}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.26605e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.774446s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (106.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.2658e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.055034s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.2658e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.052850s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.7%)

PHY-1001 : Update timing.....
PHY-1001 : 6268/8599(72%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -13.336  |  -457.110  |  83   
RUN-1001 :   Hold   |   0.287   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.345025s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 804, reserve = 796, peak = 804.
PHY-1001 : End phase 4; 9.937656s wall, 9.984375s user + 0.000000s system = 9.984375s CPU (100.5%)

PHY-1003 : Routed, final wirelength = 1.2658e+06
PHY-1001 : Current memory(MB): used = 804, reserve = 796, peak = 804.
PHY-1001 : End export database. 0.023955s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

PHY-1001 : End detail routing;  33.427784s wall, 40.265625s user + 0.859375s system = 41.125000s CPU (123.0%)

RUN-1003 : finish command "route" in  35.373082s wall, 42.765625s user + 0.984375s system = 43.750000s CPU (123.7%)

RUN-1004 : used memory is 761 MB, reserved memory is 754 MB, peak memory is 804 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        53
  #input                   25
  #output                   9
  #inout                   19

Utilization Statistics
#lut                     5610   out of  19600   28.62%
#reg                     1982   out of  19600   10.11%
#le                      6521
  #lut only              4539   out of   6521   69.61%
  #reg only               911   out of   6521   13.97%
  #lut&reg               1071   out of   6521   16.42%
#dsp                       29   out of     29  100.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       53   out of    188   28.19%
  #ireg                    18
  #oreg                    26
  #treg                    19
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                         Type               DriverType         Driver                                                    Fanout
#1        u8_encoder/u11_biss/U3_CRC/clk                   GCLK               pll                u1_pll/pll_inst.clkc1                                     922
#2        u8_encoder/clk_100M                              GCLK               pll                u1_pll/pll_inst.clkc2                                     233
#3        u1_pll/clk0_buf                                  GCLK               pll                u1_pll/pll_inst.clkc0                                     22
#4        u8_encoder/u11_biss/U2_control/clk_out_reg1      GCLK               lslice             u8_encoder/u11_biss/U2_control/sel0_syn_56.q0             20
#5        u8_encoder/u12_ssi/clk_out_reg1                  GCLK               mslice             u8_encoder/u12_ssi/clk_out_reg1_reg_syn_4.q0              17
#6        u8_encoder/u11_biss/U2_control/clk_5M            GCLK               pll                u1_pll/pll_inst.clkc3                                     13
#7        u8_encoder/u15_endat/u41_control/clk_out_reg1    GCLK               lslice             u8_encoder/u14_tawa/u32_uart_recv/rxdata_b[7]_syn_7.q0    11
#8        u8_encoder/u15_endat/u41_control/clk_200k        GCLK               lslice             u8_encoder/u15_endat/u41_control/angle_b[7]_syn_8.q0      10
#9        u8_encoder/u12_ssi/clk_2M                        GCLK               mslice             u8_encoder/u12_ssi/clk_2M_reg_syn_9.q0                    4
#10       sys_clk_in_dup_1                                 GeneralRouting     io                 sys_clk_in_syn_2.di                                       1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  emif_addr_in[12]      INPUT        D16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[11]      INPUT        C15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[10]      INPUT        C16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[9]       INPUT        F13        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[8]       INPUT        F14        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[7]       INPUT        L16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[6]       INPUT        K15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[5]       INPUT        E16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[4]       INPUT        E15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[3]       INPUT        B16        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[2]       INPUT        B15        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[1]       INPUT        A14        LVCMOS25          N/A          PULLUP       IREG     
  emif_addr_in[0]       INPUT        D14        LVCMOS25          N/A          PULLUP       IREG     
    emif_cas_in         INPUT        N12        LVCMOS25          N/A          PULLUP       IREG     
     emif_ce_in         INPUT        C13        LVCMOS25          N/A          PULLUP       NONE     
    emif_cke_in         INPUT        A13        LVCMOS25          N/A          PULLUP       NONE     
    emif_clk_in         INPUT        E13        LVCMOS25          N/A          PULLUP       NONE     
    emif_dqm0_in        INPUT        P11        LVCMOS25          N/A          PULLUP       NONE     
    emif_dqm1_in        INPUT        P12        LVCMOS25          N/A          PULLUP       NONE     
    emif_ras_in         INPUT        N14        LVCMOS25          N/A          PULLUP       IREG     
     emif_we_in         INPUT        C11        LVCMOS25          N/A          PULLUP       NONE     
       sdo_a            INPUT         B5        LVCMOS25          N/A          PULLUP       IREG     
       sdo_b            INPUT         A5        LVCMOS25          N/A          PULLUP       IREG     
     sys_clk_in         INPUT        J16        LVCMOS25          N/A          PULLUP       NONE     
    sys_rst_n_in        INPUT         A6        LVCMOS25          N/A          PULLUP       NONE     
     a_out_able        OUTPUT         B6        LVCMOS25           8            NONE        OREG     
     b_out_able        OUTPUT         B3        LVCMOS25           8            NONE        OREG     
     led_out[3]        OUTPUT        A11        LVCMOS25           8            NONE        OREG     
     led_out[2]        OUTPUT        A10        LVCMOS25           8            NONE        OREG     
     led_out[1]        OUTPUT         A9        LVCMOS25           8            NONE        OREG     
     led_out[0]        OUTPUT         A8        LVCMOS25           8            NONE        OREG     
     sincos_clk        OUTPUT         A4        LVCMOS25           8            NONE        OREG     
    sincos_cs_n        OUTPUT         C4        LVCMOS25           8            NONE        OREG     
     z_out_able        OUTPUT         A7        LVCMOS25           8            NONE        NONE     
   emif_data[15]        INOUT        M15        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[14]        INOUT        P16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[13]        INOUT        N16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[12]        INOUT        P15        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[11]        INOUT        R16        LVCMOS25           8           PULLUP     OREG;TREG  
   emif_data[10]        INOUT        M16        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[9]        INOUT        K14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[8]        INOUT        L13        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[7]        INOUT        T15        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[6]        INOUT        R15        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[5]        INOUT        M14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[4]        INOUT        L14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[3]        INOUT        T14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[2]        INOUT        R14        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[1]        INOUT        M13        LVCMOS25           8           PULLUP     OREG;TREG  
    emif_data[0]        INOUT        T13        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_a          INOUT         F7        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_b          INOUT         E6        LVCMOS25           8           PULLUP     OREG;TREG  
     encoder_z          INOUT         C7        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |demo_1st_top        |6521   |3518    |2092    |2045    |0       |29      |
|  u1_pll               |my_pll              |1      |1       |0       |0       |0       |0       |
|  u2_rst               |rst_BUFG            |0      |0       |0       |0       |0       |0       |
|  u3_op                |emif_signal_op      |7      |6       |0       |5       |0       |0       |
|  u4_setio             |emif_setio          |12     |12      |0       |8       |0       |0       |
|  u5_control           |emif_control        |1      |1       |0       |0       |0       |0       |
|  u6_emif_read         |emif_read           |23     |22      |0       |16      |0       |0       |
|  u7_emif_write        |emif_write          |31     |31      |0       |15      |0       |0       |
|  u8_encoder           |encoder_control     |5239   |2818    |1512    |1847    |0       |29      |
|    u10_abz            |four_sub            |136    |94      |41      |37      |0       |0       |
|    u11_biss           |biss_controll       |298    |255     |42      |140     |0       |0       |
|      U2_control       |biss_control_in     |204    |174     |29      |93      |0       |0       |
|      U3_CRC           |biss_crc6           |94     |81      |13      |47      |0       |0       |
|    u12_ssi            |ssi_control         |140    |103     |20      |96      |0       |0       |
|    u13_sin            |sin_control         |3657   |1500    |1309    |1108    |0       |29      |
|      u21_sample       |ads8350_sample      |165    |114     |5       |101     |0       |0       |
|      u22_fir          |fir                 |3492   |1386    |1304    |1007    |0       |29      |
|        U1_fir         |filter_verilog      |1481   |567     |509     |510     |0       |19      |
|        U2_fir         |filter_verilog      |2011   |819     |795     |497     |0       |10      |
|    u14_tawa           |tawa_control        |391    |345     |22      |197     |0       |0       |
|      u31_uart_control |uart_control        |272    |249     |10      |125     |0       |0       |
|      u32_uart_recv    |uart_recv           |50     |36      |4       |34      |0       |0       |
|      u33_uart_send    |uart_send           |48     |39      |8       |23      |0       |0       |
|      u34_crc          |crc_calc            |21     |21      |0       |15      |0       |0       |
|    u15_endat          |endat_control       |417    |330     |69      |196     |0       |0       |
|      u41_control      |endat_contol_sample |417    |330     |69      |196     |0       |0       |
|  u9_led               |led                 |74     |59      |15      |32      |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       7875  
    #2         2       1087  
    #3         3       533   
    #4         4       318   
    #5        5-10     495   
    #6       11-50     157   
    #7       51-100     4    
  Average     1.83           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db demo_1st_pr.db" in  1.665117s wall, 2.296875s user + 0.031250s system = 2.328125s CPU (139.8%)

RUN-1004 : used memory is 762 MB, reserved memory is 756 MB, peak memory is 814 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 23, tpin num: 32277, tnet num: 10539, tinst num: 3442, tnode num: 37557, tedge num: 67710.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 11 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		rst_n
		u8_encoder/u11_biss/U2_control/clk_out_reg1_syn_4
		u8_encoder/u12_ssi/clk_2M_syn_4
		u8_encoder/u12_ssi/clk_out_reg1_syn_6
		u8_encoder/u15_endat/u41_control/clk_200k_syn_4
		u8_encoder/u15_endat/u41_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3442
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 10541, pip num: 81482
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 19
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3069 valid insts, and 224144 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  8.166731s wall, 108.781250s user + 0.093750s system = 108.875000s CPU (1333.2%)

RUN-1004 : used memory is 792 MB, reserved memory is 788 MB, peak memory is 955 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241220_171848.log"
