$date
	Sun Oct 23 09:58:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#253732
b10001 !
1"
#253734
b10001 &
b10001 %
1$
#253735
0"
#253738
b110100 &
b110100 %
#253742
b11010 &
b11010 %
#253746
b1101 &
b1101 %
#253750
b101000 &
b101000 %
#253754
b10100 &
b10100 %
#253758
b1010 &
b1010 %
#253762
b101 &
b101 %
#253766
b10000 &
b10000 %
#253770
b1000 &
b1000 %
#253774
b100 &
b100 %
#253778
b10 &
b10 %
#253782
b1 &
1#
b1 %
#253786
b0 &
b0 %
0#
0$
#1198992
b11000 !
1"
#1198994
b11000 &
b11000 %
1$
#1198995
0"
#1198998
b1100 &
b1100 %
#1199002
b110 &
b110 %
#1199006
b11 &
b11 %
#1199010
b1010 &
b1010 %
#1199014
b101 &
b101 %
#1199018
b10000 &
b10000 %
#1199022
b1000 &
b1000 %
#1199026
b100 &
b100 %
#1199030
b10 &
b10 %
#1199034
b1 &
b1 %
1#
#1199038
b0 &
0#
b0 %
0$
#2244653
b1100 !
1"
#2244654
b1100 &
b1100 %
1$
#2244655
0"
#2244658
b110 &
b110 %
#2244662
b11 &
b11 %
#2244666
b1010 &
b1010 %
#2244670
b101 &
b101 %
#2244674
b10000 &
b10000 %
#2244678
b1000 &
b1000 %
#2244682
b100 &
b100 %
#2244686
b10 &
b10 %
#2244690
b1 &
b1 %
1#
#2244694
b0 &
0#
b0 %
0$
#4500012
