# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_time_synth.v" \
"../../../../../../FSM_PAR.v" \
"../../../../../../SERIAL_PARITY_GEN.v" \
"../../../../../lab13.srcs/sim_1/new/testbench.v" \

# Do not sort compile order
nosort
