0.7
2020.2
Oct 14 2022
05:20:55
G:/Vivado/project_lab4/project_lab4.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
G:/Vivado/project_lab4/project_lab4.srcs/sim_1/imports/sim/caravel.v,1746408788,verilog,,G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/fir.v,,caravel,,,,,,,,
G:/Vivado/project_lab4/project_lab4.srcs/sim_1/imports/sim/fir_la_tb_wb_test.v,1746410642,verilog,,,,fir_la_tb,,,,,,,,
G:/Vivado/project_lab4/project_lab4.srcs/sim_1/imports/sim/spiflash.v,1746410431,verilog,,G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/user_proj_example.v,,spiflash,,,,,,,,
G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/fir.v,1746407558,verilog,,G:/Vivado/project_lab4/project_lab4.srcs/sim_1/imports/sim/spiflash.v,,fir,,,,,,,,
G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/user_proj_example.v,1746409765,verilog,,G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/wb_fir_wrapper.v,,user_proj_example,,,,,,,,
G:/Vivado/project_lab4/project_lab4.srcs/sources_1/imports/rtl/wb_fir_wrapper.v,1746409795,verilog,,G:/Vivado/project_lab4/project_lab4.srcs/sim_1/imports/sim/fir_la_tb_wb_test.v,,wb_fir_wrapper,,,,,,,,
