quirks	,	V_20
dw_mci_rockchip_init	,	F_7
dev_get_drvdata	,	F_12
of_match_node	,	F_9
data	,	V_31
ios	,	V_8
pdev	,	V_23
dev	,	V_16
u32	,	T_1
host	,	V_2
SDMMC_CMD_USE_HOLD_REG	,	V_4
"failed to set rate %uHz\n"	,	L_1
dw_mci_rockchip_probe	,	F_8
dw_mci_suspend	,	F_13
ret	,	V_9
current_speed	,	V_17
drv_data	,	V_25
bus_width	,	V_11
timing	,	V_13
dw_mci_rockchip_resume	,	F_14
dw_mci_rockchip_prepare_command	,	F_1
clk_get_rate	,	F_6
mmc_ios	,	V_7
dw_mci	,	V_1
MMC_TIMING_MMC_DDR52	,	V_14
of_node	,	V_28
dw_mci_rockchip_match	,	V_30
device	,	V_32
clk_set_rate	,	F_4
ENODEV	,	V_29
pdata	,	V_19
RK3288_CLKGEN_DIV	,	V_6
dw_mci_pltfm_register	,	F_10
bus_hz	,	V_5
cclkin	,	V_10
cmdr	,	V_3
of_device_id	,	V_26
MMC_BUS_WIDTH_8	,	V_12
ciu_clk	,	V_15
sdio_id0	,	V_18
DW_MCI_QUIRK_BROKEN_DTO	,	V_21
dw_mci_rk3288_set_ios	,	F_3
match	,	V_27
dev_warn	,	F_5
dw_mci_drv_data	,	V_24
dw_mci_resume	,	F_15
dw_mci_rockchip_suspend	,	F_11
dw_mci_rk3288_setup_clock	,	F_2
platform_device	,	V_22
