{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623939312357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623939312364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 15:15:11 2021 " "Processing started: Thu Jun 17 15:15:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623939312364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939312364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase2 -c Fase2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase2 -c Fase2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939312364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623939313618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623939313618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timerfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerFSM-Behavioral " "Found design unit 1: TimerFSM-Behavioral" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/TimerFSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332858 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerFSM " "Found entity 1: TimerFSM" {  } { { "TimerFSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/TimerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase2fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase2fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase2FSM-v1 " "Found design unit 1: Fase2FSM-v1" {  } { { "Fase2FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Fase2FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332863 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase2FSM " "Found entity 1: Fase2FSM" {  } { { "Fase2FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Fase2FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_tam_garrafa_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_tam_garrafa_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sel_Tam_Garrafa_FSM-v1 " "Found design unit 1: Sel_Tam_Garrafa_FSM-v1" {  } { { "Sel_Tam_Garrafa_FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Sel_Tam_Garrafa_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sel_Tam_Garrafa_FSM " "Found entity 1: Sel_Tam_Garrafa_FSM" {  } { { "Sel_Tam_Garrafa_FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Sel_Tam_Garrafa_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332893 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_tam_garrafa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_tam_garrafa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Tam_Garrafa-v1 " "Found design unit 1: Display_Tam_Garrafa-v1" {  } { { "Display_Tam_Garrafa.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Display_Tam_Garrafa.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332904 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Tam_Garrafa " "Found entity 1: Display_Tam_Garrafa" {  } { { "Display_Tam_Garrafa.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Display_Tam_Garrafa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase2-shell " "Found design unit 1: Fase2-shell" {  } { { "Fase2.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Fase2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase2 " "Found entity 1: Fase2" {  } { { "Fase2.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Fase2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332938 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-v1 " "Found design unit 1: Display-v1" {  } { { "Display.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623939332945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939332945 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Tinicial Sel_Tam_Garrafa_FSM.vhd(36) " "VHDL error at Sel_Tam_Garrafa_FSM.vhd(36): object \"Tinicial\" is used but not declared" {  } { { "Sel_Tam_Garrafa_FSM.vhd" "" { Text "C:/LSD/ProjFinal/LSDprojfinal/Fase_2/Sel_Tam_Garrafa_FSM.vhd" 36 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1623939332953 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623939333302 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 17 15:15:33 2021 " "Processing ended: Thu Jun 17 15:15:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623939333302 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623939333302 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623939333302 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939333302 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623939334050 ""}
