# Single-cycle-Risk-v
A single cycle risk-v processor implemented using Verilog HDL.<br>

