
ESTUDO_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e54  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08002f60  08002f60  00012f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003260  08003260  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08003260  08003260  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003260  08003260  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003260  08003260  00013260  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003264  08003264  00013264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003268  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  20000078  080032e0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  080032e0  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008dc9  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a7a  00000000  00000000  00028e6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000780  00000000  00000000  0002a8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006d8  00000000  00000000  0002b068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001746b  00000000  00000000  0002b740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000097bd  00000000  00000000  00042bab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082d14  00000000  00000000  0004c368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cf07c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000223c  00000000  00000000  000cf0cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f48 	.word	0x08002f48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08002f48 	.word	0x08002f48

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800015c:	b5b0      	push	{r4, r5, r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	460b      	mov	r3, r1
 8000166:	807b      	strh	r3, [r7, #2]
	/* Prevent unused argument(s) compilation warning */

	if (huart->Instance == USART3) {
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a1e      	ldr	r2, [pc, #120]	; (80001e8 <HAL_UARTEx_RxEventCallback+0x8c>)
 800016e:	4293      	cmp	r3, r2
 8000170:	d135      	bne.n	80001de <HAL_UARTEx_RxEventCallback+0x82>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000172:	2110      	movs	r1, #16
 8000174:	481d      	ldr	r0, [pc, #116]	; (80001ec <HAL_UARTEx_RxEventCallback+0x90>)
 8000176:	f001 f86f 	bl	8001258 <HAL_GPIO_TogglePin>
		HAL_UART_DMAPause(&huart3);
 800017a:	481d      	ldr	r0, [pc, #116]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 800017c:	f001 fd69 	bl	8001c52 <HAL_UART_DMAPause>
		for (int i = 0; i < 10; i++)
 8000180:	2300      	movs	r3, #0
 8000182:	60fb      	str	r3, [r7, #12]
 8000184:	e018      	b.n	80001b8 <HAL_UARTEx_RxEventCallback+0x5c>
			if (!memcmp(DMA_RX_Buffer_3 + i, fistTERM, strlen(fistTERM))) {
 8000186:	68fb      	ldr	r3, [r7, #12]
 8000188:	4a1a      	ldr	r2, [pc, #104]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 800018a:	189c      	adds	r4, r3, r2
 800018c:	4b1a      	ldr	r3, [pc, #104]	; (80001f8 <HAL_UARTEx_RxEventCallback+0x9c>)
 800018e:	681d      	ldr	r5, [r3, #0]
 8000190:	4b19      	ldr	r3, [pc, #100]	; (80001f8 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4618      	mov	r0, r3
 8000196:	f7ff ffd9 	bl	800014c <strlen>
 800019a:	4603      	mov	r3, r0
 800019c:	461a      	mov	r2, r3
 800019e:	4629      	mov	r1, r5
 80001a0:	4620      	mov	r0, r4
 80001a2:	f002 fa3f 	bl	8002624 <memcmp>
 80001a6:	4603      	mov	r3, r0
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	d102      	bne.n	80001b2 <HAL_UARTEx_RxEventCallback+0x56>
				LORA_ReceivedCallback(DMA_RX_Buffer_3);
 80001ac:	4811      	ldr	r0, [pc, #68]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 80001ae:	f000 f83f 	bl	8000230 <LORA_ReceivedCallback>
		for (int i = 0; i < 10; i++)
 80001b2:	68fb      	ldr	r3, [r7, #12]
 80001b4:	3301      	adds	r3, #1
 80001b6:	60fb      	str	r3, [r7, #12]
 80001b8:	68fb      	ldr	r3, [r7, #12]
 80001ba:	2b09      	cmp	r3, #9
 80001bc:	dde3      	ble.n	8000186 <HAL_UARTEx_RxEventCallback+0x2a>

			}
		HAL_UART_DMAResume(&huart3);
 80001be:	480c      	ldr	r0, [pc, #48]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 80001c0:	f001 fde3 	bl	8001d8a <HAL_UART_DMAResume>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 80001c4:	2246      	movs	r2, #70	; 0x46
 80001c6:	490b      	ldr	r1, [pc, #44]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 80001c8:	4809      	ldr	r0, [pc, #36]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 80001ca:	f001 fe6b 	bl	8001ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
		DMA_RX_BUFFER_SIZE);
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80001ce:	4b0b      	ldr	r3, [pc, #44]	; (80001fc <HAL_UARTEx_RxEventCallback+0xa0>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	681a      	ldr	r2, [r3, #0]
 80001d4:	4b09      	ldr	r3, [pc, #36]	; (80001fc <HAL_UARTEx_RxEventCallback+0xa0>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	f022 0204 	bic.w	r2, r2, #4
 80001dc:	601a      	str	r2, [r3, #0]
	}
}
 80001de:	bf00      	nop
 80001e0:	3710      	adds	r7, #16
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bdb0      	pop	{r4, r5, r7, pc}
 80001e6:	bf00      	nop
 80001e8:	40004800 	.word	0x40004800
 80001ec:	40010800 	.word	0x40010800
 80001f0:	20000174 	.word	0x20000174
 80001f4:	20000094 	.word	0x20000094
 80001f8:	20000000 	.word	0x20000000
 80001fc:	200001bc 	.word	0x200001bc

08000200 <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8000204:	2246      	movs	r2, #70	; 0x46
 8000206:	4907      	ldr	r1, [pc, #28]	; (8000224 <USART_Init+0x24>)
 8000208:	4807      	ldr	r0, [pc, #28]	; (8000228 <USART_Init+0x28>)
 800020a:	f001 fe4b 	bl	8001ea4 <HAL_UARTEx_ReceiveToIdle_DMA>
	DMA_RX_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 800020e:	4b07      	ldr	r3, [pc, #28]	; (800022c <USART_Init+0x2c>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	681a      	ldr	r2, [r3, #0]
 8000214:	4b05      	ldr	r3, [pc, #20]	; (800022c <USART_Init+0x2c>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	f022 0204 	bic.w	r2, r2, #4
 800021c:	601a      	str	r2, [r3, #0]
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
}
 800021e:	bf00      	nop
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	20000094 	.word	0x20000094
 8000228:	20000174 	.word	0x20000174
 800022c:	200001bc 	.word	0x200001bc

08000230 <LORA_ReceivedCallback>:

/* USER CODE END PV */

/* Private functions ------------------------------------------------------------*/
/* USER CODE BEGIN PF */
void LORA_ReceivedCallback(uint8_t buffer[50]) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b088      	sub	sp, #32
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	int posicao_inicial = 0;
 8000238:	2300      	movs	r3, #0
 800023a:	61fb      	str	r3, [r7, #28]
	int posicao_final = 0;
 800023c:	2300      	movs	r3, #0
 800023e:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < 70; i++) {
 8000240:	2300      	movs	r3, #0
 8000242:	617b      	str	r3, [r7, #20]
 8000244:	e010      	b.n	8000268 <LORA_ReceivedCallback+0x38>
		if (!memcmp(buffer + i, "AT+", 3)) {
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	687a      	ldr	r2, [r7, #4]
 800024a:	4413      	add	r3, r2
 800024c:	2203      	movs	r2, #3
 800024e:	492c      	ldr	r1, [pc, #176]	; (8000300 <LORA_ReceivedCallback+0xd0>)
 8000250:	4618      	mov	r0, r3
 8000252:	f002 f9e7 	bl	8002624 <memcmp>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d102      	bne.n	8000262 <LORA_ReceivedCallback+0x32>
			posicao_inicial = i;
 800025c:	697b      	ldr	r3, [r7, #20]
 800025e:	61fb      	str	r3, [r7, #28]
			break;
 8000260:	e005      	b.n	800026e <LORA_ReceivedCallback+0x3e>
	for (int i = 0; i < 70; i++) {
 8000262:	697b      	ldr	r3, [r7, #20]
 8000264:	3301      	adds	r3, #1
 8000266:	617b      	str	r3, [r7, #20]
 8000268:	697b      	ldr	r3, [r7, #20]
 800026a:	2b45      	cmp	r3, #69	; 0x45
 800026c:	ddeb      	ble.n	8000246 <LORA_ReceivedCallback+0x16>
		}
	}
	for (int i = posicao_inicial; i < 70; i++) {
 800026e:	69fb      	ldr	r3, [r7, #28]
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	e011      	b.n	8000298 <LORA_ReceivedCallback+0x68>
		if (!memcmp(buffer + i, "<OK>", 4)) {
 8000274:	693b      	ldr	r3, [r7, #16]
 8000276:	687a      	ldr	r2, [r7, #4]
 8000278:	4413      	add	r3, r2
 800027a:	2204      	movs	r2, #4
 800027c:	4921      	ldr	r1, [pc, #132]	; (8000304 <LORA_ReceivedCallback+0xd4>)
 800027e:	4618      	mov	r0, r3
 8000280:	f002 f9d0 	bl	8002624 <memcmp>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d103      	bne.n	8000292 <LORA_ReceivedCallback+0x62>
			posicao_final = i + 4;
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	3304      	adds	r3, #4
 800028e:	61bb      	str	r3, [r7, #24]
			break;
 8000290:	e005      	b.n	800029e <LORA_ReceivedCallback+0x6e>
	for (int i = posicao_inicial; i < 70; i++) {
 8000292:	693b      	ldr	r3, [r7, #16]
 8000294:	3301      	adds	r3, #1
 8000296:	613b      	str	r3, [r7, #16]
 8000298:	693b      	ldr	r3, [r7, #16]
 800029a:	2b45      	cmp	r3, #69	; 0x45
 800029c:	ddea      	ble.n	8000274 <LORA_ReceivedCallback+0x44>
		}
	}
	if (posicao_inicial != 0 && posicao_final != 0) {
 800029e:	69fb      	ldr	r3, [r7, #28]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d027      	beq.n	80002f4 <LORA_ReceivedCallback+0xc4>
 80002a4:	69bb      	ldr	r3, [r7, #24]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d024      	beq.n	80002f4 <LORA_ReceivedCallback+0xc4>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 80002aa:	2102      	movs	r1, #2
 80002ac:	4816      	ldr	r0, [pc, #88]	; (8000308 <LORA_ReceivedCallback+0xd8>)
 80002ae:	f000 ffd3 	bl	8001258 <HAL_GPIO_TogglePin>
		for (int i = posicao_inicial; i < 100; i++) {
 80002b2:	69fb      	ldr	r3, [r7, #28]
 80002b4:	60fb      	str	r3, [r7, #12]
 80002b6:	e016      	b.n	80002e6 <LORA_ReceivedCallback+0xb6>
			if (i <= posicao_final + 1)
 80002b8:	69bb      	ldr	r3, [r7, #24]
 80002ba:	3301      	adds	r3, #1
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	429a      	cmp	r2, r3
 80002c0:	dc09      	bgt.n	80002d6 <LORA_ReceivedCallback+0xa6>
				LORA_UART_BUFFER[i - posicao_inicial] = buffer[i];
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	687a      	ldr	r2, [r7, #4]
 80002c6:	441a      	add	r2, r3
 80002c8:	68f9      	ldr	r1, [r7, #12]
 80002ca:	69fb      	ldr	r3, [r7, #28]
 80002cc:	1acb      	subs	r3, r1, r3
 80002ce:	7811      	ldrb	r1, [r2, #0]
 80002d0:	4a0e      	ldr	r2, [pc, #56]	; (800030c <LORA_ReceivedCallback+0xdc>)
 80002d2:	54d1      	strb	r1, [r2, r3]
 80002d4:	e004      	b.n	80002e0 <LORA_ReceivedCallback+0xb0>
			else
				LORA_UART_BUFFER[i] = '\000';
 80002d6:	4a0d      	ldr	r2, [pc, #52]	; (800030c <LORA_ReceivedCallback+0xdc>)
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	4413      	add	r3, r2
 80002dc:	2200      	movs	r2, #0
 80002de:	701a      	strb	r2, [r3, #0]
		for (int i = posicao_inicial; i < 100; i++) {
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	3301      	adds	r3, #1
 80002e4:	60fb      	str	r3, [r7, #12]
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	2b63      	cmp	r3, #99	; 0x63
 80002ea:	dde5      	ble.n	80002b8 <LORA_ReceivedCallback+0x88>
		}
		LORA_STATUS_RECEIVE = LORA_OK;
 80002ec:	4b08      	ldr	r3, [pc, #32]	; (8000310 <LORA_ReceivedCallback+0xe0>)
 80002ee:	2201      	movs	r2, #1
 80002f0:	701a      	strb	r2, [r3, #0]
		return;
 80002f2:	e002      	b.n	80002fa <LORA_ReceivedCallback+0xca>
	}
	LORA_STATUS_RECEIVE = LORA_FAILED;
 80002f4:	4b06      	ldr	r3, [pc, #24]	; (8000310 <LORA_ReceivedCallback+0xe0>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	701a      	strb	r2, [r3, #0]
}
 80002fa:	3720      	adds	r7, #32
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	08002f70 	.word	0x08002f70
 8000304:	08002f74 	.word	0x08002f74
 8000308:	40010800 	.word	0x40010800
 800030c:	200000dc 	.word	0x200000dc
 8000310:	20000004 	.word	0x20000004

08000314 <LORA_TransmitCommand>:

LoRa_StatusTypeDef LORA_TransmitCommand(uint16_t _Timeout) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	80fb      	strh	r3, [r7, #6]
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
			strlen((char*) AT_TXcommand), _Timeout) != HAL_OK) {
 800031e:	480b      	ldr	r0, [pc, #44]	; (800034c <LORA_TransmitCommand+0x38>)
 8000320:	f7ff ff14 	bl	800014c <strlen>
 8000324:	4603      	mov	r3, r0
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
 8000326:	b29a      	uxth	r2, r3
 8000328:	88fb      	ldrh	r3, [r7, #6]
 800032a:	4908      	ldr	r1, [pc, #32]	; (800034c <LORA_TransmitCommand+0x38>)
 800032c:	4808      	ldr	r0, [pc, #32]	; (8000350 <LORA_TransmitCommand+0x3c>)
 800032e:	f001 fc0d 	bl	8001b4c <HAL_UART_Transmit>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d004      	beq.n	8000342 <LORA_TransmitCommand+0x2e>
		HAL_Delay(20);
 8000338:	2014      	movs	r0, #20
 800033a:	f000 fad1 	bl	80008e0 <HAL_Delay>
		return LORA_FAILED;
 800033e:	2300      	movs	r3, #0
 8000340:	e000      	b.n	8000344 <LORA_TransmitCommand+0x30>
	}
	return LORA_OK;
 8000342:	2301      	movs	r3, #1
}
 8000344:	4618      	mov	r0, r3
 8000346:	3708      	adds	r7, #8
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000140 	.word	0x20000140
 8000350:	20000174 	.word	0x20000174

08000354 <AT_DataUplinkHexadecimal>:
 * @param _Data: Dados para envio
 * @retval Status de execução do comando
 */

LoRa_StatusTypeDef AT_DataUplinkHexadecimal(LoRa_Value _Port,
		LoRa_Data _Data[5]) {
 8000354:	b5b0      	push	{r4, r5, r7, lr}
 8000356:	b086      	sub	sp, #24
 8000358:	af04      	add	r7, sp, #16
 800035a:	4603      	mov	r3, r0
 800035c:	6039      	str	r1, [r7, #0]
 800035e:	80fb      	strh	r3, [r7, #6]
	sprintf((char*) AT_TXcommand, "AT+SEND %hu:%02hx%02hx%02hx%02hx%02hx\r\n", _Port,
 8000360:	88fa      	ldrh	r2, [r7, #6]
			_Data[4], _Data[3], _Data[2], _Data[1], _Data[0]);
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	3304      	adds	r3, #4
 8000366:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) AT_TXcommand, "AT+SEND %hu:%02hx%02hx%02hx%02hx%02hx\r\n", _Port,
 8000368:	461d      	mov	r5, r3
			_Data[4], _Data[3], _Data[2], _Data[1], _Data[0]);
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	3303      	adds	r3, #3
 800036e:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) AT_TXcommand, "AT+SEND %hu:%02hx%02hx%02hx%02hx%02hx\r\n", _Port,
 8000370:	4619      	mov	r1, r3
			_Data[4], _Data[3], _Data[2], _Data[1], _Data[0]);
 8000372:	683b      	ldr	r3, [r7, #0]
 8000374:	3302      	adds	r3, #2
 8000376:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) AT_TXcommand, "AT+SEND %hu:%02hx%02hx%02hx%02hx%02hx\r\n", _Port,
 8000378:	4618      	mov	r0, r3
			_Data[4], _Data[3], _Data[2], _Data[1], _Data[0]);
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	3301      	adds	r3, #1
 800037e:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) AT_TXcommand, "AT+SEND %hu:%02hx%02hx%02hx%02hx%02hx\r\n", _Port,
 8000380:	461c      	mov	r4, r3
			_Data[4], _Data[3], _Data[2], _Data[1], _Data[0]);
 8000382:	683b      	ldr	r3, [r7, #0]
 8000384:	781b      	ldrb	r3, [r3, #0]
	sprintf((char*) AT_TXcommand, "AT+SEND %hu:%02hx%02hx%02hx%02hx%02hx\r\n", _Port,
 8000386:	9303      	str	r3, [sp, #12]
 8000388:	9402      	str	r4, [sp, #8]
 800038a:	9001      	str	r0, [sp, #4]
 800038c:	9100      	str	r1, [sp, #0]
 800038e:	462b      	mov	r3, r5
 8000390:	4908      	ldr	r1, [pc, #32]	; (80003b4 <AT_DataUplinkHexadecimal+0x60>)
 8000392:	4809      	ldr	r0, [pc, #36]	; (80003b8 <AT_DataUplinkHexadecimal+0x64>)
 8000394:	f002 f95e 	bl	8002654 <siprintf>
	if (LORA_TransmitCommand(100) != LORA_OK)
 8000398:	2064      	movs	r0, #100	; 0x64
 800039a:	f7ff ffbb 	bl	8000314 <LORA_TransmitCommand>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d001      	beq.n	80003a8 <AT_DataUplinkHexadecimal+0x54>
		return LORA_FAILED;
 80003a4:	2300      	movs	r3, #0
 80003a6:	e000      	b.n	80003aa <AT_DataUplinkHexadecimal+0x56>
	return LORA_OK;
 80003a8:	2301      	movs	r3, #1
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bdb0      	pop	{r4, r5, r7, pc}
 80003b2:	bf00      	nop
 80003b4:	08003178 	.word	0x08003178
 80003b8:	20000140 	.word	0x20000140

080003bc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80003c0:	f000 fa2c 	bl	800081c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80003c4:	f000 f818 	bl	80003f8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80003c8:	f000 f8a4 	bl	8000514 <MX_GPIO_Init>
	MX_DMA_Init();
 80003cc:	f000 f884 	bl	80004d8 <MX_DMA_Init>
	MX_USART3_UART_Init();
 80003d0:	f000 f858 	bl	8000484 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	USART_Init();
 80003d4:	f7ff ff14 	bl	8000200 <USART_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
//	if (AT_JoinRequestNetworkServer() == LORA_OK)
//						HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
	data[4] = 0x01;
 80003d8:	4b06      	ldr	r3, [pc, #24]	; (80003f4 <main+0x38>)
 80003da:	2201      	movs	r2, #1
 80003dc:	711a      	strb	r2, [r3, #4]
	data[2] = 0xa4;
 80003de:	4b05      	ldr	r3, [pc, #20]	; (80003f4 <main+0x38>)
 80003e0:	22a4      	movs	r2, #164	; 0xa4
 80003e2:	709a      	strb	r2, [r3, #2]
	data[0] = 0xf0;
 80003e4:	4b03      	ldr	r3, [pc, #12]	; (80003f4 <main+0x38>)
 80003e6:	22f0      	movs	r2, #240	; 0xf0
 80003e8:	701a      	strb	r2, [r3, #0]
	AT_DataUplinkHexadecimal(2, data);
 80003ea:	4902      	ldr	r1, [pc, #8]	; (80003f4 <main+0x38>)
 80003ec:	2002      	movs	r0, #2
 80003ee:	f7ff ffb1 	bl	8000354 <AT_DataUplinkHexadecimal>
	while (1) {
 80003f2:	e7fe      	b.n	80003f2 <main+0x36>
 80003f4:	20000200 	.word	0x20000200

080003f8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b090      	sub	sp, #64	; 0x40
 80003fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80003fe:	f107 0318 	add.w	r3, r7, #24
 8000402:	2228      	movs	r2, #40	; 0x28
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f002 f91c 	bl	8002644 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
 8000416:	60da      	str	r2, [r3, #12]
 8000418:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800041a:	2301      	movs	r3, #1
 800041c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800041e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000422:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000424:	2300      	movs	r3, #0
 8000426:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000428:	2301      	movs	r3, #1
 800042a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042c:	2302      	movs	r3, #2
 800042e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000430:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000434:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000436:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800043a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800043c:	f107 0318 	add.w	r3, r7, #24
 8000440:	4618      	mov	r0, r3
 8000442:	f000 ff23 	bl	800128c <HAL_RCC_OscConfig>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <SystemClock_Config+0x58>
		Error_Handler();
 800044c:	f000 f8ac 	bl	80005a8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000450:	230f      	movs	r3, #15
 8000452:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000454:	2302      	movs	r3, #2
 8000456:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000458:	2300      	movs	r3, #0
 800045a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800045c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000460:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000462:	2300      	movs	r3, #0
 8000464:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	2102      	movs	r1, #2
 800046a:	4618      	mov	r0, r3
 800046c:	f001 f990 	bl	8001790 <HAL_RCC_ClockConfig>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x82>
		Error_Handler();
 8000476:	f000 f897 	bl	80005a8 <Error_Handler>
	}
}
 800047a:	bf00      	nop
 800047c:	3740      	adds	r7, #64	; 0x40
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}
	...

08000484 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000488:	4b11      	ldr	r3, [pc, #68]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 800048a:	4a12      	ldr	r2, [pc, #72]	; (80004d4 <MX_USART3_UART_Init+0x50>)
 800048c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800048e:	4b10      	ldr	r3, [pc, #64]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 8000490:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000494:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000496:	4b0e      	ldr	r3, [pc, #56]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 8000498:	2200      	movs	r2, #0
 800049a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800049c:	4b0c      	ldr	r3, [pc, #48]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 800049e:	2200      	movs	r2, #0
 80004a0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80004a2:	4b0b      	ldr	r3, [pc, #44]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80004a8:	4b09      	ldr	r3, [pc, #36]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 80004aa:	220c      	movs	r2, #12
 80004ac:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ae:	4b08      	ldr	r3, [pc, #32]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b4:	4b06      	ldr	r3, [pc, #24]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80004ba:	4805      	ldr	r0, [pc, #20]	; (80004d0 <MX_USART3_UART_Init+0x4c>)
 80004bc:	f001 faf6 	bl	8001aac <HAL_UART_Init>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <MX_USART3_UART_Init+0x46>
		Error_Handler();
 80004c6:	f000 f86f 	bl	80005a8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	20000174 	.word	0x20000174
 80004d4:	40004800 	.word	0x40004800

080004d8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80004de:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <MX_DMA_Init+0x38>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	4a0b      	ldr	r2, [pc, #44]	; (8000510 <MX_DMA_Init+0x38>)
 80004e4:	f043 0301 	orr.w	r3, r3, #1
 80004e8:	6153      	str	r3, [r2, #20]
 80004ea:	4b09      	ldr	r3, [pc, #36]	; (8000510 <MX_DMA_Init+0x38>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	f003 0301 	and.w	r3, r3, #1
 80004f2:	607b      	str	r3, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80004f6:	2200      	movs	r2, #0
 80004f8:	2100      	movs	r1, #0
 80004fa:	200d      	movs	r0, #13
 80004fc:	f000 faeb 	bl	8000ad6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000500:	200d      	movs	r0, #13
 8000502:	f000 fb04 	bl	8000b0e <HAL_NVIC_EnableIRQ>

}
 8000506:	bf00      	nop
 8000508:	3708      	adds	r7, #8
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	40021000 	.word	0x40021000

08000514 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b088      	sub	sp, #32
 8000518:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800051a:	f107 0310 	add.w	r3, r7, #16
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	605a      	str	r2, [r3, #4]
 8000524:	609a      	str	r2, [r3, #8]
 8000526:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000528:	4b1d      	ldr	r3, [pc, #116]	; (80005a0 <MX_GPIO_Init+0x8c>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	4a1c      	ldr	r2, [pc, #112]	; (80005a0 <MX_GPIO_Init+0x8c>)
 800052e:	f043 0320 	orr.w	r3, r3, #32
 8000532:	6193      	str	r3, [r2, #24]
 8000534:	4b1a      	ldr	r3, [pc, #104]	; (80005a0 <MX_GPIO_Init+0x8c>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	f003 0320 	and.w	r3, r3, #32
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000540:	4b17      	ldr	r3, [pc, #92]	; (80005a0 <MX_GPIO_Init+0x8c>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	4a16      	ldr	r2, [pc, #88]	; (80005a0 <MX_GPIO_Init+0x8c>)
 8000546:	f043 0304 	orr.w	r3, r3, #4
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <MX_GPIO_Init+0x8c>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0304 	and.w	r3, r3, #4
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000558:	4b11      	ldr	r3, [pc, #68]	; (80005a0 <MX_GPIO_Init+0x8c>)
 800055a:	699b      	ldr	r3, [r3, #24]
 800055c:	4a10      	ldr	r2, [pc, #64]	; (80005a0 <MX_GPIO_Init+0x8c>)
 800055e:	f043 0308 	orr.w	r3, r3, #8
 8000562:	6193      	str	r3, [r2, #24]
 8000564:	4b0e      	ldr	r3, [pc, #56]	; (80005a0 <MX_GPIO_Init+0x8c>)
 8000566:	699b      	ldr	r3, [r3, #24]
 8000568:	f003 0308 	and.w	r3, r3, #8
 800056c:	607b      	str	r3, [r7, #4]
 800056e:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4,
 8000570:	2200      	movs	r2, #0
 8000572:	2113      	movs	r1, #19
 8000574:	480b      	ldr	r0, [pc, #44]	; (80005a4 <MX_GPIO_Init+0x90>)
 8000576:	f000 fe57 	bl	8001228 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PA0 PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4;
 800057a:	2313      	movs	r3, #19
 800057c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057e:	2301      	movs	r3, #1
 8000580:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	2300      	movs	r3, #0
 8000584:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000586:	2302      	movs	r3, #2
 8000588:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	f107 0310 	add.w	r3, r7, #16
 800058e:	4619      	mov	r1, r3
 8000590:	4804      	ldr	r0, [pc, #16]	; (80005a4 <MX_GPIO_Init+0x90>)
 8000592:	f000 fcc5 	bl	8000f20 <HAL_GPIO_Init>

}
 8000596:	bf00      	nop
 8000598:	3720      	adds	r7, #32
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	40021000 	.word	0x40021000
 80005a4:	40010800 	.word	0x40010800

080005a8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ac:	b672      	cpsid	i
}
 80005ae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80005b0:	e7fe      	b.n	80005b0 <Error_Handler+0x8>
	...

080005b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005ba:	4b15      	ldr	r3, [pc, #84]	; (8000610 <HAL_MspInit+0x5c>)
 80005bc:	699b      	ldr	r3, [r3, #24]
 80005be:	4a14      	ldr	r2, [pc, #80]	; (8000610 <HAL_MspInit+0x5c>)
 80005c0:	f043 0301 	orr.w	r3, r3, #1
 80005c4:	6193      	str	r3, [r2, #24]
 80005c6:	4b12      	ldr	r3, [pc, #72]	; (8000610 <HAL_MspInit+0x5c>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d2:	4b0f      	ldr	r3, [pc, #60]	; (8000610 <HAL_MspInit+0x5c>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	4a0e      	ldr	r2, [pc, #56]	; (8000610 <HAL_MspInit+0x5c>)
 80005d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005dc:	61d3      	str	r3, [r2, #28]
 80005de:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <HAL_MspInit+0x5c>)
 80005e0:	69db      	ldr	r3, [r3, #28]
 80005e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005ea:	4b0a      	ldr	r3, [pc, #40]	; (8000614 <HAL_MspInit+0x60>)
 80005ec:	685b      	ldr	r3, [r3, #4]
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005f6:	60fb      	str	r3, [r7, #12]
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	4a04      	ldr	r2, [pc, #16]	; (8000614 <HAL_MspInit+0x60>)
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000606:	bf00      	nop
 8000608:	3714      	adds	r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	bc80      	pop	{r7}
 800060e:	4770      	bx	lr
 8000610:	40021000 	.word	0x40021000
 8000614:	40010000 	.word	0x40010000

08000618 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b088      	sub	sp, #32
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	f107 0310 	add.w	r3, r7, #16
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a2f      	ldr	r2, [pc, #188]	; (80006f0 <HAL_UART_MspInit+0xd8>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d157      	bne.n	80006e8 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000638:	4b2e      	ldr	r3, [pc, #184]	; (80006f4 <HAL_UART_MspInit+0xdc>)
 800063a:	69db      	ldr	r3, [r3, #28]
 800063c:	4a2d      	ldr	r2, [pc, #180]	; (80006f4 <HAL_UART_MspInit+0xdc>)
 800063e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000642:	61d3      	str	r3, [r2, #28]
 8000644:	4b2b      	ldr	r3, [pc, #172]	; (80006f4 <HAL_UART_MspInit+0xdc>)
 8000646:	69db      	ldr	r3, [r3, #28]
 8000648:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800064c:	60fb      	str	r3, [r7, #12]
 800064e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000650:	4b28      	ldr	r3, [pc, #160]	; (80006f4 <HAL_UART_MspInit+0xdc>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	4a27      	ldr	r2, [pc, #156]	; (80006f4 <HAL_UART_MspInit+0xdc>)
 8000656:	f043 0308 	orr.w	r3, r3, #8
 800065a:	6193      	str	r3, [r2, #24]
 800065c:	4b25      	ldr	r3, [pc, #148]	; (80006f4 <HAL_UART_MspInit+0xdc>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	f003 0308 	and.w	r3, r3, #8
 8000664:	60bb      	str	r3, [r7, #8]
 8000666:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000668:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800066c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800066e:	2302      	movs	r3, #2
 8000670:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000672:	2303      	movs	r3, #3
 8000674:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000676:	f107 0310 	add.w	r3, r7, #16
 800067a:	4619      	mov	r1, r3
 800067c:	481e      	ldr	r0, [pc, #120]	; (80006f8 <HAL_UART_MspInit+0xe0>)
 800067e:	f000 fc4f 	bl	8000f20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000682:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000686:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000690:	f107 0310 	add.w	r3, r7, #16
 8000694:	4619      	mov	r1, r3
 8000696:	4818      	ldr	r0, [pc, #96]	; (80006f8 <HAL_UART_MspInit+0xe0>)
 8000698:	f000 fc42 	bl	8000f20 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800069c:	4b17      	ldr	r3, [pc, #92]	; (80006fc <HAL_UART_MspInit+0xe4>)
 800069e:	4a18      	ldr	r2, [pc, #96]	; (8000700 <HAL_UART_MspInit+0xe8>)
 80006a0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006a2:	4b16      	ldr	r3, [pc, #88]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006a8:	4b14      	ldr	r3, [pc, #80]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80006ae:	4b13      	ldr	r3, [pc, #76]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006b0:	2280      	movs	r2, #128	; 0x80
 80006b2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006bc:	2200      	movs	r2, #0
 80006be:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80006c0:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006c2:	2220      	movs	r2, #32
 80006c4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80006c6:	4b0d      	ldr	r3, [pc, #52]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80006cc:	480b      	ldr	r0, [pc, #44]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006ce:	f000 fa39 	bl	8000b44 <HAL_DMA_Init>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80006d8:	f7ff ff66 	bl	80005a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a07      	ldr	r2, [pc, #28]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006e0:	63da      	str	r2, [r3, #60]	; 0x3c
 80006e2:	4a06      	ldr	r2, [pc, #24]	; (80006fc <HAL_UART_MspInit+0xe4>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80006e8:	bf00      	nop
 80006ea:	3720      	adds	r7, #32
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40004800 	.word	0x40004800
 80006f4:	40021000 	.word	0x40021000
 80006f8:	40010c00 	.word	0x40010c00
 80006fc:	200001bc 	.word	0x200001bc
 8000700:	40020030 	.word	0x40020030

08000704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <NMI_Handler+0x4>

0800070a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800070e:	e7fe      	b.n	800070e <HardFault_Handler+0x4>

08000710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000714:	e7fe      	b.n	8000714 <MemManage_Handler+0x4>

08000716 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800071a:	e7fe      	b.n	800071a <BusFault_Handler+0x4>

0800071c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000720:	e7fe      	b.n	8000720 <UsageFault_Handler+0x4>

08000722 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000722:	b480      	push	{r7}
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000726:	bf00      	nop
 8000728:	46bd      	mov	sp, r7
 800072a:	bc80      	pop	{r7}
 800072c:	4770      	bx	lr

0800072e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800072e:	b480      	push	{r7}
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000732:	bf00      	nop
 8000734:	46bd      	mov	sp, r7
 8000736:	bc80      	pop	{r7}
 8000738:	4770      	bx	lr

0800073a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800073a:	b480      	push	{r7}
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr

08000746 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800074a:	f000 f8ad 	bl	80008a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000758:	4802      	ldr	r0, [pc, #8]	; (8000764 <DMA1_Channel3_IRQHandler+0x10>)
 800075a:	f000 faad 	bl	8000cb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	200001bc 	.word	0x200001bc

08000768 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b086      	sub	sp, #24
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000770:	4a14      	ldr	r2, [pc, #80]	; (80007c4 <_sbrk+0x5c>)
 8000772:	4b15      	ldr	r3, [pc, #84]	; (80007c8 <_sbrk+0x60>)
 8000774:	1ad3      	subs	r3, r2, r3
 8000776:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800077c:	4b13      	ldr	r3, [pc, #76]	; (80007cc <_sbrk+0x64>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d102      	bne.n	800078a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000784:	4b11      	ldr	r3, [pc, #68]	; (80007cc <_sbrk+0x64>)
 8000786:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <_sbrk+0x68>)
 8000788:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800078a:	4b10      	ldr	r3, [pc, #64]	; (80007cc <_sbrk+0x64>)
 800078c:	681a      	ldr	r2, [r3, #0]
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4413      	add	r3, r2
 8000792:	693a      	ldr	r2, [r7, #16]
 8000794:	429a      	cmp	r2, r3
 8000796:	d207      	bcs.n	80007a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000798:	f001 ff1a 	bl	80025d0 <__errno>
 800079c:	4603      	mov	r3, r0
 800079e:	220c      	movs	r2, #12
 80007a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007a2:	f04f 33ff 	mov.w	r3, #4294967295
 80007a6:	e009      	b.n	80007bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007a8:	4b08      	ldr	r3, [pc, #32]	; (80007cc <_sbrk+0x64>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007ae:	4b07      	ldr	r3, [pc, #28]	; (80007cc <_sbrk+0x64>)
 80007b0:	681a      	ldr	r2, [r3, #0]
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	4413      	add	r3, r2
 80007b6:	4a05      	ldr	r2, [pc, #20]	; (80007cc <_sbrk+0x64>)
 80007b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007ba:	68fb      	ldr	r3, [r7, #12]
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3718      	adds	r7, #24
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	20005000 	.word	0x20005000
 80007c8:	00000400 	.word	0x00000400
 80007cc:	20000208 	.word	0x20000208
 80007d0:	20000220 	.word	0x20000220

080007d4 <Reset_Handler>:

/* Call the clock system initialization function.*/
#    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007d4:	480b      	ldr	r0, [pc, #44]	; (8000804 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007d6:	490c      	ldr	r1, [pc, #48]	; (8000808 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007d8:	4a0c      	ldr	r2, [pc, #48]	; (800080c <LoopFillZerobss+0x16>)
  movs r3, #0
 80007da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007dc:	e002      	b.n	80007e4 <LoopCopyDataInit>

080007de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007e2:	3304      	adds	r3, #4

080007e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e8:	d3f9      	bcc.n	80007de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ea:	4a09      	ldr	r2, [pc, #36]	; (8000810 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007ec:	4c09      	ldr	r4, [pc, #36]	; (8000814 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007f0:	e001      	b.n	80007f6 <LoopFillZerobss>

080007f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f4:	3204      	adds	r2, #4

080007f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f8:	d3fb      	bcc.n	80007f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007fa:	f001 feef 	bl	80025dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007fe:	f7ff fddd 	bl	80003bc <main>
  bx lr
 8000802:	4770      	bx	lr
  ldr r0, =_sdata
 8000804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000808:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800080c:	08003268 	.word	0x08003268
  ldr r2, =_sbss
 8000810:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000814:	20000220 	.word	0x20000220

08000818 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000818:	e7fe      	b.n	8000818 <ADC1_2_IRQHandler>
	...

0800081c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000820:	4b08      	ldr	r3, [pc, #32]	; (8000844 <HAL_Init+0x28>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a07      	ldr	r2, [pc, #28]	; (8000844 <HAL_Init+0x28>)
 8000826:	f043 0310 	orr.w	r3, r3, #16
 800082a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800082c:	2003      	movs	r0, #3
 800082e:	f000 f947 	bl	8000ac0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000832:	200f      	movs	r0, #15
 8000834:	f000 f808 	bl	8000848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000838:	f7ff febc 	bl	80005b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40022000 	.word	0x40022000

08000848 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000850:	4b12      	ldr	r3, [pc, #72]	; (800089c <HAL_InitTick+0x54>)
 8000852:	681a      	ldr	r2, [r3, #0]
 8000854:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <HAL_InitTick+0x58>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	4619      	mov	r1, r3
 800085a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800085e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000862:	fbb2 f3f3 	udiv	r3, r2, r3
 8000866:	4618      	mov	r0, r3
 8000868:	f000 f95f 	bl	8000b2a <HAL_SYSTICK_Config>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	e00e      	b.n	8000894 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	2b0f      	cmp	r3, #15
 800087a:	d80a      	bhi.n	8000892 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800087c:	2200      	movs	r2, #0
 800087e:	6879      	ldr	r1, [r7, #4]
 8000880:	f04f 30ff 	mov.w	r0, #4294967295
 8000884:	f000 f927 	bl	8000ad6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000888:	4a06      	ldr	r2, [pc, #24]	; (80008a4 <HAL_InitTick+0x5c>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800088e:	2300      	movs	r3, #0
 8000890:	e000      	b.n	8000894 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000892:	2301      	movs	r3, #1
}
 8000894:	4618      	mov	r0, r3
 8000896:	3708      	adds	r7, #8
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20000008 	.word	0x20000008
 80008a0:	20000010 	.word	0x20000010
 80008a4:	2000000c 	.word	0x2000000c

080008a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008ac:	4b05      	ldr	r3, [pc, #20]	; (80008c4 <HAL_IncTick+0x1c>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	461a      	mov	r2, r3
 80008b2:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <HAL_IncTick+0x20>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4413      	add	r3, r2
 80008b8:	4a03      	ldr	r2, [pc, #12]	; (80008c8 <HAL_IncTick+0x20>)
 80008ba:	6013      	str	r3, [r2, #0]
}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr
 80008c4:	20000010 	.word	0x20000010
 80008c8:	2000020c 	.word	0x2000020c

080008cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  return uwTick;
 80008d0:	4b02      	ldr	r3, [pc, #8]	; (80008dc <HAL_GetTick+0x10>)
 80008d2:	681b      	ldr	r3, [r3, #0]
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bc80      	pop	{r7}
 80008da:	4770      	bx	lr
 80008dc:	2000020c 	.word	0x2000020c

080008e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b084      	sub	sp, #16
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008e8:	f7ff fff0 	bl	80008cc <HAL_GetTick>
 80008ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008f8:	d005      	beq.n	8000906 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008fa:	4b0a      	ldr	r3, [pc, #40]	; (8000924 <HAL_Delay+0x44>)
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	461a      	mov	r2, r3
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	4413      	add	r3, r2
 8000904:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000906:	bf00      	nop
 8000908:	f7ff ffe0 	bl	80008cc <HAL_GetTick>
 800090c:	4602      	mov	r2, r0
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	1ad3      	subs	r3, r2, r3
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	429a      	cmp	r2, r3
 8000916:	d8f7      	bhi.n	8000908 <HAL_Delay+0x28>
  {
  }
}
 8000918:	bf00      	nop
 800091a:	bf00      	nop
 800091c:	3710      	adds	r7, #16
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20000010 	.word	0x20000010

08000928 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000928:	b480      	push	{r7}
 800092a:	b085      	sub	sp, #20
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f003 0307 	and.w	r3, r3, #7
 8000936:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000938:	4b0c      	ldr	r3, [pc, #48]	; (800096c <__NVIC_SetPriorityGrouping+0x44>)
 800093a:	68db      	ldr	r3, [r3, #12]
 800093c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800093e:	68ba      	ldr	r2, [r7, #8]
 8000940:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000944:	4013      	ands	r3, r2
 8000946:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000950:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000954:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000958:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800095a:	4a04      	ldr	r2, [pc, #16]	; (800096c <__NVIC_SetPriorityGrouping+0x44>)
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	60d3      	str	r3, [r2, #12]
}
 8000960:	bf00      	nop
 8000962:	3714      	adds	r7, #20
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	e000ed00 	.word	0xe000ed00

08000970 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000974:	4b04      	ldr	r3, [pc, #16]	; (8000988 <__NVIC_GetPriorityGrouping+0x18>)
 8000976:	68db      	ldr	r3, [r3, #12]
 8000978:	0a1b      	lsrs	r3, r3, #8
 800097a:	f003 0307 	and.w	r3, r3, #7
}
 800097e:	4618      	mov	r0, r3
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	e000ed00 	.word	0xe000ed00

0800098c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800098c:	b480      	push	{r7}
 800098e:	b083      	sub	sp, #12
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099a:	2b00      	cmp	r3, #0
 800099c:	db0b      	blt.n	80009b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	f003 021f 	and.w	r2, r3, #31
 80009a4:	4906      	ldr	r1, [pc, #24]	; (80009c0 <__NVIC_EnableIRQ+0x34>)
 80009a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009aa:	095b      	lsrs	r3, r3, #5
 80009ac:	2001      	movs	r0, #1
 80009ae:	fa00 f202 	lsl.w	r2, r0, r2
 80009b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009b6:	bf00      	nop
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr
 80009c0:	e000e100 	.word	0xe000e100

080009c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	6039      	str	r1, [r7, #0]
 80009ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	db0a      	blt.n	80009ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	b2da      	uxtb	r2, r3
 80009dc:	490c      	ldr	r1, [pc, #48]	; (8000a10 <__NVIC_SetPriority+0x4c>)
 80009de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e2:	0112      	lsls	r2, r2, #4
 80009e4:	b2d2      	uxtb	r2, r2
 80009e6:	440b      	add	r3, r1
 80009e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009ec:	e00a      	b.n	8000a04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	b2da      	uxtb	r2, r3
 80009f2:	4908      	ldr	r1, [pc, #32]	; (8000a14 <__NVIC_SetPriority+0x50>)
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	f003 030f 	and.w	r3, r3, #15
 80009fa:	3b04      	subs	r3, #4
 80009fc:	0112      	lsls	r2, r2, #4
 80009fe:	b2d2      	uxtb	r2, r2
 8000a00:	440b      	add	r3, r1
 8000a02:	761a      	strb	r2, [r3, #24]
}
 8000a04:	bf00      	nop
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	e000e100 	.word	0xe000e100
 8000a14:	e000ed00 	.word	0xe000ed00

08000a18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b089      	sub	sp, #36	; 0x24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	60b9      	str	r1, [r7, #8]
 8000a22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	f003 0307 	and.w	r3, r3, #7
 8000a2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a2c:	69fb      	ldr	r3, [r7, #28]
 8000a2e:	f1c3 0307 	rsb	r3, r3, #7
 8000a32:	2b04      	cmp	r3, #4
 8000a34:	bf28      	it	cs
 8000a36:	2304      	movcs	r3, #4
 8000a38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	3304      	adds	r3, #4
 8000a3e:	2b06      	cmp	r3, #6
 8000a40:	d902      	bls.n	8000a48 <NVIC_EncodePriority+0x30>
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	3b03      	subs	r3, #3
 8000a46:	e000      	b.n	8000a4a <NVIC_EncodePriority+0x32>
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a50:	69bb      	ldr	r3, [r7, #24]
 8000a52:	fa02 f303 	lsl.w	r3, r2, r3
 8000a56:	43da      	mvns	r2, r3
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	401a      	ands	r2, r3
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a60:	f04f 31ff 	mov.w	r1, #4294967295
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6a:	43d9      	mvns	r1, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a70:	4313      	orrs	r3, r2
         );
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	3724      	adds	r7, #36	; 0x24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bc80      	pop	{r7}
 8000a7a:	4770      	bx	lr

08000a7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	3b01      	subs	r3, #1
 8000a88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a8c:	d301      	bcc.n	8000a92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e00f      	b.n	8000ab2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a92:	4a0a      	ldr	r2, [pc, #40]	; (8000abc <SysTick_Config+0x40>)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	3b01      	subs	r3, #1
 8000a98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a9a:	210f      	movs	r1, #15
 8000a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000aa0:	f7ff ff90 	bl	80009c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <SysTick_Config+0x40>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aaa:	4b04      	ldr	r3, [pc, #16]	; (8000abc <SysTick_Config+0x40>)
 8000aac:	2207      	movs	r2, #7
 8000aae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ab0:	2300      	movs	r3, #0
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	e000e010 	.word	0xe000e010

08000ac0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	f7ff ff2d 	bl	8000928 <__NVIC_SetPriorityGrouping>
}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}

08000ad6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b086      	sub	sp, #24
 8000ada:	af00      	add	r7, sp, #0
 8000adc:	4603      	mov	r3, r0
 8000ade:	60b9      	str	r1, [r7, #8]
 8000ae0:	607a      	str	r2, [r7, #4]
 8000ae2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ae8:	f7ff ff42 	bl	8000970 <__NVIC_GetPriorityGrouping>
 8000aec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000aee:	687a      	ldr	r2, [r7, #4]
 8000af0:	68b9      	ldr	r1, [r7, #8]
 8000af2:	6978      	ldr	r0, [r7, #20]
 8000af4:	f7ff ff90 	bl	8000a18 <NVIC_EncodePriority>
 8000af8:	4602      	mov	r2, r0
 8000afa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000afe:	4611      	mov	r1, r2
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff ff5f 	bl	80009c4 <__NVIC_SetPriority>
}
 8000b06:	bf00      	nop
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b082      	sub	sp, #8
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	4603      	mov	r3, r0
 8000b16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff ff35 	bl	800098c <__NVIC_EnableIRQ>
}
 8000b22:	bf00      	nop
 8000b24:	3708      	adds	r7, #8
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}

08000b2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b32:	6878      	ldr	r0, [r7, #4]
 8000b34:	f7ff ffa2 	bl	8000a7c <SysTick_Config>
 8000b38:	4603      	mov	r3, r0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3708      	adds	r7, #8
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
	...

08000b44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b44:	b480      	push	{r7}
 8000b46:	b085      	sub	sp, #20
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d101      	bne.n	8000b5a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
 8000b58:	e043      	b.n	8000be2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	4b22      	ldr	r3, [pc, #136]	; (8000bec <HAL_DMA_Init+0xa8>)
 8000b62:	4413      	add	r3, r2
 8000b64:	4a22      	ldr	r2, [pc, #136]	; (8000bf0 <HAL_DMA_Init+0xac>)
 8000b66:	fba2 2303 	umull	r2, r3, r2, r3
 8000b6a:	091b      	lsrs	r3, r3, #4
 8000b6c:	009a      	lsls	r2, r3, #2
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a1f      	ldr	r2, [pc, #124]	; (8000bf4 <HAL_DMA_Init+0xb0>)
 8000b76:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000b8e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000b92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	695b      	ldr	r3, [r3, #20]
 8000bae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000bbc:	68fa      	ldr	r2, [r7, #12]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2200      	movs	r2, #0
 8000bce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000be0:	2300      	movs	r3, #0
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	3714      	adds	r7, #20
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	bffdfff8 	.word	0xbffdfff8
 8000bf0:	cccccccd 	.word	0xcccccccd
 8000bf4:	40020000 	.word	0x40020000

08000bf8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60f8      	str	r0, [r7, #12]
 8000c00:	60b9      	str	r1, [r7, #8]
 8000c02:	607a      	str	r2, [r7, #4]
 8000c04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c06:	2300      	movs	r3, #0
 8000c08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d101      	bne.n	8000c18 <HAL_DMA_Start_IT+0x20>
 8000c14:	2302      	movs	r3, #2
 8000c16:	e04b      	b.n	8000cb0 <HAL_DMA_Start_IT+0xb8>
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d13a      	bne.n	8000ca2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2202      	movs	r2, #2
 8000c30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	2200      	movs	r2, #0
 8000c38:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f022 0201 	bic.w	r2, r2, #1
 8000c48:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	687a      	ldr	r2, [r7, #4]
 8000c4e:	68b9      	ldr	r1, [r7, #8]
 8000c50:	68f8      	ldr	r0, [r7, #12]
 8000c52:	f000 f937 	bl	8000ec4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d008      	beq.n	8000c70 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f042 020e 	orr.w	r2, r2, #14
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	e00f      	b.n	8000c90 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f022 0204 	bic.w	r2, r2, #4
 8000c7e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	68fb      	ldr	r3, [r7, #12]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f042 020a 	orr.w	r2, r2, #10
 8000c8e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f042 0201 	orr.w	r2, r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	e005      	b.n	8000cae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000caa:	2302      	movs	r3, #2
 8000cac:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd4:	2204      	movs	r2, #4
 8000cd6:	409a      	lsls	r2, r3
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	4013      	ands	r3, r2
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d04f      	beq.n	8000d80 <HAL_DMA_IRQHandler+0xc8>
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	f003 0304 	and.w	r3, r3, #4
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d04a      	beq.n	8000d80 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f003 0320 	and.w	r3, r3, #32
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d107      	bne.n	8000d08 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f022 0204 	bic.w	r2, r2, #4
 8000d06:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a66      	ldr	r2, [pc, #408]	; (8000ea8 <HAL_DMA_IRQHandler+0x1f0>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d029      	beq.n	8000d66 <HAL_DMA_IRQHandler+0xae>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	4a65      	ldr	r2, [pc, #404]	; (8000eac <HAL_DMA_IRQHandler+0x1f4>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d022      	beq.n	8000d62 <HAL_DMA_IRQHandler+0xaa>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a63      	ldr	r2, [pc, #396]	; (8000eb0 <HAL_DMA_IRQHandler+0x1f8>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d01a      	beq.n	8000d5c <HAL_DMA_IRQHandler+0xa4>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a62      	ldr	r2, [pc, #392]	; (8000eb4 <HAL_DMA_IRQHandler+0x1fc>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d012      	beq.n	8000d56 <HAL_DMA_IRQHandler+0x9e>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a60      	ldr	r2, [pc, #384]	; (8000eb8 <HAL_DMA_IRQHandler+0x200>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d00a      	beq.n	8000d50 <HAL_DMA_IRQHandler+0x98>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4a5f      	ldr	r2, [pc, #380]	; (8000ebc <HAL_DMA_IRQHandler+0x204>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d102      	bne.n	8000d4a <HAL_DMA_IRQHandler+0x92>
 8000d44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d48:	e00e      	b.n	8000d68 <HAL_DMA_IRQHandler+0xb0>
 8000d4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000d4e:	e00b      	b.n	8000d68 <HAL_DMA_IRQHandler+0xb0>
 8000d50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d54:	e008      	b.n	8000d68 <HAL_DMA_IRQHandler+0xb0>
 8000d56:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d5a:	e005      	b.n	8000d68 <HAL_DMA_IRQHandler+0xb0>
 8000d5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d60:	e002      	b.n	8000d68 <HAL_DMA_IRQHandler+0xb0>
 8000d62:	2340      	movs	r3, #64	; 0x40
 8000d64:	e000      	b.n	8000d68 <HAL_DMA_IRQHandler+0xb0>
 8000d66:	2304      	movs	r3, #4
 8000d68:	4a55      	ldr	r2, [pc, #340]	; (8000ec0 <HAL_DMA_IRQHandler+0x208>)
 8000d6a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	f000 8094 	beq.w	8000e9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7a:	6878      	ldr	r0, [r7, #4]
 8000d7c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000d7e:	e08e      	b.n	8000e9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d84:	2202      	movs	r2, #2
 8000d86:	409a      	lsls	r2, r3
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d056      	beq.n	8000e3e <HAL_DMA_IRQHandler+0x186>
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d051      	beq.n	8000e3e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f003 0320 	and.w	r3, r3, #32
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d10b      	bne.n	8000dc0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f022 020a 	bic.w	r2, r2, #10
 8000db6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	2201      	movs	r2, #1
 8000dbc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a38      	ldr	r2, [pc, #224]	; (8000ea8 <HAL_DMA_IRQHandler+0x1f0>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d029      	beq.n	8000e1e <HAL_DMA_IRQHandler+0x166>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a37      	ldr	r2, [pc, #220]	; (8000eac <HAL_DMA_IRQHandler+0x1f4>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d022      	beq.n	8000e1a <HAL_DMA_IRQHandler+0x162>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a35      	ldr	r2, [pc, #212]	; (8000eb0 <HAL_DMA_IRQHandler+0x1f8>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d01a      	beq.n	8000e14 <HAL_DMA_IRQHandler+0x15c>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a34      	ldr	r2, [pc, #208]	; (8000eb4 <HAL_DMA_IRQHandler+0x1fc>)
 8000de4:	4293      	cmp	r3, r2
 8000de6:	d012      	beq.n	8000e0e <HAL_DMA_IRQHandler+0x156>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a32      	ldr	r2, [pc, #200]	; (8000eb8 <HAL_DMA_IRQHandler+0x200>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d00a      	beq.n	8000e08 <HAL_DMA_IRQHandler+0x150>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a31      	ldr	r2, [pc, #196]	; (8000ebc <HAL_DMA_IRQHandler+0x204>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d102      	bne.n	8000e02 <HAL_DMA_IRQHandler+0x14a>
 8000dfc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000e00:	e00e      	b.n	8000e20 <HAL_DMA_IRQHandler+0x168>
 8000e02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e06:	e00b      	b.n	8000e20 <HAL_DMA_IRQHandler+0x168>
 8000e08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e0c:	e008      	b.n	8000e20 <HAL_DMA_IRQHandler+0x168>
 8000e0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e12:	e005      	b.n	8000e20 <HAL_DMA_IRQHandler+0x168>
 8000e14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e18:	e002      	b.n	8000e20 <HAL_DMA_IRQHandler+0x168>
 8000e1a:	2320      	movs	r3, #32
 8000e1c:	e000      	b.n	8000e20 <HAL_DMA_IRQHandler+0x168>
 8000e1e:	2302      	movs	r3, #2
 8000e20:	4a27      	ldr	r2, [pc, #156]	; (8000ec0 <HAL_DMA_IRQHandler+0x208>)
 8000e22:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2200      	movs	r2, #0
 8000e28:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d034      	beq.n	8000e9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000e3c:	e02f      	b.n	8000e9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e42:	2208      	movs	r2, #8
 8000e44:	409a      	lsls	r2, r3
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d028      	beq.n	8000ea0 <HAL_DMA_IRQHandler+0x1e8>
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	f003 0308 	and.w	r3, r3, #8
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d023      	beq.n	8000ea0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f022 020e 	bic.w	r2, r2, #14
 8000e66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e70:	2101      	movs	r1, #1
 8000e72:	fa01 f202 	lsl.w	r2, r1, r2
 8000e76:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2201      	movs	r2, #1
 8000e82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d004      	beq.n	8000ea0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	4798      	blx	r3
    }
  }
  return;
 8000e9e:	bf00      	nop
 8000ea0:	bf00      	nop
}
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	40020008 	.word	0x40020008
 8000eac:	4002001c 	.word	0x4002001c
 8000eb0:	40020030 	.word	0x40020030
 8000eb4:	40020044 	.word	0x40020044
 8000eb8:	40020058 	.word	0x40020058
 8000ebc:	4002006c 	.word	0x4002006c
 8000ec0:	40020000 	.word	0x40020000

08000ec4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
 8000ed0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000eda:	2101      	movs	r1, #1
 8000edc:	fa01 f202 	lsl.w	r2, r1, r2
 8000ee0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	683a      	ldr	r2, [r7, #0]
 8000ee8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	2b10      	cmp	r3, #16
 8000ef0:	d108      	bne.n	8000f04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	68ba      	ldr	r2, [r7, #8]
 8000f00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f02:	e007      	b.n	8000f14 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	68ba      	ldr	r2, [r7, #8]
 8000f0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	60da      	str	r2, [r3, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bc80      	pop	{r7}
 8000f1c:	4770      	bx	lr
	...

08000f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b08b      	sub	sp, #44	; 0x2c
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f32:	e169      	b.n	8001208 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f34:	2201      	movs	r2, #1
 8000f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	69fa      	ldr	r2, [r7, #28]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f48:	69ba      	ldr	r2, [r7, #24]
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	f040 8158 	bne.w	8001202 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	4a9a      	ldr	r2, [pc, #616]	; (80011c0 <HAL_GPIO_Init+0x2a0>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d05e      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f5c:	4a98      	ldr	r2, [pc, #608]	; (80011c0 <HAL_GPIO_Init+0x2a0>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d875      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f62:	4a98      	ldr	r2, [pc, #608]	; (80011c4 <HAL_GPIO_Init+0x2a4>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d058      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f68:	4a96      	ldr	r2, [pc, #600]	; (80011c4 <HAL_GPIO_Init+0x2a4>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d86f      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f6e:	4a96      	ldr	r2, [pc, #600]	; (80011c8 <HAL_GPIO_Init+0x2a8>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d052      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f74:	4a94      	ldr	r2, [pc, #592]	; (80011c8 <HAL_GPIO_Init+0x2a8>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d869      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f7a:	4a94      	ldr	r2, [pc, #592]	; (80011cc <HAL_GPIO_Init+0x2ac>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d04c      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f80:	4a92      	ldr	r2, [pc, #584]	; (80011cc <HAL_GPIO_Init+0x2ac>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d863      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f86:	4a92      	ldr	r2, [pc, #584]	; (80011d0 <HAL_GPIO_Init+0x2b0>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d046      	beq.n	800101a <HAL_GPIO_Init+0xfa>
 8000f8c:	4a90      	ldr	r2, [pc, #576]	; (80011d0 <HAL_GPIO_Init+0x2b0>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d85d      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f92:	2b12      	cmp	r3, #18
 8000f94:	d82a      	bhi.n	8000fec <HAL_GPIO_Init+0xcc>
 8000f96:	2b12      	cmp	r3, #18
 8000f98:	d859      	bhi.n	800104e <HAL_GPIO_Init+0x12e>
 8000f9a:	a201      	add	r2, pc, #4	; (adr r2, 8000fa0 <HAL_GPIO_Init+0x80>)
 8000f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa0:	0800101b 	.word	0x0800101b
 8000fa4:	08000ff5 	.word	0x08000ff5
 8000fa8:	08001007 	.word	0x08001007
 8000fac:	08001049 	.word	0x08001049
 8000fb0:	0800104f 	.word	0x0800104f
 8000fb4:	0800104f 	.word	0x0800104f
 8000fb8:	0800104f 	.word	0x0800104f
 8000fbc:	0800104f 	.word	0x0800104f
 8000fc0:	0800104f 	.word	0x0800104f
 8000fc4:	0800104f 	.word	0x0800104f
 8000fc8:	0800104f 	.word	0x0800104f
 8000fcc:	0800104f 	.word	0x0800104f
 8000fd0:	0800104f 	.word	0x0800104f
 8000fd4:	0800104f 	.word	0x0800104f
 8000fd8:	0800104f 	.word	0x0800104f
 8000fdc:	0800104f 	.word	0x0800104f
 8000fe0:	0800104f 	.word	0x0800104f
 8000fe4:	08000ffd 	.word	0x08000ffd
 8000fe8:	08001011 	.word	0x08001011
 8000fec:	4a79      	ldr	r2, [pc, #484]	; (80011d4 <HAL_GPIO_Init+0x2b4>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d013      	beq.n	800101a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ff2:	e02c      	b.n	800104e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	623b      	str	r3, [r7, #32]
          break;
 8000ffa:	e029      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	3304      	adds	r3, #4
 8001002:	623b      	str	r3, [r7, #32]
          break;
 8001004:	e024      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	3308      	adds	r3, #8
 800100c:	623b      	str	r3, [r7, #32]
          break;
 800100e:	e01f      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	330c      	adds	r3, #12
 8001016:	623b      	str	r3, [r7, #32]
          break;
 8001018:	e01a      	b.n	8001050 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001022:	2304      	movs	r3, #4
 8001024:	623b      	str	r3, [r7, #32]
          break;
 8001026:	e013      	b.n	8001050 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d105      	bne.n	800103c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001030:	2308      	movs	r3, #8
 8001032:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	69fa      	ldr	r2, [r7, #28]
 8001038:	611a      	str	r2, [r3, #16]
          break;
 800103a:	e009      	b.n	8001050 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800103c:	2308      	movs	r3, #8
 800103e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	69fa      	ldr	r2, [r7, #28]
 8001044:	615a      	str	r2, [r3, #20]
          break;
 8001046:	e003      	b.n	8001050 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001048:	2300      	movs	r3, #0
 800104a:	623b      	str	r3, [r7, #32]
          break;
 800104c:	e000      	b.n	8001050 <HAL_GPIO_Init+0x130>
          break;
 800104e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	2bff      	cmp	r3, #255	; 0xff
 8001054:	d801      	bhi.n	800105a <HAL_GPIO_Init+0x13a>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	e001      	b.n	800105e <HAL_GPIO_Init+0x13e>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3304      	adds	r3, #4
 800105e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	2bff      	cmp	r3, #255	; 0xff
 8001064:	d802      	bhi.n	800106c <HAL_GPIO_Init+0x14c>
 8001066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	e002      	b.n	8001072 <HAL_GPIO_Init+0x152>
 800106c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106e:	3b08      	subs	r3, #8
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	210f      	movs	r1, #15
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	fa01 f303 	lsl.w	r3, r1, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	401a      	ands	r2, r3
 8001084:	6a39      	ldr	r1, [r7, #32]
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	fa01 f303 	lsl.w	r3, r1, r3
 800108c:	431a      	orrs	r2, r3
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 80b1 	beq.w	8001202 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010a0:	4b4d      	ldr	r3, [pc, #308]	; (80011d8 <HAL_GPIO_Init+0x2b8>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	4a4c      	ldr	r2, [pc, #304]	; (80011d8 <HAL_GPIO_Init+0x2b8>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6193      	str	r3, [r2, #24]
 80010ac:	4b4a      	ldr	r3, [pc, #296]	; (80011d8 <HAL_GPIO_Init+0x2b8>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010b8:	4a48      	ldr	r2, [pc, #288]	; (80011dc <HAL_GPIO_Init+0x2bc>)
 80010ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010bc:	089b      	lsrs	r3, r3, #2
 80010be:	3302      	adds	r3, #2
 80010c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c8:	f003 0303 	and.w	r3, r3, #3
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	220f      	movs	r2, #15
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	4013      	ands	r3, r2
 80010da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	4a40      	ldr	r2, [pc, #256]	; (80011e0 <HAL_GPIO_Init+0x2c0>)
 80010e0:	4293      	cmp	r3, r2
 80010e2:	d013      	beq.n	800110c <HAL_GPIO_Init+0x1ec>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4a3f      	ldr	r2, [pc, #252]	; (80011e4 <HAL_GPIO_Init+0x2c4>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d00d      	beq.n	8001108 <HAL_GPIO_Init+0x1e8>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a3e      	ldr	r2, [pc, #248]	; (80011e8 <HAL_GPIO_Init+0x2c8>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d007      	beq.n	8001104 <HAL_GPIO_Init+0x1e4>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	4a3d      	ldr	r2, [pc, #244]	; (80011ec <HAL_GPIO_Init+0x2cc>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d101      	bne.n	8001100 <HAL_GPIO_Init+0x1e0>
 80010fc:	2303      	movs	r3, #3
 80010fe:	e006      	b.n	800110e <HAL_GPIO_Init+0x1ee>
 8001100:	2304      	movs	r3, #4
 8001102:	e004      	b.n	800110e <HAL_GPIO_Init+0x1ee>
 8001104:	2302      	movs	r3, #2
 8001106:	e002      	b.n	800110e <HAL_GPIO_Init+0x1ee>
 8001108:	2301      	movs	r3, #1
 800110a:	e000      	b.n	800110e <HAL_GPIO_Init+0x1ee>
 800110c:	2300      	movs	r3, #0
 800110e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001110:	f002 0203 	and.w	r2, r2, #3
 8001114:	0092      	lsls	r2, r2, #2
 8001116:	4093      	lsls	r3, r2
 8001118:	68fa      	ldr	r2, [r7, #12]
 800111a:	4313      	orrs	r3, r2
 800111c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800111e:	492f      	ldr	r1, [pc, #188]	; (80011dc <HAL_GPIO_Init+0x2bc>)
 8001120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001122:	089b      	lsrs	r3, r3, #2
 8001124:	3302      	adds	r3, #2
 8001126:	68fa      	ldr	r2, [r7, #12]
 8001128:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001134:	2b00      	cmp	r3, #0
 8001136:	d006      	beq.n	8001146 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001138:	4b2d      	ldr	r3, [pc, #180]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 800113a:	689a      	ldr	r2, [r3, #8]
 800113c:	492c      	ldr	r1, [pc, #176]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	4313      	orrs	r3, r2
 8001142:	608b      	str	r3, [r1, #8]
 8001144:	e006      	b.n	8001154 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001146:	4b2a      	ldr	r3, [pc, #168]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8001148:	689a      	ldr	r2, [r3, #8]
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	43db      	mvns	r3, r3
 800114e:	4928      	ldr	r1, [pc, #160]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8001150:	4013      	ands	r3, r2
 8001152:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800115c:	2b00      	cmp	r3, #0
 800115e:	d006      	beq.n	800116e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001160:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	4922      	ldr	r1, [pc, #136]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	4313      	orrs	r3, r2
 800116a:	60cb      	str	r3, [r1, #12]
 800116c:	e006      	b.n	800117c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800116e:	4b20      	ldr	r3, [pc, #128]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8001170:	68da      	ldr	r2, [r3, #12]
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	43db      	mvns	r3, r3
 8001176:	491e      	ldr	r1, [pc, #120]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8001178:	4013      	ands	r3, r2
 800117a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001184:	2b00      	cmp	r3, #0
 8001186:	d006      	beq.n	8001196 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001188:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 800118a:	685a      	ldr	r2, [r3, #4]
 800118c:	4918      	ldr	r1, [pc, #96]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	4313      	orrs	r3, r2
 8001192:	604b      	str	r3, [r1, #4]
 8001194:	e006      	b.n	80011a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001196:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 8001198:	685a      	ldr	r2, [r3, #4]
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	43db      	mvns	r3, r3
 800119e:	4914      	ldr	r1, [pc, #80]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d021      	beq.n	80011f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	490e      	ldr	r1, [pc, #56]	; (80011f0 <HAL_GPIO_Init+0x2d0>)
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	600b      	str	r3, [r1, #0]
 80011bc:	e021      	b.n	8001202 <HAL_GPIO_Init+0x2e2>
 80011be:	bf00      	nop
 80011c0:	10320000 	.word	0x10320000
 80011c4:	10310000 	.word	0x10310000
 80011c8:	10220000 	.word	0x10220000
 80011cc:	10210000 	.word	0x10210000
 80011d0:	10120000 	.word	0x10120000
 80011d4:	10110000 	.word	0x10110000
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40010000 	.word	0x40010000
 80011e0:	40010800 	.word	0x40010800
 80011e4:	40010c00 	.word	0x40010c00
 80011e8:	40011000 	.word	0x40011000
 80011ec:	40011400 	.word	0x40011400
 80011f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_GPIO_Init+0x304>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	43db      	mvns	r3, r3
 80011fc:	4909      	ldr	r1, [pc, #36]	; (8001224 <HAL_GPIO_Init+0x304>)
 80011fe:	4013      	ands	r3, r2
 8001200:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	3301      	adds	r3, #1
 8001206:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800120e:	fa22 f303 	lsr.w	r3, r2, r3
 8001212:	2b00      	cmp	r3, #0
 8001214:	f47f ae8e 	bne.w	8000f34 <HAL_GPIO_Init+0x14>
  }
}
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	372c      	adds	r7, #44	; 0x2c
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr
 8001224:	40010400 	.word	0x40010400

08001228 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	807b      	strh	r3, [r7, #2]
 8001234:	4613      	mov	r3, r2
 8001236:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001238:	787b      	ldrb	r3, [r7, #1]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800123e:	887a      	ldrh	r2, [r7, #2]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001244:	e003      	b.n	800124e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001246:	887b      	ldrh	r3, [r7, #2]
 8001248:	041a      	lsls	r2, r3, #16
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	611a      	str	r2, [r3, #16]
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr

08001258 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68db      	ldr	r3, [r3, #12]
 8001268:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800126a:	887a      	ldrh	r2, [r7, #2]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	4013      	ands	r3, r2
 8001270:	041a      	lsls	r2, r3, #16
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	43d9      	mvns	r1, r3
 8001276:	887b      	ldrh	r3, [r7, #2]
 8001278:	400b      	ands	r3, r1
 800127a:	431a      	orrs	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	611a      	str	r2, [r3, #16]
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	bc80      	pop	{r7}
 8001288:	4770      	bx	lr
	...

0800128c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e272      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	f000 8087 	beq.w	80013ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012ac:	4b92      	ldr	r3, [pc, #584]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 030c 	and.w	r3, r3, #12
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d00c      	beq.n	80012d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012b8:	4b8f      	ldr	r3, [pc, #572]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 030c 	and.w	r3, r3, #12
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d112      	bne.n	80012ea <HAL_RCC_OscConfig+0x5e>
 80012c4:	4b8c      	ldr	r3, [pc, #560]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012d0:	d10b      	bne.n	80012ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d2:	4b89      	ldr	r3, [pc, #548]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d06c      	beq.n	80013b8 <HAL_RCC_OscConfig+0x12c>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d168      	bne.n	80013b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e24c      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f2:	d106      	bne.n	8001302 <HAL_RCC_OscConfig+0x76>
 80012f4:	4b80      	ldr	r3, [pc, #512]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a7f      	ldr	r2, [pc, #508]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80012fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fe:	6013      	str	r3, [r2, #0]
 8001300:	e02e      	b.n	8001360 <HAL_RCC_OscConfig+0xd4>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10c      	bne.n	8001324 <HAL_RCC_OscConfig+0x98>
 800130a:	4b7b      	ldr	r3, [pc, #492]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a7a      	ldr	r2, [pc, #488]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001310:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4b78      	ldr	r3, [pc, #480]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a77      	ldr	r2, [pc, #476]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800131c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	e01d      	b.n	8001360 <HAL_RCC_OscConfig+0xd4>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800132c:	d10c      	bne.n	8001348 <HAL_RCC_OscConfig+0xbc>
 800132e:	4b72      	ldr	r3, [pc, #456]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a71      	ldr	r2, [pc, #452]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001334:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	4b6f      	ldr	r3, [pc, #444]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a6e      	ldr	r2, [pc, #440]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001340:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	e00b      	b.n	8001360 <HAL_RCC_OscConfig+0xd4>
 8001348:	4b6b      	ldr	r3, [pc, #428]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a6a      	ldr	r2, [pc, #424]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800134e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	4b68      	ldr	r3, [pc, #416]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a67      	ldr	r2, [pc, #412]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800135a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800135e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d013      	beq.n	8001390 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001368:	f7ff fab0 	bl	80008cc <HAL_GetTick>
 800136c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800136e:	e008      	b.n	8001382 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001370:	f7ff faac 	bl	80008cc <HAL_GetTick>
 8001374:	4602      	mov	r2, r0
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	1ad3      	subs	r3, r2, r3
 800137a:	2b64      	cmp	r3, #100	; 0x64
 800137c:	d901      	bls.n	8001382 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800137e:	2303      	movs	r3, #3
 8001380:	e200      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001382:	4b5d      	ldr	r3, [pc, #372]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0f0      	beq.n	8001370 <HAL_RCC_OscConfig+0xe4>
 800138e:	e014      	b.n	80013ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001390:	f7ff fa9c 	bl	80008cc <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001398:	f7ff fa98 	bl	80008cc <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b64      	cmp	r3, #100	; 0x64
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e1ec      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013aa:	4b53      	ldr	r3, [pc, #332]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0x10c>
 80013b6:	e000      	b.n	80013ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d063      	beq.n	800148e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013c6:	4b4c      	ldr	r3, [pc, #304]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 030c 	and.w	r3, r3, #12
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d00b      	beq.n	80013ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013d2:	4b49      	ldr	r3, [pc, #292]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f003 030c 	and.w	r3, r3, #12
 80013da:	2b08      	cmp	r3, #8
 80013dc:	d11c      	bne.n	8001418 <HAL_RCC_OscConfig+0x18c>
 80013de:	4b46      	ldr	r3, [pc, #280]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d116      	bne.n	8001418 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ea:	4b43      	ldr	r3, [pc, #268]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0302 	and.w	r3, r3, #2
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d005      	beq.n	8001402 <HAL_RCC_OscConfig+0x176>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691b      	ldr	r3, [r3, #16]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d001      	beq.n	8001402 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e1c0      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001402:	4b3d      	ldr	r3, [pc, #244]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	695b      	ldr	r3, [r3, #20]
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	4939      	ldr	r1, [pc, #228]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001412:	4313      	orrs	r3, r2
 8001414:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001416:	e03a      	b.n	800148e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	691b      	ldr	r3, [r3, #16]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d020      	beq.n	8001462 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001420:	4b36      	ldr	r3, [pc, #216]	; (80014fc <HAL_RCC_OscConfig+0x270>)
 8001422:	2201      	movs	r2, #1
 8001424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001426:	f7ff fa51 	bl	80008cc <HAL_GetTick>
 800142a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800142e:	f7ff fa4d 	bl	80008cc <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e1a1      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001440:	4b2d      	ldr	r3, [pc, #180]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0f0      	beq.n	800142e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800144c:	4b2a      	ldr	r3, [pc, #168]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	695b      	ldr	r3, [r3, #20]
 8001458:	00db      	lsls	r3, r3, #3
 800145a:	4927      	ldr	r1, [pc, #156]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 800145c:	4313      	orrs	r3, r2
 800145e:	600b      	str	r3, [r1, #0]
 8001460:	e015      	b.n	800148e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001462:	4b26      	ldr	r3, [pc, #152]	; (80014fc <HAL_RCC_OscConfig+0x270>)
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001468:	f7ff fa30 	bl	80008cc <HAL_GetTick>
 800146c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800146e:	e008      	b.n	8001482 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001470:	f7ff fa2c 	bl	80008cc <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d901      	bls.n	8001482 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e180      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001482:	4b1d      	ldr	r3, [pc, #116]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d1f0      	bne.n	8001470 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0308 	and.w	r3, r3, #8
 8001496:	2b00      	cmp	r3, #0
 8001498:	d03a      	beq.n	8001510 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	699b      	ldr	r3, [r3, #24]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d019      	beq.n	80014d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014a2:	4b17      	ldr	r3, [pc, #92]	; (8001500 <HAL_RCC_OscConfig+0x274>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a8:	f7ff fa10 	bl	80008cc <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014b0:	f7ff fa0c 	bl	80008cc <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b02      	cmp	r3, #2
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e160      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014c2:	4b0d      	ldr	r3, [pc, #52]	; (80014f8 <HAL_RCC_OscConfig+0x26c>)
 80014c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014ce:	2001      	movs	r0, #1
 80014d0:	f000 face 	bl	8001a70 <RCC_Delay>
 80014d4:	e01c      	b.n	8001510 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014d6:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <HAL_RCC_OscConfig+0x274>)
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014dc:	f7ff f9f6 	bl	80008cc <HAL_GetTick>
 80014e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014e2:	e00f      	b.n	8001504 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014e4:	f7ff f9f2 	bl	80008cc <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d908      	bls.n	8001504 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014f2:	2303      	movs	r3, #3
 80014f4:	e146      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
 80014f6:	bf00      	nop
 80014f8:	40021000 	.word	0x40021000
 80014fc:	42420000 	.word	0x42420000
 8001500:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001504:	4b92      	ldr	r3, [pc, #584]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1e9      	bne.n	80014e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	2b00      	cmp	r3, #0
 800151a:	f000 80a6 	beq.w	800166a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800151e:	2300      	movs	r3, #0
 8001520:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001522:	4b8b      	ldr	r3, [pc, #556]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152a:	2b00      	cmp	r3, #0
 800152c:	d10d      	bne.n	800154a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	4b88      	ldr	r3, [pc, #544]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	4a87      	ldr	r2, [pc, #540]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001538:	61d3      	str	r3, [r2, #28]
 800153a:	4b85      	ldr	r3, [pc, #532]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001546:	2301      	movs	r3, #1
 8001548:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800154a:	4b82      	ldr	r3, [pc, #520]	; (8001754 <HAL_RCC_OscConfig+0x4c8>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001552:	2b00      	cmp	r3, #0
 8001554:	d118      	bne.n	8001588 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001556:	4b7f      	ldr	r3, [pc, #508]	; (8001754 <HAL_RCC_OscConfig+0x4c8>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	4a7e      	ldr	r2, [pc, #504]	; (8001754 <HAL_RCC_OscConfig+0x4c8>)
 800155c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001560:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001562:	f7ff f9b3 	bl	80008cc <HAL_GetTick>
 8001566:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001568:	e008      	b.n	800157c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800156a:	f7ff f9af 	bl	80008cc <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	693b      	ldr	r3, [r7, #16]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b64      	cmp	r3, #100	; 0x64
 8001576:	d901      	bls.n	800157c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e103      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800157c:	4b75      	ldr	r3, [pc, #468]	; (8001754 <HAL_RCC_OscConfig+0x4c8>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001584:	2b00      	cmp	r3, #0
 8001586:	d0f0      	beq.n	800156a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	2b01      	cmp	r3, #1
 800158e:	d106      	bne.n	800159e <HAL_RCC_OscConfig+0x312>
 8001590:	4b6f      	ldr	r3, [pc, #444]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	4a6e      	ldr	r2, [pc, #440]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6213      	str	r3, [r2, #32]
 800159c:	e02d      	b.n	80015fa <HAL_RCC_OscConfig+0x36e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10c      	bne.n	80015c0 <HAL_RCC_OscConfig+0x334>
 80015a6:	4b6a      	ldr	r3, [pc, #424]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	4a69      	ldr	r2, [pc, #420]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015ac:	f023 0301 	bic.w	r3, r3, #1
 80015b0:	6213      	str	r3, [r2, #32]
 80015b2:	4b67      	ldr	r3, [pc, #412]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	4a66      	ldr	r2, [pc, #408]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	f023 0304 	bic.w	r3, r3, #4
 80015bc:	6213      	str	r3, [r2, #32]
 80015be:	e01c      	b.n	80015fa <HAL_RCC_OscConfig+0x36e>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	2b05      	cmp	r3, #5
 80015c6:	d10c      	bne.n	80015e2 <HAL_RCC_OscConfig+0x356>
 80015c8:	4b61      	ldr	r3, [pc, #388]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015ca:	6a1b      	ldr	r3, [r3, #32]
 80015cc:	4a60      	ldr	r2, [pc, #384]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015ce:	f043 0304 	orr.w	r3, r3, #4
 80015d2:	6213      	str	r3, [r2, #32]
 80015d4:	4b5e      	ldr	r3, [pc, #376]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015d6:	6a1b      	ldr	r3, [r3, #32]
 80015d8:	4a5d      	ldr	r2, [pc, #372]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015da:	f043 0301 	orr.w	r3, r3, #1
 80015de:	6213      	str	r3, [r2, #32]
 80015e0:	e00b      	b.n	80015fa <HAL_RCC_OscConfig+0x36e>
 80015e2:	4b5b      	ldr	r3, [pc, #364]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015e4:	6a1b      	ldr	r3, [r3, #32]
 80015e6:	4a5a      	ldr	r2, [pc, #360]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015e8:	f023 0301 	bic.w	r3, r3, #1
 80015ec:	6213      	str	r3, [r2, #32]
 80015ee:	4b58      	ldr	r3, [pc, #352]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	4a57      	ldr	r2, [pc, #348]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	f023 0304 	bic.w	r3, r3, #4
 80015f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d015      	beq.n	800162e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001602:	f7ff f963 	bl	80008cc <HAL_GetTick>
 8001606:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001608:	e00a      	b.n	8001620 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800160a:	f7ff f95f 	bl	80008cc <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	f241 3288 	movw	r2, #5000	; 0x1388
 8001618:	4293      	cmp	r3, r2
 800161a:	d901      	bls.n	8001620 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800161c:	2303      	movs	r3, #3
 800161e:	e0b1      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001620:	4b4b      	ldr	r3, [pc, #300]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001622:	6a1b      	ldr	r3, [r3, #32]
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d0ee      	beq.n	800160a <HAL_RCC_OscConfig+0x37e>
 800162c:	e014      	b.n	8001658 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800162e:	f7ff f94d 	bl	80008cc <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001634:	e00a      	b.n	800164c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001636:	f7ff f949 	bl	80008cc <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	f241 3288 	movw	r2, #5000	; 0x1388
 8001644:	4293      	cmp	r3, r2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e09b      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164c:	4b40      	ldr	r3, [pc, #256]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 800164e:	6a1b      	ldr	r3, [r3, #32]
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1ee      	bne.n	8001636 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001658:	7dfb      	ldrb	r3, [r7, #23]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d105      	bne.n	800166a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800165e:	4b3c      	ldr	r3, [pc, #240]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a3b      	ldr	r2, [pc, #236]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001664:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001668:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	2b00      	cmp	r3, #0
 8001670:	f000 8087 	beq.w	8001782 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001674:	4b36      	ldr	r3, [pc, #216]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f003 030c 	and.w	r3, r3, #12
 800167c:	2b08      	cmp	r3, #8
 800167e:	d061      	beq.n	8001744 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b02      	cmp	r3, #2
 8001686:	d146      	bne.n	8001716 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001688:	4b33      	ldr	r3, [pc, #204]	; (8001758 <HAL_RCC_OscConfig+0x4cc>)
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168e:	f7ff f91d 	bl	80008cc <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001694:	e008      	b.n	80016a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001696:	f7ff f919 	bl	80008cc <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e06d      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a8:	4b29      	ldr	r3, [pc, #164]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1f0      	bne.n	8001696 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016bc:	d108      	bne.n	80016d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016be:	4b24      	ldr	r3, [pc, #144]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	4921      	ldr	r1, [pc, #132]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016d0:	4b1f      	ldr	r3, [pc, #124]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6a19      	ldr	r1, [r3, #32]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e0:	430b      	orrs	r3, r1
 80016e2:	491b      	ldr	r1, [pc, #108]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016e8:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <HAL_RCC_OscConfig+0x4cc>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ee:	f7ff f8ed 	bl	80008cc <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016f4:	e008      	b.n	8001708 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f6:	f7ff f8e9 	bl	80008cc <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d901      	bls.n	8001708 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e03d      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001708:	4b11      	ldr	r3, [pc, #68]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001710:	2b00      	cmp	r3, #0
 8001712:	d0f0      	beq.n	80016f6 <HAL_RCC_OscConfig+0x46a>
 8001714:	e035      	b.n	8001782 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <HAL_RCC_OscConfig+0x4cc>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171c:	f7ff f8d6 	bl	80008cc <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001722:	e008      	b.n	8001736 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001724:	f7ff f8d2 	bl	80008cc <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e026      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_RCC_OscConfig+0x4c4>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1f0      	bne.n	8001724 <HAL_RCC_OscConfig+0x498>
 8001742:	e01e      	b.n	8001782 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	69db      	ldr	r3, [r3, #28]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d107      	bne.n	800175c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e019      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
 8001750:	40021000 	.word	0x40021000
 8001754:	40007000 	.word	0x40007000
 8001758:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800175c:	4b0b      	ldr	r3, [pc, #44]	; (800178c <HAL_RCC_OscConfig+0x500>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	429a      	cmp	r2, r3
 800176e:	d106      	bne.n	800177e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800177a:	429a      	cmp	r2, r3
 800177c:	d001      	beq.n	8001782 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40021000 	.word	0x40021000

08001790 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e0d0      	b.n	8001946 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017a4:	4b6a      	ldr	r3, [pc, #424]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d910      	bls.n	80017d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017b2:	4b67      	ldr	r3, [pc, #412]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f023 0207 	bic.w	r2, r3, #7
 80017ba:	4965      	ldr	r1, [pc, #404]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	4313      	orrs	r3, r2
 80017c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c2:	4b63      	ldr	r3, [pc, #396]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d001      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e0b8      	b.n	8001946 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d020      	beq.n	8001822 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d005      	beq.n	80017f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017ec:	4b59      	ldr	r3, [pc, #356]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	4a58      	ldr	r2, [pc, #352]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 80017f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80017f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0308 	and.w	r3, r3, #8
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001804:	4b53      	ldr	r3, [pc, #332]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	4a52      	ldr	r2, [pc, #328]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 800180a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800180e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001810:	4b50      	ldr	r3, [pc, #320]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	494d      	ldr	r1, [pc, #308]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 800181e:	4313      	orrs	r3, r2
 8001820:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	2b00      	cmp	r3, #0
 800182c:	d040      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d107      	bne.n	8001846 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001836:	4b47      	ldr	r3, [pc, #284]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d115      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e07f      	b.n	8001946 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b02      	cmp	r3, #2
 800184c:	d107      	bne.n	800185e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800184e:	4b41      	ldr	r3, [pc, #260]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d109      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e073      	b.n	8001946 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185e:	4b3d      	ldr	r3, [pc, #244]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d101      	bne.n	800186e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e06b      	b.n	8001946 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800186e:	4b39      	ldr	r3, [pc, #228]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f023 0203 	bic.w	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	4936      	ldr	r1, [pc, #216]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 800187c:	4313      	orrs	r3, r2
 800187e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001880:	f7ff f824 	bl	80008cc <HAL_GetTick>
 8001884:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001886:	e00a      	b.n	800189e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001888:	f7ff f820 	bl	80008cc <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	f241 3288 	movw	r2, #5000	; 0x1388
 8001896:	4293      	cmp	r3, r2
 8001898:	d901      	bls.n	800189e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e053      	b.n	8001946 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189e:	4b2d      	ldr	r3, [pc, #180]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f003 020c 	and.w	r2, r3, #12
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d1eb      	bne.n	8001888 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018b0:	4b27      	ldr	r3, [pc, #156]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d210      	bcs.n	80018e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018be:	4b24      	ldr	r3, [pc, #144]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f023 0207 	bic.w	r2, r3, #7
 80018c6:	4922      	ldr	r1, [pc, #136]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ce:	4b20      	ldr	r3, [pc, #128]	; (8001950 <HAL_RCC_ClockConfig+0x1c0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d001      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018dc:	2301      	movs	r3, #1
 80018de:	e032      	b.n	8001946 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d008      	beq.n	80018fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018ec:	4b19      	ldr	r3, [pc, #100]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	4916      	ldr	r1, [pc, #88]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0308 	and.w	r3, r3, #8
 8001906:	2b00      	cmp	r3, #0
 8001908:	d009      	beq.n	800191e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800190a:	4b12      	ldr	r3, [pc, #72]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	691b      	ldr	r3, [r3, #16]
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	490e      	ldr	r1, [pc, #56]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 800191a:	4313      	orrs	r3, r2
 800191c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800191e:	f000 f821 	bl	8001964 <HAL_RCC_GetSysClockFreq>
 8001922:	4602      	mov	r2, r0
 8001924:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <HAL_RCC_ClockConfig+0x1c4>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	091b      	lsrs	r3, r3, #4
 800192a:	f003 030f 	and.w	r3, r3, #15
 800192e:	490a      	ldr	r1, [pc, #40]	; (8001958 <HAL_RCC_ClockConfig+0x1c8>)
 8001930:	5ccb      	ldrb	r3, [r1, r3]
 8001932:	fa22 f303 	lsr.w	r3, r2, r3
 8001936:	4a09      	ldr	r2, [pc, #36]	; (800195c <HAL_RCC_ClockConfig+0x1cc>)
 8001938:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_RCC_ClockConfig+0x1d0>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe ff82 	bl	8000848 <HAL_InitTick>

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40022000 	.word	0x40022000
 8001954:	40021000 	.word	0x40021000
 8001958:	080031a0 	.word	0x080031a0
 800195c:	20000008 	.word	0x20000008
 8001960:	2000000c 	.word	0x2000000c

08001964 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001964:	b480      	push	{r7}
 8001966:	b087      	sub	sp, #28
 8001968:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800196a:	2300      	movs	r3, #0
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	2300      	movs	r3, #0
 8001970:	60bb      	str	r3, [r7, #8]
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800197a:	2300      	movs	r3, #0
 800197c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800197e:	4b1e      	ldr	r3, [pc, #120]	; (80019f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f003 030c 	and.w	r3, r3, #12
 800198a:	2b04      	cmp	r3, #4
 800198c:	d002      	beq.n	8001994 <HAL_RCC_GetSysClockFreq+0x30>
 800198e:	2b08      	cmp	r3, #8
 8001990:	d003      	beq.n	800199a <HAL_RCC_GetSysClockFreq+0x36>
 8001992:	e027      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001994:	4b19      	ldr	r3, [pc, #100]	; (80019fc <HAL_RCC_GetSysClockFreq+0x98>)
 8001996:	613b      	str	r3, [r7, #16]
      break;
 8001998:	e027      	b.n	80019ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	0c9b      	lsrs	r3, r3, #18
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	4a17      	ldr	r2, [pc, #92]	; (8001a00 <HAL_RCC_GetSysClockFreq+0x9c>)
 80019a4:	5cd3      	ldrb	r3, [r2, r3]
 80019a6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d010      	beq.n	80019d4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019b2:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	0c5b      	lsrs	r3, r3, #17
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	4a11      	ldr	r2, [pc, #68]	; (8001a04 <HAL_RCC_GetSysClockFreq+0xa0>)
 80019be:	5cd3      	ldrb	r3, [r2, r3]
 80019c0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a0d      	ldr	r2, [pc, #52]	; (80019fc <HAL_RCC_GetSysClockFreq+0x98>)
 80019c6:	fb03 f202 	mul.w	r2, r3, r2
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	e004      	b.n	80019de <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4a0c      	ldr	r2, [pc, #48]	; (8001a08 <HAL_RCC_GetSysClockFreq+0xa4>)
 80019d8:	fb02 f303 	mul.w	r3, r2, r3
 80019dc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	613b      	str	r3, [r7, #16]
      break;
 80019e2:	e002      	b.n	80019ea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019e4:	4b05      	ldr	r3, [pc, #20]	; (80019fc <HAL_RCC_GetSysClockFreq+0x98>)
 80019e6:	613b      	str	r3, [r7, #16]
      break;
 80019e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019ea:	693b      	ldr	r3, [r7, #16]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	371c      	adds	r7, #28
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40021000 	.word	0x40021000
 80019fc:	007a1200 	.word	0x007a1200
 8001a00:	080031b8 	.word	0x080031b8
 8001a04:	080031c8 	.word	0x080031c8
 8001a08:	003d0900 	.word	0x003d0900

08001a0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a10:	4b02      	ldr	r3, [pc, #8]	; (8001a1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001a12:	681b      	ldr	r3, [r3, #0]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	20000008 	.word	0x20000008

08001a20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a24:	f7ff fff2 	bl	8001a0c <HAL_RCC_GetHCLKFreq>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	4b05      	ldr	r3, [pc, #20]	; (8001a40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	0a1b      	lsrs	r3, r3, #8
 8001a30:	f003 0307 	and.w	r3, r3, #7
 8001a34:	4903      	ldr	r1, [pc, #12]	; (8001a44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a36:	5ccb      	ldrb	r3, [r1, r3]
 8001a38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40021000 	.word	0x40021000
 8001a44:	080031b0 	.word	0x080031b0

08001a48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a4c:	f7ff ffde 	bl	8001a0c <HAL_RCC_GetHCLKFreq>
 8001a50:	4602      	mov	r2, r0
 8001a52:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	0adb      	lsrs	r3, r3, #11
 8001a58:	f003 0307 	and.w	r3, r3, #7
 8001a5c:	4903      	ldr	r1, [pc, #12]	; (8001a6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a5e:	5ccb      	ldrb	r3, [r1, r3]
 8001a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	080031b0 	.word	0x080031b0

08001a70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a78:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <RCC_Delay+0x34>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a0a      	ldr	r2, [pc, #40]	; (8001aa8 <RCC_Delay+0x38>)
 8001a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a82:	0a5b      	lsrs	r3, r3, #9
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	fb02 f303 	mul.w	r3, r2, r3
 8001a8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a8c:	bf00      	nop
  }
  while (Delay --);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	1e5a      	subs	r2, r3, #1
 8001a92:	60fa      	str	r2, [r7, #12]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1f9      	bne.n	8001a8c <RCC_Delay+0x1c>
}
 8001a98:	bf00      	nop
 8001a9a:	bf00      	nop
 8001a9c:	3714      	adds	r7, #20
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr
 8001aa4:	20000008 	.word	0x20000008
 8001aa8:	10624dd3 	.word	0x10624dd3

08001aac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e042      	b.n	8001b44 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d106      	bne.n	8001ad8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2200      	movs	r2, #0
 8001ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7fe fda0 	bl	8000618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2224      	movs	r2, #36	; 0x24
 8001adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001aee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f000 fcdf 	bl	80024b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	691a      	ldr	r2, [r3, #16]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	695a      	ldr	r2, [r3, #20]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68da      	ldr	r2, [r3, #12]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2220      	movs	r2, #32
 8001b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2220      	movs	r2, #32
 8001b38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	60b9      	str	r1, [r7, #8]
 8001b56:	603b      	str	r3, [r7, #0]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	2b20      	cmp	r3, #32
 8001b6a:	d16d      	bne.n	8001c48 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d002      	beq.n	8001b78 <HAL_UART_Transmit+0x2c>
 8001b72:	88fb      	ldrh	r3, [r7, #6]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d101      	bne.n	8001b7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	e066      	b.n	8001c4a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2221      	movs	r2, #33	; 0x21
 8001b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b8a:	f7fe fe9f 	bl	80008cc <HAL_GetTick>
 8001b8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	88fa      	ldrh	r2, [r7, #6]
 8001b94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	88fa      	ldrh	r2, [r7, #6]
 8001b9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ba4:	d108      	bne.n	8001bb8 <HAL_UART_Transmit+0x6c>
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	691b      	ldr	r3, [r3, #16]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d104      	bne.n	8001bb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	61bb      	str	r3, [r7, #24]
 8001bb6:	e003      	b.n	8001bc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001bc0:	e02a      	b.n	8001c18 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2180      	movs	r1, #128	; 0x80
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	f000 fadf 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	e036      	b.n	8001c4a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10b      	bne.n	8001bfa <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bf0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	3302      	adds	r3, #2
 8001bf6:	61bb      	str	r3, [r7, #24]
 8001bf8:	e007      	b.n	8001c0a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	781a      	ldrb	r2, [r3, #0]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	3301      	adds	r3, #1
 8001c08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	3b01      	subs	r3, #1
 8001c12:	b29a      	uxth	r2, r3
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1cf      	bne.n	8001bc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	2140      	movs	r1, #64	; 0x40
 8001c2c:	68f8      	ldr	r0, [r7, #12]
 8001c2e:	f000 faaf 	bl	8002190 <UART_WaitOnFlagUntilTimeout>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d001      	beq.n	8001c3c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e006      	b.n	8001c4a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001c44:	2300      	movs	r3, #0
 8001c46:	e000      	b.n	8001c4a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001c48:	2302      	movs	r3, #2
  }
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3720      	adds	r7, #32
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b09d      	sub	sp, #116	; 0x74
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	66fb      	str	r3, [r7, #108]	; 0x6c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	695b      	ldr	r3, [r3, #20]
 8001c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	bf14      	ite	ne
 8001c6c:	2301      	movne	r3, #1
 8001c6e:	2300      	moveq	r3, #0
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b21      	cmp	r3, #33	; 0x21
 8001c7e:	d11c      	bne.n	8001cba <HAL_UART_DMAPause+0x68>
 8001c80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d019      	beq.n	8001cba <HAL_UART_DMAPause+0x68>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	3314      	adds	r3, #20
 8001c8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c90:	e853 3f00 	ldrex	r3, [r3]
 8001c94:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c9c:	66bb      	str	r3, [r7, #104]	; 0x68
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	3314      	adds	r3, #20
 8001ca4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001ca6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001ca8:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001caa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001cac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001cae:	e841 2300 	strex	r3, r2, [r1]
 8001cb2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001cb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1e5      	bne.n	8001c86 <HAL_UART_DMAPause+0x34>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	bf14      	ite	ne
 8001cc8:	2301      	movne	r3, #1
 8001cca:	2300      	moveq	r3, #0
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b22      	cmp	r3, #34	; 0x22
 8001cda:	d150      	bne.n	8001d7e <HAL_UART_DMAPause+0x12c>
 8001cdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d04d      	beq.n	8001d7e <HAL_UART_DMAPause+0x12c>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	330c      	adds	r3, #12
 8001ce8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cec:	e853 3f00 	ldrex	r3, [r3]
 8001cf0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001cf8:	667b      	str	r3, [r7, #100]	; 0x64
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	330c      	adds	r3, #12
 8001d00:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001d02:	647a      	str	r2, [r7, #68]	; 0x44
 8001d04:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d06:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001d08:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001d0a:	e841 2300 	strex	r3, r2, [r1]
 8001d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001d10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1e5      	bne.n	8001ce2 <HAL_UART_DMAPause+0x90>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	3314      	adds	r3, #20
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d20:	e853 3f00 	ldrex	r3, [r3]
 8001d24:	623b      	str	r3, [r7, #32]
   return(result);
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	f023 0301 	bic.w	r3, r3, #1
 8001d2c:	663b      	str	r3, [r7, #96]	; 0x60
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	3314      	adds	r3, #20
 8001d34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001d36:	633a      	str	r2, [r7, #48]	; 0x30
 8001d38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d3e:	e841 2300 	strex	r3, r2, [r1]
 8001d42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1e5      	bne.n	8001d16 <HAL_UART_DMAPause+0xc4>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	3314      	adds	r3, #20
 8001d50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	e853 3f00 	ldrex	r3, [r3]
 8001d58:	60fb      	str	r3, [r7, #12]
   return(result);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	3314      	adds	r3, #20
 8001d68:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001d6a:	61fa      	str	r2, [r7, #28]
 8001d6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d6e:	69b9      	ldr	r1, [r7, #24]
 8001d70:	69fa      	ldr	r2, [r7, #28]
 8001d72:	e841 2300 	strex	r3, r2, [r1]
 8001d76:	617b      	str	r3, [r7, #20]
   return(result);
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1e5      	bne.n	8001d4a <HAL_UART_DMAPause+0xf8>
  }

  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3774      	adds	r7, #116	; 0x74
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bc80      	pop	{r7}
 8001d88:	4770      	bx	lr

08001d8a <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b09d      	sub	sp, #116	; 0x74
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b21      	cmp	r3, #33	; 0x21
 8001d9c:	d119      	bne.n	8001dd2 <HAL_UART_DMAResume+0x48>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	3314      	adds	r3, #20
 8001da4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001da6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001da8:	e853 3f00 	ldrex	r3, [r3]
 8001dac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8001dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001db4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	3314      	adds	r3, #20
 8001dbc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001dbe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001dc0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001dc4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001dc6:	e841 2300 	strex	r3, r2, [r1]
 8001dca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8001dcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1e5      	bne.n	8001d9e <HAL_UART_DMAResume+0x14>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	2b22      	cmp	r3, #34	; 0x22
 8001ddc:	d15c      	bne.n	8001e98 <HAL_UART_DMAResume+0x10e>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	60fb      	str	r3, [r7, #12]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	60fb      	str	r3, [r7, #12]
 8001df2:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d019      	beq.n	8001e30 <HAL_UART_DMAResume+0xa6>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	330c      	adds	r3, #12
 8001e02:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e06:	e853 3f00 	ldrex	r3, [r3]
 8001e0a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e12:	66bb      	str	r3, [r7, #104]	; 0x68
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	330c      	adds	r3, #12
 8001e1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001e1c:	64ba      	str	r2, [r7, #72]	; 0x48
 8001e1e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e20:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001e22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e24:	e841 2300 	strex	r3, r2, [r1]
 8001e28:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8001e2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d1e5      	bne.n	8001dfc <HAL_UART_DMAResume+0x72>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	3314      	adds	r3, #20
 8001e36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3a:	e853 3f00 	ldrex	r3, [r3]
 8001e3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	f043 0301 	orr.w	r3, r3, #1
 8001e46:	667b      	str	r3, [r7, #100]	; 0x64
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	3314      	adds	r3, #20
 8001e4e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001e50:	637a      	str	r2, [r7, #52]	; 0x34
 8001e52:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001e56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e58:	e841 2300 	strex	r3, r2, [r1]
 8001e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d1e5      	bne.n	8001e30 <HAL_UART_DMAResume+0xa6>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	3314      	adds	r3, #20
 8001e6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	e853 3f00 	ldrex	r3, [r3]
 8001e72:	613b      	str	r3, [r7, #16]
   return(result);
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e7a:	663b      	str	r3, [r7, #96]	; 0x60
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	3314      	adds	r3, #20
 8001e82:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e84:	623a      	str	r2, [r7, #32]
 8001e86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e88:	69f9      	ldr	r1, [r7, #28]
 8001e8a:	6a3a      	ldr	r2, [r7, #32]
 8001e8c:	e841 2300 	strex	r3, r2, [r1]
 8001e90:	61bb      	str	r3, [r7, #24]
   return(result);
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1e5      	bne.n	8001e64 <HAL_UART_DMAResume+0xda>
  }

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3774      	adds	r7, #116	; 0x74
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr

08001ea4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08c      	sub	sp, #48	; 0x30
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b20      	cmp	r3, #32
 8001ebc:	d14a      	bne.n	8001f54 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d002      	beq.n	8001eca <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e043      	b.n	8001f56 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8001eda:	88fb      	ldrh	r3, [r7, #6]
 8001edc:	461a      	mov	r2, r3
 8001ede:	68b9      	ldr	r1, [r7, #8]
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f000 f9c3 	bl	800226c <UART_Start_Receive_DMA>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8001eec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d12c      	bne.n	8001f4e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d125      	bne.n	8001f48 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001efc:	2300      	movs	r3, #0
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	330c      	adds	r3, #12
 8001f18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	e853 3f00 	ldrex	r3, [r3]
 8001f20:	617b      	str	r3, [r7, #20]
   return(result);
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	f043 0310 	orr.w	r3, r3, #16
 8001f28:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	330c      	adds	r3, #12
 8001f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f32:	627a      	str	r2, [r7, #36]	; 0x24
 8001f34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f36:	6a39      	ldr	r1, [r7, #32]
 8001f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3a:	e841 2300 	strex	r3, r2, [r1]
 8001f3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1e5      	bne.n	8001f12 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8001f46:	e002      	b.n	8001f4e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8001f4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001f52:	e000      	b.n	8001f56 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8001f54:	2302      	movs	r3, #2
  }
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3730      	adds	r7, #48	; 0x30
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bc80      	pop	{r7}
 8001f80:	4770      	bx	lr

08001f82 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b09c      	sub	sp, #112	; 0x70
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0320 	and.w	r3, r3, #32
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d172      	bne.n	8002096 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8001fb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001fb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	330c      	adds	r3, #12
 8001fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fc0:	e853 3f00 	ldrex	r3, [r3]
 8001fc4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001fcc:	66bb      	str	r3, [r7, #104]	; 0x68
 8001fce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	330c      	adds	r3, #12
 8001fd4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001fd6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001fd8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fda:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001fdc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001fde:	e841 2300 	strex	r3, r2, [r1]
 8001fe2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001fe4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1e5      	bne.n	8001fb6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	3314      	adds	r3, #20
 8001ff0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ff4:	e853 3f00 	ldrex	r3, [r3]
 8001ff8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ffc:	f023 0301 	bic.w	r3, r3, #1
 8002000:	667b      	str	r3, [r7, #100]	; 0x64
 8002002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	3314      	adds	r3, #20
 8002008:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800200a:	647a      	str	r2, [r7, #68]	; 0x44
 800200c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800200e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002010:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002012:	e841 2300 	strex	r3, r2, [r1]
 8002016:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002018:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1e5      	bne.n	8001fea <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800201e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	3314      	adds	r3, #20
 8002024:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	e853 3f00 	ldrex	r3, [r3]
 800202c:	623b      	str	r3, [r7, #32]
   return(result);
 800202e:	6a3b      	ldr	r3, [r7, #32]
 8002030:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002034:	663b      	str	r3, [r7, #96]	; 0x60
 8002036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	3314      	adds	r3, #20
 800203c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800203e:	633a      	str	r2, [r7, #48]	; 0x30
 8002040:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002042:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002044:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002046:	e841 2300 	strex	r3, r2, [r1]
 800204a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800204c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1e5      	bne.n	800201e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002054:	2220      	movs	r2, #32
 8002056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800205a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	2b01      	cmp	r3, #1
 8002060:	d119      	bne.n	8002096 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002062:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	330c      	adds	r3, #12
 8002068:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	e853 3f00 	ldrex	r3, [r3]
 8002070:	60fb      	str	r3, [r7, #12]
   return(result);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f023 0310 	bic.w	r3, r3, #16
 8002078:	65fb      	str	r3, [r7, #92]	; 0x5c
 800207a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	330c      	adds	r3, #12
 8002080:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002082:	61fa      	str	r2, [r7, #28]
 8002084:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002086:	69b9      	ldr	r1, [r7, #24]
 8002088:	69fa      	ldr	r2, [r7, #28]
 800208a:	e841 2300 	strex	r3, r2, [r1]
 800208e:	617b      	str	r3, [r7, #20]
   return(result);
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1e5      	bne.n	8002062 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002098:	2200      	movs	r2, #0
 800209a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800209c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800209e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d106      	bne.n	80020b2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80020a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80020a8:	4619      	mov	r1, r3
 80020aa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80020ac:	f7fe f856 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80020b0:	e002      	b.n	80020b8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80020b2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80020b4:	f7ff ff53 	bl	8001f5e <HAL_UART_RxCpltCallback>
}
 80020b8:	bf00      	nop
 80020ba:	3770      	adds	r7, #112	; 0x70
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020cc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2201      	movs	r2, #1
 80020d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d108      	bne.n	80020ee <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80020e0:	085b      	lsrs	r3, r3, #1
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	4619      	mov	r1, r3
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f7fe f838 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80020ec:	e002      	b.n	80020f4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80020ee:	68f8      	ldr	r0, [r7, #12]
 80020f0:	f7ff ff3e 	bl	8001f70 <HAL_UART_RxHalfCpltCallback>
}
 80020f4:	bf00      	nop
 80020f6:	3710      	adds	r7, #16
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002104:	2300      	movs	r3, #0
 8002106:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	695b      	ldr	r3, [r3, #20]
 8002114:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002118:	2b00      	cmp	r3, #0
 800211a:	bf14      	ite	ne
 800211c:	2301      	movne	r3, #1
 800211e:	2300      	moveq	r3, #0
 8002120:	b2db      	uxtb	r3, r3
 8002122:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800212a:	b2db      	uxtb	r3, r3
 800212c:	2b21      	cmp	r3, #33	; 0x21
 800212e:	d108      	bne.n	8002142 <UART_DMAError+0x46>
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d005      	beq.n	8002142 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	2200      	movs	r2, #0
 800213a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800213c:	68b8      	ldr	r0, [r7, #8]
 800213e:	f000 f92f 	bl	80023a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800214c:	2b00      	cmp	r3, #0
 800214e:	bf14      	ite	ne
 8002150:	2301      	movne	r3, #1
 8002152:	2300      	moveq	r3, #0
 8002154:	b2db      	uxtb	r3, r3
 8002156:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b22      	cmp	r3, #34	; 0x22
 8002162:	d108      	bne.n	8002176 <UART_DMAError+0x7a>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d005      	beq.n	8002176 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	2200      	movs	r2, #0
 800216e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002170:	68b8      	ldr	r0, [r7, #8]
 8002172:	f000 f93c 	bl	80023ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800217a:	f043 0210 	orr.w	r2, r3, #16
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002182:	68b8      	ldr	r0, [r7, #8]
 8002184:	f7ff fefd 	bl	8001f82 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002188:	bf00      	nop
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b090      	sub	sp, #64	; 0x40
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	4613      	mov	r3, r2
 800219e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021a0:	e050      	b.n	8002244 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a8:	d04c      	beq.n	8002244 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80021aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d007      	beq.n	80021c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80021b0:	f7fe fb8c 	bl	80008cc <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80021bc:	429a      	cmp	r2, r3
 80021be:	d241      	bcs.n	8002244 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	330c      	adds	r3, #12
 80021c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021ca:	e853 3f00 	ldrex	r3, [r3]
 80021ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80021d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80021d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	330c      	adds	r3, #12
 80021de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021e0:	637a      	str	r2, [r7, #52]	; 0x34
 80021e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80021e8:	e841 2300 	strex	r3, r2, [r1]
 80021ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80021ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d1e5      	bne.n	80021c0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	3314      	adds	r3, #20
 80021fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	e853 3f00 	ldrex	r3, [r3]
 8002202:	613b      	str	r3, [r7, #16]
   return(result);
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	f023 0301 	bic.w	r3, r3, #1
 800220a:	63bb      	str	r3, [r7, #56]	; 0x38
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	3314      	adds	r3, #20
 8002212:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002214:	623a      	str	r2, [r7, #32]
 8002216:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002218:	69f9      	ldr	r1, [r7, #28]
 800221a:	6a3a      	ldr	r2, [r7, #32]
 800221c:	e841 2300 	strex	r3, r2, [r1]
 8002220:	61bb      	str	r3, [r7, #24]
   return(result);
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1e5      	bne.n	80021f4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2220      	movs	r2, #32
 800222c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2220      	movs	r2, #32
 8002234:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e00f      	b.n	8002264 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	4013      	ands	r3, r2
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	429a      	cmp	r2, r3
 8002252:	bf0c      	ite	eq
 8002254:	2301      	moveq	r3, #1
 8002256:	2300      	movne	r3, #0
 8002258:	b2db      	uxtb	r3, r3
 800225a:	461a      	mov	r2, r3
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	429a      	cmp	r2, r3
 8002260:	d09f      	beq.n	80021a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3740      	adds	r7, #64	; 0x40
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b098      	sub	sp, #96	; 0x60
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	4613      	mov	r3, r2
 8002278:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	88fa      	ldrh	r2, [r7, #6]
 8002284:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2200      	movs	r2, #0
 800228a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2222      	movs	r2, #34	; 0x22
 8002290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002298:	4a3e      	ldr	r2, [pc, #248]	; (8002394 <UART_Start_Receive_DMA+0x128>)
 800229a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a0:	4a3d      	ldr	r2, [pc, #244]	; (8002398 <UART_Start_Receive_DMA+0x12c>)
 80022a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a8:	4a3c      	ldr	r2, [pc, #240]	; (800239c <UART_Start_Receive_DMA+0x130>)
 80022aa:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b0:	2200      	movs	r2, #0
 80022b2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80022b4:	f107 0308 	add.w	r3, r7, #8
 80022b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	3304      	adds	r3, #4
 80022c4:	4619      	mov	r1, r3
 80022c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	88fb      	ldrh	r3, [r7, #6]
 80022cc:	f7fe fc94 	bl	8000bf8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80022d0:	2300      	movs	r3, #0
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	613b      	str	r3, [r7, #16]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d019      	beq.n	8002322 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	330c      	adds	r3, #12
 80022f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022f8:	e853 3f00 	ldrex	r3, [r3]
 80022fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80022fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002304:	65bb      	str	r3, [r7, #88]	; 0x58
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	330c      	adds	r3, #12
 800230c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800230e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002310:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002312:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002314:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002316:	e841 2300 	strex	r3, r2, [r1]
 800231a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800231c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1e5      	bne.n	80022ee <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	3314      	adds	r3, #20
 8002328:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800232a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232c:	e853 3f00 	ldrex	r3, [r3]
 8002330:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	657b      	str	r3, [r7, #84]	; 0x54
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3314      	adds	r3, #20
 8002340:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002342:	63ba      	str	r2, [r7, #56]	; 0x38
 8002344:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002346:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002348:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800234a:	e841 2300 	strex	r3, r2, [r1]
 800234e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1e5      	bne.n	8002322 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	3314      	adds	r3, #20
 800235c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800235e:	69bb      	ldr	r3, [r7, #24]
 8002360:	e853 3f00 	ldrex	r3, [r3]
 8002364:	617b      	str	r3, [r7, #20]
   return(result);
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800236c:	653b      	str	r3, [r7, #80]	; 0x50
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	3314      	adds	r3, #20
 8002374:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002376:	627a      	str	r2, [r7, #36]	; 0x24
 8002378:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800237a:	6a39      	ldr	r1, [r7, #32]
 800237c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800237e:	e841 2300 	strex	r3, r2, [r1]
 8002382:	61fb      	str	r3, [r7, #28]
   return(result);
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d1e5      	bne.n	8002356 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3760      	adds	r7, #96	; 0x60
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	08001f95 	.word	0x08001f95
 8002398:	080020c1 	.word	0x080020c1
 800239c:	080020fd 	.word	0x080020fd

080023a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b089      	sub	sp, #36	; 0x24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	330c      	adds	r3, #12
 80023ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	e853 3f00 	ldrex	r3, [r3]
 80023b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80023be:	61fb      	str	r3, [r7, #28]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	330c      	adds	r3, #12
 80023c6:	69fa      	ldr	r2, [r7, #28]
 80023c8:	61ba      	str	r2, [r7, #24]
 80023ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023cc:	6979      	ldr	r1, [r7, #20]
 80023ce:	69ba      	ldr	r2, [r7, #24]
 80023d0:	e841 2300 	strex	r3, r2, [r1]
 80023d4:	613b      	str	r3, [r7, #16]
   return(result);
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1e5      	bne.n	80023a8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2220      	movs	r2, #32
 80023e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80023e4:	bf00      	nop
 80023e6:	3724      	adds	r7, #36	; 0x24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bc80      	pop	{r7}
 80023ec:	4770      	bx	lr

080023ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023ee:	b480      	push	{r7}
 80023f0:	b095      	sub	sp, #84	; 0x54
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	330c      	adds	r3, #12
 80023fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002400:	e853 3f00 	ldrex	r3, [r3]
 8002404:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002408:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800240c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	330c      	adds	r3, #12
 8002414:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002416:	643a      	str	r2, [r7, #64]	; 0x40
 8002418:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800241a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800241c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800241e:	e841 2300 	strex	r3, r2, [r1]
 8002422:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002426:	2b00      	cmp	r3, #0
 8002428:	d1e5      	bne.n	80023f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	3314      	adds	r3, #20
 8002430:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	e853 3f00 	ldrex	r3, [r3]
 8002438:	61fb      	str	r3, [r7, #28]
   return(result);
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	f023 0301 	bic.w	r3, r3, #1
 8002440:	64bb      	str	r3, [r7, #72]	; 0x48
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	3314      	adds	r3, #20
 8002448:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800244a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800244c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800244e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002450:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002452:	e841 2300 	strex	r3, r2, [r1]
 8002456:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1e5      	bne.n	800242a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002462:	2b01      	cmp	r3, #1
 8002464:	d119      	bne.n	800249a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	330c      	adds	r3, #12
 800246c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	e853 3f00 	ldrex	r3, [r3]
 8002474:	60bb      	str	r3, [r7, #8]
   return(result);
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	f023 0310 	bic.w	r3, r3, #16
 800247c:	647b      	str	r3, [r7, #68]	; 0x44
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	330c      	adds	r3, #12
 8002484:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002486:	61ba      	str	r2, [r7, #24]
 8002488:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800248a:	6979      	ldr	r1, [r7, #20]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	e841 2300 	strex	r3, r2, [r1]
 8002492:	613b      	str	r3, [r7, #16]
   return(result);
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d1e5      	bne.n	8002466 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2220      	movs	r2, #32
 800249e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80024a8:	bf00      	nop
 80024aa:	3754      	adds	r7, #84	; 0x54
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
	...

080024b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689a      	ldr	r2, [r3, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	431a      	orrs	r2, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80024ee:	f023 030c 	bic.w	r3, r3, #12
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6812      	ldr	r2, [r2, #0]
 80024f6:	68b9      	ldr	r1, [r7, #8]
 80024f8:	430b      	orrs	r3, r1
 80024fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699a      	ldr	r2, [r3, #24]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	430a      	orrs	r2, r1
 8002510:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a2c      	ldr	r2, [pc, #176]	; (80025c8 <UART_SetConfig+0x114>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d103      	bne.n	8002524 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800251c:	f7ff fa94 	bl	8001a48 <HAL_RCC_GetPCLK2Freq>
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	e002      	b.n	800252a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002524:	f7ff fa7c 	bl	8001a20 <HAL_RCC_GetPCLK1Freq>
 8002528:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	4613      	mov	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	009a      	lsls	r2, r3, #2
 8002534:	441a      	add	r2, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002540:	4a22      	ldr	r2, [pc, #136]	; (80025cc <UART_SetConfig+0x118>)
 8002542:	fba2 2303 	umull	r2, r3, r2, r3
 8002546:	095b      	lsrs	r3, r3, #5
 8002548:	0119      	lsls	r1, r3, #4
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	4613      	mov	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	009a      	lsls	r2, r3, #2
 8002554:	441a      	add	r2, r3
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002560:	4b1a      	ldr	r3, [pc, #104]	; (80025cc <UART_SetConfig+0x118>)
 8002562:	fba3 0302 	umull	r0, r3, r3, r2
 8002566:	095b      	lsrs	r3, r3, #5
 8002568:	2064      	movs	r0, #100	; 0x64
 800256a:	fb00 f303 	mul.w	r3, r0, r3
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	011b      	lsls	r3, r3, #4
 8002572:	3332      	adds	r3, #50	; 0x32
 8002574:	4a15      	ldr	r2, [pc, #84]	; (80025cc <UART_SetConfig+0x118>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	095b      	lsrs	r3, r3, #5
 800257c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002580:	4419      	add	r1, r3
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	4613      	mov	r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	009a      	lsls	r2, r3, #2
 800258c:	441a      	add	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	fbb2 f2f3 	udiv	r2, r2, r3
 8002598:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <UART_SetConfig+0x118>)
 800259a:	fba3 0302 	umull	r0, r3, r3, r2
 800259e:	095b      	lsrs	r3, r3, #5
 80025a0:	2064      	movs	r0, #100	; 0x64
 80025a2:	fb00 f303 	mul.w	r3, r0, r3
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	011b      	lsls	r3, r3, #4
 80025aa:	3332      	adds	r3, #50	; 0x32
 80025ac:	4a07      	ldr	r2, [pc, #28]	; (80025cc <UART_SetConfig+0x118>)
 80025ae:	fba2 2303 	umull	r2, r3, r2, r3
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	f003 020f 	and.w	r2, r3, #15
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	440a      	add	r2, r1
 80025be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80025c0:	bf00      	nop
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40013800 	.word	0x40013800
 80025cc:	51eb851f 	.word	0x51eb851f

080025d0 <__errno>:
 80025d0:	4b01      	ldr	r3, [pc, #4]	; (80025d8 <__errno+0x8>)
 80025d2:	6818      	ldr	r0, [r3, #0]
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	20000014 	.word	0x20000014

080025dc <__libc_init_array>:
 80025dc:	b570      	push	{r4, r5, r6, lr}
 80025de:	2600      	movs	r6, #0
 80025e0:	4d0c      	ldr	r5, [pc, #48]	; (8002614 <__libc_init_array+0x38>)
 80025e2:	4c0d      	ldr	r4, [pc, #52]	; (8002618 <__libc_init_array+0x3c>)
 80025e4:	1b64      	subs	r4, r4, r5
 80025e6:	10a4      	asrs	r4, r4, #2
 80025e8:	42a6      	cmp	r6, r4
 80025ea:	d109      	bne.n	8002600 <__libc_init_array+0x24>
 80025ec:	f000 fcac 	bl	8002f48 <_init>
 80025f0:	2600      	movs	r6, #0
 80025f2:	4d0a      	ldr	r5, [pc, #40]	; (800261c <__libc_init_array+0x40>)
 80025f4:	4c0a      	ldr	r4, [pc, #40]	; (8002620 <__libc_init_array+0x44>)
 80025f6:	1b64      	subs	r4, r4, r5
 80025f8:	10a4      	asrs	r4, r4, #2
 80025fa:	42a6      	cmp	r6, r4
 80025fc:	d105      	bne.n	800260a <__libc_init_array+0x2e>
 80025fe:	bd70      	pop	{r4, r5, r6, pc}
 8002600:	f855 3b04 	ldr.w	r3, [r5], #4
 8002604:	4798      	blx	r3
 8002606:	3601      	adds	r6, #1
 8002608:	e7ee      	b.n	80025e8 <__libc_init_array+0xc>
 800260a:	f855 3b04 	ldr.w	r3, [r5], #4
 800260e:	4798      	blx	r3
 8002610:	3601      	adds	r6, #1
 8002612:	e7f2      	b.n	80025fa <__libc_init_array+0x1e>
 8002614:	08003260 	.word	0x08003260
 8002618:	08003260 	.word	0x08003260
 800261c:	08003260 	.word	0x08003260
 8002620:	08003264 	.word	0x08003264

08002624 <memcmp>:
 8002624:	b510      	push	{r4, lr}
 8002626:	3901      	subs	r1, #1
 8002628:	4402      	add	r2, r0
 800262a:	4290      	cmp	r0, r2
 800262c:	d101      	bne.n	8002632 <memcmp+0xe>
 800262e:	2000      	movs	r0, #0
 8002630:	e005      	b.n	800263e <memcmp+0x1a>
 8002632:	7803      	ldrb	r3, [r0, #0]
 8002634:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8002638:	42a3      	cmp	r3, r4
 800263a:	d001      	beq.n	8002640 <memcmp+0x1c>
 800263c:	1b18      	subs	r0, r3, r4
 800263e:	bd10      	pop	{r4, pc}
 8002640:	3001      	adds	r0, #1
 8002642:	e7f2      	b.n	800262a <memcmp+0x6>

08002644 <memset>:
 8002644:	4603      	mov	r3, r0
 8002646:	4402      	add	r2, r0
 8002648:	4293      	cmp	r3, r2
 800264a:	d100      	bne.n	800264e <memset+0xa>
 800264c:	4770      	bx	lr
 800264e:	f803 1b01 	strb.w	r1, [r3], #1
 8002652:	e7f9      	b.n	8002648 <memset+0x4>

08002654 <siprintf>:
 8002654:	b40e      	push	{r1, r2, r3}
 8002656:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800265a:	b500      	push	{lr}
 800265c:	b09c      	sub	sp, #112	; 0x70
 800265e:	ab1d      	add	r3, sp, #116	; 0x74
 8002660:	9002      	str	r0, [sp, #8]
 8002662:	9006      	str	r0, [sp, #24]
 8002664:	9107      	str	r1, [sp, #28]
 8002666:	9104      	str	r1, [sp, #16]
 8002668:	4808      	ldr	r0, [pc, #32]	; (800268c <siprintf+0x38>)
 800266a:	4909      	ldr	r1, [pc, #36]	; (8002690 <siprintf+0x3c>)
 800266c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002670:	9105      	str	r1, [sp, #20]
 8002672:	6800      	ldr	r0, [r0, #0]
 8002674:	a902      	add	r1, sp, #8
 8002676:	9301      	str	r3, [sp, #4]
 8002678:	f000 f868 	bl	800274c <_svfiprintf_r>
 800267c:	2200      	movs	r2, #0
 800267e:	9b02      	ldr	r3, [sp, #8]
 8002680:	701a      	strb	r2, [r3, #0]
 8002682:	b01c      	add	sp, #112	; 0x70
 8002684:	f85d eb04 	ldr.w	lr, [sp], #4
 8002688:	b003      	add	sp, #12
 800268a:	4770      	bx	lr
 800268c:	20000014 	.word	0x20000014
 8002690:	ffff0208 	.word	0xffff0208

08002694 <__ssputs_r>:
 8002694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002698:	688e      	ldr	r6, [r1, #8]
 800269a:	4682      	mov	sl, r0
 800269c:	429e      	cmp	r6, r3
 800269e:	460c      	mov	r4, r1
 80026a0:	4690      	mov	r8, r2
 80026a2:	461f      	mov	r7, r3
 80026a4:	d838      	bhi.n	8002718 <__ssputs_r+0x84>
 80026a6:	898a      	ldrh	r2, [r1, #12]
 80026a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80026ac:	d032      	beq.n	8002714 <__ssputs_r+0x80>
 80026ae:	6825      	ldr	r5, [r4, #0]
 80026b0:	6909      	ldr	r1, [r1, #16]
 80026b2:	3301      	adds	r3, #1
 80026b4:	eba5 0901 	sub.w	r9, r5, r1
 80026b8:	6965      	ldr	r5, [r4, #20]
 80026ba:	444b      	add	r3, r9
 80026bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80026c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80026c4:	106d      	asrs	r5, r5, #1
 80026c6:	429d      	cmp	r5, r3
 80026c8:	bf38      	it	cc
 80026ca:	461d      	movcc	r5, r3
 80026cc:	0553      	lsls	r3, r2, #21
 80026ce:	d531      	bpl.n	8002734 <__ssputs_r+0xa0>
 80026d0:	4629      	mov	r1, r5
 80026d2:	f000 fb71 	bl	8002db8 <_malloc_r>
 80026d6:	4606      	mov	r6, r0
 80026d8:	b950      	cbnz	r0, 80026f0 <__ssputs_r+0x5c>
 80026da:	230c      	movs	r3, #12
 80026dc:	f04f 30ff 	mov.w	r0, #4294967295
 80026e0:	f8ca 3000 	str.w	r3, [sl]
 80026e4:	89a3      	ldrh	r3, [r4, #12]
 80026e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026ea:	81a3      	strh	r3, [r4, #12]
 80026ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026f0:	464a      	mov	r2, r9
 80026f2:	6921      	ldr	r1, [r4, #16]
 80026f4:	f000 fad0 	bl	8002c98 <memcpy>
 80026f8:	89a3      	ldrh	r3, [r4, #12]
 80026fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80026fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002702:	81a3      	strh	r3, [r4, #12]
 8002704:	6126      	str	r6, [r4, #16]
 8002706:	444e      	add	r6, r9
 8002708:	6026      	str	r6, [r4, #0]
 800270a:	463e      	mov	r6, r7
 800270c:	6165      	str	r5, [r4, #20]
 800270e:	eba5 0509 	sub.w	r5, r5, r9
 8002712:	60a5      	str	r5, [r4, #8]
 8002714:	42be      	cmp	r6, r7
 8002716:	d900      	bls.n	800271a <__ssputs_r+0x86>
 8002718:	463e      	mov	r6, r7
 800271a:	4632      	mov	r2, r6
 800271c:	4641      	mov	r1, r8
 800271e:	6820      	ldr	r0, [r4, #0]
 8002720:	f000 fac8 	bl	8002cb4 <memmove>
 8002724:	68a3      	ldr	r3, [r4, #8]
 8002726:	2000      	movs	r0, #0
 8002728:	1b9b      	subs	r3, r3, r6
 800272a:	60a3      	str	r3, [r4, #8]
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	4433      	add	r3, r6
 8002730:	6023      	str	r3, [r4, #0]
 8002732:	e7db      	b.n	80026ec <__ssputs_r+0x58>
 8002734:	462a      	mov	r2, r5
 8002736:	f000 fbb3 	bl	8002ea0 <_realloc_r>
 800273a:	4606      	mov	r6, r0
 800273c:	2800      	cmp	r0, #0
 800273e:	d1e1      	bne.n	8002704 <__ssputs_r+0x70>
 8002740:	4650      	mov	r0, sl
 8002742:	6921      	ldr	r1, [r4, #16]
 8002744:	f000 fad0 	bl	8002ce8 <_free_r>
 8002748:	e7c7      	b.n	80026da <__ssputs_r+0x46>
	...

0800274c <_svfiprintf_r>:
 800274c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002750:	4698      	mov	r8, r3
 8002752:	898b      	ldrh	r3, [r1, #12]
 8002754:	4607      	mov	r7, r0
 8002756:	061b      	lsls	r3, r3, #24
 8002758:	460d      	mov	r5, r1
 800275a:	4614      	mov	r4, r2
 800275c:	b09d      	sub	sp, #116	; 0x74
 800275e:	d50e      	bpl.n	800277e <_svfiprintf_r+0x32>
 8002760:	690b      	ldr	r3, [r1, #16]
 8002762:	b963      	cbnz	r3, 800277e <_svfiprintf_r+0x32>
 8002764:	2140      	movs	r1, #64	; 0x40
 8002766:	f000 fb27 	bl	8002db8 <_malloc_r>
 800276a:	6028      	str	r0, [r5, #0]
 800276c:	6128      	str	r0, [r5, #16]
 800276e:	b920      	cbnz	r0, 800277a <_svfiprintf_r+0x2e>
 8002770:	230c      	movs	r3, #12
 8002772:	603b      	str	r3, [r7, #0]
 8002774:	f04f 30ff 	mov.w	r0, #4294967295
 8002778:	e0d1      	b.n	800291e <_svfiprintf_r+0x1d2>
 800277a:	2340      	movs	r3, #64	; 0x40
 800277c:	616b      	str	r3, [r5, #20]
 800277e:	2300      	movs	r3, #0
 8002780:	9309      	str	r3, [sp, #36]	; 0x24
 8002782:	2320      	movs	r3, #32
 8002784:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002788:	2330      	movs	r3, #48	; 0x30
 800278a:	f04f 0901 	mov.w	r9, #1
 800278e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002792:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002938 <_svfiprintf_r+0x1ec>
 8002796:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800279a:	4623      	mov	r3, r4
 800279c:	469a      	mov	sl, r3
 800279e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027a2:	b10a      	cbz	r2, 80027a8 <_svfiprintf_r+0x5c>
 80027a4:	2a25      	cmp	r2, #37	; 0x25
 80027a6:	d1f9      	bne.n	800279c <_svfiprintf_r+0x50>
 80027a8:	ebba 0b04 	subs.w	fp, sl, r4
 80027ac:	d00b      	beq.n	80027c6 <_svfiprintf_r+0x7a>
 80027ae:	465b      	mov	r3, fp
 80027b0:	4622      	mov	r2, r4
 80027b2:	4629      	mov	r1, r5
 80027b4:	4638      	mov	r0, r7
 80027b6:	f7ff ff6d 	bl	8002694 <__ssputs_r>
 80027ba:	3001      	adds	r0, #1
 80027bc:	f000 80aa 	beq.w	8002914 <_svfiprintf_r+0x1c8>
 80027c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027c2:	445a      	add	r2, fp
 80027c4:	9209      	str	r2, [sp, #36]	; 0x24
 80027c6:	f89a 3000 	ldrb.w	r3, [sl]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 80a2 	beq.w	8002914 <_svfiprintf_r+0x1c8>
 80027d0:	2300      	movs	r3, #0
 80027d2:	f04f 32ff 	mov.w	r2, #4294967295
 80027d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80027da:	f10a 0a01 	add.w	sl, sl, #1
 80027de:	9304      	str	r3, [sp, #16]
 80027e0:	9307      	str	r3, [sp, #28]
 80027e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80027e6:	931a      	str	r3, [sp, #104]	; 0x68
 80027e8:	4654      	mov	r4, sl
 80027ea:	2205      	movs	r2, #5
 80027ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027f0:	4851      	ldr	r0, [pc, #324]	; (8002938 <_svfiprintf_r+0x1ec>)
 80027f2:	f000 fa43 	bl	8002c7c <memchr>
 80027f6:	9a04      	ldr	r2, [sp, #16]
 80027f8:	b9d8      	cbnz	r0, 8002832 <_svfiprintf_r+0xe6>
 80027fa:	06d0      	lsls	r0, r2, #27
 80027fc:	bf44      	itt	mi
 80027fe:	2320      	movmi	r3, #32
 8002800:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002804:	0711      	lsls	r1, r2, #28
 8002806:	bf44      	itt	mi
 8002808:	232b      	movmi	r3, #43	; 0x2b
 800280a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800280e:	f89a 3000 	ldrb.w	r3, [sl]
 8002812:	2b2a      	cmp	r3, #42	; 0x2a
 8002814:	d015      	beq.n	8002842 <_svfiprintf_r+0xf6>
 8002816:	4654      	mov	r4, sl
 8002818:	2000      	movs	r0, #0
 800281a:	f04f 0c0a 	mov.w	ip, #10
 800281e:	9a07      	ldr	r2, [sp, #28]
 8002820:	4621      	mov	r1, r4
 8002822:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002826:	3b30      	subs	r3, #48	; 0x30
 8002828:	2b09      	cmp	r3, #9
 800282a:	d94e      	bls.n	80028ca <_svfiprintf_r+0x17e>
 800282c:	b1b0      	cbz	r0, 800285c <_svfiprintf_r+0x110>
 800282e:	9207      	str	r2, [sp, #28]
 8002830:	e014      	b.n	800285c <_svfiprintf_r+0x110>
 8002832:	eba0 0308 	sub.w	r3, r0, r8
 8002836:	fa09 f303 	lsl.w	r3, r9, r3
 800283a:	4313      	orrs	r3, r2
 800283c:	46a2      	mov	sl, r4
 800283e:	9304      	str	r3, [sp, #16]
 8002840:	e7d2      	b.n	80027e8 <_svfiprintf_r+0x9c>
 8002842:	9b03      	ldr	r3, [sp, #12]
 8002844:	1d19      	adds	r1, r3, #4
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	9103      	str	r1, [sp, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	bfbb      	ittet	lt
 800284e:	425b      	neglt	r3, r3
 8002850:	f042 0202 	orrlt.w	r2, r2, #2
 8002854:	9307      	strge	r3, [sp, #28]
 8002856:	9307      	strlt	r3, [sp, #28]
 8002858:	bfb8      	it	lt
 800285a:	9204      	strlt	r2, [sp, #16]
 800285c:	7823      	ldrb	r3, [r4, #0]
 800285e:	2b2e      	cmp	r3, #46	; 0x2e
 8002860:	d10c      	bne.n	800287c <_svfiprintf_r+0x130>
 8002862:	7863      	ldrb	r3, [r4, #1]
 8002864:	2b2a      	cmp	r3, #42	; 0x2a
 8002866:	d135      	bne.n	80028d4 <_svfiprintf_r+0x188>
 8002868:	9b03      	ldr	r3, [sp, #12]
 800286a:	3402      	adds	r4, #2
 800286c:	1d1a      	adds	r2, r3, #4
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	9203      	str	r2, [sp, #12]
 8002872:	2b00      	cmp	r3, #0
 8002874:	bfb8      	it	lt
 8002876:	f04f 33ff 	movlt.w	r3, #4294967295
 800287a:	9305      	str	r3, [sp, #20]
 800287c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800293c <_svfiprintf_r+0x1f0>
 8002880:	2203      	movs	r2, #3
 8002882:	4650      	mov	r0, sl
 8002884:	7821      	ldrb	r1, [r4, #0]
 8002886:	f000 f9f9 	bl	8002c7c <memchr>
 800288a:	b140      	cbz	r0, 800289e <_svfiprintf_r+0x152>
 800288c:	2340      	movs	r3, #64	; 0x40
 800288e:	eba0 000a 	sub.w	r0, r0, sl
 8002892:	fa03 f000 	lsl.w	r0, r3, r0
 8002896:	9b04      	ldr	r3, [sp, #16]
 8002898:	3401      	adds	r4, #1
 800289a:	4303      	orrs	r3, r0
 800289c:	9304      	str	r3, [sp, #16]
 800289e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028a2:	2206      	movs	r2, #6
 80028a4:	4826      	ldr	r0, [pc, #152]	; (8002940 <_svfiprintf_r+0x1f4>)
 80028a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028aa:	f000 f9e7 	bl	8002c7c <memchr>
 80028ae:	2800      	cmp	r0, #0
 80028b0:	d038      	beq.n	8002924 <_svfiprintf_r+0x1d8>
 80028b2:	4b24      	ldr	r3, [pc, #144]	; (8002944 <_svfiprintf_r+0x1f8>)
 80028b4:	bb1b      	cbnz	r3, 80028fe <_svfiprintf_r+0x1b2>
 80028b6:	9b03      	ldr	r3, [sp, #12]
 80028b8:	3307      	adds	r3, #7
 80028ba:	f023 0307 	bic.w	r3, r3, #7
 80028be:	3308      	adds	r3, #8
 80028c0:	9303      	str	r3, [sp, #12]
 80028c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028c4:	4433      	add	r3, r6
 80028c6:	9309      	str	r3, [sp, #36]	; 0x24
 80028c8:	e767      	b.n	800279a <_svfiprintf_r+0x4e>
 80028ca:	460c      	mov	r4, r1
 80028cc:	2001      	movs	r0, #1
 80028ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80028d2:	e7a5      	b.n	8002820 <_svfiprintf_r+0xd4>
 80028d4:	2300      	movs	r3, #0
 80028d6:	f04f 0c0a 	mov.w	ip, #10
 80028da:	4619      	mov	r1, r3
 80028dc:	3401      	adds	r4, #1
 80028de:	9305      	str	r3, [sp, #20]
 80028e0:	4620      	mov	r0, r4
 80028e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80028e6:	3a30      	subs	r2, #48	; 0x30
 80028e8:	2a09      	cmp	r2, #9
 80028ea:	d903      	bls.n	80028f4 <_svfiprintf_r+0x1a8>
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0c5      	beq.n	800287c <_svfiprintf_r+0x130>
 80028f0:	9105      	str	r1, [sp, #20]
 80028f2:	e7c3      	b.n	800287c <_svfiprintf_r+0x130>
 80028f4:	4604      	mov	r4, r0
 80028f6:	2301      	movs	r3, #1
 80028f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80028fc:	e7f0      	b.n	80028e0 <_svfiprintf_r+0x194>
 80028fe:	ab03      	add	r3, sp, #12
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	462a      	mov	r2, r5
 8002904:	4638      	mov	r0, r7
 8002906:	4b10      	ldr	r3, [pc, #64]	; (8002948 <_svfiprintf_r+0x1fc>)
 8002908:	a904      	add	r1, sp, #16
 800290a:	f3af 8000 	nop.w
 800290e:	1c42      	adds	r2, r0, #1
 8002910:	4606      	mov	r6, r0
 8002912:	d1d6      	bne.n	80028c2 <_svfiprintf_r+0x176>
 8002914:	89ab      	ldrh	r3, [r5, #12]
 8002916:	065b      	lsls	r3, r3, #25
 8002918:	f53f af2c 	bmi.w	8002774 <_svfiprintf_r+0x28>
 800291c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800291e:	b01d      	add	sp, #116	; 0x74
 8002920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002924:	ab03      	add	r3, sp, #12
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	462a      	mov	r2, r5
 800292a:	4638      	mov	r0, r7
 800292c:	4b06      	ldr	r3, [pc, #24]	; (8002948 <_svfiprintf_r+0x1fc>)
 800292e:	a904      	add	r1, sp, #16
 8002930:	f000 f87c 	bl	8002a2c <_printf_i>
 8002934:	e7eb      	b.n	800290e <_svfiprintf_r+0x1c2>
 8002936:	bf00      	nop
 8002938:	080031ca 	.word	0x080031ca
 800293c:	080031d0 	.word	0x080031d0
 8002940:	080031d4 	.word	0x080031d4
 8002944:	00000000 	.word	0x00000000
 8002948:	08002695 	.word	0x08002695

0800294c <_printf_common>:
 800294c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002950:	4616      	mov	r6, r2
 8002952:	4699      	mov	r9, r3
 8002954:	688a      	ldr	r2, [r1, #8]
 8002956:	690b      	ldr	r3, [r1, #16]
 8002958:	4607      	mov	r7, r0
 800295a:	4293      	cmp	r3, r2
 800295c:	bfb8      	it	lt
 800295e:	4613      	movlt	r3, r2
 8002960:	6033      	str	r3, [r6, #0]
 8002962:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002966:	460c      	mov	r4, r1
 8002968:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800296c:	b10a      	cbz	r2, 8002972 <_printf_common+0x26>
 800296e:	3301      	adds	r3, #1
 8002970:	6033      	str	r3, [r6, #0]
 8002972:	6823      	ldr	r3, [r4, #0]
 8002974:	0699      	lsls	r1, r3, #26
 8002976:	bf42      	ittt	mi
 8002978:	6833      	ldrmi	r3, [r6, #0]
 800297a:	3302      	addmi	r3, #2
 800297c:	6033      	strmi	r3, [r6, #0]
 800297e:	6825      	ldr	r5, [r4, #0]
 8002980:	f015 0506 	ands.w	r5, r5, #6
 8002984:	d106      	bne.n	8002994 <_printf_common+0x48>
 8002986:	f104 0a19 	add.w	sl, r4, #25
 800298a:	68e3      	ldr	r3, [r4, #12]
 800298c:	6832      	ldr	r2, [r6, #0]
 800298e:	1a9b      	subs	r3, r3, r2
 8002990:	42ab      	cmp	r3, r5
 8002992:	dc28      	bgt.n	80029e6 <_printf_common+0x9a>
 8002994:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002998:	1e13      	subs	r3, r2, #0
 800299a:	6822      	ldr	r2, [r4, #0]
 800299c:	bf18      	it	ne
 800299e:	2301      	movne	r3, #1
 80029a0:	0692      	lsls	r2, r2, #26
 80029a2:	d42d      	bmi.n	8002a00 <_printf_common+0xb4>
 80029a4:	4649      	mov	r1, r9
 80029a6:	4638      	mov	r0, r7
 80029a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029ac:	47c0      	blx	r8
 80029ae:	3001      	adds	r0, #1
 80029b0:	d020      	beq.n	80029f4 <_printf_common+0xa8>
 80029b2:	6823      	ldr	r3, [r4, #0]
 80029b4:	68e5      	ldr	r5, [r4, #12]
 80029b6:	f003 0306 	and.w	r3, r3, #6
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	bf18      	it	ne
 80029be:	2500      	movne	r5, #0
 80029c0:	6832      	ldr	r2, [r6, #0]
 80029c2:	f04f 0600 	mov.w	r6, #0
 80029c6:	68a3      	ldr	r3, [r4, #8]
 80029c8:	bf08      	it	eq
 80029ca:	1aad      	subeq	r5, r5, r2
 80029cc:	6922      	ldr	r2, [r4, #16]
 80029ce:	bf08      	it	eq
 80029d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80029d4:	4293      	cmp	r3, r2
 80029d6:	bfc4      	itt	gt
 80029d8:	1a9b      	subgt	r3, r3, r2
 80029da:	18ed      	addgt	r5, r5, r3
 80029dc:	341a      	adds	r4, #26
 80029de:	42b5      	cmp	r5, r6
 80029e0:	d11a      	bne.n	8002a18 <_printf_common+0xcc>
 80029e2:	2000      	movs	r0, #0
 80029e4:	e008      	b.n	80029f8 <_printf_common+0xac>
 80029e6:	2301      	movs	r3, #1
 80029e8:	4652      	mov	r2, sl
 80029ea:	4649      	mov	r1, r9
 80029ec:	4638      	mov	r0, r7
 80029ee:	47c0      	blx	r8
 80029f0:	3001      	adds	r0, #1
 80029f2:	d103      	bne.n	80029fc <_printf_common+0xb0>
 80029f4:	f04f 30ff 	mov.w	r0, #4294967295
 80029f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029fc:	3501      	adds	r5, #1
 80029fe:	e7c4      	b.n	800298a <_printf_common+0x3e>
 8002a00:	2030      	movs	r0, #48	; 0x30
 8002a02:	18e1      	adds	r1, r4, r3
 8002a04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a08:	1c5a      	adds	r2, r3, #1
 8002a0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a0e:	4422      	add	r2, r4
 8002a10:	3302      	adds	r3, #2
 8002a12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a16:	e7c5      	b.n	80029a4 <_printf_common+0x58>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	4622      	mov	r2, r4
 8002a1c:	4649      	mov	r1, r9
 8002a1e:	4638      	mov	r0, r7
 8002a20:	47c0      	blx	r8
 8002a22:	3001      	adds	r0, #1
 8002a24:	d0e6      	beq.n	80029f4 <_printf_common+0xa8>
 8002a26:	3601      	adds	r6, #1
 8002a28:	e7d9      	b.n	80029de <_printf_common+0x92>
	...

08002a2c <_printf_i>:
 8002a2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a30:	7e0f      	ldrb	r7, [r1, #24]
 8002a32:	4691      	mov	r9, r2
 8002a34:	2f78      	cmp	r7, #120	; 0x78
 8002a36:	4680      	mov	r8, r0
 8002a38:	460c      	mov	r4, r1
 8002a3a:	469a      	mov	sl, r3
 8002a3c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a42:	d807      	bhi.n	8002a54 <_printf_i+0x28>
 8002a44:	2f62      	cmp	r7, #98	; 0x62
 8002a46:	d80a      	bhi.n	8002a5e <_printf_i+0x32>
 8002a48:	2f00      	cmp	r7, #0
 8002a4a:	f000 80d9 	beq.w	8002c00 <_printf_i+0x1d4>
 8002a4e:	2f58      	cmp	r7, #88	; 0x58
 8002a50:	f000 80a4 	beq.w	8002b9c <_printf_i+0x170>
 8002a54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002a58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002a5c:	e03a      	b.n	8002ad4 <_printf_i+0xa8>
 8002a5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002a62:	2b15      	cmp	r3, #21
 8002a64:	d8f6      	bhi.n	8002a54 <_printf_i+0x28>
 8002a66:	a101      	add	r1, pc, #4	; (adr r1, 8002a6c <_printf_i+0x40>)
 8002a68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002a6c:	08002ac5 	.word	0x08002ac5
 8002a70:	08002ad9 	.word	0x08002ad9
 8002a74:	08002a55 	.word	0x08002a55
 8002a78:	08002a55 	.word	0x08002a55
 8002a7c:	08002a55 	.word	0x08002a55
 8002a80:	08002a55 	.word	0x08002a55
 8002a84:	08002ad9 	.word	0x08002ad9
 8002a88:	08002a55 	.word	0x08002a55
 8002a8c:	08002a55 	.word	0x08002a55
 8002a90:	08002a55 	.word	0x08002a55
 8002a94:	08002a55 	.word	0x08002a55
 8002a98:	08002be7 	.word	0x08002be7
 8002a9c:	08002b09 	.word	0x08002b09
 8002aa0:	08002bc9 	.word	0x08002bc9
 8002aa4:	08002a55 	.word	0x08002a55
 8002aa8:	08002a55 	.word	0x08002a55
 8002aac:	08002c09 	.word	0x08002c09
 8002ab0:	08002a55 	.word	0x08002a55
 8002ab4:	08002b09 	.word	0x08002b09
 8002ab8:	08002a55 	.word	0x08002a55
 8002abc:	08002a55 	.word	0x08002a55
 8002ac0:	08002bd1 	.word	0x08002bd1
 8002ac4:	682b      	ldr	r3, [r5, #0]
 8002ac6:	1d1a      	adds	r2, r3, #4
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	602a      	str	r2, [r5, #0]
 8002acc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ad0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e0a4      	b.n	8002c22 <_printf_i+0x1f6>
 8002ad8:	6820      	ldr	r0, [r4, #0]
 8002ada:	6829      	ldr	r1, [r5, #0]
 8002adc:	0606      	lsls	r6, r0, #24
 8002ade:	f101 0304 	add.w	r3, r1, #4
 8002ae2:	d50a      	bpl.n	8002afa <_printf_i+0xce>
 8002ae4:	680e      	ldr	r6, [r1, #0]
 8002ae6:	602b      	str	r3, [r5, #0]
 8002ae8:	2e00      	cmp	r6, #0
 8002aea:	da03      	bge.n	8002af4 <_printf_i+0xc8>
 8002aec:	232d      	movs	r3, #45	; 0x2d
 8002aee:	4276      	negs	r6, r6
 8002af0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002af4:	230a      	movs	r3, #10
 8002af6:	485e      	ldr	r0, [pc, #376]	; (8002c70 <_printf_i+0x244>)
 8002af8:	e019      	b.n	8002b2e <_printf_i+0x102>
 8002afa:	680e      	ldr	r6, [r1, #0]
 8002afc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002b00:	602b      	str	r3, [r5, #0]
 8002b02:	bf18      	it	ne
 8002b04:	b236      	sxthne	r6, r6
 8002b06:	e7ef      	b.n	8002ae8 <_printf_i+0xbc>
 8002b08:	682b      	ldr	r3, [r5, #0]
 8002b0a:	6820      	ldr	r0, [r4, #0]
 8002b0c:	1d19      	adds	r1, r3, #4
 8002b0e:	6029      	str	r1, [r5, #0]
 8002b10:	0601      	lsls	r1, r0, #24
 8002b12:	d501      	bpl.n	8002b18 <_printf_i+0xec>
 8002b14:	681e      	ldr	r6, [r3, #0]
 8002b16:	e002      	b.n	8002b1e <_printf_i+0xf2>
 8002b18:	0646      	lsls	r6, r0, #25
 8002b1a:	d5fb      	bpl.n	8002b14 <_printf_i+0xe8>
 8002b1c:	881e      	ldrh	r6, [r3, #0]
 8002b1e:	2f6f      	cmp	r7, #111	; 0x6f
 8002b20:	bf0c      	ite	eq
 8002b22:	2308      	moveq	r3, #8
 8002b24:	230a      	movne	r3, #10
 8002b26:	4852      	ldr	r0, [pc, #328]	; (8002c70 <_printf_i+0x244>)
 8002b28:	2100      	movs	r1, #0
 8002b2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b2e:	6865      	ldr	r5, [r4, #4]
 8002b30:	2d00      	cmp	r5, #0
 8002b32:	bfa8      	it	ge
 8002b34:	6821      	ldrge	r1, [r4, #0]
 8002b36:	60a5      	str	r5, [r4, #8]
 8002b38:	bfa4      	itt	ge
 8002b3a:	f021 0104 	bicge.w	r1, r1, #4
 8002b3e:	6021      	strge	r1, [r4, #0]
 8002b40:	b90e      	cbnz	r6, 8002b46 <_printf_i+0x11a>
 8002b42:	2d00      	cmp	r5, #0
 8002b44:	d04d      	beq.n	8002be2 <_printf_i+0x1b6>
 8002b46:	4615      	mov	r5, r2
 8002b48:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b4c:	fb03 6711 	mls	r7, r3, r1, r6
 8002b50:	5dc7      	ldrb	r7, [r0, r7]
 8002b52:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002b56:	4637      	mov	r7, r6
 8002b58:	42bb      	cmp	r3, r7
 8002b5a:	460e      	mov	r6, r1
 8002b5c:	d9f4      	bls.n	8002b48 <_printf_i+0x11c>
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d10b      	bne.n	8002b7a <_printf_i+0x14e>
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	07de      	lsls	r6, r3, #31
 8002b66:	d508      	bpl.n	8002b7a <_printf_i+0x14e>
 8002b68:	6923      	ldr	r3, [r4, #16]
 8002b6a:	6861      	ldr	r1, [r4, #4]
 8002b6c:	4299      	cmp	r1, r3
 8002b6e:	bfde      	ittt	le
 8002b70:	2330      	movle	r3, #48	; 0x30
 8002b72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002b76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002b7a:	1b52      	subs	r2, r2, r5
 8002b7c:	6122      	str	r2, [r4, #16]
 8002b7e:	464b      	mov	r3, r9
 8002b80:	4621      	mov	r1, r4
 8002b82:	4640      	mov	r0, r8
 8002b84:	f8cd a000 	str.w	sl, [sp]
 8002b88:	aa03      	add	r2, sp, #12
 8002b8a:	f7ff fedf 	bl	800294c <_printf_common>
 8002b8e:	3001      	adds	r0, #1
 8002b90:	d14c      	bne.n	8002c2c <_printf_i+0x200>
 8002b92:	f04f 30ff 	mov.w	r0, #4294967295
 8002b96:	b004      	add	sp, #16
 8002b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b9c:	4834      	ldr	r0, [pc, #208]	; (8002c70 <_printf_i+0x244>)
 8002b9e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002ba2:	6829      	ldr	r1, [r5, #0]
 8002ba4:	6823      	ldr	r3, [r4, #0]
 8002ba6:	f851 6b04 	ldr.w	r6, [r1], #4
 8002baa:	6029      	str	r1, [r5, #0]
 8002bac:	061d      	lsls	r5, r3, #24
 8002bae:	d514      	bpl.n	8002bda <_printf_i+0x1ae>
 8002bb0:	07df      	lsls	r7, r3, #31
 8002bb2:	bf44      	itt	mi
 8002bb4:	f043 0320 	orrmi.w	r3, r3, #32
 8002bb8:	6023      	strmi	r3, [r4, #0]
 8002bba:	b91e      	cbnz	r6, 8002bc4 <_printf_i+0x198>
 8002bbc:	6823      	ldr	r3, [r4, #0]
 8002bbe:	f023 0320 	bic.w	r3, r3, #32
 8002bc2:	6023      	str	r3, [r4, #0]
 8002bc4:	2310      	movs	r3, #16
 8002bc6:	e7af      	b.n	8002b28 <_printf_i+0xfc>
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	f043 0320 	orr.w	r3, r3, #32
 8002bce:	6023      	str	r3, [r4, #0]
 8002bd0:	2378      	movs	r3, #120	; 0x78
 8002bd2:	4828      	ldr	r0, [pc, #160]	; (8002c74 <_printf_i+0x248>)
 8002bd4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002bd8:	e7e3      	b.n	8002ba2 <_printf_i+0x176>
 8002bda:	0659      	lsls	r1, r3, #25
 8002bdc:	bf48      	it	mi
 8002bde:	b2b6      	uxthmi	r6, r6
 8002be0:	e7e6      	b.n	8002bb0 <_printf_i+0x184>
 8002be2:	4615      	mov	r5, r2
 8002be4:	e7bb      	b.n	8002b5e <_printf_i+0x132>
 8002be6:	682b      	ldr	r3, [r5, #0]
 8002be8:	6826      	ldr	r6, [r4, #0]
 8002bea:	1d18      	adds	r0, r3, #4
 8002bec:	6961      	ldr	r1, [r4, #20]
 8002bee:	6028      	str	r0, [r5, #0]
 8002bf0:	0635      	lsls	r5, r6, #24
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	d501      	bpl.n	8002bfa <_printf_i+0x1ce>
 8002bf6:	6019      	str	r1, [r3, #0]
 8002bf8:	e002      	b.n	8002c00 <_printf_i+0x1d4>
 8002bfa:	0670      	lsls	r0, r6, #25
 8002bfc:	d5fb      	bpl.n	8002bf6 <_printf_i+0x1ca>
 8002bfe:	8019      	strh	r1, [r3, #0]
 8002c00:	2300      	movs	r3, #0
 8002c02:	4615      	mov	r5, r2
 8002c04:	6123      	str	r3, [r4, #16]
 8002c06:	e7ba      	b.n	8002b7e <_printf_i+0x152>
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	2100      	movs	r1, #0
 8002c0c:	1d1a      	adds	r2, r3, #4
 8002c0e:	602a      	str	r2, [r5, #0]
 8002c10:	681d      	ldr	r5, [r3, #0]
 8002c12:	6862      	ldr	r2, [r4, #4]
 8002c14:	4628      	mov	r0, r5
 8002c16:	f000 f831 	bl	8002c7c <memchr>
 8002c1a:	b108      	cbz	r0, 8002c20 <_printf_i+0x1f4>
 8002c1c:	1b40      	subs	r0, r0, r5
 8002c1e:	6060      	str	r0, [r4, #4]
 8002c20:	6863      	ldr	r3, [r4, #4]
 8002c22:	6123      	str	r3, [r4, #16]
 8002c24:	2300      	movs	r3, #0
 8002c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c2a:	e7a8      	b.n	8002b7e <_printf_i+0x152>
 8002c2c:	462a      	mov	r2, r5
 8002c2e:	4649      	mov	r1, r9
 8002c30:	4640      	mov	r0, r8
 8002c32:	6923      	ldr	r3, [r4, #16]
 8002c34:	47d0      	blx	sl
 8002c36:	3001      	adds	r0, #1
 8002c38:	d0ab      	beq.n	8002b92 <_printf_i+0x166>
 8002c3a:	6823      	ldr	r3, [r4, #0]
 8002c3c:	079b      	lsls	r3, r3, #30
 8002c3e:	d413      	bmi.n	8002c68 <_printf_i+0x23c>
 8002c40:	68e0      	ldr	r0, [r4, #12]
 8002c42:	9b03      	ldr	r3, [sp, #12]
 8002c44:	4298      	cmp	r0, r3
 8002c46:	bfb8      	it	lt
 8002c48:	4618      	movlt	r0, r3
 8002c4a:	e7a4      	b.n	8002b96 <_printf_i+0x16a>
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	4632      	mov	r2, r6
 8002c50:	4649      	mov	r1, r9
 8002c52:	4640      	mov	r0, r8
 8002c54:	47d0      	blx	sl
 8002c56:	3001      	adds	r0, #1
 8002c58:	d09b      	beq.n	8002b92 <_printf_i+0x166>
 8002c5a:	3501      	adds	r5, #1
 8002c5c:	68e3      	ldr	r3, [r4, #12]
 8002c5e:	9903      	ldr	r1, [sp, #12]
 8002c60:	1a5b      	subs	r3, r3, r1
 8002c62:	42ab      	cmp	r3, r5
 8002c64:	dcf2      	bgt.n	8002c4c <_printf_i+0x220>
 8002c66:	e7eb      	b.n	8002c40 <_printf_i+0x214>
 8002c68:	2500      	movs	r5, #0
 8002c6a:	f104 0619 	add.w	r6, r4, #25
 8002c6e:	e7f5      	b.n	8002c5c <_printf_i+0x230>
 8002c70:	080031db 	.word	0x080031db
 8002c74:	080031ec 	.word	0x080031ec

08002c78 <__retarget_lock_acquire_recursive>:
 8002c78:	4770      	bx	lr

08002c7a <__retarget_lock_release_recursive>:
 8002c7a:	4770      	bx	lr

08002c7c <memchr>:
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	b510      	push	{r4, lr}
 8002c80:	b2c9      	uxtb	r1, r1
 8002c82:	4402      	add	r2, r0
 8002c84:	4293      	cmp	r3, r2
 8002c86:	4618      	mov	r0, r3
 8002c88:	d101      	bne.n	8002c8e <memchr+0x12>
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	e003      	b.n	8002c96 <memchr+0x1a>
 8002c8e:	7804      	ldrb	r4, [r0, #0]
 8002c90:	3301      	adds	r3, #1
 8002c92:	428c      	cmp	r4, r1
 8002c94:	d1f6      	bne.n	8002c84 <memchr+0x8>
 8002c96:	bd10      	pop	{r4, pc}

08002c98 <memcpy>:
 8002c98:	440a      	add	r2, r1
 8002c9a:	4291      	cmp	r1, r2
 8002c9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ca0:	d100      	bne.n	8002ca4 <memcpy+0xc>
 8002ca2:	4770      	bx	lr
 8002ca4:	b510      	push	{r4, lr}
 8002ca6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002caa:	4291      	cmp	r1, r2
 8002cac:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002cb0:	d1f9      	bne.n	8002ca6 <memcpy+0xe>
 8002cb2:	bd10      	pop	{r4, pc}

08002cb4 <memmove>:
 8002cb4:	4288      	cmp	r0, r1
 8002cb6:	b510      	push	{r4, lr}
 8002cb8:	eb01 0402 	add.w	r4, r1, r2
 8002cbc:	d902      	bls.n	8002cc4 <memmove+0x10>
 8002cbe:	4284      	cmp	r4, r0
 8002cc0:	4623      	mov	r3, r4
 8002cc2:	d807      	bhi.n	8002cd4 <memmove+0x20>
 8002cc4:	1e43      	subs	r3, r0, #1
 8002cc6:	42a1      	cmp	r1, r4
 8002cc8:	d008      	beq.n	8002cdc <memmove+0x28>
 8002cca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002cce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002cd2:	e7f8      	b.n	8002cc6 <memmove+0x12>
 8002cd4:	4601      	mov	r1, r0
 8002cd6:	4402      	add	r2, r0
 8002cd8:	428a      	cmp	r2, r1
 8002cda:	d100      	bne.n	8002cde <memmove+0x2a>
 8002cdc:	bd10      	pop	{r4, pc}
 8002cde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ce2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002ce6:	e7f7      	b.n	8002cd8 <memmove+0x24>

08002ce8 <_free_r>:
 8002ce8:	b538      	push	{r3, r4, r5, lr}
 8002cea:	4605      	mov	r5, r0
 8002cec:	2900      	cmp	r1, #0
 8002cee:	d040      	beq.n	8002d72 <_free_r+0x8a>
 8002cf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cf4:	1f0c      	subs	r4, r1, #4
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	bfb8      	it	lt
 8002cfa:	18e4      	addlt	r4, r4, r3
 8002cfc:	f000 f910 	bl	8002f20 <__malloc_lock>
 8002d00:	4a1c      	ldr	r2, [pc, #112]	; (8002d74 <_free_r+0x8c>)
 8002d02:	6813      	ldr	r3, [r2, #0]
 8002d04:	b933      	cbnz	r3, 8002d14 <_free_r+0x2c>
 8002d06:	6063      	str	r3, [r4, #4]
 8002d08:	6014      	str	r4, [r2, #0]
 8002d0a:	4628      	mov	r0, r5
 8002d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d10:	f000 b90c 	b.w	8002f2c <__malloc_unlock>
 8002d14:	42a3      	cmp	r3, r4
 8002d16:	d908      	bls.n	8002d2a <_free_r+0x42>
 8002d18:	6820      	ldr	r0, [r4, #0]
 8002d1a:	1821      	adds	r1, r4, r0
 8002d1c:	428b      	cmp	r3, r1
 8002d1e:	bf01      	itttt	eq
 8002d20:	6819      	ldreq	r1, [r3, #0]
 8002d22:	685b      	ldreq	r3, [r3, #4]
 8002d24:	1809      	addeq	r1, r1, r0
 8002d26:	6021      	streq	r1, [r4, #0]
 8002d28:	e7ed      	b.n	8002d06 <_free_r+0x1e>
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	b10b      	cbz	r3, 8002d34 <_free_r+0x4c>
 8002d30:	42a3      	cmp	r3, r4
 8002d32:	d9fa      	bls.n	8002d2a <_free_r+0x42>
 8002d34:	6811      	ldr	r1, [r2, #0]
 8002d36:	1850      	adds	r0, r2, r1
 8002d38:	42a0      	cmp	r0, r4
 8002d3a:	d10b      	bne.n	8002d54 <_free_r+0x6c>
 8002d3c:	6820      	ldr	r0, [r4, #0]
 8002d3e:	4401      	add	r1, r0
 8002d40:	1850      	adds	r0, r2, r1
 8002d42:	4283      	cmp	r3, r0
 8002d44:	6011      	str	r1, [r2, #0]
 8002d46:	d1e0      	bne.n	8002d0a <_free_r+0x22>
 8002d48:	6818      	ldr	r0, [r3, #0]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	4401      	add	r1, r0
 8002d4e:	6011      	str	r1, [r2, #0]
 8002d50:	6053      	str	r3, [r2, #4]
 8002d52:	e7da      	b.n	8002d0a <_free_r+0x22>
 8002d54:	d902      	bls.n	8002d5c <_free_r+0x74>
 8002d56:	230c      	movs	r3, #12
 8002d58:	602b      	str	r3, [r5, #0]
 8002d5a:	e7d6      	b.n	8002d0a <_free_r+0x22>
 8002d5c:	6820      	ldr	r0, [r4, #0]
 8002d5e:	1821      	adds	r1, r4, r0
 8002d60:	428b      	cmp	r3, r1
 8002d62:	bf01      	itttt	eq
 8002d64:	6819      	ldreq	r1, [r3, #0]
 8002d66:	685b      	ldreq	r3, [r3, #4]
 8002d68:	1809      	addeq	r1, r1, r0
 8002d6a:	6021      	streq	r1, [r4, #0]
 8002d6c:	6063      	str	r3, [r4, #4]
 8002d6e:	6054      	str	r4, [r2, #4]
 8002d70:	e7cb      	b.n	8002d0a <_free_r+0x22>
 8002d72:	bd38      	pop	{r3, r4, r5, pc}
 8002d74:	20000218 	.word	0x20000218

08002d78 <sbrk_aligned>:
 8002d78:	b570      	push	{r4, r5, r6, lr}
 8002d7a:	4e0e      	ldr	r6, [pc, #56]	; (8002db4 <sbrk_aligned+0x3c>)
 8002d7c:	460c      	mov	r4, r1
 8002d7e:	6831      	ldr	r1, [r6, #0]
 8002d80:	4605      	mov	r5, r0
 8002d82:	b911      	cbnz	r1, 8002d8a <sbrk_aligned+0x12>
 8002d84:	f000 f8bc 	bl	8002f00 <_sbrk_r>
 8002d88:	6030      	str	r0, [r6, #0]
 8002d8a:	4621      	mov	r1, r4
 8002d8c:	4628      	mov	r0, r5
 8002d8e:	f000 f8b7 	bl	8002f00 <_sbrk_r>
 8002d92:	1c43      	adds	r3, r0, #1
 8002d94:	d00a      	beq.n	8002dac <sbrk_aligned+0x34>
 8002d96:	1cc4      	adds	r4, r0, #3
 8002d98:	f024 0403 	bic.w	r4, r4, #3
 8002d9c:	42a0      	cmp	r0, r4
 8002d9e:	d007      	beq.n	8002db0 <sbrk_aligned+0x38>
 8002da0:	1a21      	subs	r1, r4, r0
 8002da2:	4628      	mov	r0, r5
 8002da4:	f000 f8ac 	bl	8002f00 <_sbrk_r>
 8002da8:	3001      	adds	r0, #1
 8002daa:	d101      	bne.n	8002db0 <sbrk_aligned+0x38>
 8002dac:	f04f 34ff 	mov.w	r4, #4294967295
 8002db0:	4620      	mov	r0, r4
 8002db2:	bd70      	pop	{r4, r5, r6, pc}
 8002db4:	2000021c 	.word	0x2000021c

08002db8 <_malloc_r>:
 8002db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002dbc:	1ccd      	adds	r5, r1, #3
 8002dbe:	f025 0503 	bic.w	r5, r5, #3
 8002dc2:	3508      	adds	r5, #8
 8002dc4:	2d0c      	cmp	r5, #12
 8002dc6:	bf38      	it	cc
 8002dc8:	250c      	movcc	r5, #12
 8002dca:	2d00      	cmp	r5, #0
 8002dcc:	4607      	mov	r7, r0
 8002dce:	db01      	blt.n	8002dd4 <_malloc_r+0x1c>
 8002dd0:	42a9      	cmp	r1, r5
 8002dd2:	d905      	bls.n	8002de0 <_malloc_r+0x28>
 8002dd4:	230c      	movs	r3, #12
 8002dd6:	2600      	movs	r6, #0
 8002dd8:	603b      	str	r3, [r7, #0]
 8002dda:	4630      	mov	r0, r6
 8002ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002de0:	4e2e      	ldr	r6, [pc, #184]	; (8002e9c <_malloc_r+0xe4>)
 8002de2:	f000 f89d 	bl	8002f20 <__malloc_lock>
 8002de6:	6833      	ldr	r3, [r6, #0]
 8002de8:	461c      	mov	r4, r3
 8002dea:	bb34      	cbnz	r4, 8002e3a <_malloc_r+0x82>
 8002dec:	4629      	mov	r1, r5
 8002dee:	4638      	mov	r0, r7
 8002df0:	f7ff ffc2 	bl	8002d78 <sbrk_aligned>
 8002df4:	1c43      	adds	r3, r0, #1
 8002df6:	4604      	mov	r4, r0
 8002df8:	d14d      	bne.n	8002e96 <_malloc_r+0xde>
 8002dfa:	6834      	ldr	r4, [r6, #0]
 8002dfc:	4626      	mov	r6, r4
 8002dfe:	2e00      	cmp	r6, #0
 8002e00:	d140      	bne.n	8002e84 <_malloc_r+0xcc>
 8002e02:	6823      	ldr	r3, [r4, #0]
 8002e04:	4631      	mov	r1, r6
 8002e06:	4638      	mov	r0, r7
 8002e08:	eb04 0803 	add.w	r8, r4, r3
 8002e0c:	f000 f878 	bl	8002f00 <_sbrk_r>
 8002e10:	4580      	cmp	r8, r0
 8002e12:	d13a      	bne.n	8002e8a <_malloc_r+0xd2>
 8002e14:	6821      	ldr	r1, [r4, #0]
 8002e16:	3503      	adds	r5, #3
 8002e18:	1a6d      	subs	r5, r5, r1
 8002e1a:	f025 0503 	bic.w	r5, r5, #3
 8002e1e:	3508      	adds	r5, #8
 8002e20:	2d0c      	cmp	r5, #12
 8002e22:	bf38      	it	cc
 8002e24:	250c      	movcc	r5, #12
 8002e26:	4638      	mov	r0, r7
 8002e28:	4629      	mov	r1, r5
 8002e2a:	f7ff ffa5 	bl	8002d78 <sbrk_aligned>
 8002e2e:	3001      	adds	r0, #1
 8002e30:	d02b      	beq.n	8002e8a <_malloc_r+0xd2>
 8002e32:	6823      	ldr	r3, [r4, #0]
 8002e34:	442b      	add	r3, r5
 8002e36:	6023      	str	r3, [r4, #0]
 8002e38:	e00e      	b.n	8002e58 <_malloc_r+0xa0>
 8002e3a:	6822      	ldr	r2, [r4, #0]
 8002e3c:	1b52      	subs	r2, r2, r5
 8002e3e:	d41e      	bmi.n	8002e7e <_malloc_r+0xc6>
 8002e40:	2a0b      	cmp	r2, #11
 8002e42:	d916      	bls.n	8002e72 <_malloc_r+0xba>
 8002e44:	1961      	adds	r1, r4, r5
 8002e46:	42a3      	cmp	r3, r4
 8002e48:	6025      	str	r5, [r4, #0]
 8002e4a:	bf18      	it	ne
 8002e4c:	6059      	strne	r1, [r3, #4]
 8002e4e:	6863      	ldr	r3, [r4, #4]
 8002e50:	bf08      	it	eq
 8002e52:	6031      	streq	r1, [r6, #0]
 8002e54:	5162      	str	r2, [r4, r5]
 8002e56:	604b      	str	r3, [r1, #4]
 8002e58:	4638      	mov	r0, r7
 8002e5a:	f104 060b 	add.w	r6, r4, #11
 8002e5e:	f000 f865 	bl	8002f2c <__malloc_unlock>
 8002e62:	f026 0607 	bic.w	r6, r6, #7
 8002e66:	1d23      	adds	r3, r4, #4
 8002e68:	1af2      	subs	r2, r6, r3
 8002e6a:	d0b6      	beq.n	8002dda <_malloc_r+0x22>
 8002e6c:	1b9b      	subs	r3, r3, r6
 8002e6e:	50a3      	str	r3, [r4, r2]
 8002e70:	e7b3      	b.n	8002dda <_malloc_r+0x22>
 8002e72:	6862      	ldr	r2, [r4, #4]
 8002e74:	42a3      	cmp	r3, r4
 8002e76:	bf0c      	ite	eq
 8002e78:	6032      	streq	r2, [r6, #0]
 8002e7a:	605a      	strne	r2, [r3, #4]
 8002e7c:	e7ec      	b.n	8002e58 <_malloc_r+0xa0>
 8002e7e:	4623      	mov	r3, r4
 8002e80:	6864      	ldr	r4, [r4, #4]
 8002e82:	e7b2      	b.n	8002dea <_malloc_r+0x32>
 8002e84:	4634      	mov	r4, r6
 8002e86:	6876      	ldr	r6, [r6, #4]
 8002e88:	e7b9      	b.n	8002dfe <_malloc_r+0x46>
 8002e8a:	230c      	movs	r3, #12
 8002e8c:	4638      	mov	r0, r7
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	f000 f84c 	bl	8002f2c <__malloc_unlock>
 8002e94:	e7a1      	b.n	8002dda <_malloc_r+0x22>
 8002e96:	6025      	str	r5, [r4, #0]
 8002e98:	e7de      	b.n	8002e58 <_malloc_r+0xa0>
 8002e9a:	bf00      	nop
 8002e9c:	20000218 	.word	0x20000218

08002ea0 <_realloc_r>:
 8002ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ea4:	4680      	mov	r8, r0
 8002ea6:	4614      	mov	r4, r2
 8002ea8:	460e      	mov	r6, r1
 8002eaa:	b921      	cbnz	r1, 8002eb6 <_realloc_r+0x16>
 8002eac:	4611      	mov	r1, r2
 8002eae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002eb2:	f7ff bf81 	b.w	8002db8 <_malloc_r>
 8002eb6:	b92a      	cbnz	r2, 8002ec4 <_realloc_r+0x24>
 8002eb8:	f7ff ff16 	bl	8002ce8 <_free_r>
 8002ebc:	4625      	mov	r5, r4
 8002ebe:	4628      	mov	r0, r5
 8002ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ec4:	f000 f838 	bl	8002f38 <_malloc_usable_size_r>
 8002ec8:	4284      	cmp	r4, r0
 8002eca:	4607      	mov	r7, r0
 8002ecc:	d802      	bhi.n	8002ed4 <_realloc_r+0x34>
 8002ece:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002ed2:	d812      	bhi.n	8002efa <_realloc_r+0x5a>
 8002ed4:	4621      	mov	r1, r4
 8002ed6:	4640      	mov	r0, r8
 8002ed8:	f7ff ff6e 	bl	8002db8 <_malloc_r>
 8002edc:	4605      	mov	r5, r0
 8002ede:	2800      	cmp	r0, #0
 8002ee0:	d0ed      	beq.n	8002ebe <_realloc_r+0x1e>
 8002ee2:	42bc      	cmp	r4, r7
 8002ee4:	4622      	mov	r2, r4
 8002ee6:	4631      	mov	r1, r6
 8002ee8:	bf28      	it	cs
 8002eea:	463a      	movcs	r2, r7
 8002eec:	f7ff fed4 	bl	8002c98 <memcpy>
 8002ef0:	4631      	mov	r1, r6
 8002ef2:	4640      	mov	r0, r8
 8002ef4:	f7ff fef8 	bl	8002ce8 <_free_r>
 8002ef8:	e7e1      	b.n	8002ebe <_realloc_r+0x1e>
 8002efa:	4635      	mov	r5, r6
 8002efc:	e7df      	b.n	8002ebe <_realloc_r+0x1e>
	...

08002f00 <_sbrk_r>:
 8002f00:	b538      	push	{r3, r4, r5, lr}
 8002f02:	2300      	movs	r3, #0
 8002f04:	4d05      	ldr	r5, [pc, #20]	; (8002f1c <_sbrk_r+0x1c>)
 8002f06:	4604      	mov	r4, r0
 8002f08:	4608      	mov	r0, r1
 8002f0a:	602b      	str	r3, [r5, #0]
 8002f0c:	f7fd fc2c 	bl	8000768 <_sbrk>
 8002f10:	1c43      	adds	r3, r0, #1
 8002f12:	d102      	bne.n	8002f1a <_sbrk_r+0x1a>
 8002f14:	682b      	ldr	r3, [r5, #0]
 8002f16:	b103      	cbz	r3, 8002f1a <_sbrk_r+0x1a>
 8002f18:	6023      	str	r3, [r4, #0]
 8002f1a:	bd38      	pop	{r3, r4, r5, pc}
 8002f1c:	20000210 	.word	0x20000210

08002f20 <__malloc_lock>:
 8002f20:	4801      	ldr	r0, [pc, #4]	; (8002f28 <__malloc_lock+0x8>)
 8002f22:	f7ff bea9 	b.w	8002c78 <__retarget_lock_acquire_recursive>
 8002f26:	bf00      	nop
 8002f28:	20000214 	.word	0x20000214

08002f2c <__malloc_unlock>:
 8002f2c:	4801      	ldr	r0, [pc, #4]	; (8002f34 <__malloc_unlock+0x8>)
 8002f2e:	f7ff bea4 	b.w	8002c7a <__retarget_lock_release_recursive>
 8002f32:	bf00      	nop
 8002f34:	20000214 	.word	0x20000214

08002f38 <_malloc_usable_size_r>:
 8002f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f3c:	1f18      	subs	r0, r3, #4
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	bfbc      	itt	lt
 8002f42:	580b      	ldrlt	r3, [r1, r0]
 8002f44:	18c0      	addlt	r0, r0, r3
 8002f46:	4770      	bx	lr

08002f48 <_init>:
 8002f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f4a:	bf00      	nop
 8002f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f4e:	bc08      	pop	{r3}
 8002f50:	469e      	mov	lr, r3
 8002f52:	4770      	bx	lr

08002f54 <_fini>:
 8002f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f56:	bf00      	nop
 8002f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f5a:	bc08      	pop	{r3}
 8002f5c:	469e      	mov	lr, r3
 8002f5e:	4770      	bx	lr
