# Design Diagrams

The following diagrams were drawn during the planning and visualization stage of the Verilog implementation.

![Design Diagram 1.png](design_diagram_images/1.png)

![Design Diagram 2.png](design_diagram_images/2.png)

![Design Diagram 3.png](design_diagram_images/3.png)

![Design Diagram 4.png](design_diagram_images/4.png)

![Design Diagram 5.png](design_diagram_images/5.png)

![Design Diagram 6.png](design_diagram_images/6.png)

![Design Diagram 7.png](design_diagram_images/7.png)

![Design Diagram 8.png](design_diagram_images/8.png)

![Design Diagram 9.png](design_diagram_images/9.png)

![Design Diagram 10.png](design_diagram_images/10.png)

![Design Diagram 11.png](design_diagram_images/11.png)

![Design Diagram 12.png](design_diagram_images/12.png)

![Design Diagram 13.png](design_diagram_images/13.png)

![Design Diagram 14.png](design_diagram_images/14.png)

![Design Diagram 15.png](design_diagram_images/15.png)

![Design Diagram 16.png](design_diagram_images/16.png)

![Design Diagram 17.png](design_diagram_images/17.png)

