
---------- Begin Simulation Statistics ----------
final_tick                               2541991201500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216904                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   216902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.35                       # Real time elapsed on the host
host_tick_rate                              619102719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197660                       # Number of instructions simulated
sim_ops                                       4197660                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011981                       # Number of seconds simulated
sim_ticks                                 11981356500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.828872                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417020                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               890519                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93629                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            816142                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278398                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225269                       # Number of indirect misses.
system.cpu.branchPred.lookups                  994289                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66001                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26959                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197660                       # Number of instructions committed
system.cpu.committedOps                       4197660                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.705338                       # CPI: cycles per instruction
system.cpu.discardedOps                        201046                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   610481                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1457137                       # DTB hits
system.cpu.dtb.data_misses                       7407                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   408468                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854099                       # DTB read hits
system.cpu.dtb.read_misses                       6594                       # DTB read misses
system.cpu.dtb.write_accesses                  202013                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603038                       # DTB write hits
system.cpu.dtb.write_misses                       813                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18035                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3435660                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055988                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665480                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16770298                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.175274                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1027139                       # ITB accesses
system.cpu.itb.fetch_acv                          728                       # ITB acv
system.cpu.itb.fetch_hits                     1019870                       # ITB hits
system.cpu.itb.fetch_misses                      7269                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4202     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11067299000     92.34%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8715500      0.07%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17769000      0.15%     92.56% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               891785500      7.44%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11985569000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903069                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8066889000     67.31%     67.31% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3918680000     32.69%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23949068                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85456      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542410     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839771     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592916     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197660                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7178770                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        314527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22829457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22829457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22829457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22829457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117074.138462                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117074.138462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117074.138462                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117074.138462                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13063494                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13063494                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13063494                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13063494                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66992.276923                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66992.276923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66992.276923                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66992.276923                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22479960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22479960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117083.125000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117083.125000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12863997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12863997                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66999.984375                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66999.984375                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.272083                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539539874000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.272083                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204505                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204505                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129023                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34842                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87408                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34190                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28963                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28963                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40919                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       263343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       263343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11222080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11222080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691185                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17924529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158294                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002761                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052470                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157857     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158294                       # Request fanout histogram
system.membus.reqLayer0.occupancy              342000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           826072040                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375933750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          466588249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5627968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10100096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5627968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5627968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469727113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373257235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842984348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469727113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469727113                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186113150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186113150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186113150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469727113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373257235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029097498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000190243750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157814                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122033                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157814                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122033                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10493                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2273                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5665                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2018889500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  736605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4781158250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13704.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32454.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104437                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80781                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157814                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122033                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.835519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.173294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.996555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34737     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24263     29.65%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9973     12.19%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4621      5.65%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2391      2.92%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1436      1.75%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          951      1.16%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          627      0.77%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2828      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.999321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.741372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1318     17.89%     17.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5561     75.50%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.94%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.29%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7366                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6548     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.18%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480      6.52%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.42%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.92%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7366                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9428544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7663168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10100096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7810112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11981351500                       # Total gap between requests
system.mem_ctrls.avgGap                      42813.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4988672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7663168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416369548.806931853294                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370565052.462966084480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639591017.928562641144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87937                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122033                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2533453750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2247704500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294288223250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28809.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32166.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411546.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            312753420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166205820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560254380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308648160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5216708970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        207823200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7717710270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.143280                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    488538000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11092938500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271584180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144327645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           491617560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          316378980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     945316320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5169250200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247788480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7586263365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.172326                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    589844250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10991632250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11974156500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733227                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733227                       # number of overall hits
system.cpu.icache.overall_hits::total         1733227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87999                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87999                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87999                       # number of overall misses
system.cpu.icache.overall_misses::total         87999                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5409670000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5409670000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5409670000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5409670000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1821226                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1821226                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1821226                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1821226                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048319                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61474.221298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61474.221298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61474.221298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61474.221298                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87408                       # number of writebacks
system.cpu.icache.writebacks::total             87408                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87999                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87999                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87999                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87999                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5321672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5321672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5321672000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5321672000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048319                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048319                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048319                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048319                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60474.232662                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60474.232662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60474.232662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60474.232662                       # average overall mshr miss latency
system.cpu.icache.replacements                  87408                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733227                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87999                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87999                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5409670000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5409670000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1821226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1821226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61474.221298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61474.221298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5321672000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5321672000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60474.232662                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60474.232662                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.830977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.080070                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.830977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3730450                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3730450                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317778                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317778                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105649                       # number of overall misses
system.cpu.dcache.overall_misses::total        105649                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778381500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778381500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778381500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778381500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074222                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074222                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64159.447794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64159.447794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64159.447794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64159.447794                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34666                       # number of writebacks
system.cpu.dcache.writebacks::total             34666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36657                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394851000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394851000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21573000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21573000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048469                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048469                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048469                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048469                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63700.878363                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63700.878363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63700.878363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63700.878363                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104217.391304                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104217.391304                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49220                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3291962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3291962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058894                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058894                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66882.618854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66882.618854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40016                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40016                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669484500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669484500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21573000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21573000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66710.428329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66710.428329                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       199750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       199750                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3486419000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3486419000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587691                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61784.171259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61784.171259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725366500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725366500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049305                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59544.674903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59544.674903                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64602500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64602500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71621.396896                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71621.396896                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63700500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63700500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080680                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70621.396896                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70621.396896                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541991201500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.673880                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1384428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.107011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.673880                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2961317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2961317                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2626543338500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290348                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   290348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   203.16                       # Real time elapsed on the host
host_tick_rate                              404933329                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58987951                       # Number of instructions simulated
sim_ops                                      58987951                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082267                       # Number of seconds simulated
sim_ticks                                 82267457000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.708320                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5878668                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9227473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1113                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            668469                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7969927                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192490                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          631147                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438657                       # Number of indirect misses.
system.cpu.branchPred.lookups                10195250                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392745                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35522                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54048607                       # Number of instructions committed
system.cpu.committedOps                      54048607                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.042143                       # CPI: cycles per instruction
system.cpu.discardedOps                       1025215                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15136103                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15664567                       # DTB hits
system.cpu.dtb.data_misses                       1379                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10661193                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10978486                       # DTB read hits
system.cpu.dtb.read_misses                       1129                       # DTB read misses
system.cpu.dtb.write_accesses                 4474910                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4686081                       # DTB write hits
system.cpu.dtb.write_misses                       250                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123492                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38351772                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11537513                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4949160                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89810301                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.328716                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18624896                       # ITB accesses
system.cpu.itb.fetch_acv                          130                       # ITB acv
system.cpu.itb.fetch_hits                    18623848                       # ITB hits
system.cpu.itb.fetch_misses                      1048                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4951      9.71%      9.98% # number of callpals executed
system.cpu.kern.callpal::rdps                     301      0.59%     10.57% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.57% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.57% # number of callpals executed
system.cpu.kern.callpal::rti                      393      0.77%     11.34% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.57% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.57% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.43%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51004                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52649                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1916     35.06%     35.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      84      1.54%     37.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3428     62.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5465                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1914     48.47%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       84      2.13%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1914     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3949                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79553658000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                60878000      0.07%     96.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                92464000      0.11%     96.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2563157500      3.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          82270157500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998956                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558343                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722598                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 350                      
system.cpu.kern.mode_good::user                   350                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 350                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667939                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800915                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6554934500      7.97%      7.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75715223000     92.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        164423610                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897371      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37602477     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28374      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605795     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549507      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84836      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54048607                       # Class of committed instruction
system.cpu.quiesceCycles                       111304                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74613309                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2604057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841804349                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841804349                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841804349                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841804349                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118109.808195                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118109.808195                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118109.808195                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118109.808195                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1061203263                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1061203263                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1061203263                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1061203263                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68052.024048                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68052.024048                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68052.024048                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68052.024048                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4908475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4908475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116868.452381                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116868.452381                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2808475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2808475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66868.452381                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66868.452381                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1836895874                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1836895874                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118113.160622                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118113.160622                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1058394788                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1058394788                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68055.220422                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68055.220422                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275096                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31532                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255392                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15052                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12123                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12123                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18943                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3766178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3766178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3893408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160690240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160690240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3008192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3011227                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164696795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303518                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000111                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010546                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303373     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303518                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2569000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7881299437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169173250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6416380500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80345152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1985472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82330624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80345152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80345152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2018048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2018048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31532                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         976633470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24134355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1000767825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    976633470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        976633470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24530332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24530332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24530332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        976633470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24134355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025298156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    982111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    470778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000087735750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2225325                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             929437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286416                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286890                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 785273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                304779                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            279084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            392347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            144272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4922                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6101200250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2505715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15497631500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12174.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30924.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        60                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   397790                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  878207                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  492033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  57133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  56025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    188                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       207257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.021953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.037194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.382046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32511     15.69%     15.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38235     18.45%     34.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26160     12.62%     46.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22482     10.85%     57.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20718     10.00%     67.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18401      8.88%     76.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11327      5.47%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5677      2.74%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31746     15.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       207257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.905340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.321742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50641     89.99%     89.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5464      9.71%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           119      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            27      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.452084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.382212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.588990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27231     48.39%     48.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1692      3.01%     51.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10259     18.23%     69.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10371     18.43%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6006     10.67%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              394      0.70%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              125      0.22%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               66      0.12%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               62      0.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32073152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50257472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62855424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82330624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82360960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       764.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1000.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1001.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82267457000                       # Total gap between requests
system.mem_ctrls.avgGap                      31969.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30129792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1943360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62855424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366241927.230107545853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23622463.497321911156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 764037522.151681423187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286890                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14473323500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1024308000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2002330211500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11528.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33017.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1555945.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            247072560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131307000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           395891580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278857620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6493671600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6607135050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26027277120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40181212530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.421716                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67601629500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2746900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11920170000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1232878080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            655263675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3182405100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4847871420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6493671600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36781081980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        617678400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53810850255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.096434                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1302969250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2746900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  78218936500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16288                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16288                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          342                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2994                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998699                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               356500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2258000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81279349                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1165000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              907000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84492137000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17933089                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17933089                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17933089                       # number of overall hits
system.cpu.icache.overall_hits::total        17933089                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255393                       # number of overall misses
system.cpu.icache.overall_misses::total       1255393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48754783000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48754783000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48754783000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48754783000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19188482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19188482                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19188482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19188482                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065424                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065424                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065424                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065424                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38836.271192                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38836.271192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38836.271192                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38836.271192                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255392                       # number of writebacks
system.cpu.icache.writebacks::total           1255392                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47499390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47499390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47499390000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47499390000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065424                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065424                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065424                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065424                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37836.271192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37836.271192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37836.271192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37836.271192                       # average overall mshr miss latency
system.cpu.icache.replacements                1255392                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17933089                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17933089                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48754783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48754783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19188482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19188482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065424                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38836.271192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38836.271192                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47499390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47499390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37836.271192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37836.271192                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19195037                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255392                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.290074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39632357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39632357                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15526155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15526155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15526155                       # number of overall hits
system.cpu.dcache.overall_hits::total        15526155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41857                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41857                       # number of overall misses
system.cpu.dcache.overall_misses::total         41857                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2708450000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2708450000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2708450000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2708450000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15568012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15568012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15568012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15568012                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002689                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002689                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002689                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002689                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64707.217431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64707.217431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64707.217431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64707.217431                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15980                       # number of writebacks
system.cpu.dcache.writebacks::total             15980                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11215                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11215                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11215                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30642                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30642                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1497                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1974431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1974431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1974431500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1974431500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149763500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149763500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64435.464395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64435.464395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64435.464395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64435.464395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100042.418170                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100042.418170                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10911447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10911447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1394459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1394459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10931699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10931699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68855.396998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68855.396998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1258354500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1258354500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149763500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149763500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001693                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67982.414911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67982.414911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196798.291721                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196798.291721                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21605                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21605                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1313990500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1313990500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60818.815089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60818.815089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9473                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    716077000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    716077000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59023.821299                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59023.821299                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13856                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13856                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          394                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          394                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30104500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30104500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027649                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027649                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76407.360406                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76407.360406                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          392                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          392                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29589000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29589000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027509                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027509                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75482.142857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75482.142857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84552137000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.936770                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15567803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            501.814879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.936770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31223743                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31223743                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2974229432500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258118                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   258117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1571.75                       # Real time elapsed on the host
host_tick_rate                              221209446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   405696323                       # Number of instructions simulated
sim_ops                                     405696323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.347686                       # Number of seconds simulated
sim_ticks                                347686094000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.146970                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17827029                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             93106265                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2875108                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5766203                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          85914195                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8825884                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        58007243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         49181359                       # Number of indirect misses.
system.cpu.branchPred.lookups               106180166                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7555675                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1298747                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   346708372                       # Number of instructions committed
system.cpu.committedOps                     346708372                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.005640                       # CPI: cycles per instruction
system.cpu.discardedOps                      31418460                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 35062064                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    114698456                       # DTB hits
system.cpu.dtb.data_misses                     161774                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 25154359                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     69123030                       # DTB read hits
system.cpu.dtb.read_misses                     161762                       # DTB read misses
system.cpu.dtb.write_accesses                 9907705                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    45575426                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            56486844                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          291689585                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          81217497                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         68830835                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        47437116                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.498594                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               123546453                       # ITB accesses
system.cpu.itb.fetch_acv                       766027                       # ITB acv
system.cpu.itb.fetch_hits                   123546393                       # ITB hits
system.cpu.itb.fetch_misses                        60                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                975863     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     716      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   970571     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               970210     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               86639      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3004007                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3004454                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   971662     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     356      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  974772     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1946790                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    971662     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      356      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   971662     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1943680                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             280888392000     80.79%     80.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               234472000      0.07%     80.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             66563544000     19.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         347686408000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996810                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998402                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              970471                      
system.cpu.kern.mode_good::user                970471                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            970579                       # number of protection mode switches
system.cpu.kern.mode_switch::user              970471                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999889                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999944                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       161081573500     46.33%     46.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         186604834500     53.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        695372188                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15636489      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               152040217     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3265      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              29197785      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3740347      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4172786      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11217472      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                763719      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               163609      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               47950904     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39042839     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17694426      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6533263      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18551251      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                346708372                       # Class of committed instruction
system.cpu.tickCycles                       647935072                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       631105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1262210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             615841                       # Transaction distribution
system.membus.trans_dist::WriteReq                356                       # Transaction distribution
system.membus.trans_dist::WriteResp               356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17673                       # Transaction distribution
system.membus.trans_dist::WritebackClean       517501                       # Transaction distribution
system.membus.trans_dist::CleanEvict            95931                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15264                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15264                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         517501                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         98340                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1552503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1552503                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       340812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       341524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1894027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     66240128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     66240128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8401728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8404576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74644704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            631461                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001780                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  631459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              631461                       # Request fanout histogram
system.membus.reqLayer0.occupancy              890000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3525175000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          614236000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2596732250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33120064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7270656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40390720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33120064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33120064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1131072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          517501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          113604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              631105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17673                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17673                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95258524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20911552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116170076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95258524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95258524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3253141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3253141                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3253141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95258524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20911552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119423217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    109280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001948653250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2992                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2992                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              888871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46783                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      631105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     535173                       # Number of write requests accepted
system.mem_ctrls.readBursts                    631105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   535173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 496896                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                485420                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2156696250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  671045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4673115000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16069.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34819.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40407                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35075                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                631105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               535173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.534693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.132849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.936615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        80434     74.15%     74.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17043     15.71%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7539      6.95%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1891      1.74%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          783      0.72%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          320      0.29%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          175      0.16%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      0.10%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          183      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108481                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.837233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.973455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.633554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            820     27.41%     27.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1080     36.10%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           145      4.85%     68.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           204      6.82%     75.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           176      5.88%     81.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           151      5.05%     86.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           78      2.61%     88.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           90      3.01%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           66      2.21%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           44      1.47%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           46      1.54%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           36      1.20%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           24      0.80%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.57%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           10      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.13%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2992                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.625334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.594508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2136     71.39%     71.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.24%     72.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              669     22.36%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              110      3.68%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      1.20%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2992                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8589376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31801344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3183552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40390720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34251072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  347685128000                       # Total gap between requests
system.mem_ctrls.avgGap                     298115.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1595456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6993920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3183552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4588782.892191253603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20115616.128150355071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9156397.264481909573                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       517501                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       113604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       535173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    847598750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3825516250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8627046295000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1637.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33674.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16120107.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            489018600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            259934730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           549165960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          166904280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27446134560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52782572850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      89062977600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170756708580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.123204                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 230961689750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11610040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 105114364250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            285457200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            151750665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           409086300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           92754180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27446134560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38347419180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     101218896480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       167951498565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.054978                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 262759687000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11610040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  73316367000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 356                       # Transaction distribution
system.iobus.trans_dist::WriteResp                356                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               890000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              356000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    347686094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    157075572                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        157075572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    157075572                       # number of overall hits
system.cpu.icache.overall_hits::total       157075572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       517500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         517500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       517500                       # number of overall misses
system.cpu.icache.overall_misses::total        517500                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12651275500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12651275500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12651275500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12651275500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    157593072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    157593072                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    157593072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    157593072                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003284                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003284                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003284                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003284                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24446.909179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24446.909179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24446.909179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24446.909179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       517501                       # number of writebacks
system.cpu.icache.writebacks::total            517501                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       517500                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       517500                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       517500                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       517500                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12133774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12133774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12133774500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12133774500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003284                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003284                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003284                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003284                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23446.907246                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23446.907246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23446.907246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23446.907246                       # average overall mshr miss latency
system.cpu.icache.replacements                 517501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    157075572                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       157075572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       517500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        517500                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12651275500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12651275500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    157593072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    157593072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003284                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24446.909179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24446.909179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       517500                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       517500                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12133774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12133774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003284                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23446.907246                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23446.907246                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           157625092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            518013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            304.287908                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         315703645                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        315703645                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    112390893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        112390893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    112390893                       # number of overall hits
system.cpu.dcache.overall_hits::total       112390893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117606                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       117606                       # number of overall misses
system.cpu.dcache.overall_misses::total        117606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7647582000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7647582000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7647582000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7647582000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    112508499                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    112508499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    112508499                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    112508499                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001045                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001045                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001045                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001045                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65027.141472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65027.141472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65027.141472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65027.141472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17673                       # number of writebacks
system.cpu.dcache.writebacks::total             17673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       113388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       113388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       113388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          356                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          356                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7402165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7402165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7402165000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7402165000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65281.731753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65281.731753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65281.731753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65281.731753                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     67808178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        67808178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        98163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         98163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6663188500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6663188500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     67906341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67906341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67878.818903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67878.818903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        98124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        98124                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6561302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6561302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66867.453426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66867.453426                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     44582715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44582715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    984393500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    984393500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     44602158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44602158                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50629.712493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50629.712493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4179                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15264                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15264                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          356                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          356                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    840863000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    840863000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55087.984801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55087.984801                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2072                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2072                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          216                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          216                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16988000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16988000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.094406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.094406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78648.148148                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78648.148148                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          216                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          216                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16772000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.094406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.094406                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77648.148148                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77648.148148                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2288                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2288                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2288                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2288                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 347686094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112549982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            114628                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            981.871637                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          650                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         225139754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        225139754                       # Number of data accesses

---------- End Simulation Statistics   ----------
