{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741386821660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741386821660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  7 16:33:41 2025 " "Processing started: Fri Mar  7 16:33:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741386821660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741386821660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1 -c Tarea1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741386821660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741386821841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741386821842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadec-BEAS " "Found design unit 1: contadec-BEAS" {  } { { "contadec.vhd" "" { Text "/home/bante/Tarea1/contadec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741386828453 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadec " "Found entity 1: contadec" {  } { { "contadec.vhd" "" { Text "/home/bante/Tarea1/contadec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741386828453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741386828453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-BEAS " "Found design unit 1: divf-BEAS" {  } { { "divf.vhd" "" { Text "/home/bante/Tarea1/divf.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741386828454 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "/home/bante/Tarea1/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741386828454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741386828454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-BEAS " "Found design unit 1: dec_7seg-BEAS" {  } { { "dec_7seg.vhd" "" { Text "/home/bante/Tarea1/dec_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741386828454 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "/home/bante/Tarea1/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741386828454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741386828454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tarea1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Tarea1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tarea1 " "Found entity 1: Tarea1" {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741386828454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741386828454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tarea1 " "Elaborating entity \"Tarea1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741386828493 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEG2\[6..0\] SEG " "Bus \"SEG2\[6..0\]\" found using same base name as \"SEG\", which might lead to a name conflict." {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 240 920 1096 256 "SEG2\[6..0\]" "" } { 240 920 1096 256 "SEG2\[6..0\]" "" } { 240 920 1096 256 "SEG2\[6..0\]" "" } { 240 920 1096 256 "SEG2\[6..0\]" "" } { 240 920 1096 256 "SEG2\[6..0\]" "" } { 240 920 1096 256 "SEG2\[6..0\]" "" } { 240 920 1096 256 "SEG2\[6..0\]" "" } { 240 920 1096 256 "SEG2\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1741386828494 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEG3\[6..0\] SEG " "Bus \"SEG3\[6..0\]\" found using same base name as \"SEG\", which might lead to a name conflict." {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 336 920 1096 352 "SEG3\[6..0\]" "" } { 336 920 1096 352 "SEG3\[6..0\]" "" } { 336 920 1096 352 "SEG3\[6..0\]" "" } { 336 920 1096 352 "SEG3\[6..0\]" "" } { 336 920 1096 352 "SEG3\[6..0\]" "" } { 336 920 1096 352 "SEG3\[6..0\]" "" } { 336 920 1096 352 "SEG3\[6..0\]" "" } { 336 920 1096 352 "SEG3\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1741386828494 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "SEG4\[6..0\] SEG " "Bus \"SEG4\[6..0\]\" found using same base name as \"SEG\", which might lead to a name conflict." {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 432 920 1096 448 "SEG4\[6..0\]" "" } { 432 920 1096 448 "SEG4\[6..0\]" "" } { 432 920 1096 448 "SEG4\[6..0\]" "" } { 432 920 1096 448 "SEG4\[6..0\]" "" } { 432 920 1096 448 "SEG4\[6..0\]" "" } { 432 920 1096 448 "SEG4\[6..0\]" "" } { 432 920 1096 448 "SEG4\[6..0\]" "" } { 432 920 1096 448 "SEG4\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1741386828494 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEG " "Converted elements in bus name \"SEG\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEG\[6..0\] SEG6..0 " "Converted element name(s) from \"SEG\[6..0\]\" to \"SEG6..0\"" {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 152 920 1096 168 "SEG\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1741386828494 ""}  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 152 920 1096 168 "SEG\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1741386828494 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEG2 " "Converted elements in bus name \"SEG2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEG2\[6..0\] SEG26..0 " "Converted element name(s) from \"SEG2\[6..0\]\" to \"SEG26..0\"" {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 240 920 1096 256 "SEG2\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1741386828495 ""}  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 240 920 1096 256 "SEG2\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1741386828495 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEG3 " "Converted elements in bus name \"SEG3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEG3\[6..0\] SEG36..0 " "Converted element name(s) from \"SEG3\[6..0\]\" to \"SEG36..0\"" {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 336 920 1096 352 "SEG3\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1741386828495 ""}  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 336 920 1096 352 "SEG3\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1741386828495 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SEG4 " "Converted elements in bus name \"SEG4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SEG4\[6..0\] SEG46..0 " "Converted element name(s) from \"SEG4\[6..0\]\" to \"SEG46..0\"" {  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 432 920 1096 448 "SEG4\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1741386828495 ""}  } { { "Tarea1.bdf" "" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 432 920 1096 448 "SEG4\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1741386828495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:inst3 " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:inst3\"" {  } { { "Tarea1.bdf" "inst3" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 128 640 824 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741386828498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadec contadec:inst2 " "Elaborating entity \"contadec\" for hierarchy \"contadec:inst2\"" {  } { { "Tarea1.bdf" "inst2" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 152 408 560 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741386828499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divf divf:inst4 " "Elaborating entity \"divf\" for hierarchy \"divf:inst4\"" {  } { { "Tarea1.bdf" "inst4" { Schematic "/home/bante/Tarea1/Tarea1.bdf" { { 136 184 352 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741386828500 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741386829071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741386829540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741386829540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741386829569 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741386829569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741386829569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741386829569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741386829574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  7 16:33:49 2025 " "Processing ended: Fri Mar  7 16:33:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741386829574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741386829574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741386829574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741386829574 ""}
