library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity RegistroResultado is 
	port (
		data: in std_logic_vector(0 to 6);
		clock: in std_logic;
		readdata:out std_logic_vector(0 to 6);
		readdatan:out std_logic_vector(0 to 6);
	);
end RegistroResultado;

architecture registro of RegistroResultado is
      signal s,r:std_logic:
begin
     flipflop1:flipflop port map(
	     data => data(0),
		  clock => clock,
		  q => readdata(0),
		  qnot =>readdatan(0)
	  );
	   flipflop2:flipflop port map(
	     data => data(1),
		  clock => clock,
		  q => readdata(1),
		  qnot =>readdatan(1)
	  );
	   flipflop3:flipflop port map(
	     data => data(2),
		  clock => clock,
		  q => readdata(2),
		  qnot =>readdatan(2)
	  );
	   flipflop4:flipflop port map(
	     data => data(3),
		  clock => clock,
		  q => readdata(3),
		  qnot =>readdatan(3)
	  );
	   flipflop5:flipflop port map(
	     data => data(4),
		  clock => clock,
		  q => readdata(4),
		  qnot =>readdatan(4)
	  );
	   flipflop6:flipflop port map(
	     data => data(5),
		  clock => clock,
		  q => readdata(5),
		  qnot =>readdatan(5)
	  );
	  flipflop6:flipflop port map(
	     data => data(6),
		  clock => clock,
		  q => readdata(6),
		  qnot =>readdatan(6)
	  );
	  
end registro;