// Seed: 921145437
module module_0 (
    input id_0,
    input logic id_1
);
  reg id_2;
  always @(posedge 1 or posedge 1'b0) begin
    if (1'b0) begin
      id_2 <= ~1'b0;
    end
  end
endmodule
