
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 3.56

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency counter_reg[0]$_DFFE_PN0P_/CLK ^
  -0.24 target latency counter_reg[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.54    0.74 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.07    0.00    0.74 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.16    0.23    0.96 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.16    0.00    0.97 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.97   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.35    0.59   library removal time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.07    0.27 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.05    0.00    0.27 ^ _46_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.32 v _46_/Y (sky130_fd_sc_hd__nand2_1)
                                         _12_ (net)
                  0.03    0.00    0.32 v _47_/B1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.07    0.07    0.38 ^ _47_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00_ (net)
                  0.07    0.00    0.38 ^ counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.04    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.54    0.74 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.07    0.00    0.74 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.16    0.23    0.96 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.16    0.00    0.97 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.19    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.19    0.43    0.67 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net10 (net)
                  0.19    0.00    0.67 ^ _82_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.13    0.24    0.91 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
                                         _40_ (net)
                  0.13    0.00    0.91 ^ _70_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.09    0.11    1.03 v _70_/Y (sky130_fd_sc_hd__nand3_1)
                                         _30_ (net)
                  0.09    0.00    1.03 v _74_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.48    1.51 v _74_/X (sky130_fd_sc_hd__or4_1)
                                         _34_ (net)
                  0.09    0.00    1.51 v _75_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.10    1.61 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
                                         _06_ (net)
                  0.07    0.00    1.61 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.07    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  3.56   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.07    0.54    0.74 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net18 (net)
                  0.07    0.00    0.74 ^ hold1/A (sky130_fd_sc_hd__clkbuf_4)
     8    0.05    0.16    0.23    0.96 ^ hold1/X (sky130_fd_sc_hd__clkbuf_4)
                                         net1 (net)
                  0.16    0.00    0.97 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.97   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.19    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.02    0.05    0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.02    0.19    0.43    0.67 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net10 (net)
                  0.19    0.00    0.67 ^ _82_/A (sky130_fd_sc_hd__ha_1)
     3    0.01    0.13    0.24    0.91 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
                                         _40_ (net)
                  0.13    0.00    0.91 ^ _70_/B (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.09    0.11    1.03 v _70_/Y (sky130_fd_sc_hd__nand3_1)
                                         _30_ (net)
                  0.09    0.00    1.03 v _74_/C (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.48    1.51 v _74_/X (sky130_fd_sc_hd__or4_1)
                                         _34_ (net)
                  0.09    0.00    1.51 v _75_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.10    1.61 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
                                         _06_ (net)
                  0.07    0.00    1.61 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.61   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.02    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.05    0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    5.24 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.07    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  3.56   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.256670594215393

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.48431396484375

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8466

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.044046372175216675

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.05036399886012077

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8746

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.43    0.67 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.24    0.91 ^ _82_/COUT (sky130_fd_sc_hd__ha_1)
   0.11    1.03 v _70_/Y (sky130_fd_sc_hd__nand3_1)
   0.48    1.51 v _74_/X (sky130_fd_sc_hd__or4_1)
   0.10    1.61 ^ _75_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    1.61 ^ counter_reg[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.61   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    5.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.24 ^ counter_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.07    5.17   library setup time
           5.17   data required time
---------------------------------------------------------
           5.17   data required time
          -1.61   data arrival time
---------------------------------------------------------
           3.56   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.37    0.61 ^ counter_reg[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.14    0.75 ^ _79_/X (sky130_fd_sc_hd__or4_1)
   0.08    0.83 v _81_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    0.83 v counter_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.83   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.13    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ counter_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.24   clock reconvergence pessimism
  -0.05    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.83   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2398

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2398

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.6130

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.5612

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
220.781153

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.24e-05   1.13e-05   9.58e-11   8.37e-05  40.5%
Combinational          1.50e-05   1.79e-05   1.24e-10   3.30e-05  16.0%
Clock                  5.60e-05   3.37e-05   2.28e-11   8.97e-05  43.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.43e-04   6.29e-05   2.43e-10   2.06e-04 100.0%
                          69.5%      30.5%       0.0%
