{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607350849497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607350849498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 21:20:49 2020 " "Processing started: Mon Dec 07 21:20:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607350849498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607350849498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FloatingPointSQRT -c FloatingPointSQRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FloatingPointSQRT -c FloatingPointSQRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607350849498 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607350850178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_AddSub " "Found entity 1: FP_AddSub" {  } { { "FP_AddSub.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_AddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350850262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350850262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingpointsqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file floatingpointsqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatingPointSQRT " "Found entity 1: FloatingPointSQRT" {  } { { "FloatingPointSQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatingPointSQRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350850267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350850267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_muldiv.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_muldiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MulDiv " "Found entity 1: FP_MulDiv" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350850273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350850273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FP_MulDiv " "Elaborating entity \"FP_MulDiv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607350850336 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "FP_MulDiv.v" "Div0" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607350850552 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1607350850552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607350850623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607350850624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607350850624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607350850624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607350850624 ""}  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1607350850624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350850728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350850728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350850751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350850751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350850838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350850838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350850974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350850974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607350851073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607350851073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[1\] GND " "Pin \"data_o\[1\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[2\] GND " "Pin \"data_o\[2\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[3\] GND " "Pin \"data_o\[3\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[4\] GND " "Pin \"data_o\[4\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[5\] GND " "Pin \"data_o\[5\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[6\] GND " "Pin \"data_o\[6\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[7\] GND " "Pin \"data_o\[7\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[8\] GND " "Pin \"data_o\[8\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[9\] GND " "Pin \"data_o\[9\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[10\] GND " "Pin \"data_o\[10\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[11\] GND " "Pin \"data_o\[11\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[12\] GND " "Pin \"data_o\[12\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[13\] GND " "Pin \"data_o\[13\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[14\] GND " "Pin \"data_o\[14\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[15\] GND " "Pin \"data_o\[15\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[16\] GND " "Pin \"data_o\[16\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[17\] GND " "Pin \"data_o\[17\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[18\] GND " "Pin \"data_o\[18\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[19\] GND " "Pin \"data_o\[19\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[20\] GND " "Pin \"data_o\[20\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[21\] GND " "Pin \"data_o\[21\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_o\[22\] GND " "Pin \"data_o\[22\]\" is stuck at GND" {  } { { "FP_MulDiv.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FP_MulDiv.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1607350851466 "|FP_MulDiv|data_o[22]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1607350851466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607350851772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607350851772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607350851836 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607350851836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607350851836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607350851836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607350851879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 21:20:51 2020 " "Processing ended: Mon Dec 07 21:20:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607350851879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607350851879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607350851879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607350851879 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607350857616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607350857617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 07 21:20:57 2020 " "Processing started: Mon Dec 07 21:20:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607350857617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607350857617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp FloatingPointSQRT -c FloatingPointSQRT --netlist_type=sgate " "Command: quartus_rpp FloatingPointSQRT -c FloatingPointSQRT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607350857617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4432 " "Peak virtual memory: 4432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607350857698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 07 21:20:57 2020 " "Processing ended: Mon Dec 07 21:20:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607350857698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607350857698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607350857698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1607350857698 ""}
