Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Jan 29 14:56:51 2026
| Host         : rick-g-laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    83 |
|    Minimum number of control sets                        |    83 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   237 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    83 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             232 |           81 |
| No           | No                    | Yes                    |              56 |           18 |
| No           | Yes                   | No                     |             239 |          101 |
| Yes          | No                    | No                     |             239 |           72 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             654 |          202 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                              Enable Signal                                                                                              |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                             |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                       |                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                       |                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                        |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                        |                1 |              3 |         3.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         |                                                                                                                                                |                2 |              3 |         1.50 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                       | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                   |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_3                                                                                                                                                   |                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                 |                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                              |                1 |              6 |         6.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                  | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                           | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                  | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                  | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                            | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                           | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                 | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                |                7 |              8 |         1.14 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                               |                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                           | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                       |                                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                         |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                        |                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               10 |             32 |         3.20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                  |                                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/my_pwm_ip_0/inst/my_pwm_ip_slave_lite_v1_0_S00_AXI_inst/pwm_counter[0]_i_1_n_0                                                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                      |                                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                        |                                                                                                                                                |               12 |             36 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                   |                                                                                                                                                |               13 |             47 |         3.62 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               22 |             62 |         2.82 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                         |                                                                                                                                                |               11 |             75 |         6.82 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                         |                                                                                                                                                |               24 |             80 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                        |                                                                                                                                                |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               70 |            150 |         2.14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                         |                                                                                                                                                |               60 |            167 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               78 |            218 |         2.79 |
+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


