(S (NP (NP (VBG Emerging) (JJ nano-scale) (JJ programmable) (NNP Resistive-RAM)) (PRN (-LRB- -LRB-) (NP (NNP RRAM)) (-RRB- -RRB-))) (VP (VBZ has) (VP (VBN been) (VP (VBN identified) (PP (IN as) (NP (NP (DT a) (NN promising) (NN technology)) (PP (IN for) (S (VP (VBG implementing) (NP (JJ brain-inspired) (VBG computing) (NN hardware)))))))))) (. .))
(S (NP (NP (JJ Several) (JJ neural) (NN network) (NNS architectures)) (, ,) (SBAR (WHNP (WDT that)) (S (ADVP (RB essentially)) (VP (VBP involve) (NP (NP (NN computation)) (PP (IN of) (NP (NP (JJ scalar) (NNS products)) (PP (IN between) (NP (NP (NN input) (NNS data) (NNS vectors)) (CC and) (NP (VBD stored) (NN network) (NNS weights))))))))))) (VP (MD can) (VP (VB be) (VP (ADVP (RB efficiently)) (VBN implemented) (S (VP (VBG using) (NP (NP (JJ high) (NN density) (NN cross-bar) (NNS arrays)) (PP (IN of) (NP (NNP RRAM))) (VP (VBN integrated) (PP (IN with) (NP (NNP CMOS)))))))))) (. .))
(S (PP (IN In) (NP (PDT such) (DT a) (NN design))) (, ,) (NP (DT the) (NNP CMOS) (NN interface)) (VP (MD may) (VP (VB be) (ADJP (JJ responsible) (PP (PP (IN for) (S (VP (VBG providing) (NP (JJ input) (NNS excitations))))) (CC and) (PP (IN for) (S (VP (VBG processing) (NP (DT the) (NNP RRAM) (NN output))))))))) (. .))
(S (SBAR (IN In) (NN order) (S (VP (TO to) (VP (VB achieve) (NP (NP (JJ high) (NN energy) (NN efficiency)) (PP (IN along) (PP (IN with) (NP (JJ high) (NN integration) (NN density))))) (PP (IN in) (NP (ADJP (NNP RRAM) (VBN based)) (JJ neuromorphic) (NN hardware))))))) (, ,) (NP (NP (DT the) (NN design)) (PP (IN of) (NP (NNP RRAM-CMOS) (NN interface)))) (VP (MD can) (ADVP (VB therefore)) (VP (VB play) (NP (DT a) (JJ major) (NN role)))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (NP (PRP we)) (VP (VBP propose) (NP (NP (NN design)) (PP (IN of) (NP (ADJP (JJ high) (NN performance)) (, ,) (ADJP (JJ current) (NN mode)) (NNP CMOS) (NN interface))) (PP (IN for) (NP (ADJP (NNP RRAM) (VBN based)) (JJ neural) (NN network) (NN design))))) (. .))
(S (NP (NP (NP (DT The) (NN use)) (PP (IN of) (NP (JJ current) (NN mode) (NN excitation))) (PP (IN for) (NP (NN input) (NN interface)))) (CC and) (NP (NP (NN design)) (PP (IN of) (NP (NP (ADJP (RB digitally) (VBN assisted)) (JJ current-mode) (NNP CMOS) (NN neuron) (NN circuit)) (PP (IN for) (NP (DT the) (NN output) (NN interface))))))) (VP (VBZ is) (VP (VBN presented))) (. .))
(S (NP (DT The) (VBN proposed) (NN technique)) (VP (VBP achieve) (NP (NP (NP (CD 10x) (NN energy)) (CONJP (RB as) (RB well) (IN as)) (NP (NN performance) (NN improvement))) (PP (IN over) (NP (NP (JJ conventional) (NNS approaches)) (VP (VBN employed) (PP (IN in) (NP (NN literature)))))))) (. .))
(S (NP (NNP Network) (NN level) (NNS simulations)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN scheme)) (VP (MD can) (VP (VB achieve) (NP (ADJP (NP (NP (CD 2) (NNS orders)) (PP (IN of) (NP (NN magnitude)))) (RBR lower)) (NN energy) (NN dissipation)) (SBAR (IN as) (S (VP (VBN compared) (PP (TO to) (NP (NP (DT a) (JJ digital) (NNP ASIC) (NN implementation)) (PP (IN of) (NP (DT a) (JJ feed-forward) (JJ neural) (NN network))))))))))))) (. .))
