$date
	Fri May  1 09:33:38 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladd_t $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module h $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1"
1%
1(
#15
0%
0(
1$
1'
#30
1!
0"
1%
1(
#50
0!
1"
0%
0(
0$
0'
1#
1&
#75
1!
0"
1%
1(
#105
0%
0(
1$
1'
#140
1"
1%
1(
