<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Bug: Can't flash STM32
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Bug%3A%20Can%27t%20flash%20STM32&In-Reply-To=%3C4AF5B159.3050806%40op.pl%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="012144.html">
   <LINK REL="Next"  HREF="012018.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Bug: Can't flash STM32</H1>
    <B>Freddie Chopin</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Bug%3A%20Can%27t%20flash%20STM32&In-Reply-To=%3C4AF5B159.3050806%40op.pl%3E"
       TITLE="[Openocd-development] Bug: Can't flash STM32">freddie_chopin at op.pl
       </A><BR>
    <I>Sat Nov  7 18:41:45 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="012144.html">[Openocd-development] Bug: Can't flash STM32
</A></li>
        <LI>Next message: <A HREF="012018.html">[Openocd-development] patch to retire arm11 mrc mcr commands
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12060">[ date ]</a>
              <a href="thread.html#12060">[ thread ]</a>
              <a href="subject.html#12060">[ subject ]</a>
              <a href="author.html#12060">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>David Brownell pisze:
&gt;<i> I'd suspect a bad build.  On the other hand, no matter what's
</I>&gt;<i> causing the problem, THIS
</I>
Me too, but I've built that 3 times, from snapshot and directly with git 
clone... The build is fine.

&gt;&gt;&gt;<i> Error: Not implemented.
</I>&gt;<i> 
</I>&gt;<i> is a really *horrible* diagnostic.  *WHAT* is not implemented???
</I>&gt;<i> 
</I>&gt;<i> Mr. Grep tells me that message comes out on many MMU paths.
</I>&gt;<i> And the two chips you identified -- STM32, LPC2103 -- do
</I>&gt;<i> not have MMUs, so they shouldn't need to suply MMU methods.
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;&gt;&gt;<i> Warn : no working area available, can't do block memory writes
</I>&gt;<i> 
</I>&gt;<i> Maybe there's something else broken in mainline, MMU-related.
</I>
As Simon suggested that's from default_mmu(). Here is a d3 log for this 
failures:

STM32:

(I had to use a very very short binary image, as this throws milions of 
debug messages, I post only the ones important)

&gt;<i> Debug: 203 1156 target.c:1025 target_call_event_callbacks(): target event 4 (gdb
</I>&gt;<i> -halt)
</I>&gt;<i> Debug: 204 1156 target.c:1025 target_call_event_callbacks(): target event 5 (hal
</I>&gt;<i> ted)
</I>&gt;<i> User : 205 1156 target.c:1304 target_arch_state(): target state: halted
</I>&gt;<i> User : 206 1156 armv7m.c:521 armv7m_arch_state(): target halted due to debug-req
</I>&gt;<i> uest, current mode: Thread
</I>&gt;<i> xPSR: 00000000 pc: 0x33333340 msp: 0x20000000
</I>&gt;<i> Debug: 209 1156 command.c:68 script_debug(): command - write_image
</I>&gt;<i> Debug: 210 1156 command.c:77 script_debug(): write_image - argv[0]=ocd_flash_wri
</I>&gt;<i> te_image
</I>&gt;<i> Debug: 211 1156 command.c:77 script_debug(): write_image - argv[1]=erase
</I>&gt;<i> Debug: 212 1156 command.c:77 script_debug(): write_image - argv[2]=a.bin
</I>&gt;<i> Debug: 213 1156 command.c:77 script_debug(): write_image - argv[3]=0x8000000
</I>&gt;<i> User : 214 1172 command.c:400 command_print(): auto erase enabled
</I>&gt;<i> Debug: 215 1172 configuration.c:83 find_file(): found a.bin
</I>&gt;<i> Debug: 216 1172 configuration.c:83 find_file(): found a.bin
</I>&gt;<i> Debug: 217 1172 target.c:1558 target_read_u32(): address: 0xe0042000, value: 0x2
</I>&gt;<i> 0036410
</I>&gt;<i> Info : 218 1172 stm32x.c:724 stm32x_probe(): device id = 0x20036410
</I>&gt;<i> Debug: 219 1172 target.c:1586 target_read_u16(): address: 0x1ffff7e0, value: 0x0
</I>&gt;<i> 080
</I>&gt;<i> Info : 220 1172 stm32x.c:799 stm32x_probe(): flash size = 128kbytes
</I>&gt;<i> Debug: 221 1172 target.c:1635 target_write_u32(): address: 0x40022004, value: 0x
</I>&gt;<i> 45670123
</I>&gt;<i> Debug: 222 1188 target.c:1635 target_write_u32(): address: 0x40022004, value: 0x
</I>&gt;<i> cdef89ab
</I>&gt;<i> Debug: 223 1188 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000002
</I>&gt;<i> Debug: 224 1188 target.c:1635 target_write_u32(): address: 0x40022014, value: 0x
</I>&gt;<i> 08000000
</I>&gt;<i> Debug: 225 1203 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000042
</I>&gt;<i> Debug: 226 1203 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000003
</I>&gt;<i> Debug: 227 1203 stm32x.c:121 stm32x_wait_status_busy(): status: 0x3
</I>&gt;<i> Debug: 228 1203 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000003
</I>&gt;<i> Debug: 229 1203 stm32x.c:121 stm32x_wait_status_busy(): status: 0x3
</I>&gt;<i> Debug: 230 1219 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000003
</I>&gt;<i> Debug: 231 1219 stm32x.c:121 stm32x_wait_status_busy(): status: 0x3
</I>&gt;<i> Debug: 232 1219 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 233 1219 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000080
</I>&gt;<i> Debug: 234 1235 target.c:1635 target_write_u32(): address: 0x40022004, value: 0x
</I>&gt;<i> 45670123
</I>&gt;<i> Debug: 235 1235 target.c:1635 target_write_u32(): address: 0x40022004, value: 0x
</I>&gt;<i> cdef89ab
</I>&gt;<i> Error: 236 1235 target.c:499 default_mmu(): Not implemented.
</I>&gt;<i> Warn : 237 1235 stm32x.c:517 stm32x_write_block(): no working area available, ca
</I>&gt;<i> n't do block memory writes
</I>&gt;<i> Warn : 238 1235 stm32x.c:636 stm32x_write(): couldn't use block writes, falling
</I>&gt;<i> back to single memory accesses
</I>&gt;<i> Debug: 239 1235 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 240 1250 target.c:1658 target_write_u16(): address: 0x08000000, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 241 1250 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 242 1250 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 243 1250 target.c:1658 target_write_u16(): address: 0x08000002, value: 0x
</I>&gt;<i> 00002000
</I>&gt;<i> Debug: 244 1266 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 245 1266 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 246 1266 target.c:1658 target_write_u16(): address: 0x08000004, value: 0x
</I>&gt;<i> 00003340
</I>&gt;<i> Debug: 247 1281 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 248 1281 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 249 1281 target.c:1658 target_write_u16(): address: 0x08000006, value: 0x
</I>&gt;<i> 00003333
</I>&gt;<i> Debug: 250 1297 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 251 1297 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 252 1297 target.c:1658 target_write_u16(): address: 0x08000008, value: 0x
</I>&gt;<i> 00003333
</I>&gt;<i> Debug: 253 1297 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 254 1313 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 255 1313 target.c:1658 target_write_u16(): address: 0x0800000a, value: 0x
</I>&gt;<i> 00002233
</I>&gt;<i> Debug: 256 1313 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 257 1313 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 258 1328 target.c:1658 target_write_u16(): address: 0x0800000c, value: 0x
</I>&gt;<i> 00000040
</I>&gt;<i> Debug: 259 1328 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 260 1328 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 261 1328 target.c:1658 target_write_u16(): address: 0x0800000e, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 262 1344 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 263 1344 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 264 1344 target.c:1658 target_write_u16(): address: 0x08000010, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 265 1360 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 266 1360 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 267 1360 target.c:1658 target_write_u16(): address: 0x08000012, value: 0x
</I>&gt;<i> 00002200
</I>&gt;<i> Debug: 268 1375 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 269 1375 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000001
</I>&gt;<i> Debug: 270 1375 target.c:1658 target_write_u16(): address: 0x08000014, value: 0x
</I>&gt;<i> 0000ff40
</I>&gt;<i> Debug: 271 1375 target.c:1558 target_read_u32(): address: 0x4002200c, value: 0x0
</I>&gt;<i> 0000020
</I>&gt;<i> Debug: 272 1391 target.c:1635 target_write_u32(): address: 0x40022010, value: 0x
</I>&gt;<i> 00000080
</I>&gt;<i> User : 273 1391 command.c:400 command_print(): wrote 21 byte from file a.bin in
</I>&gt;<i> 0.218750s (0.093750 kb/s)
</I>&gt;<i> Debug: 275 1391 command.c:68 script_debug(): command - reset
</I>&gt;<i> Debug: 276 1391 command.c:77 script_debug(): reset - argv[0]=ocd_reset
</I>&gt;<i> Debug: 277 1391 command.c:77 script_debug(): reset - argv[1]=run
</I>&gt;<i> Debug: 278 1391 target.c:4536 jim_target(): Target command params:
</I>&gt;<i> Debug: 279 1391 target.c:4537 jim_target(): target names
</I>&gt;<i> Debug: 280 1391 core.c:1465 jtag_init_reset(): Initializing with hard TRST+SRST
</I>&gt;<i> reset
</I>&gt;<i> Debug: 281 1391 ft2232.c:1342 jtagkey_reset(): trst: 1, srst: 0, high_output: 0x
</I>&gt;<i> 08, high_direction: 0x0f
</I>&gt;<i> Debug: 282 1391 core.c:722 jtag_add_reset(): TRST line asserted
</I>&gt;<i> Debug: 283 1391 ft2232.c:1342 jtagkey_reset(): trst: 1, srst: 1, high_output: 0x
</I>&gt;<i> 00, high_direction: 0x0f
</I>&gt;<i> Debug: 284 1406 core.c:697 jtag_add_reset(): SRST line asserted
</I>&gt;<i> Debug: 285 1406 ft2232.c:1342 jtagkey_reset(): trst: 0, srst: 1, high_output: 0x
</I>&gt;<i> 01, high_direction: 0x0f
</I>&gt;<i> Debug: 286 1406 core.c:727 jtag_add_reset(): TRST line released
</I>&gt;<i> Debug: 287 1406 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Debug: 288 1516 ft2232.c:1342 jtagkey_reset(): trst: 0, srst: 0, high_output: 0x
</I>&gt;<i> 09, high_direction: 0x0f
</I>&gt;<i> Debug: 289 1516 core.c:702 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 290 1625 core.c:1378 jtag_init_inner(): Init JTAG chain
</I>&gt;<i> Debug: 291 1625 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Debug: 292 1625 core.c:1039 jtag_examine_chain(): DR scan interrogation for IDCO
</I>&gt;<i> DE/BYPASS
</I>&gt;<i> Debug: 293 1625 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Info : 294 1625 core.c:948 jtag_examine_chain_display(): JTAG tap: stm32.cpu tap
</I>&gt;<i> /device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00, ver: 0x3)
</I>&gt;<i> Info : 295 1641 core.c:948 jtag_examine_chain_display(): JTAG tap: stm32.bs tap/
</I>&gt;<i> device found: 0x16410041 (mfg: 0x020, part: 0x6410, ver: 0x1)
</I>&gt;<i> Debug: 296 1641 core.c:1204 jtag_validate_ircapture(): IR capture validation sca
</I>&gt;<i> n
</I>&gt;<i> Debug: 297 1641 core.c:1257 jtag_validate_ircapture(): stm32.cpu: IR capture 0x0
</I>&gt;<i> 1
</I>&gt;<i> Debug: 298 1641 core.c:1257 jtag_validate_ircapture(): stm32.bs: IR capture 0x01
</I>&gt;<i> 
</I>&gt;<i> Debug: 299 1641 arm_adi_v5.c:960 ahbap_debugport_init():
</I>&gt;<i> Debug: 300 1656 arm_adi_v5.c:1005 ahbap_debugport_init(): AHB-AP ID Register 0x1
</I>&gt;<i> 4770011, Debug ROM Address 0xe00ff003
</I>&gt;<i> Debug: 301 1656 cortex_m3.c:700 cortex_m3_assert_reset(): target-&gt;state: halted
</I>&gt;<i> Debug: 302 1672 cortex_m3.c:153 cortex_m3_clear_halt():  NVIC_DFSR 0x9
</I>&gt;<i> Debug: 303 1672 ft2232.c:1342 jtagkey_reset(): trst: 0, srst: 1, high_output: 0x
</I>&gt;<i> 01, high_direction: 0x0f
</I>&gt;<i> Debug: 304 1672 core.c:697 jtag_add_reset(): SRST line asserted
</I>&gt;<i> Debug: 306 1672 cortex_m3.c:833 cortex_m3_deassert_reset(): target-&gt;state: reset
</I>&gt;<i> 
</I>&gt;<i> Debug: 307 1735 ft2232.c:1342 jtagkey_reset(): trst: 0, srst: 0, high_output: 0x
</I>&gt;<i> 09, high_direction: 0x0f
</I>&gt;<i> Debug: 308 1735 core.c:702 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 309 1844 cortex_m3.c:415 cortex_m3_poll(): Exit from reset with dcb_dhcsr
</I>&gt;<i>  0x30003
</I>&gt;<i> Debug: 310 1860 cortex_m3.c:190 cortex_m3_endreset_event(): DCB_DEMCR = 0x010005
</I>&gt;<i> 00
</I>&gt;<i> Debug: 311 1860 target.c:1635 target_write_u32(): address: 0xe0002000, value: 0x
</I>&gt;<i> 00000003
</I>&gt;<i> Debug: 312 1860 target.c:1635 target_write_u32(): address: 0xe0002008, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 313 1875 target.c:1635 target_write_u32(): address: 0xe000200c, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 314 1875 target.c:1635 target_write_u32(): address: 0xe0002010, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 315 1875 target.c:1635 target_write_u32(): address: 0xe0002014, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 316 1875 target.c:1635 target_write_u32(): address: 0xe0002018, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 317 1891 target.c:1635 target_write_u32(): address: 0xe000201c, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 318 1891 target.c:1635 target_write_u32(): address: 0xe0002020, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 319 1891 target.c:1635 target_write_u32(): address: 0xe0002024, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 320 1891 target.c:1635 target_write_u32(): address: 0xe0001020, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 321 1906 target.c:1635 target_write_u32(): address: 0xe0001024, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 322 1906 target.c:1635 target_write_u32(): address: 0xe0001028, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 323 1906 target.c:1635 target_write_u32(): address: 0xe0001030, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 324 1922 target.c:1635 target_write_u32(): address: 0xe0001034, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 325 1922 target.c:1635 target_write_u32(): address: 0xe0001038, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 326 1922 target.c:1635 target_write_u32(): address: 0xe0001040, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 327 1922 target.c:1635 target_write_u32(): address: 0xe0001044, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 328 1938 target.c:1635 target_write_u32(): address: 0xe0001048, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 329 1938 target.c:1635 target_write_u32(): address: 0xe0001050, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 330 1938 target.c:1635 target_write_u32(): address: 0xe0001054, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 331 1938 target.c:1635 target_write_u32(): address: 0xe0001058, value: 0x
</I>&gt;<i> 00000000
</I>&gt;<i> Debug: 332 1953 cortex_m3.c:322 cortex_m3_debug_entry():
</I>&gt;<i> Debug: 333 1969 cortex_m3.c:153 cortex_m3_clear_halt():  NVIC_DFSR 0x9
</I>&gt;<i> Debug: 334 1985 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 0  value 0x44aa200
</I>&gt;<i> Debug: 335 1985 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 1  value 0x0
</I>&gt;<i> Debug: 336 2000 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 2  value 0xab4cf
</I>&gt;<i> Debug: 337 2000 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 3  value 0xf4240
</I>&gt;<i> Debug: 338 2016 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 4  value 0x0
</I>&gt;<i> Debug: 339 2016 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 5  value 0x799282
</I>&gt;<i> Debug: 340 2031 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 6  value 0xe000e000
</I>&gt;<i> Debug: 341 2047 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 7  value 0x200001f0
</I>&gt;<i> Debug: 342 2047 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 8  value 0xfffffffd
</I>&gt;<i> Debug: 343 2063 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 9  value 0xffffff3c
</I>&gt;<i> Debug: 344 2063 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 10  value 0x7e7bbda0
</I>&gt;<i> Debug: 345 2078 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 11  value 0xa83716f
</I>&gt;<i> Debug: 346 2094 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 12  value 0xcfffffff
</I>&gt;<i> Debug: 347 2094 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 13  value 0x1fffffe0
</I>&gt;<i> Debug: 348 2110 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 14  value 0xfffffff9
</I>&gt;<i> Debug: 349 2110 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 15  value 0x40
</I>&gt;<i> Debug: 350 2125 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 16  value 0x3
</I>&gt;<i> Debug: 351 2125 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 17  value 0x1fffffe0
</I>&gt;<i> Debug: 352 2141 cortex_m3.c:1257 cortex_m3_load_core_reg_u32(): load from core r
</I>&gt;<i> eg 18  value 0x200001f0
</I>&gt;<i> Debug: 353 2156 cortex_m3.c:1289 cortex_m3_load_core_reg_u32(): load from specia
</I>&gt;<i> l reg 19 value 0x0
</I>&gt;<i> Debug: 354 2156 cortex_m3.c:1289 cortex_m3_load_core_reg_u32(): load from specia
</I>&gt;<i> l reg 20 value 0x0
</I>&gt;<i> Debug: 355 2172 cortex_m3.c:1289 cortex_m3_load_core_reg_u32(): load from specia
</I>&gt;<i> l reg 21 value 0x0
</I>&gt;<i> Debug: 356 2172 cortex_m3.c:1289 cortex_m3_load_core_reg_u32(): load from specia
</I>&gt;<i> l reg 22 value 0x0
</I>&gt;<i> Debug: 357 2188 cortex_m3.c:309 cortex_m3_examine_exception_reason(): HardFault
</I>&gt;<i> SHCSR 0x20000, SR 0x40000000, CFSR 0x1100, AR 0xffffffff
</I>&gt;<i> Debug: 358 2188 cortex_m3.c:377 cortex_m3_debug_entry(): entered debug state in
</I>&gt;<i> core mode: Handler at PC 0x40, target-&gt;state: halted
</I>&gt;<i> Debug: 359 2188 target.c:1025 target_call_event_callbacks(): target event 4 (gdb
</I>&gt;<i> -halt)
</I>&gt;<i> Debug: 360 2188 target.c:1025 target_call_event_callbacks(): target event 5 (hal
</I>&gt;<i> ted)
</I>&gt;<i> User : 361 2188 target.c:1304 target_arch_state(): target state: halted
</I>&gt;<i> User : 362 2188 armv7m.c:521 armv7m_arch_state(): target halted due to debug-req
</I>&gt;<i> uest, current mode: Handler HardFault
</I>&gt;<i> xPSR: 0x00000003 pc: 0x00000040 msp: 0x1fffffe0
</I>&gt;<i> Debug: 365 2203 command.c:68 script_debug(): command - shutdown
</I>&gt;<i> Debug: 366 2203 command.c:77 script_debug(): shutdown - argv[0]=ocd_shutdown
</I>
LPC2103:

&gt;<i> c:\Program Files\OpenOCD\0.3.0\bin&gt;openocd-fb50efc6-libftdi -d3
</I>&gt;<i> Open On-Chip Debugger 0.4.0-dev-snapshot (2009-11-07-14:52)
</I>&gt;<i> $URL$
</I>&gt;<i> For bug reports, read
</I>&gt;<i>         <A HREF="http://openocd.berlios.de/doc/doxygen/bugs.html">http://openocd.berlios.de/doc/doxygen/bugs.html</A>
</I>&gt;<i> User : 5 0 command.c:400 command_print(): debug_level: 3
</I>&gt;<i> Debug: 6 0 configuration.c:83 find_file(): found openocd.cfg
</I>&gt;<i> Debug: 7 0 configuration.c:83 find_file(): found c:\Program Files\OpenOCD\0.3.0\
</I>&gt;<i> bin\../interface/jtagkey.cfg
</I>&gt;<i> Debug: 9 0 command.c:68 script_debug(): command - interface
</I>&gt;<i> Debug: 10 0 command.c:77 script_debug(): interface - argv[0]=ocd_interface
</I>&gt;<i> Debug: 11 0 command.c:77 script_debug(): interface - argv[1]=ft2232
</I>&gt;<i> Debug: 13 0 command.c:68 script_debug(): command - ft2232_device_desc
</I>&gt;<i> Debug: 14 0 command.c:77 script_debug(): ft2232_device_desc - argv[0]=ocd_ft2232
</I>&gt;<i> _device_desc
</I>&gt;<i> Debug: 15 0 command.c:77 script_debug(): ft2232_device_desc - argv[1]=Amontec JT
</I>&gt;<i> AGkey
</I>&gt;<i> Debug: 17 0 command.c:68 script_debug(): command - ft2232_layout
</I>&gt;<i> Debug: 18 0 command.c:77 script_debug(): ft2232_layout - argv[0]=ocd_ft2232_layo
</I>&gt;<i> ut
</I>&gt;<i> Debug: 19 0 command.c:77 script_debug(): ft2232_layout - argv[1]=jtagkey
</I>&gt;<i> Debug: 21 0 command.c:68 script_debug(): command - ft2232_vid_pid
</I>&gt;<i> Debug: 22 0 command.c:77 script_debug(): ft2232_vid_pid - argv[0]=ocd_ft2232_vid
</I>&gt;<i> _pid
</I>&gt;<i> Debug: 23 0 command.c:77 script_debug(): ft2232_vid_pid - argv[1]=0x0403
</I>&gt;<i> Debug: 24 0 command.c:77 script_debug(): ft2232_vid_pid - argv[2]=0xcff8
</I>&gt;<i> Debug: 25 0 configuration.c:83 find_file(): found c:\Program Files\OpenOCD\0.3.0
</I>&gt;<i> \bin\../target/lpc2103.cfg
</I>&gt;<i> Debug: 27 0 command.c:68 script_debug(): command - reset_config
</I>&gt;<i> Debug: 28 16 command.c:77 script_debug(): reset_config - argv[0]=ocd_reset_confi
</I>&gt;<i> g
</I>&gt;<i> Debug: 29 16 command.c:77 script_debug(): reset_config - argv[1]=trst_and_srst
</I>&gt;<i> Debug: 30 16 command.c:77 script_debug(): reset_config - argv[2]=srst_pulls_trst
</I>&gt;<i> 
</I>&gt;<i> User : 31 16 command.c:400 command_print(): trst_and_srst srst_pulls_trst srst_g
</I>&gt;<i> ates_jtag trst_push_pull srst_open_drain
</I>&gt;<i> Debug: 33 16 command.c:68 script_debug(): command - jtag_nsrst_delay
</I>&gt;<i> Debug: 34 16 command.c:77 script_debug(): jtag_nsrst_delay - argv[0]=ocd_jtag_ns
</I>&gt;<i> rst_delay
</I>&gt;<i> Debug: 35 16 command.c:77 script_debug(): jtag_nsrst_delay - argv[1]=100
</I>&gt;<i> User : 36 16 command.c:400 command_print(): jtag_nsrst_delay: 100
</I>&gt;<i> Debug: 38 16 command.c:68 script_debug(): command - jtag_ntrst_delay
</I>&gt;<i> Debug: 39 16 command.c:77 script_debug(): jtag_ntrst_delay - argv[0]=ocd_jtag_nt
</I>&gt;<i> rst_delay
</I>&gt;<i> Debug: 40 16 command.c:77 script_debug(): jtag_ntrst_delay - argv[1]=100
</I>&gt;<i> User : 41 16 command.c:400 command_print(): jtag_ntrst_delay: 100
</I>&gt;<i> Debug: 42 16 tcl.c:245 jim_newtap_cmd(): Creating New Tap, Chip: lpc2103, Tap: c
</I>&gt;<i> pu, Dotted: lpc2103.cpu, 8 params
</I>&gt;<i> Debug: 43 16 tcl.c:262 jim_newtap_cmd(): Processing option: -irlen
</I>&gt;<i> Debug: 44 16 tcl.c:262 jim_newtap_cmd(): Processing option: -ircapture
</I>&gt;<i> Debug: 45 16 tcl.c:262 jim_newtap_cmd(): Processing option: -irmask
</I>&gt;<i> Debug: 46 16 tcl.c:262 jim_newtap_cmd(): Processing option: -expected-id
</I>&gt;<i> Debug: 47 16 core.c:1314 jtag_tap_init(): Created Tap: lpc2103.cpu @ abs positio
</I>&gt;<i> n 0, irlen 4, capture: 0x1 mask: 0xf
</I>&gt;<i> Debug: 48 16 target.c:4536 jim_target(): Target command params:
</I>&gt;<i> Debug: 49 16 target.c:4537 jim_target(): target create lpc2103.cpu arm7tdmi -end
</I>&gt;<i> ian little -chain-position lpc2103.cpu -variant arm7tdmi-s_r4
</I>&gt;<i> Debug: 51 32 command.c:68 script_debug(): command - bank
</I>&gt;<i> Debug: 52 32 command.c:77 script_debug(): bank - argv[0]=ocd_flash_bank
</I>&gt;<i> Debug: 53 32 command.c:77 script_debug(): bank - argv[1]=lpc2000
</I>&gt;<i> Debug: 54 32 command.c:77 script_debug(): bank - argv[2]=0x0
</I>&gt;<i> Debug: 55 32 command.c:77 script_debug(): bank - argv[3]=0x8000
</I>&gt;<i> Debug: 56 32 command.c:77 script_debug(): bank - argv[4]=0
</I>&gt;<i> Debug: 57 32 command.c:77 script_debug(): bank - argv[5]=0
</I>&gt;<i> Debug: 58 32 command.c:77 script_debug(): bank - argv[6]=lpc2103.cpu
</I>&gt;<i> Debug: 59 32 command.c:77 script_debug(): bank - argv[7]=lpc2000_v2
</I>&gt;<i> Debug: 60 32 command.c:77 script_debug(): bank - argv[8]=12000
</I>&gt;<i> Debug: 61 32 command.c:77 script_debug(): bank - argv[9]=calc_checksum
</I>&gt;<i> Debug: 63 32 command.c:68 script_debug(): command - init
</I>&gt;<i> Debug: 64 32 command.c:77 script_debug(): init - argv[0]=ocd_init
</I>&gt;<i> Debug: 65 32 openocd.c:129 handle_init_command(): target init complete
</I>&gt;<i> Debug: 66 32 ft2232.c:2113 ft2232_init(): ft2232 interface using shortest path j
</I>&gt;<i> tag state transitions
</I>&gt;<i> Debug: 67 32 ft2232.c:2027 ft2232_init_libftdi(): 'ft2232' interface using libft
</I>&gt;<i> di with 'jtagkey' layout (0403:cff8)
</I>&gt;<i> Debug: 68 94 ft2232.c:2071 ft2232_init_libftdi(): current latency timer: 2
</I>&gt;<i> Debug: 69 110 ft2232.c:2082 ft2232_init_libftdi(): FTDI chip type: 2 &quot;2232C&quot;
</I>&gt;<i> Debug: 70 110 ft2232.c:2369 jtagkey_init(): 80 08 1b
</I>&gt;<i> Debug: 71 110 ft2232.c:2428 jtagkey_init(): 82 09 0f
</I>&gt;<i> Debug: 72 110 ft2232.c:524 ft2232_speed(): 86 00 00
</I>&gt;<i> Info : 73 125 core.c:1364 jtag_interface_init(): clock speed 6000 kHz
</I>&gt;<i> Debug: 74 125 openocd.c:136 handle_init_command(): jtag interface init complete
</I>&gt;<i> Debug: 75 125 ft2232.c:1342 jtagkey_reset(): trst: 0, srst: 0, high_output: 0x09
</I>&gt;<i> , high_direction: 0x0f
</I>&gt;<i> Debug: 76 125 core.c:702 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 77 125 core.c:727 jtag_add_reset(): TRST line released
</I>&gt;<i> Debug: 78 125 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Debug: 79 344 core.c:1378 jtag_init_inner(): Init JTAG chain
</I>&gt;<i> Debug: 80 344 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Debug: 81 344 core.c:1039 jtag_examine_chain(): DR scan interrogation for IDCODE
</I>&gt;<i> /BYPASS
</I>&gt;<i> Debug: 82 344 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Info : 83 344 core.c:948 jtag_examine_chain_display(): JTAG tap: lpc2103.cpu tap
</I>&gt;<i> /device found: 0x4f1f0f0f (mfg: 0x787, part: 0xf1f0, ver: 0x4)
</I>&gt;<i> Debug: 84 344 core.c:1204 jtag_validate_ircapture(): IR capture validation scan
</I>&gt;<i> Debug: 85 360 core.c:1257 jtag_validate_ircapture(): lpc2103.cpu: IR capture 0x0
</I>&gt;<i> 1
</I>&gt;<i> Debug: 86 360 openocd.c:142 handle_init_command(): jtag init complete
</I>&gt;<i> Info : 87 360 embeddedice.c:206 embeddedice_build_reg_cache(): Embedded ICE vers
</I>&gt;<i> ion 4
</I>&gt;<i> Debug: 88 360 embeddedice.c:455 embeddedice_write_reg(): 0: 0x00000000
</I>&gt;<i> Debug: 89 360 arm7_9_common.c:61 arm7_9_clear_watchpoints(): -
</I>&gt;<i> Debug: 90 360 embeddedice.c:455 embeddedice_write_reg(): 12: 0x00000000
</I>&gt;<i> Debug: 91 360 embeddedice.c:455 embeddedice_write_reg(): 20: 0x00000000
</I>&gt;<i> Debug: 92 360 openocd.c:145 handle_init_command(): jtag examine complete
</I>&gt;<i> Debug: 93 375 openocd.c:151 handle_init_command(): flash init complete
</I>&gt;<i> Debug: 94 375 openocd.c:155 handle_init_command(): mflash init complete
</I>&gt;<i> Debug: 95 375 openocd.c:159 handle_init_command(): NAND init complete
</I>&gt;<i> Debug: 96 375 openocd.c:163 handle_init_command(): pld init complete
</I>&gt;<i> Debug: 97 375 gdb_server.c:2243 gdb_init(): gdb service for target arm7tdmi at T
</I>&gt;<i> CP port 3333
</I>&gt;<i> Debug: 99 375 command.c:68 script_debug(): command - reset
</I>&gt;<i> Debug: 100 375 command.c:77 script_debug(): reset - argv[0]=ocd_reset
</I>&gt;<i> Debug: 101 375 command.c:77 script_debug(): reset - argv[1]=halt
</I>&gt;<i> Debug: 102 375 target.c:4536 jim_target(): Target command params:
</I>&gt;<i> Debug: 103 375 target.c:4537 jim_target(): target names
</I>&gt;<i> Debug: 104 375 core.c:1465 jtag_init_reset(): Initializing with hard TRST+SRST r
</I>&gt;<i> eset
</I>&gt;<i> Debug: 105 391 ft2232.c:1342 jtagkey_reset(): trst: 1, srst: 0, high_output: 0x0
</I>&gt;<i> 8, high_direction: 0x0f
</I>&gt;<i> Debug: 106 391 core.c:722 jtag_add_reset(): TRST line asserted
</I>&gt;<i> Debug: 107 391 ft2232.c:1342 jtagkey_reset(): trst: 1, srst: 1, high_output: 0x0
</I>&gt;<i> 0, high_direction: 0x0f
</I>&gt;<i> Debug: 108 391 core.c:697 jtag_add_reset(): SRST line asserted
</I>&gt;<i> Debug: 109 391 ft2232.c:1342 jtagkey_reset(): trst: 0, srst: 0, high_output: 0x0
</I>&gt;<i> 9, high_direction: 0x0f
</I>&gt;<i> Debug: 110 391 core.c:702 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 111 391 core.c:727 jtag_add_reset(): TRST line released
</I>&gt;<i> Debug: 112 391 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Debug: 114 610 core.c:1378 jtag_init_inner(): Init JTAG chain
</I>&gt;<i> Debug: 115 610 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Debug: 116 610 core.c:1039 jtag_examine_chain(): DR scan interrogation for IDCOD
</I>&gt;<i> E/BYPASS
</I>&gt;<i> Debug: 117 610 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Info : 118 610 core.c:948 jtag_examine_chain_display(): JTAG tap: lpc2103.cpu ta
</I>&gt;<i> p/device found: 0x4f1f0f0f (mfg: 0x787, part: 0xf1f0, ver: 0x4)
</I>&gt;<i> Debug: 119 625 core.c:1204 jtag_validate_ircapture(): IR capture validation scan
</I>&gt;<i> 
</I>&gt;<i> Debug: 120 625 core.c:1257 jtag_validate_ircapture(): lpc2103.cpu: IR capture 0x
</I>&gt;<i> 01
</I>&gt;<i> Debug: 121 625 embeddedice.c:455 embeddedice_write_reg(): 0: 0x00000000
</I>&gt;<i> Debug: 122 625 arm7_9_common.c:61 arm7_9_clear_watchpoints(): -
</I>&gt;<i> Debug: 123 625 embeddedice.c:455 embeddedice_write_reg(): 12: 0x00000000
</I>&gt;<i> Debug: 124 625 embeddedice.c:455 embeddedice_write_reg(): 20: 0x00000000
</I>&gt;<i> Debug: 125 625 arm7_9_common.c:999 arm7_9_assert_reset(): target-&gt;state: running
</I>&gt;<i> 
</I>&gt;<i> Debug: 126 625 embeddedice.c:455 embeddedice_write_reg(): 8: 0x00000000
</I>&gt;<i> Debug: 127 625 embeddedice.c:455 embeddedice_write_reg(): 9: 0x00000003
</I>&gt;<i> Debug: 128 625 embeddedice.c:455 embeddedice_write_reg(): 11: 0xffffffff
</I>&gt;<i> Debug: 129 625 embeddedice.c:455 embeddedice_write_reg(): 12: 0x00000100
</I>&gt;<i> Debug: 130 625 embeddedice.c:455 embeddedice_write_reg(): 13: 0x000000f7
</I>&gt;<i> Debug: 131 641 ft2232.c:1342 jtagkey_reset(): trst: 1, srst: 1, high_output: 0x0
</I>&gt;<i> 0, high_direction: 0x0f
</I>&gt;<i> Debug: 132 641 core.c:697 jtag_add_reset(): SRST line asserted
</I>&gt;<i> Debug: 133 641 core.c:722 jtag_add_reset(): TRST line asserted
</I>&gt;<i> Debug: 134 641 arm7_9_common.c:1090 arm7_9_deassert_reset(): target-&gt;state: rese
</I>&gt;<i> t
</I>&gt;<i> Debug: 135 688 ft2232.c:1342 jtagkey_reset(): trst: 0, srst: 0, high_output: 0x0
</I>&gt;<i> 9, high_direction: 0x0f
</I>&gt;<i> Debug: 136 688 core.c:702 jtag_add_reset(): SRST line released
</I>&gt;<i> Debug: 137 688 core.c:727 jtag_add_reset(): TRST line released
</I>&gt;<i> Debug: 138 688 core.c:327 jtag_call_event_callbacks(): jtag event: TAP reset
</I>&gt;<i> Warn : 139 688 arm7_9_common.c:1098 arm7_9_deassert_reset(): srst pulls trst - c
</I>&gt;<i> an not reset into halted mode. Issuing halt after reset.
</I>&gt;<i> Debug: 140 922 embeddedice.c:455 embeddedice_write_reg(): 0: 0x00000000
</I>&gt;<i> Debug: 141 922 arm7_9_common.c:61 arm7_9_clear_watchpoints(): -
</I>&gt;<i> Debug: 142 922 embeddedice.c:455 embeddedice_write_reg(): 12: 0x00000000
</I>&gt;<i> Debug: 143 922 embeddedice.c:455 embeddedice_write_reg(): 20: 0x00000000
</I>&gt;<i> Debug: 144 922 arm7_9_common.c:1308 arm7_9_halt(): target-&gt;state: running
</I>&gt;<i> Debug: 145 922 embeddedice.c:455 embeddedice_write_reg(): 9: 0xffffffff
</I>&gt;<i> Debug: 146 922 embeddedice.c:455 embeddedice_write_reg(): 11: 0xffffffff
</I>&gt;<i> Debug: 147 922 embeddedice.c:455 embeddedice_write_reg(): 12: 0x00000100
</I>&gt;<i> Debug: 148 922 embeddedice.c:455 embeddedice_write_reg(): 13: 0x000000f7
</I>&gt;<i> Debug: 149 938 embeddedice.c:455 embeddedice_write_reg(): 0: 0x00000005
</I>&gt;<i> Debug: 150 938 embeddedice.c:455 embeddedice_write_reg(): 12: 0x00000000
</I>&gt;<i> Debug: 151 938 arm7_9_common.c:1414 arm7_9_debug_entry(): target entered debug f
</I>&gt;<i> rom ARM state
</I>&gt;<i> Debug: 152 938 arm7_9_common.c:1446 arm7_9_debug_entry(): target entered debug s
</I>&gt;<i> tate in System mode
</I>&gt;<i> Debug: 153 938 arm7_9_common.c:1469 arm7_9_debug_entry(): r0: 0x00000006
</I>&gt;<i> Debug: 154 938 arm7_9_common.c:1469 arm7_9_debug_entry(): r1: 0x00000005
</I>&gt;<i> Debug: 155 938 arm7_9_common.c:1469 arm7_9_debug_entry(): r2: 0x000bbf68
</I>&gt;<i> Debug: 156 938 arm7_9_common.c:1469 arm7_9_debug_entry(): r3: 0x000f4240
</I>&gt;<i> Debug: 157 938 arm7_9_common.c:1469 arm7_9_debug_entry(): r4: 0x00000000
</I>&gt;<i> Debug: 158 938 arm7_9_common.c:1469 arm7_9_debug_entry(): r5: 0xe01fc040
</I>&gt;<i> Debug: 159 938 arm7_9_common.c:1469 arm7_9_debug_entry(): r6: 0x12345678
</I>&gt;<i> Debug: 160 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r7: 0x964b0128
</I>&gt;<i> Debug: 161 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r8: 0x9085b12c
</I>&gt;<i> Debug: 162 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r9: 0x30195004
</I>&gt;<i> Debug: 163 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r10: 0x3ae41048
</I>&gt;<i> Debug: 164 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r11: 0x400001fc
</I>&gt;<i> Debug: 165 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r12: 0x02421322
</I>&gt;<i> Debug: 166 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r13: 0x400001f0
</I>&gt;<i> Debug: 167 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r14: 0x00000110
</I>&gt;<i> Debug: 168 953 arm7_9_common.c:1469 arm7_9_debug_entry(): r15: 0x0000012c
</I>&gt;<i> Debug: 169 953 arm7_9_common.c:1475 arm7_9_debug_entry(): entered debug state at
</I>&gt;<i>  PC 0x12c
</I>&gt;<i> Debug: 170 953 target.c:1025 target_call_event_callbacks(): target event 4 (gdb-
</I>&gt;<i> halt)
</I>&gt;<i> Debug: 171 953 target.c:1025 target_call_event_callbacks(): target event 5 (halt
</I>&gt;<i> ed)
</I>&gt;<i> User : 172 953 target.c:1304 target_arch_state(): target state: halted
</I>&gt;<i> User : 173 953 armv4_5.c:305 armv4_5_arch_state(): target halted in ARM state du
</I>&gt;<i> e to debug-request, current mode: System
</I>&gt;<i> cpsr: 0x8000001f pc: 0x0000012c
</I>&gt;<i> Debug: 175 969 command.c:68 script_debug(): command - write_image
</I>&gt;<i> Debug: 176 969 command.c:77 script_debug(): write_image - argv[0]=ocd_flash_writ
</I>&gt;<i> e_image
</I>&gt;<i> Debug: 177 969 command.c:77 script_debug(): write_image - argv[1]=erase
</I>&gt;<i> Debug: 178 969 command.c:77 script_debug(): write_image - argv[2]=j.hex
</I>&gt;<i> User : 179 969 command.c:400 command_print(): auto erase enabled
</I>&gt;<i> Debug: 180 969 configuration.c:83 find_file(): found j.hex
</I>&gt;<i> Debug: 181 969 image.c:89 autodetect_image_type(): IHEX image detected.
</I>&gt;<i> Debug: 182 969 configuration.c:83 find_file(): found j.hex
</I>&gt;<i> Error: 183 969 target.c:499 default_mmu(): Not implemented.
</I>&gt;<i> Error: 184 969 lpc2000.c:294 lpc2000_iap_call(): no working area specified, can'
</I>&gt;<i> t write LPC2000 internal flash
</I>&gt;<i> Error: 185 969 flash.c:116 flash_driver_erase(): failed erasing sectors 0 to 2 (
</I>&gt;<i> -902)
</I>&gt;<i> Debug: 186 969 command.c:444 run_command(): Command failed with error code -902
</I>&gt;<i> User : 187 969 command.c:646 openocd_jim_vfprintf():
</I>&gt;<i> User : 190 969 command.c:646 openocd_jim_vfprintf():
</I>&gt;<i> User : 192 969 command.c:646 openocd_jim_vfprintf():
</I>&gt;<i> User : 194 969 command.c:646 openocd_jim_vfprintf():
</I>&gt;<i> User : 196 969 command.c:646 openocd_jim_vfprintf():
</I>&gt;<i> User : 198 969 command.c:646 openocd_jim_vfprintf():
</I>&gt;<i> User : 200 969 command.c:646 openocd_jim_vfprintf():
</I>
4\/3!!

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="012144.html">[Openocd-development] Bug: Can't flash STM32
</A></li>
	<LI>Next message: <A HREF="012018.html">[Openocd-development] patch to retire arm11 mrc mcr commands
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#12060">[ date ]</a>
              <a href="thread.html#12060">[ thread ]</a>
              <a href="subject.html#12060">[ subject ]</a>
              <a href="author.html#12060">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
