<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p609" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_609{left:96px;bottom:47px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2_609{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_609{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_609{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_609{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t6_609{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t7_609{left:96px;bottom:986px;}
#t8_609{left:124px;bottom:986px;letter-spacing:0.09px;word-spacing:-0.41px;}
#t9_609{left:96px;bottom:959px;}
#ta_609{left:124px;bottom:959px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tb_609{left:96px;bottom:924px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tc_609{left:96px;bottom:902px;letter-spacing:0.13px;word-spacing:-0.8px;}
#td_609{left:96px;bottom:881px;letter-spacing:0.13px;word-spacing:-0.46px;}
#te_609{left:96px;bottom:860px;letter-spacing:0.13px;word-spacing:-0.65px;}
#tf_609{left:96px;bottom:838px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tg_609{left:96px;bottom:802px;letter-spacing:-0.11px;word-spacing:-0.2px;}
#th_609{left:384px;bottom:801px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ti_609{left:96px;bottom:780px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tj_609{left:96px;bottom:758px;letter-spacing:0.1px;word-spacing:-0.47px;}
#tk_609{left:96px;bottom:728px;}
#tl_609{left:124px;bottom:728px;letter-spacing:0.09px;word-spacing:-0.41px;}
#tm_609{left:124px;bottom:706px;letter-spacing:0.13px;}
#tn_609{left:96px;bottom:679px;}
#to_609{left:124px;bottom:679px;letter-spacing:0.08px;word-spacing:-0.42px;}
#tp_609{left:96px;bottom:644px;letter-spacing:0.13px;word-spacing:-0.38px;}
#tq_609{left:96px;bottom:622px;letter-spacing:0.13px;word-spacing:-0.73px;}
#tr_609{left:96px;bottom:601px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ts_609{left:96px;bottom:579px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tt_609{left:96px;bottom:549px;}
#tu_609{left:124px;bottom:549px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tv_609{left:96px;bottom:521px;}
#tw_609{left:124px;bottom:521px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_609{left:96px;bottom:494px;}
#ty_609{left:124px;bottom:494px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_609{left:96px;bottom:466px;}
#t10_609{left:124px;bottom:466px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t11_609{left:96px;bottom:430px;letter-spacing:-0.09px;word-spacing:0.01px;}
#t12_609{left:226px;bottom:429px;letter-spacing:0.12px;word-spacing:-0.81px;}
#t13_609{left:96px;bottom:408px;letter-spacing:0.1px;word-spacing:-0.47px;}
#t14_609{left:96px;bottom:386px;letter-spacing:0.08px;word-spacing:-0.43px;}
#t15_609{left:96px;bottom:351px;letter-spacing:0.11px;word-spacing:-0.63px;}
#t16_609{left:96px;bottom:330px;letter-spacing:0.1px;word-spacing:-0.55px;}
#t17_609{left:96px;bottom:309px;letter-spacing:0.12px;word-spacing:-0.55px;}
#t18_609{left:96px;bottom:287px;letter-spacing:0.08px;word-spacing:-0.44px;}
#t19_609{left:96px;bottom:252px;letter-spacing:0.11px;word-spacing:-1.03px;}
#t1a_609{left:96px;bottom:231px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1b_609{left:96px;bottom:195px;letter-spacing:0.12px;word-spacing:-0.83px;}
#t1c_609{left:96px;bottom:174px;letter-spacing:0.04px;word-spacing:-0.38px;}
#t1d_609{left:96px;bottom:138px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1e_609{left:273px;bottom:137px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t1f_609{left:96px;bottom:116px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t1g_609{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_609{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_609{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_609{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_609{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_609{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_609{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_609{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts609" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg609Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg609" style="-webkit-user-select: none;"><object width="935" height="1210" data="609/609.svg" type="image/svg+xml" id="pdf609" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_609" class="t s1_609">Page Translation and Protection </span><span id="t2_609" class="t s2_609">154 </span>
<span id="t3_609" class="t s3_609">24593—Rev. 3.41—June 2023 </span><span id="t4_609" class="t s3_609">AMD64 Technology </span>
<span id="t5_609" class="t s4_609">stored in the translation-table base-address field. Bits 11:0 are assumed to be 0. The size of the field </span>
<span id="t6_609" class="t s4_609">depends on the mode: </span>
<span id="t7_609" class="t s5_609">• </span><span id="t8_609" class="t s4_609">In normal (non-PAE) paging (CR4.PAE=0), this field specifies a 32-bit physical address. </span>
<span id="t9_609" class="t s5_609">• </span><span id="ta_609" class="t s4_609">In PAE paging (CR4.PAE=1), this field specifies a 52-bit physical address. </span>
<span id="tb_609" class="t s4_609">52 bits correspond to the maximum physical-address size allowed by the AMD64 architecture. If a </span>
<span id="tc_609" class="t s4_609">processor implementation supports fewer than the full 52-bit physical address, software must clear the </span>
<span id="td_609" class="t s4_609">unimplemented high-order translation-table base-address bits to 0. For example, if a processor </span>
<span id="te_609" class="t s4_609">implementation supports a 40-bit physical-address size, software must clear bits 51:40 when writing a </span>
<span id="tf_609" class="t s4_609">translation-table base-address field in a page data-structure entry. </span>
<span id="tg_609" class="t s6_609">Physical-Page Base Address Field. </span><span id="th_609" class="t s4_609">The physical-page base-address field points to the base </span>
<span id="ti_609" class="t s4_609">address of the translated physical page. This field is found only in the lowest level of the page- </span>
<span id="tj_609" class="t s4_609">translation hierarchy. The size of the field depends on the mode: </span>
<span id="tk_609" class="t s5_609">• </span><span id="tl_609" class="t s4_609">In normal (non-PAE) paging (CR4.PAE=0), this field specifies a 32-bit base address for a physical </span>
<span id="tm_609" class="t s4_609">page. </span>
<span id="tn_609" class="t s5_609">• </span><span id="to_609" class="t s4_609">In PAE paging (CR4.PAE=1), this field specifies a 52-bit base address for a physical page. </span>
<span id="tp_609" class="t s4_609">Physical pages can be 4 Kbytes, 2 Mbytes, 4 Mbytes, or 1-Gbyte and they are always aligned on an </span>
<span id="tq_609" class="t s4_609">address boundary corresponding to the physical-page length. For example, a 2-Mbyte physical page is </span>
<span id="tr_609" class="t s4_609">always aligned on a 2-Mbyte address boundary. Because of this alignment, the low-order address bits </span>
<span id="ts_609" class="t s4_609">are assumed to be 0, as follows: </span>
<span id="tt_609" class="t s5_609">• </span><span id="tu_609" class="t s4_609">4-Kbyte pages, bits 11:0 are assumed 0. </span>
<span id="tv_609" class="t s5_609">• </span><span id="tw_609" class="t s4_609">2-Mbyte pages, bits 20:0 are assumed 0. </span>
<span id="tx_609" class="t s5_609">• </span><span id="ty_609" class="t s4_609">4-Mbyte pages, bits 21:0 are assumed 0. </span>
<span id="tz_609" class="t s5_609">• </span><span id="t10_609" class="t s4_609">1-Gbyte pages, bits 29:0 are assumed 0. </span>
<span id="t11_609" class="t s6_609">Present (P) Bit. </span><span id="t12_609" class="t s4_609">Bit 0. This bit indicates whether the page-translation table or physical page is loaded </span>
<span id="t13_609" class="t s4_609">in physical memory. When the P bit is cleared to 0, the table or physical page is not loaded in physical </span>
<span id="t14_609" class="t s4_609">memory. When the P bit is set to 1, the table or physical page is loaded in physical memory. </span>
<span id="t15_609" class="t s4_609">Software clears this bit to 0 to indicate a page table or physical page is not loaded in physical memory. </span>
<span id="t16_609" class="t s4_609">A page-fault exception (#PF) occurs if an attempt is made to access a table or page when the P bit is 0. </span>
<span id="t17_609" class="t s4_609">System software is responsible for loading the missing table or page into memory and setting the P bit </span>
<span id="t18_609" class="t s4_609">to 1. </span>
<span id="t19_609" class="t s4_609">When the P bit is 0, indicating a not-present page, all remaining bits in the page data-structure entry are </span>
<span id="t1a_609" class="t s4_609">available to software. </span>
<span id="t1b_609" class="t s4_609">Entries with P cleared to 0 are never cached in TLB nor will the processor set the Accessed or Dirty bit </span>
<span id="t1c_609" class="t s4_609">for the table entry. </span>
<span id="t1d_609" class="t s6_609">Read/Write (R/W) Bit. </span><span id="t1e_609" class="t s4_609">Bit 1. This bit controls read/write access to all physical pages mapped by the </span>
<span id="t1f_609" class="t s4_609">table entry. For example, a page-map level-4 R/W bit controls read/write access to all 128M </span>
<span id="t1g_609" class="t s7_609">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
