This 32-bit 5-stage-pipelined CPU is based on the MIPS ISA.  

Utilizes forwarding and hazard detection in hardware. 

Synthesized on an Altera FPGA @~57 MHz.
