ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB123:
  28              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f3xx_hal_msp.c **** 
  25:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f3xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim17_ch1_up;
  29:Core/Src/stm32f3xx_hal_msp.c **** 
  30:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32f3xx_hal_msp.c **** 
  35:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32f3xx_hal_msp.c **** 
  40:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32f3xx_hal_msp.c **** 
  45:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32f3xx_hal_msp.c **** 
  50:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f3xx_hal_msp.c **** 
  55:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** 
  62:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32f3xx_hal_msp.c **** 
  64:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32f3xx_hal_msp.c ****                     /**
  66:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32f3xx_hal_msp.c ****   */
  68:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  70:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32f3xx_hal_msp.c **** 
  72:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32f3xx_hal_msp.c **** 
  74:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 74 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 74 3 view .LVU2
  40              		.loc 1 74 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 3


  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 74 3 view .LVU4
  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 74 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 75 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 75 3 view .LVU8
  56              		.loc 1 75 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 75 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 75 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32f3xx_hal_msp.c **** 
  79:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f3xx_hal_msp.c **** 
  81:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 82 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE123:
  81              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_ADC_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB124:
  83:Core/Src/stm32f3xx_hal_msp.c **** 
  84:Core/Src/stm32f3xx_hal_msp.c **** /**
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 4


  85:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f3xx_hal_msp.c **** */
  90:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f3xx_hal_msp.c **** {
  91              		.loc 1 91 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 91 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 40
  92:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 92 3 is_stmt 1 view .LVU16
 105              		.loc 1 92 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  93:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 112              		.loc 1 93 3 is_stmt 1 view .LVU18
 113              		.loc 1 93 10 is_stmt 0 view .LVU19
 114 0010 0368     		ldr	r3, [r0]
 115              		.loc 1 93 5 view .LVU20
 116 0012 B3F1A04F 		cmp	r3, #1342177280
 117 0016 01D0     		beq	.L9
 118              	.LVL1:
 119              	.L5:
  94:Core/Src/stm32f3xx_hal_msp.c ****   {
  95:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f3xx_hal_msp.c **** 
  97:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f3xx_hal_msp.c **** 
 101:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> ADC1_IN4
 104:Core/Src/stm32f3xx_hal_msp.c ****     */
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f3xx_hal_msp.c **** 
 110:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC1 DMA Init */
 111:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC1 Init */
 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 5


 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 117:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 119:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 120:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 121:Core/Src/stm32f3xx_hal_msp.c ****     {
 122:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 123:Core/Src/stm32f3xx_hal_msp.c ****     }
 124:Core/Src/stm32f3xx_hal_msp.c **** 
 125:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 126:Core/Src/stm32f3xx_hal_msp.c **** 
 127:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 128:Core/Src/stm32f3xx_hal_msp.c **** 
 129:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 130:Core/Src/stm32f3xx_hal_msp.c ****   }
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 132:Core/Src/stm32f3xx_hal_msp.c **** }
 120              		.loc 1 132 1 view .LVU21
 121 0018 08B0     		add	sp, sp, #32
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 8
 125              		@ sp needed
 126 001a 10BD     		pop	{r4, pc}
 127              	.LVL2:
 128              	.L9:
 129              	.LCFI5:
 130              		.cfi_restore_state
 131              		.loc 1 132 1 view .LVU22
 132 001c 0446     		mov	r4, r0
  99:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 99 5 is_stmt 1 view .LVU23
 134              	.LBB4:
  99:Core/Src/stm32f3xx_hal_msp.c **** 
 135              		.loc 1 99 5 view .LVU24
  99:Core/Src/stm32f3xx_hal_msp.c **** 
 136              		.loc 1 99 5 view .LVU25
 137 001e 03F17043 		add	r3, r3, #-268435456
 138 0022 03F50433 		add	r3, r3, #135168
 139 0026 5A69     		ldr	r2, [r3, #20]
 140 0028 42F08052 		orr	r2, r2, #268435456
 141 002c 5A61     		str	r2, [r3, #20]
  99:Core/Src/stm32f3xx_hal_msp.c **** 
 142              		.loc 1 99 5 view .LVU26
 143 002e 5A69     		ldr	r2, [r3, #20]
 144 0030 02F08052 		and	r2, r2, #268435456
 145 0034 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f3xx_hal_msp.c **** 
 146              		.loc 1 99 5 view .LVU27
 147 0036 019A     		ldr	r2, [sp, #4]
 148              	.LBE4:
  99:Core/Src/stm32f3xx_hal_msp.c **** 
 149              		.loc 1 99 5 view .LVU28
 101:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 6


 150              		.loc 1 101 5 view .LVU29
 151              	.LBB5:
 101:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 152              		.loc 1 101 5 view .LVU30
 101:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 101 5 view .LVU31
 154 0038 5A69     		ldr	r2, [r3, #20]
 155 003a 42F40032 		orr	r2, r2, #131072
 156 003e 5A61     		str	r2, [r3, #20]
 101:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 101 5 view .LVU32
 158 0040 5B69     		ldr	r3, [r3, #20]
 159 0042 03F40033 		and	r3, r3, #131072
 160 0046 0293     		str	r3, [sp, #8]
 101:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 101 5 view .LVU33
 162 0048 029B     		ldr	r3, [sp, #8]
 163              	.LBE5:
 101:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 101 5 view .LVU34
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 165              		.loc 1 105 5 view .LVU35
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 105 25 is_stmt 0 view .LVU36
 167 004a 0823     		movs	r3, #8
 168 004c 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 106 5 is_stmt 1 view .LVU37
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 106 26 is_stmt 0 view .LVU38
 171 004e 0323     		movs	r3, #3
 172 0050 0493     		str	r3, [sp, #16]
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 107 5 is_stmt 1 view .LVU39
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 174              		.loc 1 108 5 view .LVU40
 175 0052 03A9     		add	r1, sp, #12
 176 0054 4FF09040 		mov	r0, #1207959552
 177              	.LVL3:
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 178              		.loc 1 108 5 is_stmt 0 view .LVU41
 179 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 181              		.loc 1 112 5 is_stmt 1 view .LVU42
 112:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 182              		.loc 1 112 24 is_stmt 0 view .LVU43
 183 005c 0C48     		ldr	r0, .L11
 184 005e 0D4B     		ldr	r3, .L11+4
 185 0060 0360     		str	r3, [r0]
 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 186              		.loc 1 113 5 is_stmt 1 view .LVU44
 113:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 187              		.loc 1 113 30 is_stmt 0 view .LVU45
 188 0062 0023     		movs	r3, #0
 189 0064 4360     		str	r3, [r0, #4]
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 7


 190              		.loc 1 114 5 is_stmt 1 view .LVU46
 114:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 191              		.loc 1 114 30 is_stmt 0 view .LVU47
 192 0066 8360     		str	r3, [r0, #8]
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 193              		.loc 1 115 5 is_stmt 1 view .LVU48
 115:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 194              		.loc 1 115 27 is_stmt 0 view .LVU49
 195 0068 8022     		movs	r2, #128
 196 006a C260     		str	r2, [r0, #12]
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 197              		.loc 1 116 5 is_stmt 1 view .LVU50
 116:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 198              		.loc 1 116 40 is_stmt 0 view .LVU51
 199 006c 0361     		str	r3, [r0, #16]
 117:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 200              		.loc 1 117 5 is_stmt 1 view .LVU52
 117:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 201              		.loc 1 117 37 is_stmt 0 view .LVU53
 202 006e 4361     		str	r3, [r0, #20]
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 203              		.loc 1 118 5 is_stmt 1 view .LVU54
 118:Core/Src/stm32f3xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 204              		.loc 1 118 25 is_stmt 0 view .LVU55
 205 0070 2023     		movs	r3, #32
 206 0072 8361     		str	r3, [r0, #24]
 119:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 207              		.loc 1 119 5 is_stmt 1 view .LVU56
 119:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 208              		.loc 1 119 29 is_stmt 0 view .LVU57
 209 0074 4FF40053 		mov	r3, #8192
 210 0078 C361     		str	r3, [r0, #28]
 120:Core/Src/stm32f3xx_hal_msp.c ****     {
 211              		.loc 1 120 5 is_stmt 1 view .LVU58
 120:Core/Src/stm32f3xx_hal_msp.c ****     {
 212              		.loc 1 120 9 is_stmt 0 view .LVU59
 213 007a FFF7FEFF 		bl	HAL_DMA_Init
 214              	.LVL5:
 120:Core/Src/stm32f3xx_hal_msp.c ****     {
 215              		.loc 1 120 8 view .LVU60
 216 007e 18B9     		cbnz	r0, .L10
 217              	.L7:
 125:Core/Src/stm32f3xx_hal_msp.c **** 
 218              		.loc 1 125 5 is_stmt 1 view .LVU61
 125:Core/Src/stm32f3xx_hal_msp.c **** 
 219              		.loc 1 125 5 view .LVU62
 220 0080 034B     		ldr	r3, .L11
 221 0082 A363     		str	r3, [r4, #56]
 125:Core/Src/stm32f3xx_hal_msp.c **** 
 222              		.loc 1 125 5 view .LVU63
 223 0084 5C62     		str	r4, [r3, #36]
 125:Core/Src/stm32f3xx_hal_msp.c **** 
 224              		.loc 1 125 5 view .LVU64
 225              		.loc 1 132 1 is_stmt 0 view .LVU65
 226 0086 C7E7     		b	.L5
 227              	.L10:
 122:Core/Src/stm32f3xx_hal_msp.c ****     }
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 8


 228              		.loc 1 122 7 is_stmt 1 view .LVU66
 229 0088 FFF7FEFF 		bl	Error_Handler
 230              	.LVL6:
 231 008c F8E7     		b	.L7
 232              	.L12:
 233 008e 00BF     		.align	2
 234              	.L11:
 235 0090 00000000 		.word	hdma_adc1
 236 0094 08000240 		.word	1073872904
 237              		.cfi_endproc
 238              	.LFE124:
 240              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 241              		.align	1
 242              		.global	HAL_ADC_MspDeInit
 243              		.syntax unified
 244              		.thumb
 245              		.thumb_func
 247              	HAL_ADC_MspDeInit:
 248              	.LVL7:
 249              	.LFB125:
 133:Core/Src/stm32f3xx_hal_msp.c **** 
 134:Core/Src/stm32f3xx_hal_msp.c **** /**
 135:Core/Src/stm32f3xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 136:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 137:Core/Src/stm32f3xx_hal_msp.c **** * @param hadc: ADC handle pointer
 138:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f3xx_hal_msp.c **** */
 140:Core/Src/stm32f3xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 141:Core/Src/stm32f3xx_hal_msp.c **** {
 250              		.loc 1 141 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 142:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 254              		.loc 1 142 3 view .LVU68
 255              		.loc 1 142 10 is_stmt 0 view .LVU69
 256 0000 0368     		ldr	r3, [r0]
 257              		.loc 1 142 5 view .LVU70
 258 0002 B3F1A04F 		cmp	r3, #1342177280
 259 0006 00D0     		beq	.L19
 260 0008 7047     		bx	lr
 261              	.L19:
 141:Core/Src/stm32f3xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 262              		.loc 1 141 1 view .LVU71
 263 000a 10B5     		push	{r4, lr}
 264              	.LCFI6:
 265              		.cfi_def_cfa_offset 8
 266              		.cfi_offset 4, -8
 267              		.cfi_offset 14, -4
 268 000c 0446     		mov	r4, r0
 143:Core/Src/stm32f3xx_hal_msp.c ****   {
 144:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 145:Core/Src/stm32f3xx_hal_msp.c **** 
 146:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 147:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 148:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 269              		.loc 1 148 5 is_stmt 1 view .LVU72
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 9


 270 000e 074A     		ldr	r2, .L20
 271 0010 5369     		ldr	r3, [r2, #20]
 272 0012 23F08053 		bic	r3, r3, #268435456
 273 0016 5361     		str	r3, [r2, #20]
 149:Core/Src/stm32f3xx_hal_msp.c **** 
 150:Core/Src/stm32f3xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151:Core/Src/stm32f3xx_hal_msp.c ****     PA3     ------> ADC1_IN4
 152:Core/Src/stm32f3xx_hal_msp.c ****     */
 153:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_3);
 274              		.loc 1 153 5 view .LVU73
 275 0018 0821     		movs	r1, #8
 276 001a 4FF09040 		mov	r0, #1207959552
 277              	.LVL8:
 278              		.loc 1 153 5 is_stmt 0 view .LVU74
 279 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 280              	.LVL9:
 154:Core/Src/stm32f3xx_hal_msp.c **** 
 155:Core/Src/stm32f3xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 156:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 281              		.loc 1 156 5 is_stmt 1 view .LVU75
 282 0022 A06B     		ldr	r0, [r4, #56]
 283 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 284              	.LVL10:
 157:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 158:Core/Src/stm32f3xx_hal_msp.c **** 
 159:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 160:Core/Src/stm32f3xx_hal_msp.c ****   }
 161:Core/Src/stm32f3xx_hal_msp.c **** 
 162:Core/Src/stm32f3xx_hal_msp.c **** }
 285              		.loc 1 162 1 is_stmt 0 view .LVU76
 286 0028 10BD     		pop	{r4, pc}
 287              	.LVL11:
 288              	.L21:
 289              		.loc 1 162 1 view .LVU77
 290 002a 00BF     		.align	2
 291              	.L20:
 292 002c 00100240 		.word	1073876992
 293              		.cfi_endproc
 294              	.LFE125:
 296              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
 297              		.align	1
 298              		.global	HAL_DAC_MspInit
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	HAL_DAC_MspInit:
 304              	.LVL12:
 305              	.LFB126:
 163:Core/Src/stm32f3xx_hal_msp.c **** 
 164:Core/Src/stm32f3xx_hal_msp.c **** /**
 165:Core/Src/stm32f3xx_hal_msp.c **** * @brief DAC MSP Initialization
 166:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 167:Core/Src/stm32f3xx_hal_msp.c **** * @param hdac: DAC handle pointer
 168:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 169:Core/Src/stm32f3xx_hal_msp.c **** */
 170:Core/Src/stm32f3xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
 171:Core/Src/stm32f3xx_hal_msp.c **** {
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 10


 306              		.loc 1 171 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 32
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		.loc 1 171 1 is_stmt 0 view .LVU79
 311 0000 00B5     		push	{lr}
 312              	.LCFI7:
 313              		.cfi_def_cfa_offset 4
 314              		.cfi_offset 14, -4
 315 0002 89B0     		sub	sp, sp, #36
 316              	.LCFI8:
 317              		.cfi_def_cfa_offset 40
 172:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 318              		.loc 1 172 3 is_stmt 1 view .LVU80
 319              		.loc 1 172 20 is_stmt 0 view .LVU81
 320 0004 0023     		movs	r3, #0
 321 0006 0393     		str	r3, [sp, #12]
 322 0008 0493     		str	r3, [sp, #16]
 323 000a 0593     		str	r3, [sp, #20]
 324 000c 0693     		str	r3, [sp, #24]
 325 000e 0793     		str	r3, [sp, #28]
 173:Core/Src/stm32f3xx_hal_msp.c ****   if(hdac->Instance==DAC)
 326              		.loc 1 173 3 is_stmt 1 view .LVU82
 327              		.loc 1 173 10 is_stmt 0 view .LVU83
 328 0010 0268     		ldr	r2, [r0]
 329              		.loc 1 173 5 view .LVU84
 330 0012 164B     		ldr	r3, .L26
 331 0014 9A42     		cmp	r2, r3
 332 0016 02D0     		beq	.L25
 333              	.LVL13:
 334              	.L22:
 174:Core/Src/stm32f3xx_hal_msp.c ****   {
 175:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 0 */
 176:Core/Src/stm32f3xx_hal_msp.c **** 
 177:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
 178:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 179:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_ENABLE();
 180:Core/Src/stm32f3xx_hal_msp.c **** 
 181:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 182:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 183:Core/Src/stm32f3xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 184:Core/Src/stm32f3xx_hal_msp.c ****     */
 185:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 186:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 187:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 189:Core/Src/stm32f3xx_hal_msp.c **** 
 190:Core/Src/stm32f3xx_hal_msp.c ****     /* DAC interrupt Init */
 191:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 192:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 193:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 194:Core/Src/stm32f3xx_hal_msp.c **** 
 195:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 1 */
 196:Core/Src/stm32f3xx_hal_msp.c ****   }
 197:Core/Src/stm32f3xx_hal_msp.c **** 
 198:Core/Src/stm32f3xx_hal_msp.c **** }
 335              		.loc 1 198 1 view .LVU85
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 11


 336 0018 09B0     		add	sp, sp, #36
 337              	.LCFI9:
 338              		.cfi_remember_state
 339              		.cfi_def_cfa_offset 4
 340              		@ sp needed
 341 001a 5DF804FB 		ldr	pc, [sp], #4
 342              	.LVL14:
 343              	.L25:
 344              	.LCFI10:
 345              		.cfi_restore_state
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 346              		.loc 1 179 5 is_stmt 1 view .LVU86
 347              	.LBB6:
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 348              		.loc 1 179 5 view .LVU87
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 349              		.loc 1 179 5 view .LVU88
 350 001e 03F5CE33 		add	r3, r3, #105472
 351 0022 DA69     		ldr	r2, [r3, #28]
 352 0024 42F00052 		orr	r2, r2, #536870912
 353 0028 DA61     		str	r2, [r3, #28]
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 354              		.loc 1 179 5 view .LVU89
 355 002a DA69     		ldr	r2, [r3, #28]
 356 002c 02F00052 		and	r2, r2, #536870912
 357 0030 0192     		str	r2, [sp, #4]
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 358              		.loc 1 179 5 view .LVU90
 359 0032 019A     		ldr	r2, [sp, #4]
 360              	.LBE6:
 179:Core/Src/stm32f3xx_hal_msp.c **** 
 361              		.loc 1 179 5 view .LVU91
 181:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 362              		.loc 1 181 5 view .LVU92
 363              	.LBB7:
 181:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 364              		.loc 1 181 5 view .LVU93
 181:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 365              		.loc 1 181 5 view .LVU94
 366 0034 5A69     		ldr	r2, [r3, #20]
 367 0036 42F40032 		orr	r2, r2, #131072
 368 003a 5A61     		str	r2, [r3, #20]
 181:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 369              		.loc 1 181 5 view .LVU95
 370 003c 5B69     		ldr	r3, [r3, #20]
 371 003e 03F40033 		and	r3, r3, #131072
 372 0042 0293     		str	r3, [sp, #8]
 181:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 373              		.loc 1 181 5 view .LVU96
 374 0044 029B     		ldr	r3, [sp, #8]
 375              	.LBE7:
 181:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 376              		.loc 1 181 5 view .LVU97
 185:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 377              		.loc 1 185 5 view .LVU98
 185:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 378              		.loc 1 185 25 is_stmt 0 view .LVU99
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 12


 379 0046 1023     		movs	r3, #16
 380 0048 0393     		str	r3, [sp, #12]
 186:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 381              		.loc 1 186 5 is_stmt 1 view .LVU100
 186:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 382              		.loc 1 186 26 is_stmt 0 view .LVU101
 383 004a 0323     		movs	r3, #3
 384 004c 0493     		str	r3, [sp, #16]
 187:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 385              		.loc 1 187 5 is_stmt 1 view .LVU102
 188:Core/Src/stm32f3xx_hal_msp.c **** 
 386              		.loc 1 188 5 view .LVU103
 387 004e 03A9     		add	r1, sp, #12
 388 0050 4FF09040 		mov	r0, #1207959552
 389              	.LVL15:
 188:Core/Src/stm32f3xx_hal_msp.c **** 
 390              		.loc 1 188 5 is_stmt 0 view .LVU104
 391 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL16:
 191:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 393              		.loc 1 191 5 is_stmt 1 view .LVU105
 394 0058 0022     		movs	r2, #0
 395 005a 0121     		movs	r1, #1
 396 005c 3620     		movs	r0, #54
 397 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 398              	.LVL17:
 192:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 399              		.loc 1 192 5 view .LVU106
 400 0062 3620     		movs	r0, #54
 401 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 402              	.LVL18:
 403              		.loc 1 198 1 is_stmt 0 view .LVU107
 404 0068 D6E7     		b	.L22
 405              	.L27:
 406 006a 00BF     		.align	2
 407              	.L26:
 408 006c 00740040 		.word	1073771520
 409              		.cfi_endproc
 410              	.LFE126:
 412              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 413              		.align	1
 414              		.global	HAL_DAC_MspDeInit
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 419              	HAL_DAC_MspDeInit:
 420              	.LVL19:
 421              	.LFB127:
 199:Core/Src/stm32f3xx_hal_msp.c **** 
 200:Core/Src/stm32f3xx_hal_msp.c **** /**
 201:Core/Src/stm32f3xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 202:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 203:Core/Src/stm32f3xx_hal_msp.c **** * @param hdac: DAC handle pointer
 204:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 205:Core/Src/stm32f3xx_hal_msp.c **** */
 206:Core/Src/stm32f3xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 207:Core/Src/stm32f3xx_hal_msp.c **** {
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 13


 422              		.loc 1 207 1 is_stmt 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		.loc 1 207 1 is_stmt 0 view .LVU109
 427 0000 08B5     		push	{r3, lr}
 428              	.LCFI11:
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 3, -8
 431              		.cfi_offset 14, -4
 208:Core/Src/stm32f3xx_hal_msp.c ****   if(hdac->Instance==DAC)
 432              		.loc 1 208 3 is_stmt 1 view .LVU110
 433              		.loc 1 208 10 is_stmt 0 view .LVU111
 434 0002 0268     		ldr	r2, [r0]
 435              		.loc 1 208 5 view .LVU112
 436 0004 074B     		ldr	r3, .L32
 437 0006 9A42     		cmp	r2, r3
 438 0008 00D0     		beq	.L31
 439              	.LVL20:
 440              	.L28:
 209:Core/Src/stm32f3xx_hal_msp.c ****   {
 210:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 0 */
 211:Core/Src/stm32f3xx_hal_msp.c **** 
 212:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 0 */
 213:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 214:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_DAC1_CLK_DISABLE();
 215:Core/Src/stm32f3xx_hal_msp.c **** 
 216:Core/Src/stm32f3xx_hal_msp.c ****     /**DAC GPIO Configuration
 217:Core/Src/stm32f3xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 218:Core/Src/stm32f3xx_hal_msp.c ****     */
 219:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 220:Core/Src/stm32f3xx_hal_msp.c **** 
 221:Core/Src/stm32f3xx_hal_msp.c ****     /* DAC interrupt DeInit */
 222:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC:TIM6_DAC_IRQn disable */
 223:Core/Src/stm32f3xx_hal_msp.c ****     /**
 224:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM6_DAC_IRQn" interrupt
 225:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 226:Core/Src/stm32f3xx_hal_msp.c ****     */
 227:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn); */
 228:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC:TIM6_DAC_IRQn disable */
 229:Core/Src/stm32f3xx_hal_msp.c **** 
 230:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 1 */
 231:Core/Src/stm32f3xx_hal_msp.c **** 
 232:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 1 */
 233:Core/Src/stm32f3xx_hal_msp.c ****   }
 234:Core/Src/stm32f3xx_hal_msp.c **** 
 235:Core/Src/stm32f3xx_hal_msp.c **** }
 441              		.loc 1 235 1 view .LVU113
 442 000a 08BD     		pop	{r3, pc}
 443              	.LVL21:
 444              	.L31:
 214:Core/Src/stm32f3xx_hal_msp.c **** 
 445              		.loc 1 214 5 is_stmt 1 view .LVU114
 446 000c 064A     		ldr	r2, .L32+4
 447 000e D369     		ldr	r3, [r2, #28]
 448 0010 23F00053 		bic	r3, r3, #536870912
 449 0014 D361     		str	r3, [r2, #28]
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 14


 219:Core/Src/stm32f3xx_hal_msp.c **** 
 450              		.loc 1 219 5 view .LVU115
 451 0016 1021     		movs	r1, #16
 452 0018 4FF09040 		mov	r0, #1207959552
 453              	.LVL22:
 219:Core/Src/stm32f3xx_hal_msp.c **** 
 454              		.loc 1 219 5 is_stmt 0 view .LVU116
 455 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 456              	.LVL23:
 457              		.loc 1 235 1 view .LVU117
 458 0020 F3E7     		b	.L28
 459              	.L33:
 460 0022 00BF     		.align	2
 461              	.L32:
 462 0024 00740040 		.word	1073771520
 463 0028 00100240 		.word	1073876992
 464              		.cfi_endproc
 465              	.LFE127:
 467              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 468              		.align	1
 469              		.global	HAL_I2C_MspInit
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 474              	HAL_I2C_MspInit:
 475              	.LVL24:
 476              	.LFB128:
 236:Core/Src/stm32f3xx_hal_msp.c **** 
 237:Core/Src/stm32f3xx_hal_msp.c **** /**
 238:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP Initialization
 239:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 240:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 241:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 242:Core/Src/stm32f3xx_hal_msp.c **** */
 243:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 244:Core/Src/stm32f3xx_hal_msp.c **** {
 477              		.loc 1 244 1 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 32
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481              		.loc 1 244 1 is_stmt 0 view .LVU119
 482 0000 10B5     		push	{r4, lr}
 483              	.LCFI12:
 484              		.cfi_def_cfa_offset 8
 485              		.cfi_offset 4, -8
 486              		.cfi_offset 14, -4
 487 0002 88B0     		sub	sp, sp, #32
 488              	.LCFI13:
 489              		.cfi_def_cfa_offset 40
 245:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 490              		.loc 1 245 3 is_stmt 1 view .LVU120
 491              		.loc 1 245 20 is_stmt 0 view .LVU121
 492 0004 0023     		movs	r3, #0
 493 0006 0393     		str	r3, [sp, #12]
 494 0008 0493     		str	r3, [sp, #16]
 495 000a 0593     		str	r3, [sp, #20]
 496 000c 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 15


 497 000e 0793     		str	r3, [sp, #28]
 246:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 498              		.loc 1 246 3 is_stmt 1 view .LVU122
 499              		.loc 1 246 10 is_stmt 0 view .LVU123
 500 0010 0268     		ldr	r2, [r0]
 501              		.loc 1 246 5 view .LVU124
 502 0012 134B     		ldr	r3, .L38
 503 0014 9A42     		cmp	r2, r3
 504 0016 01D0     		beq	.L37
 505              	.LVL25:
 506              	.L34:
 247:Core/Src/stm32f3xx_hal_msp.c ****   {
 248:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 249:Core/Src/stm32f3xx_hal_msp.c **** 
 250:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 251:Core/Src/stm32f3xx_hal_msp.c **** 
 252:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 253:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 254:Core/Src/stm32f3xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 255:Core/Src/stm32f3xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 256:Core/Src/stm32f3xx_hal_msp.c ****     */
 257:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 258:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 259:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 261:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 262:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 263:Core/Src/stm32f3xx_hal_msp.c **** 
 264:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 265:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 266:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 267:Core/Src/stm32f3xx_hal_msp.c **** 
 268:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 269:Core/Src/stm32f3xx_hal_msp.c ****   }
 270:Core/Src/stm32f3xx_hal_msp.c **** 
 271:Core/Src/stm32f3xx_hal_msp.c **** }
 507              		.loc 1 271 1 view .LVU125
 508 0018 08B0     		add	sp, sp, #32
 509              	.LCFI14:
 510              		.cfi_remember_state
 511              		.cfi_def_cfa_offset 8
 512              		@ sp needed
 513 001a 10BD     		pop	{r4, pc}
 514              	.LVL26:
 515              	.L37:
 516              	.LCFI15:
 517              		.cfi_restore_state
 252:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 518              		.loc 1 252 5 is_stmt 1 view .LVU126
 519              	.LBB8:
 252:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 520              		.loc 1 252 5 view .LVU127
 252:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 521              		.loc 1 252 5 view .LVU128
 522 001c 114C     		ldr	r4, .L38+4
 523 001e 6369     		ldr	r3, [r4, #20]
 524 0020 43F48023 		orr	r3, r3, #262144
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 16


 525 0024 6361     		str	r3, [r4, #20]
 252:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 526              		.loc 1 252 5 view .LVU129
 527 0026 6369     		ldr	r3, [r4, #20]
 528 0028 03F48023 		and	r3, r3, #262144
 529 002c 0193     		str	r3, [sp, #4]
 252:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 530              		.loc 1 252 5 view .LVU130
 531 002e 019B     		ldr	r3, [sp, #4]
 532              	.LBE8:
 252:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 533              		.loc 1 252 5 view .LVU131
 257:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 534              		.loc 1 257 5 view .LVU132
 257:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 535              		.loc 1 257 25 is_stmt 0 view .LVU133
 536 0030 4FF44073 		mov	r3, #768
 537 0034 0393     		str	r3, [sp, #12]
 258:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 538              		.loc 1 258 5 is_stmt 1 view .LVU134
 258:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 539              		.loc 1 258 26 is_stmt 0 view .LVU135
 540 0036 1223     		movs	r3, #18
 541 0038 0493     		str	r3, [sp, #16]
 259:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 542              		.loc 1 259 5 is_stmt 1 view .LVU136
 260:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 543              		.loc 1 260 5 view .LVU137
 260:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 544              		.loc 1 260 27 is_stmt 0 view .LVU138
 545 003a 0323     		movs	r3, #3
 546 003c 0693     		str	r3, [sp, #24]
 261:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 547              		.loc 1 261 5 is_stmt 1 view .LVU139
 261:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 548              		.loc 1 261 31 is_stmt 0 view .LVU140
 549 003e 0423     		movs	r3, #4
 550 0040 0793     		str	r3, [sp, #28]
 262:Core/Src/stm32f3xx_hal_msp.c **** 
 551              		.loc 1 262 5 is_stmt 1 view .LVU141
 552 0042 03A9     		add	r1, sp, #12
 553 0044 0848     		ldr	r0, .L38+8
 554              	.LVL27:
 262:Core/Src/stm32f3xx_hal_msp.c **** 
 555              		.loc 1 262 5 is_stmt 0 view .LVU142
 556 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 557              	.LVL28:
 265:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 558              		.loc 1 265 5 is_stmt 1 view .LVU143
 559              	.LBB9:
 265:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 560              		.loc 1 265 5 view .LVU144
 265:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 561              		.loc 1 265 5 view .LVU145
 562 004a E369     		ldr	r3, [r4, #28]
 563 004c 43F40013 		orr	r3, r3, #2097152
 564 0050 E361     		str	r3, [r4, #28]
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 17


 265:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 565              		.loc 1 265 5 view .LVU146
 566 0052 E369     		ldr	r3, [r4, #28]
 567 0054 03F40013 		and	r3, r3, #2097152
 568 0058 0293     		str	r3, [sp, #8]
 265:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 569              		.loc 1 265 5 view .LVU147
 570 005a 029B     		ldr	r3, [sp, #8]
 571              	.LBE9:
 265:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 572              		.loc 1 265 5 view .LVU148
 573              		.loc 1 271 1 is_stmt 0 view .LVU149
 574 005c DCE7     		b	.L34
 575              	.L39:
 576 005e 00BF     		.align	2
 577              	.L38:
 578 0060 00540040 		.word	1073763328
 579 0064 00100240 		.word	1073876992
 580 0068 00040048 		.word	1207960576
 581              		.cfi_endproc
 582              	.LFE128:
 584              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 585              		.align	1
 586              		.global	HAL_I2C_MspDeInit
 587              		.syntax unified
 588              		.thumb
 589              		.thumb_func
 591              	HAL_I2C_MspDeInit:
 592              	.LVL29:
 593              	.LFB129:
 272:Core/Src/stm32f3xx_hal_msp.c **** 
 273:Core/Src/stm32f3xx_hal_msp.c **** /**
 274:Core/Src/stm32f3xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 275:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 276:Core/Src/stm32f3xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 277:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 278:Core/Src/stm32f3xx_hal_msp.c **** */
 279:Core/Src/stm32f3xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 280:Core/Src/stm32f3xx_hal_msp.c **** {
 594              		.loc 1 280 1 is_stmt 1 view -0
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 0
 597              		@ frame_needed = 0, uses_anonymous_args = 0
 281:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 598              		.loc 1 281 3 view .LVU151
 599              		.loc 1 281 10 is_stmt 0 view .LVU152
 600 0000 0268     		ldr	r2, [r0]
 601              		.loc 1 281 5 view .LVU153
 602 0002 0B4B     		ldr	r3, .L47
 603 0004 9A42     		cmp	r2, r3
 604 0006 00D0     		beq	.L46
 605 0008 7047     		bx	lr
 606              	.L46:
 280:Core/Src/stm32f3xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 607              		.loc 1 280 1 view .LVU154
 608 000a 10B5     		push	{r4, lr}
 609              	.LCFI16:
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 18


 610              		.cfi_def_cfa_offset 8
 611              		.cfi_offset 4, -8
 612              		.cfi_offset 14, -4
 282:Core/Src/stm32f3xx_hal_msp.c ****   {
 283:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 284:Core/Src/stm32f3xx_hal_msp.c **** 
 285:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 286:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 287:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 613              		.loc 1 287 5 is_stmt 1 view .LVU155
 614 000c 094A     		ldr	r2, .L47+4
 615 000e D369     		ldr	r3, [r2, #28]
 616 0010 23F40013 		bic	r3, r3, #2097152
 617 0014 D361     		str	r3, [r2, #28]
 288:Core/Src/stm32f3xx_hal_msp.c **** 
 289:Core/Src/stm32f3xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 290:Core/Src/stm32f3xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 291:Core/Src/stm32f3xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 292:Core/Src/stm32f3xx_hal_msp.c ****     */
 293:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 618              		.loc 1 293 5 view .LVU156
 619 0016 084C     		ldr	r4, .L47+8
 620 0018 4FF48071 		mov	r1, #256
 621 001c 2046     		mov	r0, r4
 622              	.LVL30:
 623              		.loc 1 293 5 is_stmt 0 view .LVU157
 624 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 625              	.LVL31:
 294:Core/Src/stm32f3xx_hal_msp.c **** 
 295:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 626              		.loc 1 295 5 is_stmt 1 view .LVU158
 627 0022 4FF40071 		mov	r1, #512
 628 0026 2046     		mov	r0, r4
 629 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 630              	.LVL32:
 296:Core/Src/stm32f3xx_hal_msp.c **** 
 297:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 298:Core/Src/stm32f3xx_hal_msp.c **** 
 299:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 300:Core/Src/stm32f3xx_hal_msp.c ****   }
 301:Core/Src/stm32f3xx_hal_msp.c **** 
 302:Core/Src/stm32f3xx_hal_msp.c **** }
 631              		.loc 1 302 1 is_stmt 0 view .LVU159
 632 002c 10BD     		pop	{r4, pc}
 633              	.L48:
 634 002e 00BF     		.align	2
 635              	.L47:
 636 0030 00540040 		.word	1073763328
 637 0034 00100240 		.word	1073876992
 638 0038 00040048 		.word	1207960576
 639              		.cfi_endproc
 640              	.LFE129:
 642              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 643              		.align	1
 644              		.global	HAL_SPI_MspInit
 645              		.syntax unified
 646              		.thumb
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 19


 647              		.thumb_func
 649              	HAL_SPI_MspInit:
 650              	.LVL33:
 651              	.LFB130:
 303:Core/Src/stm32f3xx_hal_msp.c **** 
 304:Core/Src/stm32f3xx_hal_msp.c **** /**
 305:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP Initialization
 306:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 307:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 308:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 309:Core/Src/stm32f3xx_hal_msp.c **** */
 310:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 311:Core/Src/stm32f3xx_hal_msp.c **** {
 652              		.loc 1 311 1 is_stmt 1 view -0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 32
 655              		@ frame_needed = 0, uses_anonymous_args = 0
 656              		.loc 1 311 1 is_stmt 0 view .LVU161
 657 0000 00B5     		push	{lr}
 658              	.LCFI17:
 659              		.cfi_def_cfa_offset 4
 660              		.cfi_offset 14, -4
 661 0002 89B0     		sub	sp, sp, #36
 662              	.LCFI18:
 663              		.cfi_def_cfa_offset 40
 312:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 664              		.loc 1 312 3 is_stmt 1 view .LVU162
 665              		.loc 1 312 20 is_stmt 0 view .LVU163
 666 0004 0023     		movs	r3, #0
 667 0006 0393     		str	r3, [sp, #12]
 668 0008 0493     		str	r3, [sp, #16]
 669 000a 0593     		str	r3, [sp, #20]
 670 000c 0693     		str	r3, [sp, #24]
 671 000e 0793     		str	r3, [sp, #28]
 313:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 672              		.loc 1 313 3 is_stmt 1 view .LVU164
 673              		.loc 1 313 10 is_stmt 0 view .LVU165
 674 0010 0268     		ldr	r2, [r0]
 675              		.loc 1 313 5 view .LVU166
 676 0012 144B     		ldr	r3, .L53
 677 0014 9A42     		cmp	r2, r3
 678 0016 02D0     		beq	.L52
 679              	.LVL34:
 680              	.L49:
 314:Core/Src/stm32f3xx_hal_msp.c ****   {
 315:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 316:Core/Src/stm32f3xx_hal_msp.c **** 
 317:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 318:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 319:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 320:Core/Src/stm32f3xx_hal_msp.c **** 
 321:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 322:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 323:Core/Src/stm32f3xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 324:Core/Src/stm32f3xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 325:Core/Src/stm32f3xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 326:Core/Src/stm32f3xx_hal_msp.c ****     */
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 20


 327:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 328:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 330:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 331:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 332:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 333:Core/Src/stm32f3xx_hal_msp.c **** 
 334:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 335:Core/Src/stm32f3xx_hal_msp.c **** 
 336:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 337:Core/Src/stm32f3xx_hal_msp.c ****   }
 338:Core/Src/stm32f3xx_hal_msp.c **** 
 339:Core/Src/stm32f3xx_hal_msp.c **** }
 681              		.loc 1 339 1 view .LVU167
 682 0018 09B0     		add	sp, sp, #36
 683              	.LCFI19:
 684              		.cfi_remember_state
 685              		.cfi_def_cfa_offset 4
 686              		@ sp needed
 687 001a 5DF804FB 		ldr	pc, [sp], #4
 688              	.LVL35:
 689              	.L52:
 690              	.LCFI20:
 691              		.cfi_restore_state
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 692              		.loc 1 319 5 is_stmt 1 view .LVU168
 693              	.LBB10:
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 694              		.loc 1 319 5 view .LVU169
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 695              		.loc 1 319 5 view .LVU170
 696 001e 03F5EC33 		add	r3, r3, #120832
 697 0022 DA69     		ldr	r2, [r3, #28]
 698 0024 42F48042 		orr	r2, r2, #16384
 699 0028 DA61     		str	r2, [r3, #28]
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 700              		.loc 1 319 5 view .LVU171
 701 002a DA69     		ldr	r2, [r3, #28]
 702 002c 02F48042 		and	r2, r2, #16384
 703 0030 0192     		str	r2, [sp, #4]
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 704              		.loc 1 319 5 view .LVU172
 705 0032 019A     		ldr	r2, [sp, #4]
 706              	.LBE10:
 319:Core/Src/stm32f3xx_hal_msp.c **** 
 707              		.loc 1 319 5 view .LVU173
 321:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 708              		.loc 1 321 5 view .LVU174
 709              	.LBB11:
 321:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 710              		.loc 1 321 5 view .LVU175
 321:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 711              		.loc 1 321 5 view .LVU176
 712 0034 5A69     		ldr	r2, [r3, #20]
 713 0036 42F48022 		orr	r2, r2, #262144
 714 003a 5A61     		str	r2, [r3, #20]
 321:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 21


 715              		.loc 1 321 5 view .LVU177
 716 003c 5B69     		ldr	r3, [r3, #20]
 717 003e 03F48023 		and	r3, r3, #262144
 718 0042 0293     		str	r3, [sp, #8]
 321:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 719              		.loc 1 321 5 view .LVU178
 720 0044 029B     		ldr	r3, [sp, #8]
 721              	.LBE11:
 321:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 722              		.loc 1 321 5 view .LVU179
 327:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 723              		.loc 1 327 5 view .LVU180
 327:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 724              		.loc 1 327 25 is_stmt 0 view .LVU181
 725 0046 4FF46043 		mov	r3, #57344
 726 004a 0393     		str	r3, [sp, #12]
 328:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 727              		.loc 1 328 5 is_stmt 1 view .LVU182
 328:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 728              		.loc 1 328 26 is_stmt 0 view .LVU183
 729 004c 0223     		movs	r3, #2
 730 004e 0493     		str	r3, [sp, #16]
 329:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 731              		.loc 1 329 5 is_stmt 1 view .LVU184
 330:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 732              		.loc 1 330 5 view .LVU185
 330:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 733              		.loc 1 330 27 is_stmt 0 view .LVU186
 734 0050 0323     		movs	r3, #3
 735 0052 0693     		str	r3, [sp, #24]
 331:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 736              		.loc 1 331 5 is_stmt 1 view .LVU187
 331:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 737              		.loc 1 331 31 is_stmt 0 view .LVU188
 738 0054 0523     		movs	r3, #5
 739 0056 0793     		str	r3, [sp, #28]
 332:Core/Src/stm32f3xx_hal_msp.c **** 
 740              		.loc 1 332 5 is_stmt 1 view .LVU189
 741 0058 03A9     		add	r1, sp, #12
 742 005a 0348     		ldr	r0, .L53+4
 743              	.LVL36:
 332:Core/Src/stm32f3xx_hal_msp.c **** 
 744              		.loc 1 332 5 is_stmt 0 view .LVU190
 745 005c FFF7FEFF 		bl	HAL_GPIO_Init
 746              	.LVL37:
 747              		.loc 1 339 1 view .LVU191
 748 0060 DAE7     		b	.L49
 749              	.L54:
 750 0062 00BF     		.align	2
 751              	.L53:
 752 0064 00380040 		.word	1073756160
 753 0068 00040048 		.word	1207960576
 754              		.cfi_endproc
 755              	.LFE130:
 757              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 758              		.align	1
 759              		.global	HAL_SPI_MspDeInit
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 22


 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 764              	HAL_SPI_MspDeInit:
 765              	.LVL38:
 766              	.LFB131:
 340:Core/Src/stm32f3xx_hal_msp.c **** 
 341:Core/Src/stm32f3xx_hal_msp.c **** /**
 342:Core/Src/stm32f3xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 343:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 344:Core/Src/stm32f3xx_hal_msp.c **** * @param hspi: SPI handle pointer
 345:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 346:Core/Src/stm32f3xx_hal_msp.c **** */
 347:Core/Src/stm32f3xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 348:Core/Src/stm32f3xx_hal_msp.c **** {
 767              		.loc 1 348 1 is_stmt 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		.loc 1 348 1 is_stmt 0 view .LVU193
 772 0000 08B5     		push	{r3, lr}
 773              	.LCFI21:
 774              		.cfi_def_cfa_offset 8
 775              		.cfi_offset 3, -8
 776              		.cfi_offset 14, -4
 349:Core/Src/stm32f3xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 777              		.loc 1 349 3 is_stmt 1 view .LVU194
 778              		.loc 1 349 10 is_stmt 0 view .LVU195
 779 0002 0268     		ldr	r2, [r0]
 780              		.loc 1 349 5 view .LVU196
 781 0004 074B     		ldr	r3, .L59
 782 0006 9A42     		cmp	r2, r3
 783 0008 00D0     		beq	.L58
 784              	.LVL39:
 785              	.L55:
 350:Core/Src/stm32f3xx_hal_msp.c ****   {
 351:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 352:Core/Src/stm32f3xx_hal_msp.c **** 
 353:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 354:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 355:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 356:Core/Src/stm32f3xx_hal_msp.c **** 
 357:Core/Src/stm32f3xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 358:Core/Src/stm32f3xx_hal_msp.c ****     PB13     ------> SPI2_SCK
 359:Core/Src/stm32f3xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 360:Core/Src/stm32f3xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 361:Core/Src/stm32f3xx_hal_msp.c ****     */
 362:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 363:Core/Src/stm32f3xx_hal_msp.c **** 
 364:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 365:Core/Src/stm32f3xx_hal_msp.c **** 
 366:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 367:Core/Src/stm32f3xx_hal_msp.c ****   }
 368:Core/Src/stm32f3xx_hal_msp.c **** 
 369:Core/Src/stm32f3xx_hal_msp.c **** }
 786              		.loc 1 369 1 view .LVU197
 787 000a 08BD     		pop	{r3, pc}
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 23


 788              	.LVL40:
 789              	.L58:
 355:Core/Src/stm32f3xx_hal_msp.c **** 
 790              		.loc 1 355 5 is_stmt 1 view .LVU198
 791 000c 064A     		ldr	r2, .L59+4
 792 000e D369     		ldr	r3, [r2, #28]
 793 0010 23F48043 		bic	r3, r3, #16384
 794 0014 D361     		str	r3, [r2, #28]
 362:Core/Src/stm32f3xx_hal_msp.c **** 
 795              		.loc 1 362 5 view .LVU199
 796 0016 4FF46041 		mov	r1, #57344
 797 001a 0448     		ldr	r0, .L59+8
 798              	.LVL41:
 362:Core/Src/stm32f3xx_hal_msp.c **** 
 799              		.loc 1 362 5 is_stmt 0 view .LVU200
 800 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 801              	.LVL42:
 802              		.loc 1 369 1 view .LVU201
 803 0020 F3E7     		b	.L55
 804              	.L60:
 805 0022 00BF     		.align	2
 806              	.L59:
 807 0024 00380040 		.word	1073756160
 808 0028 00100240 		.word	1073876992
 809 002c 00040048 		.word	1207960576
 810              		.cfi_endproc
 811              	.LFE131:
 813              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 814              		.align	1
 815              		.global	HAL_TIM_Base_MspInit
 816              		.syntax unified
 817              		.thumb
 818              		.thumb_func
 820              	HAL_TIM_Base_MspInit:
 821              	.LVL43:
 822              	.LFB132:
 370:Core/Src/stm32f3xx_hal_msp.c **** 
 371:Core/Src/stm32f3xx_hal_msp.c **** /**
 372:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 373:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 374:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 375:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 376:Core/Src/stm32f3xx_hal_msp.c **** */
 377:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 378:Core/Src/stm32f3xx_hal_msp.c **** {
 823              		.loc 1 378 1 is_stmt 1 view -0
 824              		.cfi_startproc
 825              		@ args = 0, pretend = 0, frame = 8
 826              		@ frame_needed = 0, uses_anonymous_args = 0
 827              		.loc 1 378 1 is_stmt 0 view .LVU203
 828 0000 10B5     		push	{r4, lr}
 829              	.LCFI22:
 830              		.cfi_def_cfa_offset 8
 831              		.cfi_offset 4, -8
 832              		.cfi_offset 14, -4
 833 0002 82B0     		sub	sp, sp, #8
 834              	.LCFI23:
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 24


 835              		.cfi_def_cfa_offset 16
 379:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 836              		.loc 1 379 3 is_stmt 1 view .LVU204
 837              		.loc 1 379 15 is_stmt 0 view .LVU205
 838 0004 0368     		ldr	r3, [r0]
 839              		.loc 1 379 5 view .LVU206
 840 0006 264A     		ldr	r2, .L69
 841 0008 9342     		cmp	r3, r2
 842 000a 05D0     		beq	.L66
 843 000c 0446     		mov	r4, r0
 380:Core/Src/stm32f3xx_hal_msp.c ****   {
 381:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 382:Core/Src/stm32f3xx_hal_msp.c **** 
 383:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
 384:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 385:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 386:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt Init */
 387:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 388:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 389:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 390:Core/Src/stm32f3xx_hal_msp.c **** 
 391:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
 392:Core/Src/stm32f3xx_hal_msp.c ****   }
 393:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 844              		.loc 1 393 8 is_stmt 1 view .LVU207
 845              		.loc 1 393 10 is_stmt 0 view .LVU208
 846 000e 254A     		ldr	r2, .L69+4
 847 0010 9342     		cmp	r3, r2
 848 0012 14D0     		beq	.L67
 849              	.LVL44:
 850              	.L61:
 394:Core/Src/stm32f3xx_hal_msp.c ****   {
 395:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 396:Core/Src/stm32f3xx_hal_msp.c **** 
 397:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 398:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 399:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 400:Core/Src/stm32f3xx_hal_msp.c **** 
 401:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 DMA Init */
 402:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17_CH1_UP Init */
 403:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Instance = DMA1_Channel7;
 404:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 405:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 406:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 407:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 408:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 409:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Mode = DMA_NORMAL;
 410:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 411:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim17_ch1_up) != HAL_OK)
 412:Core/Src/stm32f3xx_hal_msp.c ****     {
 413:Core/Src/stm32f3xx_hal_msp.c ****       Error_Handler();
 414:Core/Src/stm32f3xx_hal_msp.c ****     }
 415:Core/Src/stm32f3xx_hal_msp.c **** 
 416:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM17_DMA1_CH7);
 417:Core/Src/stm32f3xx_hal_msp.c **** 
 418:Core/Src/stm32f3xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 419:Core/Src/stm32f3xx_hal_msp.c ****      Be aware that there is only one channel to perform all the requested DMAs. */
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 25


 420:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1_up);
 421:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 422:Core/Src/stm32f3xx_hal_msp.c **** 
 423:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt Init */
 424:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 2, 0);
 425:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 426:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 427:Core/Src/stm32f3xx_hal_msp.c **** 
 428:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 429:Core/Src/stm32f3xx_hal_msp.c ****   }
 430:Core/Src/stm32f3xx_hal_msp.c **** 
 431:Core/Src/stm32f3xx_hal_msp.c **** }
 851              		.loc 1 431 1 view .LVU209
 852 0014 02B0     		add	sp, sp, #8
 853              	.LCFI24:
 854              		.cfi_remember_state
 855              		.cfi_def_cfa_offset 8
 856              		@ sp needed
 857 0016 10BD     		pop	{r4, pc}
 858              	.LVL45:
 859              	.L66:
 860              	.LCFI25:
 861              		.cfi_restore_state
 385:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt Init */
 862              		.loc 1 385 5 is_stmt 1 view .LVU210
 863              	.LBB12:
 385:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt Init */
 864              		.loc 1 385 5 view .LVU211
 385:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt Init */
 865              		.loc 1 385 5 view .LVU212
 866 0018 234B     		ldr	r3, .L69+8
 867 001a DA69     		ldr	r2, [r3, #28]
 868 001c 42F01002 		orr	r2, r2, #16
 869 0020 DA61     		str	r2, [r3, #28]
 385:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt Init */
 870              		.loc 1 385 5 view .LVU213
 871 0022 DB69     		ldr	r3, [r3, #28]
 872 0024 03F01003 		and	r3, r3, #16
 873 0028 0093     		str	r3, [sp]
 385:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt Init */
 874              		.loc 1 385 5 view .LVU214
 875 002a 009B     		ldr	r3, [sp]
 876              	.LBE12:
 385:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt Init */
 877              		.loc 1 385 5 view .LVU215
 387:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 878              		.loc 1 387 5 view .LVU216
 879 002c 0022     		movs	r2, #0
 880 002e 0121     		movs	r1, #1
 881 0030 3620     		movs	r0, #54
 882              	.LVL46:
 387:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 883              		.loc 1 387 5 is_stmt 0 view .LVU217
 884 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 885              	.LVL47:
 388:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 886              		.loc 1 388 5 is_stmt 1 view .LVU218
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 26


 887 0036 3620     		movs	r0, #54
 888 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 889              	.LVL48:
 890 003c EAE7     		b	.L61
 891              	.LVL49:
 892              	.L67:
 399:Core/Src/stm32f3xx_hal_msp.c **** 
 893              		.loc 1 399 5 view .LVU219
 894              	.LBB13:
 399:Core/Src/stm32f3xx_hal_msp.c **** 
 895              		.loc 1 399 5 view .LVU220
 399:Core/Src/stm32f3xx_hal_msp.c **** 
 896              		.loc 1 399 5 view .LVU221
 897 003e 1A4B     		ldr	r3, .L69+8
 898 0040 9A69     		ldr	r2, [r3, #24]
 899 0042 42F48022 		orr	r2, r2, #262144
 900 0046 9A61     		str	r2, [r3, #24]
 399:Core/Src/stm32f3xx_hal_msp.c **** 
 901              		.loc 1 399 5 view .LVU222
 902 0048 9B69     		ldr	r3, [r3, #24]
 903 004a 03F48023 		and	r3, r3, #262144
 904 004e 0193     		str	r3, [sp, #4]
 399:Core/Src/stm32f3xx_hal_msp.c **** 
 905              		.loc 1 399 5 view .LVU223
 906 0050 019B     		ldr	r3, [sp, #4]
 907              	.LBE13:
 399:Core/Src/stm32f3xx_hal_msp.c **** 
 908              		.loc 1 399 5 view .LVU224
 403:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 909              		.loc 1 403 5 view .LVU225
 403:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 910              		.loc 1 403 32 is_stmt 0 view .LVU226
 911 0052 1648     		ldr	r0, .L69+12
 912              	.LVL50:
 403:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 913              		.loc 1 403 32 view .LVU227
 914 0054 164B     		ldr	r3, .L69+16
 915 0056 0360     		str	r3, [r0]
 404:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 916              		.loc 1 404 5 is_stmt 1 view .LVU228
 404:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 917              		.loc 1 404 38 is_stmt 0 view .LVU229
 918 0058 1023     		movs	r3, #16
 919 005a 4360     		str	r3, [r0, #4]
 405:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 920              		.loc 1 405 5 is_stmt 1 view .LVU230
 405:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.MemInc = DMA_MINC_ENABLE;
 921              		.loc 1 405 38 is_stmt 0 view .LVU231
 922 005c 0023     		movs	r3, #0
 923 005e 8360     		str	r3, [r0, #8]
 406:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 924              		.loc 1 406 5 is_stmt 1 view .LVU232
 406:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 925              		.loc 1 406 35 is_stmt 0 view .LVU233
 926 0060 8022     		movs	r2, #128
 927 0062 C260     		str	r2, [r0, #12]
 407:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 27


 928              		.loc 1 407 5 is_stmt 1 view .LVU234
 407:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 929              		.loc 1 407 48 is_stmt 0 view .LVU235
 930 0064 0361     		str	r3, [r0, #16]
 408:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Mode = DMA_NORMAL;
 931              		.loc 1 408 5 is_stmt 1 view .LVU236
 408:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Mode = DMA_NORMAL;
 932              		.loc 1 408 45 is_stmt 0 view .LVU237
 933 0066 4361     		str	r3, [r0, #20]
 409:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 934              		.loc 1 409 5 is_stmt 1 view .LVU238
 409:Core/Src/stm32f3xx_hal_msp.c ****     hdma_tim17_ch1_up.Init.Priority = DMA_PRIORITY_LOW;
 935              		.loc 1 409 33 is_stmt 0 view .LVU239
 936 0068 8361     		str	r3, [r0, #24]
 410:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim17_ch1_up) != HAL_OK)
 937              		.loc 1 410 5 is_stmt 1 view .LVU240
 410:Core/Src/stm32f3xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim17_ch1_up) != HAL_OK)
 938              		.loc 1 410 37 is_stmt 0 view .LVU241
 939 006a C361     		str	r3, [r0, #28]
 411:Core/Src/stm32f3xx_hal_msp.c ****     {
 940              		.loc 1 411 5 is_stmt 1 view .LVU242
 411:Core/Src/stm32f3xx_hal_msp.c ****     {
 941              		.loc 1 411 9 is_stmt 0 view .LVU243
 942 006c FFF7FEFF 		bl	HAL_DMA_Init
 943              	.LVL51:
 411:Core/Src/stm32f3xx_hal_msp.c ****     {
 944              		.loc 1 411 8 view .LVU244
 945 0070 90B9     		cbnz	r0, .L68
 946              	.L64:
 416:Core/Src/stm32f3xx_hal_msp.c **** 
 947              		.loc 1 416 5 is_stmt 1 view .LVU245
 416:Core/Src/stm32f3xx_hal_msp.c **** 
 948              		.loc 1 416 5 view .LVU246
 416:Core/Src/stm32f3xx_hal_msp.c **** 
 949              		.loc 1 416 5 view .LVU247
 950 0072 104A     		ldr	r2, .L69+20
 951 0074 1368     		ldr	r3, [r2]
 952 0076 43F48053 		orr	r3, r3, #4096
 953 007a 1360     		str	r3, [r2]
 416:Core/Src/stm32f3xx_hal_msp.c **** 
 954              		.loc 1 416 5 view .LVU248
 420:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 955              		.loc 1 420 5 view .LVU249
 420:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 956              		.loc 1 420 5 view .LVU250
 957 007c 0B4B     		ldr	r3, .L69+12
 958 007e 6362     		str	r3, [r4, #36]
 420:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 959              		.loc 1 420 5 view .LVU251
 960 0080 5C62     		str	r4, [r3, #36]
 420:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim17_ch1_up);
 961              		.loc 1 420 5 view .LVU252
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 962              		.loc 1 421 5 view .LVU253
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 963              		.loc 1 421 5 view .LVU254
 964 0082 2362     		str	r3, [r4, #32]
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 28


 421:Core/Src/stm32f3xx_hal_msp.c **** 
 965              		.loc 1 421 5 view .LVU255
 966 0084 5C62     		str	r4, [r3, #36]
 421:Core/Src/stm32f3xx_hal_msp.c **** 
 967              		.loc 1 421 5 view .LVU256
 424:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 968              		.loc 1 424 5 view .LVU257
 969 0086 0022     		movs	r2, #0
 970 0088 0221     		movs	r1, #2
 971 008a 1A20     		movs	r0, #26
 972 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 973              	.LVL52:
 425:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 974              		.loc 1 425 5 view .LVU258
 975 0090 1A20     		movs	r0, #26
 976 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 977              	.LVL53:
 978              		.loc 1 431 1 is_stmt 0 view .LVU259
 979 0096 BDE7     		b	.L61
 980              	.L68:
 413:Core/Src/stm32f3xx_hal_msp.c ****     }
 981              		.loc 1 413 7 is_stmt 1 view .LVU260
 982 0098 FFF7FEFF 		bl	Error_Handler
 983              	.LVL54:
 984 009c E9E7     		b	.L64
 985              	.L70:
 986 009e 00BF     		.align	2
 987              	.L69:
 988 00a0 00100040 		.word	1073745920
 989 00a4 00480140 		.word	1073825792
 990 00a8 00100240 		.word	1073876992
 991 00ac 00000000 		.word	hdma_tim17_ch1_up
 992 00b0 80000240 		.word	1073873024
 993 00b4 00000140 		.word	1073807360
 994              		.cfi_endproc
 995              	.LFE132:
 997              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 998              		.align	1
 999              		.global	HAL_TIM_MspPostInit
 1000              		.syntax unified
 1001              		.thumb
 1002              		.thumb_func
 1004              	HAL_TIM_MspPostInit:
 1005              	.LVL55:
 1006              	.LFB133:
 432:Core/Src/stm32f3xx_hal_msp.c **** 
 433:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 434:Core/Src/stm32f3xx_hal_msp.c **** {
 1007              		.loc 1 434 1 view -0
 1008              		.cfi_startproc
 1009              		@ args = 0, pretend = 0, frame = 24
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		.loc 1 434 1 is_stmt 0 view .LVU262
 1012 0000 00B5     		push	{lr}
 1013              	.LCFI26:
 1014              		.cfi_def_cfa_offset 4
 1015              		.cfi_offset 14, -4
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 29


 1016 0002 87B0     		sub	sp, sp, #28
 1017              	.LCFI27:
 1018              		.cfi_def_cfa_offset 32
 435:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1019              		.loc 1 435 3 is_stmt 1 view .LVU263
 1020              		.loc 1 435 20 is_stmt 0 view .LVU264
 1021 0004 0023     		movs	r3, #0
 1022 0006 0193     		str	r3, [sp, #4]
 1023 0008 0293     		str	r3, [sp, #8]
 1024 000a 0393     		str	r3, [sp, #12]
 1025 000c 0493     		str	r3, [sp, #16]
 1026 000e 0593     		str	r3, [sp, #20]
 436:Core/Src/stm32f3xx_hal_msp.c ****   if(htim->Instance==TIM17)
 1027              		.loc 1 436 3 is_stmt 1 view .LVU265
 1028              		.loc 1 436 10 is_stmt 0 view .LVU266
 1029 0010 0268     		ldr	r2, [r0]
 1030              		.loc 1 436 5 view .LVU267
 1031 0012 0E4B     		ldr	r3, .L75
 1032 0014 9A42     		cmp	r2, r3
 1033 0016 02D0     		beq	.L74
 1034              	.LVL56:
 1035              	.L71:
 437:Core/Src/stm32f3xx_hal_msp.c ****   {
 438:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspPostInit 0 */
 439:Core/Src/stm32f3xx_hal_msp.c **** 
 440:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspPostInit 0 */
 441:Core/Src/stm32f3xx_hal_msp.c **** 
 442:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 443:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 444:Core/Src/stm32f3xx_hal_msp.c ****     PA7     ------> TIM17_CH1
 445:Core/Src/stm32f3xx_hal_msp.c ****     */
 446:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 447:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 449:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 450:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 451:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 452:Core/Src/stm32f3xx_hal_msp.c **** 
 453:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspPostInit 1 */
 454:Core/Src/stm32f3xx_hal_msp.c **** 
 455:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspPostInit 1 */
 456:Core/Src/stm32f3xx_hal_msp.c ****   }
 457:Core/Src/stm32f3xx_hal_msp.c **** 
 458:Core/Src/stm32f3xx_hal_msp.c **** }
 1036              		.loc 1 458 1 view .LVU268
 1037 0018 07B0     		add	sp, sp, #28
 1038              	.LCFI28:
 1039              		.cfi_remember_state
 1040              		.cfi_def_cfa_offset 4
 1041              		@ sp needed
 1042 001a 5DF804FB 		ldr	pc, [sp], #4
 1043              	.LVL57:
 1044              	.L74:
 1045              	.LCFI29:
 1046              		.cfi_restore_state
 442:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 1047              		.loc 1 442 5 is_stmt 1 view .LVU269
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 30


 1048              	.LBB14:
 442:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 1049              		.loc 1 442 5 view .LVU270
 442:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 1050              		.loc 1 442 5 view .LVU271
 1051 001e 03F54843 		add	r3, r3, #51200
 1052 0022 5A69     		ldr	r2, [r3, #20]
 1053 0024 42F40032 		orr	r2, r2, #131072
 1054 0028 5A61     		str	r2, [r3, #20]
 442:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 1055              		.loc 1 442 5 view .LVU272
 1056 002a 5B69     		ldr	r3, [r3, #20]
 1057 002c 03F40033 		and	r3, r3, #131072
 1058 0030 0093     		str	r3, [sp]
 442:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 1059              		.loc 1 442 5 view .LVU273
 1060 0032 009B     		ldr	r3, [sp]
 1061              	.LBE14:
 442:Core/Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration
 1062              		.loc 1 442 5 view .LVU274
 446:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1063              		.loc 1 446 5 view .LVU275
 446:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1064              		.loc 1 446 25 is_stmt 0 view .LVU276
 1065 0034 8023     		movs	r3, #128
 1066 0036 0193     		str	r3, [sp, #4]
 447:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1067              		.loc 1 447 5 is_stmt 1 view .LVU277
 447:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1068              		.loc 1 447 26 is_stmt 0 view .LVU278
 1069 0038 0223     		movs	r3, #2
 1070 003a 0293     		str	r3, [sp, #8]
 448:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1071              		.loc 1 448 5 is_stmt 1 view .LVU279
 449:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 1072              		.loc 1 449 5 view .LVU280
 450:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1073              		.loc 1 450 5 view .LVU281
 450:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1074              		.loc 1 450 31 is_stmt 0 view .LVU282
 1075 003c 0123     		movs	r3, #1
 1076 003e 0593     		str	r3, [sp, #20]
 451:Core/Src/stm32f3xx_hal_msp.c **** 
 1077              		.loc 1 451 5 is_stmt 1 view .LVU283
 1078 0040 01A9     		add	r1, sp, #4
 1079 0042 4FF09040 		mov	r0, #1207959552
 1080              	.LVL58:
 451:Core/Src/stm32f3xx_hal_msp.c **** 
 1081              		.loc 1 451 5 is_stmt 0 view .LVU284
 1082 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 1083              	.LVL59:
 1084              		.loc 1 458 1 view .LVU285
 1085 004a E5E7     		b	.L71
 1086              	.L76:
 1087              		.align	2
 1088              	.L75:
 1089 004c 00480140 		.word	1073825792
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 31


 1090              		.cfi_endproc
 1091              	.LFE133:
 1093              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1094              		.align	1
 1095              		.global	HAL_TIM_Base_MspDeInit
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1100              	HAL_TIM_Base_MspDeInit:
 1101              	.LVL60:
 1102              	.LFB134:
 459:Core/Src/stm32f3xx_hal_msp.c **** /**
 460:Core/Src/stm32f3xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 461:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 462:Core/Src/stm32f3xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 463:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 464:Core/Src/stm32f3xx_hal_msp.c **** */
 465:Core/Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 466:Core/Src/stm32f3xx_hal_msp.c **** {
 1103              		.loc 1 466 1 is_stmt 1 view -0
 1104              		.cfi_startproc
 1105              		@ args = 0, pretend = 0, frame = 0
 1106              		@ frame_needed = 0, uses_anonymous_args = 0
 467:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 1107              		.loc 1 467 3 view .LVU287
 1108              		.loc 1 467 15 is_stmt 0 view .LVU288
 1109 0000 0368     		ldr	r3, [r0]
 1110              		.loc 1 467 5 view .LVU289
 1111 0002 104A     		ldr	r2, .L85
 1112 0004 9342     		cmp	r3, r2
 1113 0006 05D0     		beq	.L83
 466:Core/Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 1114              		.loc 1 466 1 view .LVU290
 1115 0008 10B5     		push	{r4, lr}
 1116              	.LCFI30:
 1117              		.cfi_def_cfa_offset 8
 1118              		.cfi_offset 4, -8
 1119              		.cfi_offset 14, -4
 1120 000a 0446     		mov	r4, r0
 468:Core/Src/stm32f3xx_hal_msp.c ****   {
 469:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 470:Core/Src/stm32f3xx_hal_msp.c **** 
 471:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 472:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 473:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 474:Core/Src/stm32f3xx_hal_msp.c **** 
 475:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 476:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM6:TIM6_DAC_IRQn disable */
 477:Core/Src/stm32f3xx_hal_msp.c ****     /**
 478:Core/Src/stm32f3xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM6_DAC_IRQn" interrupt
 479:Core/Src/stm32f3xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 480:Core/Src/stm32f3xx_hal_msp.c ****     */
 481:Core/Src/stm32f3xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn); */
 482:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM6:TIM6_DAC_IRQn disable */
 483:Core/Src/stm32f3xx_hal_msp.c **** 
 484:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 485:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 32


 486:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 487:Core/Src/stm32f3xx_hal_msp.c ****   }
 488:Core/Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 1121              		.loc 1 488 8 is_stmt 1 view .LVU291
 1122              		.loc 1 488 10 is_stmt 0 view .LVU292
 1123 000c 0E4A     		ldr	r2, .L85+4
 1124 000e 9342     		cmp	r3, r2
 1125 0010 07D0     		beq	.L84
 1126              	.LVL61:
 1127              	.L77:
 489:Core/Src/stm32f3xx_hal_msp.c ****   {
 490:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 491:Core/Src/stm32f3xx_hal_msp.c **** 
 492:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 493:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 494:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 495:Core/Src/stm32f3xx_hal_msp.c **** 
 496:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 DMA DeInit */
 497:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 498:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 499:Core/Src/stm32f3xx_hal_msp.c **** 
 500:Core/Src/stm32f3xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 501:Core/Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 502:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 503:Core/Src/stm32f3xx_hal_msp.c **** 
 504:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 505:Core/Src/stm32f3xx_hal_msp.c ****   }
 506:Core/Src/stm32f3xx_hal_msp.c **** 
 507:Core/Src/stm32f3xx_hal_msp.c **** }
 1128              		.loc 1 507 1 view .LVU293
 1129 0012 10BD     		pop	{r4, pc}
 1130              	.LVL62:
 1131              	.L83:
 1132              	.LCFI31:
 1133              		.cfi_def_cfa_offset 0
 1134              		.cfi_restore 4
 1135              		.cfi_restore 14
 473:Core/Src/stm32f3xx_hal_msp.c **** 
 1136              		.loc 1 473 5 is_stmt 1 view .LVU294
 1137 0014 02F50032 		add	r2, r2, #131072
 1138 0018 D369     		ldr	r3, [r2, #28]
 1139 001a 23F01003 		bic	r3, r3, #16
 1140 001e D361     		str	r3, [r2, #28]
 1141 0020 7047     		bx	lr
 1142              	.L84:
 1143              	.LCFI32:
 1144              		.cfi_def_cfa_offset 8
 1145              		.cfi_offset 4, -8
 1146              		.cfi_offset 14, -4
 494:Core/Src/stm32f3xx_hal_msp.c **** 
 1147              		.loc 1 494 5 view .LVU295
 1148 0022 02F54842 		add	r2, r2, #51200
 1149 0026 9369     		ldr	r3, [r2, #24]
 1150 0028 23F48023 		bic	r3, r3, #262144
 1151 002c 9361     		str	r3, [r2, #24]
 497:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 1152              		.loc 1 497 5 view .LVU296
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 33


 1153 002e 406A     		ldr	r0, [r0, #36]
 1154              	.LVL63:
 497:Core/Src/stm32f3xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_UPDATE]);
 1155              		.loc 1 497 5 is_stmt 0 view .LVU297
 1156 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 1157              	.LVL64:
 498:Core/Src/stm32f3xx_hal_msp.c **** 
 1158              		.loc 1 498 5 is_stmt 1 view .LVU298
 1159 0034 206A     		ldr	r0, [r4, #32]
 1160 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 1161              	.LVL65:
 501:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 1162              		.loc 1 501 5 view .LVU299
 1163 003a 1A20     		movs	r0, #26
 1164 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1165              	.LVL66:
 1166              		.loc 1 507 1 is_stmt 0 view .LVU300
 1167 0040 E7E7     		b	.L77
 1168              	.L86:
 1169 0042 00BF     		.align	2
 1170              	.L85:
 1171 0044 00100040 		.word	1073745920
 1172 0048 00480140 		.word	1073825792
 1173              		.cfi_endproc
 1174              	.LFE134:
 1176              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1177              		.align	1
 1178              		.global	HAL_UART_MspInit
 1179              		.syntax unified
 1180              		.thumb
 1181              		.thumb_func
 1183              	HAL_UART_MspInit:
 1184              	.LVL67:
 1185              	.LFB135:
 508:Core/Src/stm32f3xx_hal_msp.c **** 
 509:Core/Src/stm32f3xx_hal_msp.c **** /**
 510:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
 511:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 512:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 513:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 514:Core/Src/stm32f3xx_hal_msp.c **** */
 515:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 516:Core/Src/stm32f3xx_hal_msp.c **** {
 1186              		.loc 1 516 1 is_stmt 1 view -0
 1187              		.cfi_startproc
 1188              		@ args = 0, pretend = 0, frame = 32
 1189              		@ frame_needed = 0, uses_anonymous_args = 0
 1190              		.loc 1 516 1 is_stmt 0 view .LVU302
 1191 0000 00B5     		push	{lr}
 1192              	.LCFI33:
 1193              		.cfi_def_cfa_offset 4
 1194              		.cfi_offset 14, -4
 1195 0002 89B0     		sub	sp, sp, #36
 1196              	.LCFI34:
 1197              		.cfi_def_cfa_offset 40
 517:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1198              		.loc 1 517 3 is_stmt 1 view .LVU303
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 34


 1199              		.loc 1 517 20 is_stmt 0 view .LVU304
 1200 0004 0023     		movs	r3, #0
 1201 0006 0393     		str	r3, [sp, #12]
 1202 0008 0493     		str	r3, [sp, #16]
 1203 000a 0593     		str	r3, [sp, #20]
 1204 000c 0693     		str	r3, [sp, #24]
 1205 000e 0793     		str	r3, [sp, #28]
 518:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART1)
 1206              		.loc 1 518 3 is_stmt 1 view .LVU305
 1207              		.loc 1 518 11 is_stmt 0 view .LVU306
 1208 0010 0268     		ldr	r2, [r0]
 1209              		.loc 1 518 5 view .LVU307
 1210 0012 134B     		ldr	r3, .L91
 1211 0014 9A42     		cmp	r2, r3
 1212 0016 02D0     		beq	.L90
 1213              	.LVL68:
 1214              	.L87:
 519:Core/Src/stm32f3xx_hal_msp.c ****   {
 520:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 521:Core/Src/stm32f3xx_hal_msp.c **** 
 522:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 523:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 524:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 525:Core/Src/stm32f3xx_hal_msp.c **** 
 526:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 527:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 528:Core/Src/stm32f3xx_hal_msp.c ****     PC4     ------> USART1_TX
 529:Core/Src/stm32f3xx_hal_msp.c ****     PC5     ------> USART1_RX
 530:Core/Src/stm32f3xx_hal_msp.c ****     */
 531:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 532:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 533:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 534:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 535:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 536:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 537:Core/Src/stm32f3xx_hal_msp.c **** 
 538:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 539:Core/Src/stm32f3xx_hal_msp.c **** 
 540:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 541:Core/Src/stm32f3xx_hal_msp.c ****   }
 542:Core/Src/stm32f3xx_hal_msp.c **** 
 543:Core/Src/stm32f3xx_hal_msp.c **** }
 1215              		.loc 1 543 1 view .LVU308
 1216 0018 09B0     		add	sp, sp, #36
 1217              	.LCFI35:
 1218              		.cfi_remember_state
 1219              		.cfi_def_cfa_offset 4
 1220              		@ sp needed
 1221 001a 5DF804FB 		ldr	pc, [sp], #4
 1222              	.LVL69:
 1223              	.L90:
 1224              	.LCFI36:
 1225              		.cfi_restore_state
 524:Core/Src/stm32f3xx_hal_msp.c **** 
 1226              		.loc 1 524 5 is_stmt 1 view .LVU309
 1227              	.LBB15:
 524:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 35


 1228              		.loc 1 524 5 view .LVU310
 524:Core/Src/stm32f3xx_hal_msp.c **** 
 1229              		.loc 1 524 5 view .LVU311
 1230 001e 03F55843 		add	r3, r3, #55296
 1231 0022 9A69     		ldr	r2, [r3, #24]
 1232 0024 42F48042 		orr	r2, r2, #16384
 1233 0028 9A61     		str	r2, [r3, #24]
 524:Core/Src/stm32f3xx_hal_msp.c **** 
 1234              		.loc 1 524 5 view .LVU312
 1235 002a 9A69     		ldr	r2, [r3, #24]
 1236 002c 02F48042 		and	r2, r2, #16384
 1237 0030 0192     		str	r2, [sp, #4]
 524:Core/Src/stm32f3xx_hal_msp.c **** 
 1238              		.loc 1 524 5 view .LVU313
 1239 0032 019A     		ldr	r2, [sp, #4]
 1240              	.LBE15:
 524:Core/Src/stm32f3xx_hal_msp.c **** 
 1241              		.loc 1 524 5 view .LVU314
 526:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1242              		.loc 1 526 5 view .LVU315
 1243              	.LBB16:
 526:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1244              		.loc 1 526 5 view .LVU316
 526:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1245              		.loc 1 526 5 view .LVU317
 1246 0034 5A69     		ldr	r2, [r3, #20]
 1247 0036 42F40022 		orr	r2, r2, #524288
 1248 003a 5A61     		str	r2, [r3, #20]
 526:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1249              		.loc 1 526 5 view .LVU318
 1250 003c 5B69     		ldr	r3, [r3, #20]
 1251 003e 03F40023 		and	r3, r3, #524288
 1252 0042 0293     		str	r3, [sp, #8]
 526:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1253              		.loc 1 526 5 view .LVU319
 1254 0044 029B     		ldr	r3, [sp, #8]
 1255              	.LBE16:
 526:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1256              		.loc 1 526 5 view .LVU320
 531:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1257              		.loc 1 531 5 view .LVU321
 531:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1258              		.loc 1 531 25 is_stmt 0 view .LVU322
 1259 0046 3023     		movs	r3, #48
 1260 0048 0393     		str	r3, [sp, #12]
 532:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1261              		.loc 1 532 5 is_stmt 1 view .LVU323
 532:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1262              		.loc 1 532 26 is_stmt 0 view .LVU324
 1263 004a 0223     		movs	r3, #2
 1264 004c 0493     		str	r3, [sp, #16]
 533:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1265              		.loc 1 533 5 is_stmt 1 view .LVU325
 534:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1266              		.loc 1 534 5 view .LVU326
 534:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1267              		.loc 1 534 27 is_stmt 0 view .LVU327
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 36


 1268 004e 0323     		movs	r3, #3
 1269 0050 0693     		str	r3, [sp, #24]
 535:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1270              		.loc 1 535 5 is_stmt 1 view .LVU328
 535:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1271              		.loc 1 535 31 is_stmt 0 view .LVU329
 1272 0052 0723     		movs	r3, #7
 1273 0054 0793     		str	r3, [sp, #28]
 536:Core/Src/stm32f3xx_hal_msp.c **** 
 1274              		.loc 1 536 5 is_stmt 1 view .LVU330
 1275 0056 03A9     		add	r1, sp, #12
 1276 0058 0248     		ldr	r0, .L91+4
 1277              	.LVL70:
 536:Core/Src/stm32f3xx_hal_msp.c **** 
 1278              		.loc 1 536 5 is_stmt 0 view .LVU331
 1279 005a FFF7FEFF 		bl	HAL_GPIO_Init
 1280              	.LVL71:
 1281              		.loc 1 543 1 view .LVU332
 1282 005e DBE7     		b	.L87
 1283              	.L92:
 1284              		.align	2
 1285              	.L91:
 1286 0060 00380140 		.word	1073821696
 1287 0064 00080048 		.word	1207961600
 1288              		.cfi_endproc
 1289              	.LFE135:
 1291              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1292              		.align	1
 1293              		.global	HAL_UART_MspDeInit
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1298              	HAL_UART_MspDeInit:
 1299              	.LVL72:
 1300              	.LFB136:
 544:Core/Src/stm32f3xx_hal_msp.c **** 
 545:Core/Src/stm32f3xx_hal_msp.c **** /**
 546:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 547:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 548:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 549:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 550:Core/Src/stm32f3xx_hal_msp.c **** */
 551:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 552:Core/Src/stm32f3xx_hal_msp.c **** {
 1301              		.loc 1 552 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305              		.loc 1 552 1 is_stmt 0 view .LVU334
 1306 0000 08B5     		push	{r3, lr}
 1307              	.LCFI37:
 1308              		.cfi_def_cfa_offset 8
 1309              		.cfi_offset 3, -8
 1310              		.cfi_offset 14, -4
 553:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART1)
 1311              		.loc 1 553 3 is_stmt 1 view .LVU335
 1312              		.loc 1 553 11 is_stmt 0 view .LVU336
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 37


 1313 0002 0268     		ldr	r2, [r0]
 1314              		.loc 1 553 5 view .LVU337
 1315 0004 064B     		ldr	r3, .L97
 1316 0006 9A42     		cmp	r2, r3
 1317 0008 00D0     		beq	.L96
 1318              	.LVL73:
 1319              	.L93:
 554:Core/Src/stm32f3xx_hal_msp.c ****   {
 555:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 556:Core/Src/stm32f3xx_hal_msp.c **** 
 557:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 558:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 559:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 560:Core/Src/stm32f3xx_hal_msp.c **** 
 561:Core/Src/stm32f3xx_hal_msp.c ****     /**USART1 GPIO Configuration
 562:Core/Src/stm32f3xx_hal_msp.c ****     PC4     ------> USART1_TX
 563:Core/Src/stm32f3xx_hal_msp.c ****     PC5     ------> USART1_RX
 564:Core/Src/stm32f3xx_hal_msp.c ****     */
 565:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
 566:Core/Src/stm32f3xx_hal_msp.c **** 
 567:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 568:Core/Src/stm32f3xx_hal_msp.c **** 
 569:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 570:Core/Src/stm32f3xx_hal_msp.c ****   }
 571:Core/Src/stm32f3xx_hal_msp.c **** 
 572:Core/Src/stm32f3xx_hal_msp.c **** }
 1320              		.loc 1 572 1 view .LVU338
 1321 000a 08BD     		pop	{r3, pc}
 1322              	.LVL74:
 1323              	.L96:
 559:Core/Src/stm32f3xx_hal_msp.c **** 
 1324              		.loc 1 559 5 is_stmt 1 view .LVU339
 1325 000c 054A     		ldr	r2, .L97+4
 1326 000e 9369     		ldr	r3, [r2, #24]
 1327 0010 23F48043 		bic	r3, r3, #16384
 1328 0014 9361     		str	r3, [r2, #24]
 565:Core/Src/stm32f3xx_hal_msp.c **** 
 1329              		.loc 1 565 5 view .LVU340
 1330 0016 3021     		movs	r1, #48
 1331 0018 0348     		ldr	r0, .L97+8
 1332              	.LVL75:
 565:Core/Src/stm32f3xx_hal_msp.c **** 
 1333              		.loc 1 565 5 is_stmt 0 view .LVU341
 1334 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1335              	.LVL76:
 1336              		.loc 1 572 1 view .LVU342
 1337 001e F4E7     		b	.L93
 1338              	.L98:
 1339              		.align	2
 1340              	.L97:
 1341 0020 00380140 		.word	1073821696
 1342 0024 00100240 		.word	1073876992
 1343 0028 00080048 		.word	1207961600
 1344              		.cfi_endproc
 1345              	.LFE136:
 1347              		.text
 1348              	.Letext0:
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 38


 1349              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1350              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 1351              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f302x8.h"
 1352              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1353              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1354              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1355              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1356              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 1357              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 1358              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dac.h"
 1359              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 1360              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1361              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1362              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 1363              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1364              		.file 17 "Core/Inc/main.h"
ARM GAS  C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s 			page 39


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3xx_hal_msp.c
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:77     .text.HAL_MspInit:0000002c $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:82     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:88     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:235    .text.HAL_ADC_MspInit:00000090 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:241    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:247    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:292    .text.HAL_ADC_MspDeInit:0000002c $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:297    .text.HAL_DAC_MspInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:303    .text.HAL_DAC_MspInit:00000000 HAL_DAC_MspInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:408    .text.HAL_DAC_MspInit:0000006c $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:413    .text.HAL_DAC_MspDeInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:419    .text.HAL_DAC_MspDeInit:00000000 HAL_DAC_MspDeInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:462    .text.HAL_DAC_MspDeInit:00000024 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:468    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:474    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:578    .text.HAL_I2C_MspInit:00000060 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:585    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:591    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:636    .text.HAL_I2C_MspDeInit:00000030 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:643    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:649    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:752    .text.HAL_SPI_MspInit:00000064 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:758    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:764    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:807    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:814    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:820    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:988    .text.HAL_TIM_Base_MspInit:000000a0 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:998    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1004   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1089   .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1094   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1100   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1171   .text.HAL_TIM_Base_MspDeInit:00000044 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1177   .text.HAL_UART_MspInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1183   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1286   .text.HAL_UART_MspInit:00000060 $d
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1292   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1298   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\Akira\AppData\Local\Temp\cc7VHKBc.s:1341   .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_tim17_ch1_up
HAL_NVIC_DisableIRQ
