0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/BCD_ADDER_UNIT/BCD_ADDER_UNIT.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/BCD_ADDER_UNIT/BCD_ADDER_UNIT.srcs/sources_1/new/bcd_adder.v,1644155983,verilog,,C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/BCD_ADDER_UNIT/BCD_ADDER_UNIT.srcs/sources_1/new/test_bench.v,,bcd_adder,,,,,,,,
C:/Users/Kartik/Desktop/Digital Design labs/Lab 3/BCD_ADDER_UNIT/BCD_ADDER_UNIT.srcs/sources_1/new/test_bench.v,1644155560,verilog,,,,test_bench,,,,,,,,
