
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033456                       # Number of seconds simulated
sim_ticks                                 33456195645                       # Number of ticks simulated
final_tick                               604959118764                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123813                       # Simulator instruction rate (inst/s)
host_op_rate                                   159584                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1200110                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912708                       # Number of bytes of host memory used
host_seconds                                 27877.61                       # Real time elapsed on the host
sim_insts                                  3451601281                       # Number of instructions simulated
sim_ops                                    4448813988                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1769856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2171008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1795328                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5741184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1159808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1159808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13827                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16961                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14026                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44853                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9061                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9061                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52900695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64891060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53662049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               171603014                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57388                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42085                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34666464                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34666464                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34666464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52900695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64891060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53662049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206269478                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80230686                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28427877                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857183                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801496                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14186152                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674447                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045252                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56746                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33523598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158167714                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28427877                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719699                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32565209                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846154                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4071550                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16525582                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77194768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44629559     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615048      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951933      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768834      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557185      5.90%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747689      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126225      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849232      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13949063     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77194768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354327                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971412                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34578507                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3942641                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31518399                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126008                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029203                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093018                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5207                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176995031                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029203                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36030708                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1505025                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       435967                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30179182                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014674                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172343989                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690302                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812761                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228831591                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784453786                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784453786                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79935306                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20328                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5388729                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26506730                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97072                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1882627                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163109066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137668619                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181661                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48934004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134365760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77194768                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783393                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840848                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26839935     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14391963     18.64%     53.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12504008     16.20%     69.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671832      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8033440     10.41%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4725364      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088659      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555926      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383641      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77194768                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541230     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175572     21.47%     87.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100866     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107986753     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085296      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23688991     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4897658      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137668619                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.715910                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817668                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005939                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353531333                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212063359                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133179316                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138486287                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339028                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7576656                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408479                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029203                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         916877                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58228                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163128929                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190704                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26506730                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761837                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30072                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020825                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135099332                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22771030                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569285                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27548642                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417330                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4777612                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.683886                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133328560                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133179316                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81830488                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199723950                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659955                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409718                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49517952                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806254                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70165565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619193                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317881                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32354169     46.11%     46.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847553     21.16%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307298     11.84%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815347      4.01%     83.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694638      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120643      1.60%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3005112      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875480      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4145325      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70165565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4145325                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229149781                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333294045                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30004                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3035918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802307                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802307                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246406                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246406                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624924895                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174568927                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182401536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80230686                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28043589                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22816570                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1913827                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11801332                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10936074                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2960341                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81182                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28148845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155595932                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28043589                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13896415                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34220542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10286732                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6546904                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13773528                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       807276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77246196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.487817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43025654     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3008583      3.89%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2446131      3.17%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5899171      7.64%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1596766      2.07%     72.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2052415      2.66%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1489313      1.93%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834280      1.08%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16893883     21.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77246196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349537                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.939357                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29445829                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6373824                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32910808                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223490                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8292240                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4774240                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        37961                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185998521                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73199                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8292240                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31594959                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1332501                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1856489                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30933958                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3236044                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179468733                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29350                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1343305                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1004425                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1819                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251309540                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    837855593                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    837855593                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153966817                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97342680                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37052                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21005                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8868485                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16736190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8514367                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134058                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2802834                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169689528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35737                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134769908                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       262819                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58644445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179145496                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5913                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77246196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.744680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27269089     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16489022     21.35%     56.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10825474     14.01%     70.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7981551     10.33%     80.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6857176      8.88%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3557611      4.61%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3044544      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       572570      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       649159      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77246196                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         788904     71.15%     71.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160338     14.46%     85.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159471     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112293597     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1918924      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14911      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13385023      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7157453      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134769908                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.679780                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1108721                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348157548                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228370304                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131346280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135878629                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       506263                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6604276                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2652                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          595                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2178206                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8292240                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         547927                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73951                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169725266                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       424076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16736190                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8514367                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20825                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          595                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144841                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1075337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220178                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132639361                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12558315                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2130543                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19533392                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18709407                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6975077                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.653225                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131433604                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131346280                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85613654                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241677073                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637108                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354248                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90196870                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110768713                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58957354                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29824                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1918811                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68953956                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.606416                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.134270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27252391     39.52%     39.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18905153     27.42%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7693760     11.16%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4326359      6.27%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3533779      5.12%     89.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1435167      2.08%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1708764      2.48%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855236      1.24%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3243347      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68953956                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90196870                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110768713                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16468070                       # Number of memory references committed
system.switch_cpus1.commit.loads             10131909                       # Number of loads committed
system.switch_cpus1.commit.membars              14912                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15915116                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99806472                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2254811                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3243347                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235436676                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347749687                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2984490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90196870                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110768713                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90196870                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.889506                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889506                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124219                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124219                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       596720607                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181558656                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171645820                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29824                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80230686                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28562442                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23451640                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1855611                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12039579                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11153323                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2905283                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        79979                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29510128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             156988349                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28562442                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14058606                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             33734976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9944569                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6792360                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14432538                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       734554                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78096908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.469454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44361932     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3360156      4.30%     61.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2956329      3.79%     64.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3173052      4.06%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2792532      3.58%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1443306      1.85%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          952432      1.22%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2493889      3.19%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16563280     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78096908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356004                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.956712                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31042235                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6404960                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         32090137                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       506178                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8053392                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4663205                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6030                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186129632                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47592                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8053392                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32576697                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3092576                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       808755                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31030068                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2535415                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     179846771                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        11268                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1588046                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       692291                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           94                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    249692407                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    838750469                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    838750469                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    155147152                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        94545255                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        30939                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16170                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          6714635                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17775045                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9277642                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       221724                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2552427                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         169567395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        30913                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136310540                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       267457                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     56160970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    171631341                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1393                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     78096908                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745403                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910688                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28126968     36.02%     36.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16566066     21.21%     57.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10845219     13.89%     71.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7026528      9.00%     80.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7025360      9.00%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4077854      5.22%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3126353      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       694856      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       607704      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78096908                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         998388     69.60%     69.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            37      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        187157     13.05%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       248801     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112019060     82.18%     82.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1858115      1.36%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        14760      0.01%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14572859     10.69%     94.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7845746      5.76%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136310540                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698983                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1434383                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010523                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    352419828                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    225760245                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132495652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137744923                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       239178                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6459980                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          979                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2100535                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          551                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8053392                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2380084                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       148454                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    169598313                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       301451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17775045                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9277642                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16153                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        106191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6279                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          979                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1135472                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1039416                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2174888                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133942744                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13702865                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2367796                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21319518                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18977214                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7616653                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.669470                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132630673                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132495652                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86420968                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        241236755                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.651434                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358241                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92276215                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112950848                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     56651056                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        29520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1878461                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70043516                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612581                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169137                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28247672     40.33%     40.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     18866779     26.94%     67.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7740040     11.05%     78.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3959212      5.65%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3377540      4.82%     88.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1673893      2.39%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1824314      2.60%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       931684      1.33%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3422382      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70043516                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92276215                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112950848                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18492172                       # Number of memory references committed
system.switch_cpus2.commit.loads             11315065                       # Number of loads committed
system.switch_cpus2.commit.membars              14760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16209371                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        101622114                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2223254                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3422382                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           236223038                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          347264826                       # The number of ROB writes
system.switch_cpus2.timesIdled                  38088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2133778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92276215                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112950848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92276215                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869462                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869462                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150136                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150136                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       604951812                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181608372                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174741682                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         29520                       # number of misc regfile writes
system.l20.replacements                         13842                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          215024                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24082                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.928827                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.975584                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.194573                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5360.713135                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4673.116707                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019334                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000800                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523507                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456359                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35734                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35734                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9367                       # number of Writeback hits
system.l20.Writeback_hits::total                 9367                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35734                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35734                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35734                       # number of overall hits
system.l20.overall_hits::total                  35734                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13827                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13842                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13827                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13842                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13827                       # number of overall misses
system.l20.overall_misses::total                13842                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2664659                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1775870954                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1778535613                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2664659                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1775870954                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1778535613                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2664659                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1775870954                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1778535613                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49561                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49576                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9367                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9367                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49561                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49576                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49561                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49576                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.278990                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279208                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.278990                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279208                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.278990                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279208                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128435.015115                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 128488.340774                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128435.015115                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 128488.340774                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 177643.933333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128435.015115                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 128488.340774                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2207                       # number of writebacks
system.l20.writebacks::total                     2207                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13827                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13842                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13827                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13842                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13827                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13842                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1645224381                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1647746451                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1645224381                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1647746451                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2522070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1645224381                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1647746451                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278990                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279208                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.278990                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279208                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.278990                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279208                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118986.358646                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119039.622237                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118986.358646                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119039.622237                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       168138                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118986.358646                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119039.622237                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16974                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          755106                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27214                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.746968                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          231.405773                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.118036                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3452.434412                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6547.041779                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022598                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000890                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.337152                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.639360                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        48463                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  48463                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17861                       # number of Writeback hits
system.l21.Writeback_hits::total                17861                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        48463                       # number of demand (read+write) hits
system.l21.demand_hits::total                   48463                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        48463                       # number of overall hits
system.l21.overall_hits::total                  48463                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16961                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16974                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16961                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16974                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16961                       # number of overall misses
system.l21.overall_misses::total                16974                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1605036                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2349327879                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2350932915                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1605036                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2349327879                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2350932915                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1605036                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2349327879                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2350932915                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65424                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65437                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17861                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17861                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65424                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65437                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65424                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65437                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.259247                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.259395                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.259247                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.259395                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.259247                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.259395                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123464.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138513.523908                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 138501.998056                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123464.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138513.523908                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 138501.998056                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123464.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138513.523908                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 138501.998056                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3037                       # number of writebacks
system.l21.writebacks::total                     3037                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16961                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16974                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16961                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16974                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16961                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16974                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1482103                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2189199086                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2190681189                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1482103                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2189199086                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2190681189                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1482103                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2189199086                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2190681189                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.259247                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.259395                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.259247                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.259395                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.259247                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.259395                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 114007.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 129072.524379                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 129060.986744                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 114007.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 129072.524379                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 129060.986744                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 114007.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 129072.524379                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 129060.986744                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14037                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          772415                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26325                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.341500                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           33.659635                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     7.543894                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5674.226741                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6572.569730                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002739                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000614                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.461770                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.534877                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        74656                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  74656                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17044                       # number of Writeback hits
system.l22.Writeback_hits::total                17044                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        74656                       # number of demand (read+write) hits
system.l22.demand_hits::total                   74656                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        74656                       # number of overall hits
system.l22.overall_hits::total                  74656                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14026                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14037                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14026                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14037                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14026                       # number of overall misses
system.l22.overall_misses::total                14037                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1404392                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1922610526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1924014918                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1404392                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1922610526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1924014918                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1404392                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1922610526                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1924014918                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        88682                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              88693                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17044                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17044                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        88682                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               88693                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        88682                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              88693                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158161                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158265                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158161                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158265                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158161                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158265                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       127672                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 137074.755882                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 137067.387476                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 137074.755882                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 137067.387476                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       127672                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 137074.755882                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 137067.387476                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3817                       # number of writebacks
system.l22.writebacks::total                     3817                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14026                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14037                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14026                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14037                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14026                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14037                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1790272714                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1791574476                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1790272714                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1791574476                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1301762                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1790272714                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1791574476                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158161                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158265                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158161                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158265                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158161                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158265                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 127639.577499                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 127632.291515                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 127639.577499                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 127632.291515                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       118342                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 127639.577499                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 127632.291515                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.988934                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016557677                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875567.669742                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.988934                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868572                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16525563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16525563                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16525563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16525563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16525563                       # number of overall hits
system.cpu0.icache.overall_hits::total       16525563                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3780676                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3780676                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3780676                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3780676                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16525582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16525582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16525582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16525582                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16525582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16525582                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 198982.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 198982.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 198982.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2679936                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2679936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2679936                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178662.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178662.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49561                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454195                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49817                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4947.190618                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.591112                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.408888                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826528                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173472                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671426                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004918                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004918                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004918                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004918                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157020                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157020                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157020                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157020                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157020                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157020                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12334003093                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12334003093                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12334003093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12334003093                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12334003093                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12334003093                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25161938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25161938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25161938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25161938                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007539                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007539                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006240                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006240                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78550.522819                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78550.522819                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78550.522819                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78550.522819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78550.522819                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78550.522819                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9367                       # number of writebacks
system.cpu0.dcache.writebacks::total             9367                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107459                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107459                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107459                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107459                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49561                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49561                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49561                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2036073695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2036073695                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2036073695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2036073695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2036073695                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2036073695                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41082.175400                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41082.175400                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41082.175400                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41082.175400                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41082.175400                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41082.175400                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996706                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100746926                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219247.834677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996706                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13773512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13773512                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13773512                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13773512                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13773512                       # number of overall hits
system.cpu1.icache.overall_hits::total       13773512                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1934768                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1934768                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1934768                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1934768                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1934768                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1934768                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13773528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13773528                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13773528                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13773528                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13773528                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13773528                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       120923                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       120923                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       120923                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       120923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       120923                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       120923                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1633706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1633706                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1633706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1633706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1633706                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1633706                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125669.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 125669.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 125669.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 125669.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 125669.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 125669.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65424                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192079238                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65680                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2924.470737                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107369                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892631                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9536803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9536803                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6306338                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6306338                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20501                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20501                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14912                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14912                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15843141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15843141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15843141                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15843141                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142925                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142925                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142925                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142925                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142925                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142925                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8343424023                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8343424023                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8343424023                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8343424023                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8343424023                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8343424023                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9679728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9679728                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6306338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6306338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20501                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14912                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14912                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15986066                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15986066                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15986066                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15986066                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014765                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014765                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008941                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008941                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008941                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008941                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58376.239447                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58376.239447                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 58376.239447                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58376.239447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 58376.239447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58376.239447                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17861                       # number of writebacks
system.cpu1.dcache.writebacks::total            17861                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        77501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        77501                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77501                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77501                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77501                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65424                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65424                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65424                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65424                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65424                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2730284359                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2730284359                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2730284359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2730284359                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2730284359                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2730284359                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004093                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004093                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004093                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004093                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41732.152712                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41732.152712                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 41732.152712                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 41732.152712                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 41732.152712                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 41732.152712                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.997209                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1096602575                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990204.310345                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.997209                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017624                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14432524                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14432524                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14432524                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14432524                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14432524                       # number of overall hits
system.cpu2.icache.overall_hits::total       14432524                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1836588                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1836588                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1836588                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1836588                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14432538                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14432538                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14432538                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14432538                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14432538                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14432538                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131184.857143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131184.857143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131184.857143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1415392                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1415392                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1415392                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       128672                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       128672                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       128672                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 88682                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               203581251                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 88938                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2289.024388                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.365739                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.634261                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915491                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084509                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10789078                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10789078                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7147414                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7147414                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15493                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15493                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        14760                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        14760                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17936492                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17936492                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17936492                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17936492                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       331125                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       331125                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           65                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       331190                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        331190                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       331190                       # number of overall misses
system.cpu2.dcache.overall_misses::total       331190                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13321924059                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13321924059                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3413073                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3413073                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13325337132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13325337132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13325337132                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13325337132                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11120203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11120203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7147479                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7147479                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        14760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        14760                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18267682                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18267682                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18267682                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18267682                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029777                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018130                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018130                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018130                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018130                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40232.311239                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40232.311239                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52508.815385                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52508.815385                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40234.720650                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40234.720650                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40234.720650                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40234.720650                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17044                       # number of writebacks
system.cpu2.dcache.writebacks::total            17044                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       242443                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       242443                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       242508                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       242508                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       242508                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       242508                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        88682                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        88682                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        88682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        88682                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        88682                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        88682                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2574494879                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2574494879                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2574494879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2574494879                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2574494879                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2574494879                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007975                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004855                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004855                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004855                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004855                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 29030.636194                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29030.636194                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29030.636194                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29030.636194                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 29030.636194                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29030.636194                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
