{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 00:55:24 2009 " "Info: Processing started: Sun Aug 16 00:55:24 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file overlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OVERLAP2-comportamento " "Info: Found design unit 1: OVERLAP2-comportamento" {  } { { "overlap.vhd" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OVERLAP2 " "Info: Found entity 1: OVERLAP2" {  } { { "overlap.vhd" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "overlap.v(54) " "Warning (10273): Verilog HDL warning at overlap.v(54): extended using \"x\" or \"z\"" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlap.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlap " "Info: Found entity 1: overlap" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlapController.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlapController.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlapController " "Info: Found entity 1: overlapController" {  } { { "overlapController.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "overlap " "Info: Elaborating entity \"overlap\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(105) " "Critical Warning (10237): Verilog HDL warning at overlap.v(105): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 105 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(106) " "Critical Warning (10237): Verilog HDL warning at overlap.v(106): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 106 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(107) " "Critical Warning (10237): Verilog HDL warning at overlap.v(107): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 107 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(108) " "Critical Warning (10237): Verilog HDL warning at overlap.v(108): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i overlap.v(57) " "Warning (10240): Verilog HDL Always Construct warning at overlap.v(57): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Info: Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Info: Implemented 64 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Info: Implemented 195 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/Overlap.map.smsg " "Info: Generated suppressed messages file E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/Overlap.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 00:55:26 2009 " "Info: Processing ended: Sun Aug 16 00:55:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 00:55:28 2009 " "Info: Processing started: Sun Aug 16 00:55:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Overlap -c Overlap " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Overlap -c Overlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Overlap EP20K60EQC208-1 " "Info: Automatically selected device EP20K60EQC208-1 for design Overlap" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "clock automatically " "Info: Promoted cell \"clock\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "reset automatically " "Info: Promoted cell \"reset\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_GLOBAL_SIGNAL_PROMOTION" "action automatically " "Info: Promoted cell \"action\" to global signal automatically" {  } {  } 0 0 "Promoted cell \"%1!s!\" to global signal %2!s!" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Sun Aug 16 2009 00:55:30 " "Info: Started fitting attempt 1 on Sun Aug 16 2009 at 00:55:30" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACER_ESTIMATED_ROUTING_RESOURCE_USAGE" "" "Info: Design requires the following device routing resources:" { { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_COL_FSTTRK" "3 " "Info: Overall column FastTrack interconnect = 3%" {  } {  } 0 0 "Overall column FastTrack interconnect = %1!d!%%" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_OVERALL_ROW_FSTTRK" "8 " "Info: Overall row FastTrack interconnect = 8%" {  } {  } 0 0 "Overall row FastTrack interconnect = %1!d!%%" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_COL_FSTTRK" "5 " "Info: Maximum column FastTrack interconnect = 5%" {  } {  } 0 0 "Maximum column FastTrack interconnect = %1!d!%%" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_INFO_VPR_ROUTING_RESOURCE_USAGE_MAX_ROW_FSTTRK" "41 " "Info: Maximum row FastTrack interconnect = 41%" {  } {  } 0 0 "Maximum row FastTrack interconnect = %1!d!%%" 0 0 "" 0 -1}  } {  } 0 0 "Design requires the following device routing resources:" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.976 ns register register " "Info: Estimated most critical path is register to register delay of 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.147 ns) 0.147 ns loadedFirst 1 REG LAB_13_H1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.147 ns) = 0.147 ns; Loc. = LAB_13_H1; Fanout = 3; REG Node = 'loadedFirst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadedFirst } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.808 ns) 1.194 ns pcm1\[0\]\[15\]~64 2 COMB LAB_12_H1 64 " "Info: 2: + IC(0.239 ns) + CELL(0.808 ns) = 1.194 ns; Loc. = LAB_12_H1; Fanout = 64; COMB Node = 'pcm1\[0\]\[15\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { loadedFirst pcm1[0][15]~64 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.462 ns) 2.976 ns pcm1\[0\]\[0\] 3 REG LAB_9_G1 2 " "Info: 3: + IC(1.320 ns) + CELL(0.462 ns) = 2.976 ns; Loc. = LAB_9_G1; Fanout = 2; REG Node = 'pcm1\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { pcm1[0][15]~64 pcm1[0][0] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 47.61 % ) " "Info: Total cell delay = 1.417 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.559 ns ( 52.39 % ) " "Info: Total interconnect delay = 1.559 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { loadedFirst pcm1[0][15]~64 pcm1[0][0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Info: Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 00:55:36 2009 " "Info: Processing ended: Sun Aug 16 00:55:36 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 00:55:37 2009 " "Info: Processing started: Sun Aug 16 00:55:37 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Overlap -c Overlap " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Overlap -c Overlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 00:55:40 2009 " "Info: Processing ended: Sun Aug 16 00:55:40 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 00:55:41 2009 " "Info: Processing started: Sun Aug 16 00:55:41 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Overlap -c Overlap " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Overlap -c Overlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register loadedFirst register pcm2\[0\]\[15\] 287.44 MHz 3.479 ns Internal " "Info: Clock \"clock\" has Internal fmax of 287.44 MHz between source register \"loadedFirst\" and destination register \"pcm2\[0\]\[15\]\" (period= 3.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.990 ns + Longest register register " "Info: + Longest register to register delay is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.147 ns) 0.147 ns loadedFirst 1 REG LC4_13_H1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.147 ns) = 0.147 ns; Loc. = LC4_13_H1; Fanout = 3; REG Node = 'loadedFirst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadedFirst } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.325 ns) 0.741 ns pcm2\[0\]\[15\]~64 2 COMB LC1_13_H1 64 " "Info: 2: + IC(0.269 ns) + CELL(0.325 ns) = 0.741 ns; Loc. = LC1_13_H1; Fanout = 64; COMB Node = 'pcm2\[0\]\[15\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { loadedFirst pcm2[0][15]~64 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.462 ns) 2.990 ns pcm2\[0\]\[15\] 3 REG LC6_15_G1 1 " "Info: 3: + IC(1.787 ns) + CELL(0.462 ns) = 2.990 ns; Loc. = LC6_15_G1; Fanout = 1; REG Node = 'pcm2\[0\]\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { pcm2[0][15]~64 pcm2[0][15] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.934 ns ( 31.24 % ) " "Info: Total cell delay = 0.934 ns ( 31.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.056 ns ( 68.76 % ) " "Info: Total interconnect delay = 2.056 ns ( 68.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { loadedFirst pcm2[0][15]~64 pcm2[0][15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { loadedFirst {} pcm2[0][15]~64 {} pcm2[0][15] {} } { 0.000ns 0.269ns 1.787ns } { 0.147ns 0.325ns 0.462ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.749 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 1.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns clock 1 CLK PIN_134 129 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_134; Fanout = 129; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.000 ns) 1.749 ns pcm2\[0\]\[15\] 2 REG LC6_15_G1 1 " "Info: 2: + IC(0.859 ns) + CELL(0.000 ns) = 1.749 ns; Loc. = LC6_15_G1; Fanout = 1; REG Node = 'pcm2\[0\]\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { clock pcm2[0][15] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 50.89 % ) " "Info: Total cell delay = 0.890 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 49.11 % ) " "Info: Total interconnect delay = 0.859 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm2[0][15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm2[0][15] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.753 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 1.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns clock 1 CLK PIN_134 129 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_134; Fanout = 129; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.000 ns) 1.753 ns loadedFirst 2 REG LC4_13_H1 3 " "Info: 2: + IC(0.863 ns) + CELL(0.000 ns) = 1.753 ns; Loc. = LC4_13_H1; Fanout = 3; REG Node = 'loadedFirst'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { clock loadedFirst } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 50.77 % ) " "Info: Total cell delay = 0.890 ns ( 50.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.863 ns ( 49.23 % ) " "Info: Total interconnect delay = 0.863 ns ( 49.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { clock loadedFirst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { clock {} clock~out0 {} loadedFirst {} } { 0.000ns 0.000ns 0.863ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm2[0][15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm2[0][15] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { clock loadedFirst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { clock {} clock~out0 {} loadedFirst {} } { 0.000ns 0.000ns 0.863ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.181 ns + " "Info: + Micro setup delay of destination is 0.181 ns" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { loadedFirst pcm2[0][15]~64 pcm2[0][15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { loadedFirst {} pcm2[0][15]~64 {} pcm2[0][15] {} } { 0.000ns 0.269ns 1.787ns } { 0.147ns 0.325ns 0.462ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm2[0][15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm2[0][15] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { clock loadedFirst } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.753 ns" { clock {} clock~out0 {} loadedFirst {} } { 0.000ns 0.000ns 0.863ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pcm1\[0\]\[14\] load clock 7.968 ns register " "Info: tsu for register \"pcm1\[0\]\[14\]\" (data pin = \"load\", clock pin = \"clock\") is 7.968 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.536 ns + Longest pin register " "Info: + Longest pin to register delay is 9.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.240 ns) 1.240 ns load 1 PIN PIN_13 3 " "Info: 1: + IC(0.000 ns) + CELL(1.240 ns) = 1.240 ns; Loc. = PIN_13; Fanout = 3; PIN Node = 'load'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.262 ns) + CELL(0.798 ns) 7.300 ns pcm1\[0\]\[15\]~64 2 COMB LC3_12_H1 64 " "Info: 2: + IC(5.262 ns) + CELL(0.798 ns) = 7.300 ns; Loc. = LC3_12_H1; Fanout = 64; COMB Node = 'pcm1\[0\]\[15\]~64'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { load pcm1[0][15]~64 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.774 ns) + CELL(0.462 ns) 9.536 ns pcm1\[0\]\[14\] 3 REG LC6_9_G1 2 " "Info: 3: + IC(1.774 ns) + CELL(0.462 ns) = 9.536 ns; Loc. = LC6_9_G1; Fanout = 2; REG Node = 'pcm1\[0\]\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.236 ns" { pcm1[0][15]~64 pcm1[0][14] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 26.22 % ) " "Info: Total cell delay = 2.500 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.036 ns ( 73.78 % ) " "Info: Total interconnect delay = 7.036 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { load pcm1[0][15]~64 pcm1[0][14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { load {} load~out0 {} pcm1[0][15]~64 {} pcm1[0][14] {} } { 0.000ns 0.000ns 5.262ns 1.774ns } { 0.000ns 1.240ns 0.798ns 0.462ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.181 ns + " "Info: + Micro setup delay of destination is 0.181 ns" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.749 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 1.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns clock 1 CLK PIN_134 129 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_134; Fanout = 129; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.000 ns) 1.749 ns pcm1\[0\]\[14\] 2 REG LC6_9_G1 2 " "Info: 2: + IC(0.859 ns) + CELL(0.000 ns) = 1.749 ns; Loc. = LC6_9_G1; Fanout = 2; REG Node = 'pcm1\[0\]\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { clock pcm1[0][14] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 50.89 % ) " "Info: Total cell delay = 0.890 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 49.11 % ) " "Info: Total interconnect delay = 0.859 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm1[0][14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm1[0][14] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.536 ns" { load pcm1[0][15]~64 pcm1[0][14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.536 ns" { load {} load~out0 {} pcm1[0][15]~64 {} pcm1[0][14] {} } { 0.000ns 0.000ns 5.262ns 1.774ns } { 0.000ns 1.240ns 0.798ns 0.462ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm1[0][14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm1[0][14] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dataBusOut\[63\] pcm1\[3\]\[1\] 12.802 ns register " "Info: tco from clock \"clock\" to destination pin \"dataBusOut\[63\]\" through register \"pcm1\[3\]\[1\]\" is 12.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 1.749 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 1.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns clock 1 CLK PIN_134 129 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_134; Fanout = 129; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.000 ns) 1.749 ns pcm1\[3\]\[1\] 2 REG LC7_11_G1 2 " "Info: 2: + IC(0.859 ns) + CELL(0.000 ns) = 1.749 ns; Loc. = LC7_11_G1; Fanout = 2; REG Node = 'pcm1\[3\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { clock pcm1[3][1] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 50.89 % ) " "Info: Total cell delay = 0.890 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 49.11 % ) " "Info: Total interconnect delay = 0.859 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm1[3][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm1[3][1] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.749 ns + Longest register pin " "Info: + Longest register to pin delay is 10.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.147 ns) 0.147 ns pcm1\[3\]\[1\] 1 REG LC7_11_G1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.147 ns) = 0.147 ns; Loc. = LC7_11_G1; Fanout = 2; REG Node = 'pcm1\[3\]\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcm1[3][1] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.609 ns) 2.443 ns Add3~19 2 COMB LC4_14_H1 2 " "Info: 2: + IC(1.687 ns) + CELL(0.609 ns) = 2.443 ns; Loc. = LC4_14_H1; Fanout = 2; COMB Node = 'Add3~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { pcm1[3][1] Add3~19 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.558 ns Add3~22 3 COMB LC5_14_H1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.115 ns) = 2.558 ns; Loc. = LC5_14_H1; Fanout = 2; COMB Node = 'Add3~22'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~19 Add3~22 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.673 ns Add3~25 4 COMB LC6_14_H1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.115 ns) = 2.673 ns; Loc. = LC6_14_H1; Fanout = 2; COMB Node = 'Add3~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~22 Add3~25 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.788 ns Add3~28 5 COMB LC7_14_H1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.115 ns) = 2.788 ns; Loc. = LC7_14_H1; Fanout = 2; COMB Node = 'Add3~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~25 Add3~28 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 2.903 ns Add3~31 6 COMB LC8_14_H1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.115 ns) = 2.903 ns; Loc. = LC8_14_H1; Fanout = 2; COMB Node = 'Add3~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~28 Add3~31 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.018 ns Add3~34 7 COMB LC9_14_H1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.115 ns) = 3.018 ns; Loc. = LC9_14_H1; Fanout = 2; COMB Node = 'Add3~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~31 Add3~34 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.133 ns Add3~37 8 COMB LC10_14_H1 2 " "Info: 8: + IC(0.000 ns) + CELL(0.115 ns) = 3.133 ns; Loc. = LC10_14_H1; Fanout = 2; COMB Node = 'Add3~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~34 Add3~37 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.115 ns) 3.689 ns Add3~40 9 COMB LC1_16_H1 2 " "Info: 9: + IC(0.441 ns) + CELL(0.115 ns) = 3.689 ns; Loc. = LC1_16_H1; Fanout = 2; COMB Node = 'Add3~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { Add3~37 Add3~40 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.804 ns Add3~43 10 COMB LC2_16_H1 2 " "Info: 10: + IC(0.000 ns) + CELL(0.115 ns) = 3.804 ns; Loc. = LC2_16_H1; Fanout = 2; COMB Node = 'Add3~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~40 Add3~43 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 3.919 ns Add3~46 11 COMB LC3_16_H1 2 " "Info: 11: + IC(0.000 ns) + CELL(0.115 ns) = 3.919 ns; Loc. = LC3_16_H1; Fanout = 2; COMB Node = 'Add3~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~43 Add3~46 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.034 ns Add3~49 12 COMB LC4_16_H1 2 " "Info: 12: + IC(0.000 ns) + CELL(0.115 ns) = 4.034 ns; Loc. = LC4_16_H1; Fanout = 2; COMB Node = 'Add3~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~46 Add3~49 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.149 ns Add3~52 13 COMB LC5_16_H1 2 " "Info: 13: + IC(0.000 ns) + CELL(0.115 ns) = 4.149 ns; Loc. = LC5_16_H1; Fanout = 2; COMB Node = 'Add3~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~49 Add3~52 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.264 ns Add3~55 14 COMB LC6_16_H1 2 " "Info: 14: + IC(0.000 ns) + CELL(0.115 ns) = 4.264 ns; Loc. = LC6_16_H1; Fanout = 2; COMB Node = 'Add3~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~52 Add3~55 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.115 ns) 4.379 ns Add3~58 15 COMB LC7_16_H1 1 " "Info: 15: + IC(0.000 ns) + CELL(0.115 ns) = 4.379 ns; Loc. = LC7_16_H1; Fanout = 1; COMB Node = 'Add3~58'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.115 ns" { Add3~55 Add3~58 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.650 ns) 5.029 ns Add3~60 16 COMB LC8_16_H1 2 " "Info: 16: + IC(0.000 ns) + CELL(0.650 ns) = 5.029 ns; Loc. = LC8_16_H1; Fanout = 2; COMB Node = 'Add3~60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { Add3~58 Add3~60 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.230 ns) + CELL(2.490 ns) 10.749 ns dataBusOut\[63\] 17 PIN PIN_191 0 " "Info: 17: + IC(3.230 ns) + CELL(2.490 ns) = 10.749 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'dataBusOut\[63\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { Add3~60 dataBusOut[63] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.391 ns ( 50.15 % ) " "Info: Total cell delay = 5.391 ns ( 50.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.358 ns ( 49.85 % ) " "Info: Total interconnect delay = 5.358 ns ( 49.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.749 ns" { pcm1[3][1] Add3~19 Add3~22 Add3~25 Add3~28 Add3~31 Add3~34 Add3~37 Add3~40 Add3~43 Add3~46 Add3~49 Add3~52 Add3~55 Add3~58 Add3~60 dataBusOut[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.749 ns" { pcm1[3][1] {} Add3~19 {} Add3~22 {} Add3~25 {} Add3~28 {} Add3~31 {} Add3~34 {} Add3~37 {} Add3~40 {} Add3~43 {} Add3~46 {} Add3~49 {} Add3~52 {} Add3~55 {} Add3~58 {} Add3~60 {} dataBusOut[63] {} } { 0.000ns 1.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.441ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.230ns } { 0.147ns 0.609ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.650ns 2.490ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm1[3][1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm1[3][1] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.749 ns" { pcm1[3][1] Add3~19 Add3~22 Add3~25 Add3~28 Add3~31 Add3~34 Add3~37 Add3~40 Add3~43 Add3~46 Add3~49 Add3~52 Add3~55 Add3~58 Add3~60 dataBusOut[63] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.749 ns" { pcm1[3][1] {} Add3~19 {} Add3~22 {} Add3~25 {} Add3~28 {} Add3~31 {} Add3~34 {} Add3~37 {} Add3~40 {} Add3~43 {} Add3~46 {} Add3~49 {} Add3~52 {} Add3~55 {} Add3~58 {} Add3~60 {} dataBusOut[63] {} } { 0.000ns 1.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.441ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.230ns } { 0.147ns 0.609ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.115ns 0.650ns 2.490ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "action dataBus\[47\] 7.680 ns Longest " "Info: Longest tpd from source pin \"action\" to destination pin \"dataBus\[47\]\" is 7.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.960 ns) 0.960 ns action 1 PIN PIN_181 64 " "Info: 1: + IC(0.000 ns) + CELL(0.960 ns) = 0.960 ns; Loc. = PIN_181; Fanout = 64; PIN Node = 'action'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { action } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(4.550 ns) 7.680 ns dataBus\[47\] 2 PIN PIN_59 0 " "Info: 2: + IC(2.170 ns) + CELL(4.550 ns) = 7.680 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'dataBus\[47\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { action dataBus[47] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.510 ns ( 71.74 % ) " "Info: Total cell delay = 5.510 ns ( 71.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 28.26 % ) " "Info: Total interconnect delay = 2.170 ns ( 28.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.680 ns" { action dataBus[47] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.680 ns" { action {} action~out0 {} dataBus[47] {} } { 0.000ns 0.000ns 2.170ns } { 0.000ns 0.960ns 4.550ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pcm1\[0\]\[10\] dataBus\[10\] clock -2.628 ns register " "Info: th for register \"pcm1\[0\]\[10\]\" (data pin = \"dataBus\[10\]\", clock pin = \"clock\") is -2.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 1.749 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 1.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.890 ns) 0.890 ns clock 1 CLK PIN_134 129 " "Info: 1: + IC(0.000 ns) + CELL(0.890 ns) = 0.890 ns; Loc. = PIN_134; Fanout = 129; CLK Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.000 ns) 1.749 ns pcm1\[0\]\[10\] 2 REG LC3_11_G1 2 " "Info: 2: + IC(0.859 ns) + CELL(0.000 ns) = 1.749 ns; Loc. = LC3_11_G1; Fanout = 2; REG Node = 'pcm1\[0\]\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { clock pcm1[0][10] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.890 ns ( 50.89 % ) " "Info: Total cell delay = 0.890 ns ( 50.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 49.11 % ) " "Info: Total interconnect delay = 0.859 ns ( 49.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm1[0][10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm1[0][10] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.332 ns + " "Info: + Micro hold delay of destination is 0.332 ns" {  } { { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.709 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dataBus\[10\] 1 PIN PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_110; Fanout = 1; PIN Node = 'dataBus\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataBus[10] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.240 ns) 1.240 ns dataBus\[10\]~117 2 COMB IOC_110 2 " "Info: 2: + IC(0.000 ns) + CELL(1.240 ns) = 1.240 ns; Loc. = IOC_110; Fanout = 2; COMB Node = 'dataBus\[10\]~117'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { dataBus[10] dataBus[10]~117 } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.398 ns) + CELL(0.071 ns) 4.709 ns pcm1\[0\]\[10\] 3 REG LC3_11_G1 2 " "Info: 3: + IC(3.398 ns) + CELL(0.071 ns) = 4.709 ns; Loc. = LC3_11_G1; Fanout = 2; REG Node = 'pcm1\[0\]\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.469 ns" { dataBus[10]~117 pcm1[0][10] } "NODE_NAME" } } { "overlap.v" "" { Text "E:/Projetos/Brazil-IP/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 27.84 % ) " "Info: Total cell delay = 1.311 ns ( 27.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.398 ns ( 72.16 % ) " "Info: Total interconnect delay = 3.398 ns ( 72.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { dataBus[10] dataBus[10]~117 pcm1[0][10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.709 ns" { dataBus[10] {} dataBus[10]~117 {} pcm1[0][10] {} } { 0.000ns 0.000ns 3.398ns } { 0.000ns 1.240ns 0.071ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clock pcm1[0][10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.749 ns" { clock {} clock~out0 {} pcm1[0][10] {} } { 0.000ns 0.000ns 0.859ns } { 0.000ns 0.890ns 0.000ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.709 ns" { dataBus[10] dataBus[10]~117 pcm1[0][10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.709 ns" { dataBus[10] {} dataBus[10]~117 {} pcm1[0][10] {} } { 0.000ns 0.000ns 3.398ns } { 0.000ns 1.240ns 0.071ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 00:55:42 2009 " "Info: Processing ended: Sun Aug 16 00:55:42 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
