// Seed: 21737826
module module_0 (
    input  tri1 id_0,
    input  wire id_1,
    output wor  id_2,
    input  tri1 id_3,
    input  tri  id_4,
    output tri0 id_5,
    input  wor  id_6,
    input  tri  id_7
);
  wire id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4
);
  final begin : LABEL_0
  end
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4
  );
  assign id_3 = 1;
endmodule
program module_2 (
    id_1
);
  output wire id_1;
endprogram
module module_3 #(
    parameter id_59 = 32'd78
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28#(
        .id_29(1),
        .id_30(-1'b0),
        .id_31(id_32),
        .id_33(1),
        .id_34(id_35),
        .id_36(1),
        .id_37(id_38),
        .id_39(id_40),
        .id_41(id_42),
        .id_43(&id_44),
        .id_45(1),
        .id_46(id_47[1]),
        .id_48(-1),
        .id_49(1)
    ),
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    _id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    id_67,
    id_68
);
  inout logic [7:0] id_47;
  inout wire id_46;
  output wire id_45;
  output wire id_44;
  input wire id_43;
  output wire id_42;
  inout uwire id_41;
  input wire id_40;
  output wire id_39;
  input wire id_38;
  inout wire id_37;
  output wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  output wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output logic [7:0] id_12;
  module_2 modCall_1 (id_46);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_41 = 1'd0;
  assign id_12[id_59] = -1;
  assign id_48 = -1;
  wire id_69;
  always #1 begin : LABEL_0
    if (1) id_58 <= -1 * 1;
  end
  wire \id_70 ;
endmodule
