{
    "nl": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/36-openroad-resizertimingpostcts/spi_adc.nl.v",
    "pnl": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/36-openroad-resizertimingpostcts/spi_adc.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/36-openroad-resizertimingpostcts/spi_adc.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/36-openroad-resizertimingpostcts/spi_adc.odb",
    "sdc": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/36-openroad-resizertimingpostcts/spi_adc.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/12-openroad-staprepnr/nom_tt_025C_1v80/spi_adc__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/12-openroad-staprepnr/nom_ss_100C_1v60/spi_adc__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/12-openroad-staprepnr/nom_ff_n40C_1v95/spi_adc__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/05-yosys-jsonheader/spi_adc.h.json",
    "vh": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_02-29-12/28-odb-writeverilogheader/spi_adc.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 1,
        "design__inferred_latch__count": 0,
        "design__instance__count": 749,
        "design__instance__area": 7193.15,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000331055,
        "power__switching__total": 0.000108687,
        "power__leakage__total": 3.91647e-09,
        "power__total": 0.000439747,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.665924,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.16592,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.122779,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 11.2405,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.122779,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 17.5976,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 249,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 18,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6634653014771851,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.563977325248393,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 10.544272420316238,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.563977,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 14.304585,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 102,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 18,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.31377495934085614,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.015785290188437048,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.431773184982369,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.015785,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.305157,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.665924,
        "clock__skew__worst_setup": 1.16592,
        "timing__hold__ws": 0.122779,
        "timing__setup__ws": 11.2405,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.122779,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 17.5976,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 128.465 139.185",
        "design__core__bbox": "5.52 10.88 122.82 127.84",
        "design__io": 27,
        "design__die__area": 17880.4,
        "design__core__area": 13719.4,
        "design__instance__count__stdcell": 749,
        "design__instance__area__stdcell": 7193.15,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.524305,
        "design__instance__utilization__stdcell": 0.524305,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:inverter": 18,
        "design__instance__count__class:sequential_cell": 138,
        "design__instance__count__class:multi_input_combinational_cell": 281,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 86,
        "design__instance__count__class:tap_cell": 180,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 264.866,
        "design__instance__displacement__mean": 0.317,
        "design__instance__displacement__max": 6.826,
        "route__wirelength__estimated": 10906.4,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 114,
        "design__instance__count__class:clock_buffer": 9,
        "design__instance__count__class:clock_inverter": 7,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 50
    }
}