/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 1984-2024 Silvaco, Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * The Silvaco name and the Silvaco logo are trademarks of Silvaco, Inc.      *
* * and/or its affiliates ("Silvaco"). All trademarks, logos, software marks,  *
* * and trade names (collectively, the "Marks") in this program are            *
* * proprietary to Silvaco or other respective owners that have granted        *
* * Silvaco the right and license to use such Marks. You are not permitted to  *
* * use the Marks without the prior written consent of Silvaco or such third   *
* * party that may own the Marks.                                              *
* *                                                                            *
* * This file has been provided pursuant to a license agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Silvaco and is protected by U.S. and            *
* * international laws.                                                        *
* *                                                                            *
* * The copyright notice(s) in this file do not indicate actual or intended    *
* * publication of this file.                                                  *
* *                                                                            *
* *                   Viola, 2024.0.0.C - build 202402091636                   *
* *                                                                            *
* ******************************************************************************
* 
* 
* Running on cafipdev for user Rodrigo Boesche (rodrigb).
* Local time is now Tue, 6 Aug 2024, 18:27:22.
* Main process id is 17541.
*
* Spice engine            : SmartSpice 5.5.2.C
* Liberty export type     : conditional
*
* Characterization Corner : SlowSlow_0p63_100
* Process                 : SlowSlow
* Temperature             : 100C
* Voltage                 : 0.63V
*
****************************************************************************/

library (asap7sc7p5t_SLVT_SlowSlow_0p63_100) {

  /* Documentation Attributes */
  date                    		: "Tue, 6 Aug 2024, 18:27:22";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (C) 1984-2024 Silvaco, Inc. All rights reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ns";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,pf);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 100.00;
  nom_voltage             		: 0.630;

  voltage_map (VDD,0.630);
  voltage_map (VSS,0.000);

  define(process_corner, operating_conditions, string);
  operating_conditions (SlowSlow_0p63_100) {
    process_corner	: "SlowSlow";
    process       	: 1.00;
    voltage       	: 0.630;
    temperature   	: 100.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : SlowSlow_0p63_100;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 30.00 ;
  slew_lower_threshold_pct_rise 	: 30.00 ;
  slew_upper_threshold_pct_fall 	: 70.00 ;
  slew_upper_threshold_pct_rise 	: 70.00 ;
  slew_derate_from_library      	: 0.50 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 0.320000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  /* Model Cards Information
   * /main/foundry/asu/asap7/source/asap7PDK_r1p7/models/hspice//7nm_SS.pm
   *  Last Modified: Mon Mar 20 10:31:34 2023
   */

  /* Silvaco Characterization Settings */
  define_group(char_settings, library);
  define_group(char_settings, cell);
  define(add_pin_cap_to_lut_indexes, char_settings, boolean);
  define(spice_version, char_settings, string);
  define(constrained_measure_capacitance, char_settings, string);
  define(input_slope_fall_level, char_settings, string);
  define(input_slope_fall_time, char_settings, string);
  define(input_slope_rise_level, char_settings, string);
  define(input_slope_rise_time, char_settings, string);
  define(power_integration_threshold, char_settings, string);
  define(arc_sensitization_reduction_threshold, char_settings, integer);
  define(bisect_targ, char_settings, string);
  define(bisect_targ_err, char_settings, string);
  define(bisection_itr_cnt, char_settings, integer);
  define(clear_preset_pw_char_settings, char_settings, string);
  define(delay, char_settings, string);
  define(enable_comb_hidden_power, char_settings, boolean);
  define(enable_comb_leakage, char_settings, boolean);
  define(enable_comb_onehot_daat_timing_power, char_settings, boolean);
  define(enable_comb_onehot_ts_timing_power, char_settings, boolean);
  define(enable_comb_timing_power, char_settings, boolean);
  define(enable_comb_tristate, char_settings, boolean);
  define(enable_hot_setup_gated, char_settings, boolean);
  define(enable_pulse_width, char_settings, boolean);
  define(enable_recovery_removal, char_settings, boolean);
  define(enable_seq_hidden_power, char_settings, boolean);
  define(enable_seq_input_cap, char_settings, boolean);
  define(enable_seq_leakage, char_settings, boolean);
  define(enable_seq_timing_power, char_settings, boolean);
  define(enable_setup_hold, char_settings, boolean);
  define(export_conditional_constrained_timing, char_settings, boolean);
  define(headroom, char_settings, string);
  define(max_no_of_hidden_power_states, char_settings, integer);
  define(max_no_of_state_dependent_leakage_states_in_export, char_settings, integer);
  define(nldm_input_cap_method, char_settings, integer);
  define(nldm_input_cap_rel_target_fall, char_settings, string);
  define(nldm_input_cap_rel_target_rise, char_settings, string);
  define(nldm_input_cap_rel_trigger_fall, char_settings, string);
  define(nldm_input_cap_rel_trigger_rise, char_settings, string);
  define(random_state_dependent_leakage_amount, char_settings, integer);
  define(random_state_dependent_leakage_select, char_settings, boolean);
  define(ripple_targ, char_settings, string);
  define(ripple_targ_err, char_settings, string);
  define(sensitization_timing_power, char_settings, string);
  define(subtract_switching_power_method, char_settings, string);
  define(tran_based_leakage_pw, char_settings, string);
  define(tran_based_leakage_step_size, char_settings, string);
  define(tristate_pulling_resistance_scaling, char_settings, string);
  define(use_bisect_targ_as_abs_value, char_settings, boolean);
  define(use_pwl_supplies_for_cmb, char_settings, boolean);
  define(use_pwl_supplies_for_seq, char_settings, boolean);
  define(worst_case_settling_time, char_settings, string);
  define(accuracy_leak_tran, char_settings, string);
  define(accuracy_opt, char_settings, string);
  define(accuracy_tran, char_settings, string);
  define(ccs_timing, char_settings, boolean);
  define(custom_step_size_leak_tran, char_settings, string);
  define(custom_step_size_opt, char_settings, string);
  define(custom_step_size_tran, char_settings, string);
  define(ecsm_timing, char_settings, boolean);
  define(enable_3d_power, char_settings, boolean);
  define(enable_3d_timing, char_settings, boolean);
  define(modelcards_md5, char_settings, string);
  define(omit_dont_care_from_sensitization, char_settings, boolean);
  define(spice_tool, char_settings, string);
  define(bisection_hspice_options, char_settings, string);
  define(bisection_spectre_tolerance, char_settings, string);
  define(custom, char_settings, string);

  char_settings("export_liberty_template") {
	add_pin_cap_to_lut_indexes : "true";
  }

  char_settings("spice_execution_template") {
	spice_version : "5.5.2.C";
  }

  char_settings("spice_lookup_tables_template") {
	constrained_measure_capacitance : "min";
	input_slope_fall_level : "";
	input_slope_fall_time : "";
	input_slope_rise_level : "";
	input_slope_rise_time : "";
	power_integration_threshold : "90";
  }

  char_settings("spice_measure_template") {
	arc_sensitization_reduction_threshold : 4;
	bisect_targ : "0.05";
	bisect_targ_err : "0.001";
	bisection_itr_cnt : 20;
	clear_preset_pw_char_settings : "0,1";
	delay : "3e-09";
	enable_comb_hidden_power : "true";
	enable_comb_leakage : "true";
	enable_comb_onehot_daat_timing_power : "true";
	enable_comb_onehot_ts_timing_power : "false";
	enable_comb_timing_power : "true";
	enable_comb_tristate : "true";
	enable_hot_setup_gated : "false";
	enable_pulse_width : "false";
	enable_recovery_removal : "true";
	enable_seq_hidden_power : "true";
	enable_seq_input_cap : "true";
	enable_seq_leakage : "true";
	enable_seq_timing_power : "true";
	enable_setup_hold : "true";
	export_conditional_constrained_timing : "false";
	headroom : "1e-09";
	max_no_of_hidden_power_states : 32;
	max_no_of_state_dependent_leakage_states_in_export : 1600;
	nldm_input_cap_method : 2;
	nldm_input_cap_rel_target_fall : "50";
	nldm_input_cap_rel_target_rise : "50";
	nldm_input_cap_rel_trigger_fall : "99";
	nldm_input_cap_rel_trigger_rise : "1";
	random_state_dependent_leakage_amount : 512;
	random_state_dependent_leakage_select : "true";
	ripple_targ : "0.1";
	ripple_targ_err : "0.025";
	sensitization_timing_power : "state_binning";
	subtract_switching_power_method : "rise_cycle";
	tran_based_leakage_pw : "0.005";
	tran_based_leakage_step_size : "tPW/100";
	tristate_pulling_resistance_scaling : "20";
	use_bisect_targ_as_abs_value : "false";
	use_pwl_supplies_for_cmb : "false";
	use_pwl_supplies_for_seq : "false";
	worst_case_settling_time : "1e-08";
  }

  char_settings("spice_template") {
	accuracy_leak_tran : "standard";
	accuracy_opt : "high";
	accuracy_tran : "high";
	ccs_timing : "false";
	custom_step_size_leak_tran : "0.5*tST";
	custom_step_size_opt : "10 ps";
	custom_step_size_tran : "1 ps";
	ecsm_timing : "false";
	enable_3d_power : "false";
	enable_3d_timing : "false";
	modelcards_md5 : "7nm_SS.pm,8d9f5b3f157054e98a0770f4a1039ef5";
	omit_dont_care_from_sensitization : "true";
	spice_tool : "Smartspice";
  }

  char_settings("spice_user_string_template") {
	bisection_hspice_options : "relin=10m relout=BISECT_TARG_ERR itropt=BISECT_ITR_CNT";
	bisection_spectre_tolerance : "tol = 10e-15";
	custom : "";
  }


  char_config() {
	internal_power_calculation : exclude_switching_on_rise;
	driver_waveform (all, "input_driver:rise");
	driver_waveform_rise : "input_driver:rise";
	driver_waveform_fall : "input_driver:fall";
	default_value_selection_method (all, max);
	default_value_selection_method (capacitance, average);
	capacitance_voltage_lower_threshold_pct_fall : 50.000000;
	capacitance_voltage_upper_threshold_pct_fall : 99.000000;
	capacitance_voltage_lower_threshold_pct_rise : 1.000000;
	capacitance_voltage_upper_threshold_pct_rise : 50.000000;
  }

  lu_table_template(waveform_template) {
	variable_1 : input_net_transition;
	variable_2 : normalized_voltage;
	index_1 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
	index_2 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:rise";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:fall";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }



  power_lut_template (Hidden_power_clock_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_clock_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  power_lut_template (Power_clock_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_clock_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Pulse_width_clock_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_clock_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Timing_clock_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_clock_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_fall_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_rise_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  /******************************************************************************************
   Module          	: C2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (C2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 140765.798276;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 143311.486910;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 130035.265863;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 163240.455878;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 137400.378259;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 134787.177409;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 146428.869302;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 148667.968302;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 122254.784289;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000270;
		fall_capacitance	: 0.000268;
		rise_capacitance	: 0.000273;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000863,0.006020,0.006752,0.006015", \
				        "-0.002555,0.006120,0.008207,0.008855", \
				        "-0.004638,0.006505,0.009246,0.009641", \
				        "-0.008258,0.007853,0.010863,0.012566");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002159,-0.003322,-0.005210,-0.009056", \
				        "-0.003621,-0.004272,-0.006946,-0.012262", \
				        "-0.000772,-0.002318,-0.006087,-0.012405", \
				        "0.007547,0.004318,-0.000269,-0.008514");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002218,-0.003204,0.008426,0.016785", \
				        "0.014704,0.007124,0.005347,0.022726", \
				        "0.023282,0.014140,0.011158,0.011558", \
				        "0.037897,0.026165,0.020737,0.018600");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003977,0.004219,0.005889,0.009665", \
				        "0.008422,0.006384,0.008241,0.013132", \
				        "0.008297,0.006288,0.008304,0.013585", \
				        "0.005745,0.004182,0.006311,0.011840");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000221,0.000238,0.000294,0.000421,0.000686,0.001229,0.002322");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000088,0.000107,0.000159,0.000281,0.000545,0.001086,0.002175");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000220,0.000237,0.000293,0.000419,0.000685,0.001225,0.002317");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000089,0.000107,0.000160,0.000282,0.000546,0.001088,0.002179");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000060,0.000056,0.000056,0.000056,0.000057,0.000060,0.000064");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000054,-0.000054,-0.000054,-0.000055,-0.000055,-0.000055,-0.000056");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000054,0.000054,0.000053,0.000053,0.000053,0.000053,0.000052");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000045,-0.000051,-0.000051,-0.000050,-0.000049,-0.000046,-0.000039");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000178;
		fall_capacitance	: 0.000175;
		rise_capacitance	: 0.000181;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000218,0.000223,0.000244,0.000292,0.000393,0.000601,0.001019");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000090,0.000094,0.000112,0.000157,0.000256,0.000467,0.000890");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000339,0.000343,0.000364,0.000412,0.000514,0.000720,0.001134");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000313,0.000318,0.000341,0.000397,0.000512,0.000746,0.001211");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000206,0.000211,0.000232,0.000281,0.000383,0.000593,0.001013");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000101,0.000106,0.000124,0.000168,0.000267,0.000475,0.000899");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.037603;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.020073,0.032199,0.042652,0.063542,0.105455,0.188919,0.355637", \
				        "0.021354,0.033474,0.043958,0.064775,0.106458,0.189546,0.356626", \
				        "0.022406,0.034531,0.045000,0.065861,0.107678,0.190892,0.357023", \
				        "0.023689,0.035813,0.046295,0.067081,0.108680,0.192192,0.359353", \
				        "0.025024,0.037149,0.047634,0.068478,0.110333,0.193897,0.361003", \
				        "0.025979,0.038104,0.048576,0.069396,0.110995,0.194817,0.362068", \
				        "0.025313,0.037454,0.047956,0.068744,0.110388,0.193294,0.360258");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.017486,0.031486,0.044959,0.071786,0.125516,0.232635,0.447454", \
				        "0.018737,0.032738,0.046205,0.073004,0.126704,0.233763,0.448784", \
				        "0.019961,0.033961,0.047427,0.074217,0.127907,0.234943,0.450037", \
				        "0.021478,0.035453,0.048847,0.075916,0.129820,0.237588,0.451734", \
				        "0.023229,0.037219,0.050599,0.077640,0.131534,0.239120,0.452372", \
				        "0.024795,0.038764,0.052242,0.078947,0.132665,0.240427,0.454097", \
				        "0.025273,0.039257,0.052715,0.079571,0.133302,0.240211,0.455188");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003726,0.020746,0.039659,0.078149,0.154749,0.310112,0.620303", \
				        "0.003743,0.020772,0.039499,0.078266,0.155915,0.310159,0.617948", \
				        "0.003779,0.020708,0.039624,0.078394,0.155863,0.310740,0.619793", \
				        "0.003708,0.020748,0.039378,0.078097,0.155756,0.309582,0.616513", \
				        "0.003776,0.020636,0.039352,0.078100,0.154530,0.307809,0.615733", \
				        "0.003707,0.020768,0.039416,0.077357,0.154196,0.309171,0.616015", \
				        "0.003703,0.020716,0.039463,0.077798,0.154638,0.306367,0.620306");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003603,0.027604,0.053718,0.107011,0.212864,0.424956,0.838556", \
				        "0.003602,0.027594,0.053830,0.107111,0.213011,0.425135,0.836476", \
				        "0.003603,0.027590,0.053848,0.107136,0.213054,0.425192,0.836779", \
				        "0.003560,0.027351,0.054026,0.107092,0.213336,0.424488,0.838703", \
				        "0.003654,0.027339,0.053387,0.106129,0.211161,0.422095,0.837635", \
				        "0.003667,0.027580,0.053318,0.105459,0.212198,0.423574,0.837277", \
				        "0.003773,0.027595,0.053864,0.107120,0.209699,0.422737,0.838378");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000257,0.000274,0.000274,0.000273,0.000271,0.000267,0.000261", \
				        "0.000262,0.000279,0.000278,0.000277,0.000275,0.000271,0.000265", \
				        "0.000281,0.000298,0.000297,0.000296,0.000294,0.000290,0.000284", \
				        "0.000326,0.000343,0.000343,0.000342,0.000340,0.000336,0.000330", \
				        "0.000427,0.000444,0.000442,0.000443,0.000441,0.000437,0.000431", \
				        "0.000601,0.000647,0.000650,0.000647,0.000645,0.000643,0.000636", \
				        "0.000880,0.000997,0.001041,0.001068,0.001068,0.001062,0.001059");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000259,0.000275,0.000277,0.000284,0.000295,0.000321,0.000322", \
				        "0.000264,0.000280,0.000283,0.000290,0.000301,0.000328,0.000379", \
				        "0.000284,0.000299,0.000302,0.000310,0.000321,0.000348,0.000398", \
				        "0.000331,0.000344,0.000351,0.000360,0.000376,0.000407,0.000404", \
				        "0.000436,0.000450,0.000451,0.000457,0.000468,0.000477,0.000527", \
				        "0.000625,0.000673,0.000677,0.000675,0.000690,0.000703,0.000758", \
				        "0.000938,0.001067,0.001115,0.001128,0.001125,0.001156,0.001148");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS_ASAP7
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS_ASAP7) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 137175.512887;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 138366.372539;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 142775.600612;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 170625.281877;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 134329.642932;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 122043.180659;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 138777.819888;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 135771.392155;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 114714.812437;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000467;
		fall_capacitance	: 0.000461;
		rise_capacitance	: 0.000474;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008690,0.016713,0.020198,0.023181", \
				        "0.016044,0.024889,0.028371,0.031060", \
				        "0.024745,0.034050,0.037669,0.039753", \
				        "0.041787,0.052632,0.056532,0.057580");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002312,-0.000257,-0.000678,-0.002969", \
				        "-0.006469,-0.003480,-0.004281,-0.007254", \
				        "-0.006142,-0.003666,-0.005145,-0.009310", \
				        "-0.001227,0.000293,-0.002237,-0.008157");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003197,-0.007047,-0.010884,-0.013605", \
				        "0.017863,0.006820,0.001281,-0.003370", \
				        "0.028650,0.016610,0.009572,0.002640", \
				        "0.045700,0.031704,0.021891,0.011149");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.009253,0.004561,0.004736,0.006484", \
				        "0.017937,0.010839,0.010040,0.011919", \
				        "0.023583,0.016434,0.014986,0.016375", \
				        "0.035407,0.028087,0.025700,0.024670");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000409,0.000411,0.000455,0.000570,0.000824,0.001357,0.002444");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000216,0.000219,0.000255,0.000360,0.000607,0.001136,0.002215");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000412,0.000413,0.000456,0.000570,0.000823,0.001353,0.002431");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000214,0.000217,0.000254,0.000359,0.000608,0.001140,0.002225");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000083,0.000075,0.000075,0.000074,0.000075,0.000077,0.000081");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000068,-0.000069,-0.000069,-0.000069,-0.000069,-0.000070,-0.000071");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000070,0.000069,0.000069,0.000070,0.000069,0.000069,0.000068");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000058,-0.000065,-0.000065,-0.000065,-0.000064,-0.000061,-0.000054");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000342;
		fall_capacitance	: 0.000338;
		rise_capacitance	: 0.000347;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000638,0.000630,0.000638,0.000674,0.000762,0.000956,0.001363");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000364,0.000358,0.000365,0.000395,0.000477,0.000667,0.001077");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000953,0.000945,0.000954,0.000988,0.001075,0.001269,0.001676");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000819,0.000811,0.000820,0.000860,0.000965,0.001190,0.001653");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000596,0.000589,0.000597,0.000631,0.000720,0.000914,0.001325");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000402,0.000398,0.000404,0.000433,0.000515,0.000703,0.001112");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.037309;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.044721,0.058692,0.069763,0.090782,0.132640,0.216570,0.384080", \
				        "0.045904,0.059849,0.070933,0.091974,0.133731,0.217180,0.384261", \
				        "0.047408,0.061364,0.072451,0.093492,0.135215,0.218748,0.386161", \
				        "0.049990,0.063949,0.075014,0.096052,0.137873,0.221587,0.388698", \
				        "0.053317,0.067305,0.078380,0.099399,0.141263,0.225192,0.392716", \
				        "0.057336,0.071294,0.082369,0.103373,0.145168,0.229134,0.397019", \
				        "0.061098,0.075030,0.086122,0.107332,0.149020,0.232479,0.400879");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.038929,0.054042,0.067608,0.094445,0.148365,0.255548,0.471325", \
				        "0.040102,0.055210,0.068772,0.095632,0.149569,0.256862,0.472128", \
				        "0.041585,0.056697,0.070266,0.097070,0.150958,0.258167,0.474479", \
				        "0.044253,0.059363,0.072905,0.099846,0.153809,0.261564,0.476072", \
				        "0.047719,0.062820,0.076413,0.103211,0.157116,0.264166,0.480477", \
				        "0.051887,0.066960,0.080462,0.107317,0.161374,0.268836,0.485287", \
				        "0.055943,0.071007,0.084595,0.111459,0.164988,0.272785,0.488040");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008780,0.025194,0.042974,0.080723,0.158804,0.315125,0.627598", \
				        "0.008801,0.025093,0.042898,0.080543,0.158364,0.314916,0.626070", \
				        "0.008777,0.025153,0.042840,0.080443,0.158132,0.314591,0.625296", \
				        "0.008798,0.025142,0.042966,0.080699,0.158710,0.315346,0.627427", \
				        "0.008670,0.025169,0.042981,0.080736,0.158839,0.315143,0.627582", \
				        "0.008741,0.025092,0.042897,0.080632,0.158344,0.313372,0.621405", \
				        "0.008772,0.025193,0.042980,0.080701,0.156929,0.314146,0.622439");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007699,0.030750,0.056114,0.108693,0.214377,0.428160,0.848503", \
				        "0.007669,0.030721,0.056210,0.108853,0.213930,0.427938,0.849089", \
				        "0.007724,0.030780,0.055980,0.108425,0.214842,0.428425,0.847217", \
				        "0.007690,0.030622,0.056382,0.109062,0.213925,0.425243,0.850302", \
				        "0.007696,0.030770,0.056041,0.108566,0.214645,0.428321,0.847367", \
				        "0.007704,0.030694,0.056054,0.108140,0.214971,0.427198,0.842454", \
				        "0.007832,0.030823,0.056266,0.108486,0.212018,0.425746,0.848442");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000805,0.000840,0.000840,0.000837,0.000835,0.000831,0.000825", \
				        "0.000799,0.000834,0.000835,0.000832,0.000830,0.000826,0.000820", \
				        "0.000806,0.000842,0.000842,0.000840,0.000837,0.000834,0.000828", \
				        "0.000840,0.000875,0.000875,0.000873,0.000870,0.000866,0.000861", \
				        "0.000927,0.000962,0.000962,0.000960,0.000957,0.000954,0.000948", \
				        "0.001127,0.001163,0.001162,0.001163,0.001159,0.001155,0.001150", \
				        "0.001514,0.001583,0.001586,0.001589,0.001582,0.001588,0.001577");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000765,0.000790,0.000792,0.000797,0.000805,0.000837,0.000891", \
				        "0.000761,0.000786,0.000789,0.000794,0.000796,0.000831,0.000890", \
				        "0.000769,0.000794,0.000794,0.000798,0.000813,0.000844,0.000887", \
				        "0.000800,0.000824,0.000829,0.000834,0.000845,0.000844,0.000932", \
				        "0.000888,0.000913,0.000912,0.000919,0.000931,0.000963,0.001008", \
				        "0.001089,0.001118,0.001114,0.001117,0.001140,0.001154,0.001155", \
				        "0.001470,0.001543,0.001552,0.001568,0.001561,0.001575,0.001650");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 137176.091073;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 138366.375676;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 142775.992220;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 170626.083741;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 134331.435194;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 122043.584004;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 138778.939202;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 135771.084967;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 114715.233579;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000444;
		fall_capacitance	: 0.000438;
		rise_capacitance	: 0.000450;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006854,0.015642,0.019420,0.022720", \
				        "0.009207,0.019337,0.023724,0.027452", \
				        "0.012545,0.023630,0.028321,0.032618", \
				        "0.019422,0.032781,0.038264,0.043051");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002649,0.000007,-0.000077,-0.001676", \
				        "-0.006543,-0.003187,-0.003752,-0.006318", \
				        "-0.006142,-0.003258,-0.004560,-0.008392", \
				        "-0.000950,0.000986,-0.001546,-0.006957");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005155,-0.005205,-0.009434,-0.011061", \
				        "0.020362,0.009550,0.003940,-0.000134", \
				        "0.031913,0.020580,0.013921,0.008220", \
				        "0.050293,0.037920,0.029624,0.021004");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010324,0.004767,0.004488,0.005848", \
				        "0.018745,0.011028,0.009883,0.011421", \
				        "0.023282,0.015551,0.014103,0.015540", \
				        "0.027770,0.020740,0.019352,0.020283");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000436,0.000437,0.000479,0.000591,0.000844,0.001376,0.002461");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000253,0.000255,0.000288,0.000391,0.000635,0.001161,0.002239");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000444,0.000444,0.000485,0.000597,0.000848,0.001376,0.002454");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000246,0.000248,0.000282,0.000385,0.000631,0.001160,0.002244");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000083,0.000074,0.000074,0.000073,0.000074,0.000076,0.000080");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000067,-0.000068,-0.000068,-0.000068,-0.000068,-0.000069,-0.000069");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000068,0.000068,0.000068,0.000067,0.000067,0.000067,0.000066");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000056,-0.000063,-0.000064,-0.000063,-0.000062,-0.000059,-0.000053");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000335;
		fall_capacitance	: 0.000332;
		rise_capacitance	: 0.000339;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000640,0.000635,0.000644,0.000679,0.000768,0.000964,0.001377");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000348,0.000345,0.000352,0.000383,0.000465,0.000655,0.001069");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000953,0.000948,0.000957,0.000992,0.001080,0.001276,0.001685");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000872,0.000866,0.000874,0.000914,0.001019,0.001246,0.001711");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000591,0.000586,0.000594,0.000629,0.000719,0.000916,0.001328");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000371,0.000368,0.000375,0.000405,0.000488,0.000678,0.001088");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.037293;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.046389,0.060665,0.071912,0.093023,0.134706,0.218706,0.385939", \
				        "0.047590,0.061871,0.073110,0.094228,0.136007,0.219258,0.386961", \
				        "0.049120,0.063413,0.074657,0.095761,0.137537,0.220980,0.388266", \
				        "0.051834,0.066126,0.077366,0.098483,0.140262,0.223564,0.391145", \
				        "0.055405,0.069699,0.080940,0.102056,0.143837,0.227096,0.394805", \
				        "0.059689,0.073972,0.085158,0.106287,0.148085,0.232085,0.398868", \
				        "0.063866,0.078147,0.089388,0.110476,0.152165,0.235438,0.403393");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.042260,0.057747,0.071354,0.098305,0.152271,0.259978,0.474445", \
				        "0.043461,0.058944,0.072571,0.099523,0.153483,0.261530,0.476561", \
				        "0.044973,0.060468,0.074064,0.100993,0.154935,0.262277,0.477966", \
				        "0.047765,0.063252,0.076868,0.103830,0.157770,0.265456,0.479913", \
				        "0.051589,0.067091,0.080720,0.107629,0.161411,0.269880,0.485851", \
				        "0.056278,0.071739,0.085349,0.112327,0.165970,0.274458,0.489846", \
				        "0.061089,0.076564,0.090181,0.117090,0.170642,0.278828,0.494574");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008637,0.025662,0.043204,0.080522,0.157254,0.311522,0.623887", \
				        "0.008636,0.025628,0.043284,0.080630,0.158321,0.314029,0.626516", \
				        "0.008587,0.025624,0.043259,0.080665,0.158177,0.313689,0.626406", \
				        "0.008569,0.025628,0.043280,0.080637,0.158296,0.313947,0.626497", \
				        "0.008641,0.025612,0.043234,0.080621,0.158338,0.314072,0.626516", \
				        "0.008561,0.025422,0.043237,0.080652,0.158208,0.311082,0.626434", \
				        "0.008571,0.025619,0.043227,0.080652,0.156627,0.312223,0.626569");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008452,0.031278,0.056595,0.109246,0.213154,0.427608,0.851622", \
				        "0.008420,0.031289,0.056504,0.109184,0.214745,0.424461,0.851309", \
				        "0.008456,0.031233,0.056563,0.109020,0.214402,0.428804,0.850256", \
				        "0.008429,0.031289,0.056594,0.109174,0.215044,0.427698,0.851531", \
				        "0.008456,0.031234,0.056125,0.108617,0.215398,0.428125,0.845463", \
				        "0.008475,0.031150,0.056639,0.109240,0.215448,0.425008,0.849883", \
				        "0.008570,0.031349,0.056462,0.108793,0.213199,0.428026,0.848542");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000791,0.000834,0.000835,0.000832,0.000829,0.000824,0.000817", \
				        "0.000788,0.000831,0.000832,0.000829,0.000825,0.000821,0.000814", \
				        "0.000796,0.000839,0.000840,0.000837,0.000834,0.000829,0.000822", \
				        "0.000830,0.000872,0.000873,0.000871,0.000867,0.000863,0.000856", \
				        "0.000917,0.000959,0.000960,0.000958,0.000954,0.000950,0.000943", \
				        "0.001117,0.001161,0.001163,0.001160,0.001156,0.001148,0.001145", \
				        "0.001510,0.001584,0.001594,0.001593,0.001589,0.001585,0.001570");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000781,0.000801,0.000801,0.000805,0.000804,0.000829,0.000903", \
				        "0.000779,0.000798,0.000797,0.000803,0.000814,0.000821,0.000891", \
				        "0.000787,0.000806,0.000808,0.000810,0.000814,0.000847,0.000903", \
				        "0.000819,0.000838,0.000839,0.000843,0.000855,0.000867,0.000941", \
				        "0.000910,0.000928,0.000928,0.000932,0.000948,0.000981,0.000961", \
				        "0.001113,0.001134,0.001135,0.001140,0.001148,0.001174,0.001212", \
				        "0.001509,0.001564,0.001570,0.001573,0.001582,0.001616,0.001657");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: PowerPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (PowerPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 226449.799276;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 192826.515036;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 238387.750694;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 259315.356731;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 182943.286530;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 199176.819229;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 253625.473632;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 276302.763382;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 209020.428976;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000476;
		fall_capacitance	: 0.000455;
		rise_capacitance	: 0.000497;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002481,-0.010999,-0.012012,0.015821", \
				        "-0.018287,-0.032867,-0.039297,-0.045082", \
				        "-0.026976,-0.045550,-0.055374,-0.066740", \
				        "-0.039923,-0.064684,-0.077952,-0.096985");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004049,-0.003972,-0.005263,-0.008604", \
				        "-0.010053,-0.008427,-0.008637,-0.011313", \
				        "-0.007731,-0.005999,-0.004966,-0.006202", \
				        "0.000821,0.003929,0.006897,0.011139");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.019561,0.027825,0.036897,0.052052", \
				        "0.040384,0.048371,0.058919,0.076703", \
				        "0.054241,0.062707,0.074085,0.093965", \
				        "0.076248,0.085900,0.098063,0.120875");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.015646,0.010500,0.012109,0.017165", \
				        "0.027893,0.020696,0.020539,0.025091", \
				        "0.031999,0.024440,0.023254,0.027427", \
				        "0.034466,0.025883,0.023709,0.027434");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000667,0.000686,0.000745,0.000884,0.001184,0.001808,0.003072");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000463,0.000479,0.000531,0.000658,0.000944,0.001556,0.002809");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000670,0.000688,0.000746,0.000882,0.001177,0.001789,0.003035");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000460,0.000478,0.000530,0.000661,0.000952,0.001573,0.002845");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000268,0.000294,0.000356,0.000490,0.000768,0.001333,0.002473");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000034,-0.000015,0.000041,0.000168,0.000438,0.000991,0.002110");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000271,0.000296,0.000357,0.000488,0.000762,0.001315,0.002435");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000036,-0.000017,0.000040,0.000169,0.000443,0.001006,0.002142");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001182;
		fall_capacitance	: 0.001172;
		rise_capacitance	: 0.001192;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000576,0.000555,0.000569,0.000619,0.000738,0.000997,0.001538");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000096,0.000080,0.000089,0.000129,0.000235,0.000481,0.001010");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001049,0.001018,0.001045,0.001145,0.001384,0.001885,0.002901");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001228,0.001207,0.001230,0.001310,0.001503,0.001917,0.002800");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000592,0.000574,0.000591,0.000642,0.000761,0.001022,0.001568");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000023,-0.000038,-0.000028,0.000014,0.000122,0.000369,0.000901");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.037556;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.018087,0.030193,0.040746,0.061621,0.103443,0.186417,0.353800", \
				        "0.019117,0.031234,0.041784,0.062658,0.104449,0.187686,0.354614", \
				        "0.020471,0.032571,0.043114,0.063957,0.105579,0.189331,0.355303", \
				        "0.022221,0.034374,0.044904,0.065751,0.107345,0.191043,0.357759", \
				        "0.024340,0.036502,0.047053,0.067900,0.109628,0.193018,0.359619", \
				        "0.026488,0.038730,0.049346,0.070144,0.111703,0.194900,0.361263", \
				        "0.027429,0.039899,0.050461,0.071315,0.112981,0.195923,0.362527");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.024146,0.038326,0.051809,0.078692,0.132626,0.240209,0.455157", \
				        "0.025274,0.039456,0.052939,0.079822,0.133756,0.241333,0.456303", \
				        "0.026814,0.040999,0.054500,0.081375,0.134976,0.242640,0.458581", \
				        "0.029829,0.044036,0.057543,0.084437,0.138129,0.245917,0.461327", \
				        "0.034263,0.048413,0.061920,0.088821,0.142669,0.250473,0.464284", \
				        "0.038145,0.052316,0.065808,0.092612,0.146569,0.253829,0.469641", \
				        "0.040891,0.055012,0.068489,0.095384,0.149110,0.256741,0.471833");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004906,0.022020,0.040565,0.079558,0.156413,0.311553,0.621445", \
				        "0.004927,0.021960,0.040569,0.079508,0.157000,0.310774,0.622129", \
				        "0.004927,0.022033,0.040775,0.078956,0.156403,0.309492,0.621059", \
				        "0.005086,0.022007,0.040786,0.078982,0.156550,0.311921,0.617726", \
				        "0.005173,0.022008,0.040599,0.078692,0.155713,0.309277,0.621773", \
				        "0.005484,0.022302,0.040800,0.078455,0.155798,0.309566,0.619395", \
				        "0.005931,0.022546,0.040767,0.079133,0.155230,0.308597,0.619398");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005713,0.029135,0.055116,0.107900,0.213210,0.424047,0.849387", \
				        "0.005709,0.029133,0.055116,0.107898,0.213190,0.424114,0.849344", \
				        "0.005734,0.029182,0.055189,0.107323,0.213170,0.425879,0.840797", \
				        "0.005708,0.029148,0.055126,0.107757,0.213850,0.425209,0.846391", \
				        "0.005661,0.029116,0.054922,0.108030,0.213979,0.421823,0.850288", \
				        "0.005687,0.029063,0.054849,0.107490,0.212595,0.425751,0.846808", \
				        "0.005751,0.029140,0.055020,0.107964,0.211365,0.420646,0.850130");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000479,0.000588,0.000594,0.000597,0.000599,0.000597,0.000594", \
				        "0.000456,0.000565,0.000571,0.000575,0.000576,0.000575,0.000571", \
				        "0.000477,0.000588,0.000594,0.000597,0.000599,0.000598,0.000594", \
				        "0.000558,0.000665,0.000678,0.000681,0.000683,0.000681,0.000678", \
				        "0.000772,0.000885,0.000892,0.000903,0.000895,0.000895,0.000892", \
				        "0.001181,0.001334,0.001327,0.001339,0.001340,0.001341,0.001336", \
				        "0.001853,0.002103,0.002170,0.002196,0.002198,0.002200,0.002200");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000813,0.000903,0.000907,0.000920,0.000930,0.000949,0.001008", \
				        "0.000797,0.000887,0.000891,0.000904,0.000914,0.000933,0.000992", \
				        "0.000813,0.000904,0.000911,0.000910,0.000925,0.000959,0.000961", \
				        "0.000871,0.000964,0.000970,0.000973,0.000990,0.001014,0.001056", \
				        "0.001034,0.001122,0.001128,0.001135,0.001151,0.001143,0.001230", \
				        "0.001403,0.001483,0.001486,0.001491,0.001499,0.001533,0.001565", \
				        "0.002027,0.002216,0.002243,0.002237,0.002245,0.002237,0.002327");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 246024.151873;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 207401.318088;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 252448.472877;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 284827.320700;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 207360.295540;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 223575.210982;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 268226.187777;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 300820.426310;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 223533.982708;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000280;
		fall_capacitance	: 0.000264;
		rise_capacitance	: 0.000295;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.001930,-0.007193,-0.009309,0.005834", \
				        "-0.013067,-0.026551,-0.033126,-0.041891", \
				        "-0.019287,-0.036659,-0.046468,-0.059317", \
				        "-0.029294,-0.051714,-0.065318,-0.084499");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002267,-0.003775,-0.005546,-0.009246", \
				        "-0.005164,-0.004047,-0.004737,-0.005300", \
				        "-0.002061,0.000434,0.003141,0.007333", \
				        "0.006689,0.013912,0.022881,0.034489");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.009620,0.017408,0.024771,0.037775", \
				        "0.026001,0.034647,0.044490,0.060149", \
				        "0.036164,0.045327,0.056870,0.075462", \
				        "0.052618,0.063351,0.076366,0.099543");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008672,0.007133,0.009695,0.015345", \
				        "0.016339,0.012820,0.014859,0.021057", \
				        "0.017185,0.013588,0.015224,0.021978", \
				        "0.015263,0.011514,0.012572,0.019757");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000386,0.000428,0.000501,0.000656,0.000977,0.001620,0.002909");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000251,0.000287,0.000353,0.000500,0.000811,0.001446,0.002722");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000385,0.000426,0.000497,0.000649,0.000965,0.001598,0.002866");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000252,0.000290,0.000357,0.000506,0.000823,0.001467,0.002761");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000113,0.000165,0.000234,0.000375,0.000660,0.001232,0.002388");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000039,0.000005,0.000072,0.000210,0.000489,0.001051,0.002177");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000112,0.000163,0.000231,0.000369,0.000648,0.001211,0.002337");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000038,0.000007,0.000075,0.000214,0.000498,0.001068,0.002212");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000636;
		fall_capacitance	: 0.000630;
		rise_capacitance	: 0.000642;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000242,0.000250,0.000279,0.000343,0.000476,0.000753,0.001313");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000037,-0.000033,-0.000008,0.000050,0.000179,0.000450,0.001005");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000511,0.000519,0.000573,0.000695,0.000943,0.001449,0.002474");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000553,0.000566,0.000610,0.000708,0.000921,0.001370,0.002290");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000242,0.000250,0.000279,0.000342,0.000476,0.000753,0.001313");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000037,-0.000032,-0.000008,0.000051,0.000179,0.000450,0.001005");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.037659;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009137,0.020681,0.031079,0.051897,0.093649,0.177603,0.345817", \
				        "0.010246,0.021795,0.032211,0.053112,0.094982,0.178124,0.346231", \
				        "0.011041,0.022617,0.033034,0.053929,0.095428,0.179202,0.347542", \
				        "0.011966,0.023545,0.033964,0.054849,0.096665,0.180536,0.347345", \
				        "0.012921,0.024492,0.034915,0.055646,0.097508,0.180591,0.348816", \
				        "0.013183,0.024750,0.035160,0.055945,0.097406,0.180925,0.348952", \
				        "0.011280,0.022886,0.033241,0.054119,0.095659,0.178502,0.345087");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.011531,0.025396,0.038830,0.065815,0.119867,0.226462,0.443621", \
				        "0.012789,0.026656,0.040090,0.067078,0.121126,0.227744,0.444845", \
				        "0.014163,0.028045,0.041479,0.068446,0.122514,0.229382,0.446371", \
				        "0.015983,0.029835,0.043266,0.070227,0.124294,0.231474,0.447910", \
				        "0.017501,0.031352,0.044733,0.071684,0.125673,0.233483,0.449723", \
				        "0.018403,0.032224,0.045654,0.072495,0.126200,0.234384,0.448567", \
				        "0.017803,0.031657,0.045063,0.072017,0.125594,0.232581,0.446849");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002667,0.019956,0.038949,0.077907,0.155624,0.311269,0.616766", \
				        "0.002680,0.019834,0.039217,0.077802,0.154942,0.311329,0.622072", \
				        "0.002781,0.019900,0.039272,0.077361,0.155632,0.311608,0.620715", \
				        "0.002832,0.019924,0.039116,0.077414,0.155112,0.309580,0.621862", \
				        "0.002910,0.019861,0.038729,0.077744,0.154637,0.311188,0.619604", \
				        "0.003120,0.019978,0.039273,0.077163,0.154173,0.310070,0.619179", \
				        "0.003335,0.019943,0.038895,0.077205,0.153662,0.305513,0.618752");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002819,0.026905,0.053379,0.105679,0.211652,0.425615,0.848053", \
				        "0.002799,0.026904,0.053380,0.105727,0.211749,0.425497,0.848784", \
				        "0.002804,0.026874,0.053362,0.105315,0.211147,0.426111,0.845256", \
				        "0.002784,0.026917,0.053389,0.105297,0.212450,0.423903,0.850089", \
				        "0.002800,0.026875,0.052987,0.105255,0.210608,0.426553,0.838992", \
				        "0.002880,0.027001,0.053237,0.104835,0.210276,0.421169,0.847924", \
				        "0.002954,0.026970,0.053301,0.105249,0.208901,0.422018,0.848862");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000194,0.000250,0.000250,0.000249,0.000248,0.000246,0.000242", \
				        "0.000203,0.000259,0.000259,0.000258,0.000257,0.000255,0.000251", \
				        "0.000253,0.000308,0.000307,0.000307,0.000306,0.000304,0.000300", \
				        "0.000374,0.000420,0.000420,0.000420,0.000419,0.000417,0.000413", \
				        "0.000583,0.000643,0.000636,0.000642,0.000641,0.000639,0.000627", \
				        "0.000927,0.001068,0.001070,0.001070,0.001074,0.001062,0.001062", \
				        "0.001503,0.001740,0.001841,0.001905,0.001900,0.001897,0.001895");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000403,0.000462,0.000466,0.000473,0.000494,0.000510,0.000607", \
				        "0.000407,0.000467,0.000471,0.000479,0.000499,0.000516,0.000613", \
				        "0.000439,0.000499,0.000502,0.000507,0.000529,0.000548,0.000640", \
				        "0.000526,0.000580,0.000585,0.000588,0.000614,0.000622,0.000721", \
				        "0.000706,0.000762,0.000762,0.000767,0.000781,0.000825,0.000886", \
				        "0.001014,0.001142,0.001139,0.001145,0.001148,0.001191,0.001221", \
				        "0.001542,0.001805,0.001890,0.001902,0.001899,0.001938,0.001994");
			}
		}
	}

  }

}
/*
* End of file
*/
