// Seed: 1711463078
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output uwire id_4,
    input wire id_5,
    input wand id_6,
    input wire id_7
    , id_12,
    input tri0 module_0,
    input wand id_9,
    output tri1 id_10
);
  assign id_0  = 1;
  assign id_12 = 1'd0 ? id_1 : id_5;
  assign id_4  = 1;
  wire id_13;
  assign id_10 = 1;
  assign id_12 = 1 !=? 1;
  always_comb @(posedge 1) begin
    id_0 = 1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input tri0 id_5,
    input tri0 id_6
);
  for (id_8 = id_5 - 1'b0; 1; id_8 = id_0) begin : id_9
    for (id_10 = 1; 1; id_8 = id_8) begin : id_11
      id_12(
          .id_0(1), .id_1(1), .id_2(id_9), .id_3(id_4++), .id_4(1)
      );
    end
  end
  module_0(
      id_8, id_5, id_1, id_0, id_1, id_4, id_5, id_6, id_3, id_3, id_8
  );
endmodule
