Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 14 16:21:22 2024
| Host         : DESKTOP-GV76N07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ReactionSpeedTester_wrapper_timing_summary_routed.rpt -pb ReactionSpeedTester_wrapper_timing_summary_routed.pb -rpx ReactionSpeedTester_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ReactionSpeedTester_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.939        0.000                      0                 2839        0.039        0.000                      0                 2839        4.020        0.000                       0                  1215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.939        0.000                      0                 2839        0.039        0.000                      0                 2839        4.020        0.000                       0                  1215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.642ns (12.658%)  route 4.430ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.844     3.138    ReactionSpeedTester_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y106        FDRE                                         r  ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.109     5.765    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.889 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_i_1/O
                         net (fo=150, routed)         2.321     8.210    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SR[0]
    SLICE_X30Y65         FDSE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.519    12.698    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X30Y65         FDSE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_reg/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X30Y65         FDSE (Setup_fdse_C_S)       -0.524    12.149    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_dc_n_reg
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.642ns (12.658%)  route 4.430ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.844     3.138    ReactionSpeedTester_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y106        FDRE                                         r  ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.109     5.765    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.889 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_i_1/O
                         net (fo=150, routed)         2.321     8.210    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SR[0]
    SLICE_X30Y65         FDSE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.519    12.698    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X30Y65         FDSE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_reg/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X30Y65         FDSE (Setup_fdse_C_S)       -0.524    12.149    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vbat_reg
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.642ns (12.658%)  route 4.430ns (87.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.844     3.138    ReactionSpeedTester_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y106        FDRE                                         r  ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  ReactionSpeedTester_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=14, routed)          2.109     5.765    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/s00_axi_aresetn
    SLICE_X31Y90         LUT1 (Prop_lut1_I0_O)        0.124     5.889 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/spi_data_i_1/O
                         net (fo=150, routed)         2.321     8.210    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SR[0]
    SLICE_X30Y65         FDSE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.519    12.698    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/s00_axi_aclk
    SLICE_X30Y65         FDSE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_reg/C
                         clock pessimism              0.129    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X30Y65         FDSE (Setup_fdse_C_S)       -0.524    12.149    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/oled_vdd_reg
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.902ns (33.990%)  route 3.694ns (66.010%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.737     3.031    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.217     5.582    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.118     5.700 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=9, routed)           0.600     6.299    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.326     6.625 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=6, routed)           0.833     7.458    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1[31]_i_2/O
                         net (fo=31, routed)          1.044     8.627    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop_n_9
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.654    12.833    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.902ns (33.990%)  route 3.694ns (66.010%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.737     3.031    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.217     5.582    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.118     5.700 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=9, routed)           0.600     6.299    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.326     6.625 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=6, routed)           0.833     7.458    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1[31]_i_2/O
                         net (fo=31, routed)          1.044     8.627    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop_n_9
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.654    12.833    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.902ns (33.990%)  route 3.694ns (66.010%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.737     3.031    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.217     5.582    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.118     5.700 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=9, routed)           0.600     6.299    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.326     6.625 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=6, routed)           0.833     7.458    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1[31]_i_2/O
                         net (fo=31, routed)          1.044     8.627    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop_n_9
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.654    12.833    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.902ns (33.990%)  route 3.694ns (66.010%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.737     3.031    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.217     5.582    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.118     5.700 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=9, routed)           0.600     6.299    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.326     6.625 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=6, routed)           0.833     7.458    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1[31]_i_2/O
                         net (fo=31, routed)          1.044     8.627    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop_n_9
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.654    12.833    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.902ns (33.990%)  route 3.694ns (66.010%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.737     3.031    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.217     5.582    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.118     5.700 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=9, routed)           0.600     6.299    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.326     6.625 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=6, routed)           0.833     7.458    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1[31]_i_2/O
                         net (fo=31, routed)          1.044     8.627    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop_n_9
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.654    12.833    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y100        FDRE (Setup_fdre_C_CE)      -0.205    12.603    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.902ns (34.675%)  route 3.583ns (65.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.737     3.031    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.217     5.582    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.118     5.700 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=9, routed)           0.600     6.299    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.326     6.625 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=6, routed)           0.833     7.458    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1[31]_i_2/O
                         net (fo=31, routed)          0.934     8.516    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop_n_9
    SLICE_X45Y95         FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.478    12.657    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.527    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.902ns (34.675%)  route 3.583ns (65.325%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.737     3.031    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.217     5.582    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y103        LUT5 (Prop_lut5_I4_O)        0.118     5.700 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=9, routed)           0.600     6.299    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.326     6.625 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=6, routed)           0.833     7.458    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1_reg[0]
    SLICE_X35Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.582 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/slv_reg1[31]_i_2/O
                         net (fo=31, routed)          0.934     8.516    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop_n_9
    SLICE_X45Y95         FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        1.478    12.657    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y95         FDRE (Setup_fdre_C_CE)      -0.205    12.527    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  4.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.558     0.894    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.113     1.148    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.824     1.190    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.558     0.894    ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  ReactionSpeedTester_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.115     1.150    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y94         SRLC32E                                      r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.825     1.191    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (57.011%)  route 0.143ns (42.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.659     0.995    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.143     1.279    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.327 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.327    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[26]
    SLICE_X27Y99         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.844     1.210    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.656     0.992    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.885     1.251    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    ReactionSpeedTester_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.247ns (46.476%)  route 0.284ns (53.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.557     0.893    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.284     1.325    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[27]
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.099     1.424 r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.424    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X37Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.911     1.277    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y100        FDRE                                         r  ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.091     1.333    ReactionSpeedTester_i/oledControl_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.929%)  route 0.263ns (65.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.577     0.913    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.263     1.316    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.931     1.297    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.929%)  route 0.263ns (65.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.577     0.913    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.263     1.316    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.931     1.297    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.929%)  route 0.263ns (65.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.577     0.913    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.263     1.316    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.931     1.297    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.929%)  route 0.263ns (65.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.577     0.913    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.263     1.316    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.931     1.297    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.223    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.656     0.992    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ReactionSpeedTester_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1215, routed)        0.885     1.251    ReactionSpeedTester_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    ReactionSpeedTester_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ReactionSpeedTester_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ReactionSpeedTester_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y103   ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y104   ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y104   ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y104   ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y103   ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y104   ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y99    ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y99    ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y99    ReactionSpeedTester_i/Timer_0/inst/Timer_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y92    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    ReactionSpeedTester_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK



