{"sha": "f512bf3ee95914b30ba67f80ca42a72ec630738f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjUxMmJmM2VlOTU5MTRiMzBiYTY3ZjgwY2E0MmE3MmVjNjMwNzM4Zg==", "commit": {"author": {"name": "Richard Biener", "email": "rguenther@suse.de", "date": "2018-10-02T13:06:54Z"}, "committer": {"name": "Richard Biener", "email": "rguenth@gcc.gnu.org", "date": "2018-10-02T13:06:54Z"}, "message": "sse.md (reduc_plus_scal_v4df): Avoid the use of haddv4df...\n\n2018-10-02  Richard Biener  <rguenther@suse.de>\n\n\t* config/i386/sse.md (reduc_plus_scal_v4df): Avoid the use\n\tof haddv4df, first reduce to SSE width and exploit the fact\n\tthat we only need element zero with the reduction result.\n\t(reduc_plus_scal_v2df): Likewise.\n\nFrom-SVN: r264785", "tree": {"sha": "213885b05da8c042e27901d44809531e48adc5bc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/213885b05da8c042e27901d44809531e48adc5bc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f512bf3ee95914b30ba67f80ca42a72ec630738f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f512bf3ee95914b30ba67f80ca42a72ec630738f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f512bf3ee95914b30ba67f80ca42a72ec630738f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f512bf3ee95914b30ba67f80ca42a72ec630738f/comments", "author": {"login": "rguenth", "id": 2046526, "node_id": "MDQ6VXNlcjIwNDY1MjY=", "avatar_url": "https://avatars.githubusercontent.com/u/2046526?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rguenth", "html_url": "https://github.com/rguenth", "followers_url": "https://api.github.com/users/rguenth/followers", "following_url": "https://api.github.com/users/rguenth/following{/other_user}", "gists_url": "https://api.github.com/users/rguenth/gists{/gist_id}", "starred_url": "https://api.github.com/users/rguenth/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rguenth/subscriptions", "organizations_url": "https://api.github.com/users/rguenth/orgs", "repos_url": "https://api.github.com/users/rguenth/repos", "events_url": "https://api.github.com/users/rguenth/events{/privacy}", "received_events_url": "https://api.github.com/users/rguenth/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "1c0292829543a2b0c85cfb4de6d4be3be84ede58", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1c0292829543a2b0c85cfb4de6d4be3be84ede58", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1c0292829543a2b0c85cfb4de6d4be3be84ede58"}], "stats": {"total": 31, "additions": 21, "deletions": 10}, "files": [{"sha": "65d5d7dd3313c79f71ce73327e99af96efc2517f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f512bf3ee95914b30ba67f80ca42a72ec630738f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f512bf3ee95914b30ba67f80ca42a72ec630738f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f512bf3ee95914b30ba67f80ca42a72ec630738f", "patch": "@@ -1,3 +1,10 @@\n+2018-10-02  Richard Biener  <rguenther@suse.de>\n+\n+\t* config/i386/sse.md (reduc_plus_scal_v4df): Avoid the use\n+\tof haddv4df, first reduce to SSE width and exploit the fact\n+\tthat we only need element zero with the reduction result.\n+\t(reduc_plus_scal_v2df): Likewise.\n+\n 2018-10-02  Eric Botcazou  <ebotcazou@adacore.com>\n \n \t* dojump.h (do_jump): Delete."}, {"sha": "ce26994f61fa39cd6fa1decb5c7fb04415be4814", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 14, "deletions": 10, "changes": 24, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f512bf3ee95914b30ba67f80ca42a72ec630738f/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f512bf3ee95914b30ba67f80ca42a72ec630738f/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=f512bf3ee95914b30ba67f80ca42a72ec630738f", "patch": "@@ -2473,24 +2473,28 @@\n    (match_operand:V4DF 1 \"register_operand\")]\n   \"TARGET_AVX\"\n {\n-  rtx tmp = gen_reg_rtx (V4DFmode);\n-  rtx tmp2 = gen_reg_rtx (V4DFmode);\n-  rtx vec_res = gen_reg_rtx (V4DFmode);\n-  emit_insn (gen_avx_haddv4df3 (tmp, operands[1], operands[1]));\n-  emit_insn (gen_avx_vperm2f128v4df3 (tmp2, tmp, tmp, GEN_INT (1)));\n-  emit_insn (gen_addv4df3 (vec_res, tmp, tmp2));\n-  emit_insn (gen_vec_extractv4dfdf (operands[0], vec_res, const0_rtx));\n+  rtx tmp = gen_reg_rtx (V2DFmode);\n+  emit_insn (gen_vec_extract_hi_v4df (tmp, operands[1]));\n+  rtx tmp2 = gen_reg_rtx (V2DFmode);\n+  emit_insn (gen_addv2df3 (tmp2, tmp, gen_lowpart (V2DFmode, operands[1])));\n+  rtx tmp3 = gen_reg_rtx (V2DFmode);\n+  emit_insn (gen_vec_interleave_highv2df (tmp3, tmp2, tmp2));\n+  emit_insn (gen_adddf3 (operands[0],\n+\t\t\t gen_lowpart (DFmode, tmp2),\n+\t\t\t gen_lowpart (DFmode, tmp3)));\n   DONE;\n })\n \n (define_expand \"reduc_plus_scal_v2df\"\n   [(match_operand:DF 0 \"register_operand\")\n    (match_operand:V2DF 1 \"register_operand\")]\n-  \"TARGET_SSE3\"\n+  \"TARGET_SSE2\"\n {\n   rtx tmp = gen_reg_rtx (V2DFmode);\n-  emit_insn (gen_sse3_haddv2df3 (tmp, operands[1], operands[1]));\n-  emit_insn (gen_vec_extractv2dfdf (operands[0], tmp, const0_rtx));\n+  emit_insn (gen_vec_interleave_highv2df (tmp, operands[1], operands[1]));\n+  emit_insn (gen_adddf3 (operands[0],\n+\t\t\t gen_lowpart (DFmode, tmp),\n+\t\t\t gen_lowpart (DFmode, operands[1])));\n   DONE;\n })\n "}]}