
---------- Begin Simulation Statistics ----------
final_tick                                 1085074000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180520                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   313601                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.39                       # Real time elapsed on the host
host_tick_rate                               95293905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2055493                       # Number of instructions simulated
sim_ops                                       3570845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001085                       # Number of seconds simulated
sim_ticks                                  1085074000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435751                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24316                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            462098                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             237655                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435751                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198096                       # Number of indirect misses.
system.cpu.branchPred.lookups                  488284                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11259                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12213                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2356406                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1933645                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24398                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     342722                       # Number of branches committed
system.cpu.commit.bw_lim_events                591966                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          891969                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2055493                       # Number of instructions committed
system.cpu.commit.committedOps                3570845                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2320248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.538993                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1151203     49.62%     49.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       179150      7.72%     57.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169956      7.32%     64.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227973      9.83%     74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       591966     25.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2320248                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9460                       # Number of function calls committed.
system.cpu.commit.int_insts                   3516679                       # Number of committed integer instructions.
system.cpu.commit.loads                        488194                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2811995     78.75%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1787      0.05%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          469156     13.14%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157901      4.42%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3570845                       # Class of committed instruction
system.cpu.commit.refs                         658164                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2055493                       # Number of Instructions Simulated
system.cpu.committedOps                       3570845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.319725                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.319725                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7719                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33381                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48286                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4378                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1021789                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4680392                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   291911                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1137068                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24464                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88048                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      572614                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2014                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      190545                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      488284                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    241756                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2209316                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4642                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2831704                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           593                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48928                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180000                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             328788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             248914                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043875                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2563280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931025                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1219532     47.58%     47.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74153      2.89%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59113      2.31%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75063      2.93%     55.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1135419     44.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2563280                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118686                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64817                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    216380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    216380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    216380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    216380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    216380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    216380400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8730000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8729200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4350400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4514800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4547200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77765600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77773200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77812800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1646856800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28831                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   373667                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.514626                       # Inst execution rate
system.cpu.iew.exec_refs                       764878                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     190534                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  680586                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                604976                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                929                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               638                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               201217                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4462740                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                574344                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34547                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4108705                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3274                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24464                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15794                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39960                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116780                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31246                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20726                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5769131                       # num instructions consuming a value
system.cpu.iew.wb_count                       4086619                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566342                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3267301                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.506484                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4093520                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6368985                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3534869                       # number of integer regfile writes
system.cpu.ipc                               0.757733                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757733                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26110      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3245707     78.34%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1811      0.04%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41837      1.01%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4256      0.10%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6779      0.16%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14871      0.36%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13656      0.33%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7027      0.17%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1990      0.05%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               560265     13.52%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179492      4.33%     99.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24451      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13765      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4143255                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88995                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179238                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85840                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127594                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4028150                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10688851                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4000779                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5227109                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4461626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4143255                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18302                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            382                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2563280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616388                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1162481     45.35%     45.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173740      6.78%     52.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              300276     11.71%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              338169     13.19%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              588614     22.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2563280                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.527363                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      241856                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11534                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4160                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               604976                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              201217                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1548978                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2712686                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  829748                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4902534                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46176                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   341917                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25217                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6456                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12033772                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4605312                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6305394                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1166844                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72526                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24464                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                180742                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1402837                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150733                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7319057                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19565                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                873                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    204893                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            922                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6191096                       # The number of ROB reads
system.cpu.rob.rob_writes                     9169581                       # The number of ROB writes
system.cpu.timesIdled                            1479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          410                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37600                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              410                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          778                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            778                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              162                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12004                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1337                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7892                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1343                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12004                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       939776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       939776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  939776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13347                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11199181                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28990719                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17361                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4107                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23357                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1078                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2079                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2079                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17361                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7623                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49415                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57038                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       168000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1421312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10384                       # Total snoops (count)
system.l2bus.snoopTraffic                       85696                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29822                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014016                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117561                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29404     98.60%     98.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                      418      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29822                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20175999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18642446                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3152799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       238430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           238430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       238430                       # number of overall hits
system.cpu.icache.overall_hits::total          238430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3325                       # number of overall misses
system.cpu.icache.overall_misses::total          3325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166906000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166906000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166906000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166906000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       241755                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       241755                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       241755                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       241755                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013754                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013754                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013754                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013754                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50197.293233                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50197.293233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50197.293233                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50197.293233                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2627                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132964800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132964800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132964800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132964800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010866                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010866                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010866                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010866                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50614.693567                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50614.693567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50614.693567                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50614.693567                       # average overall mshr miss latency
system.cpu.icache.replacements                   2371                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       238430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          238430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166906000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166906000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       241755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       241755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013754                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013754                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50197.293233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50197.293233                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132964800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132964800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50614.693567                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50614.693567                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.463005                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              213959                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2371                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.239983                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.463005                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990090                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            486137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           486137                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       666682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           666682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       666682                       # number of overall hits
system.cpu.dcache.overall_hits::total          666682                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34834                       # number of overall misses
system.cpu.dcache.overall_misses::total         34834                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1688359599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1688359599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1688359599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1688359599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       701516                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       701516                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       701516                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       701516                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48468.725929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48468.725929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48468.725929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48468.725929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.070081                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1742                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2770                       # number of writebacks
system.cpu.dcache.writebacks::total              2770                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16813                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576560799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576560799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576560799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241482724                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    818043523                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017940                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017940                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017940                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023967                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45813.333254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45813.333254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45813.333254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57115.119205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48655.416820                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15789                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       498823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          498823                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32717                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1583603200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1583603200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       531540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       531540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48403.068741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48403.068741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22211                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474971600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474971600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019765                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45209.556444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45209.556444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104756399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104756399                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012455                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012455                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49483.419462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49483.419462                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101589199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101589199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012231                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48864.453583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48864.453583                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4228                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4228                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241482724                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241482724                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57115.119205                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57115.119205                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.492792                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              632616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.066882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.318829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.173963                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220873                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952630                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1419845                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1419845                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             806                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4988                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          904                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6698                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            806                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4988                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          904                       # number of overall hits
system.l2cache.overall_hits::total               6698                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1819                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7597                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3324                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12740                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1819                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7597                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3324                       # number of overall misses
system.l2cache.overall_misses::total            12740                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123014400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519268000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231538981                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    873821381                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123014400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519268000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231538981                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    873821381                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2625                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12585                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4228                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19438                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2625                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12585                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4228                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19438                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.692952                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.786187                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655417                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.692952                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.786187                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655417                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67627.487631                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68351.717783                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69656.733153                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68588.805416                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67627.487631                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68351.717783                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69656.733153                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68588.805416                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1337                       # number of writebacks
system.l2cache.writebacks::total                 1337                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1819                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7589                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3300                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12708                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1819                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7589                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3300                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          639                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13347                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108462400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458314000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204361005                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    771137405                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108462400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458314000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204361005                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38058185                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809195590                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.692952                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603019                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.780511                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653771                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.692952                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603019                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.780511                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.686645                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59627.487631                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60391.882989                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61927.577273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60681.256295                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59627.487631                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60391.882989                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61927.577273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59558.974961                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60627.526036                       # average overall mshr miss latency
system.l2cache.replacements                      9304                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2770                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2770                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          639                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38058185                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38058185                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59558.974961                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59558.974961                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          733                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              733                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1346                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92876000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92876000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2079                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.647427                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.647427                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69001.485884                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69001.485884                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1343                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82074000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82074000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645984                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645984                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61112.434847                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61112.434847                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          806                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4255                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          904                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5965                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1819                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6251                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3324                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11394                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123014400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426392000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231538981                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    780945381                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2625                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10506                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4228                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17359                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.692952                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594993                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.786187                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656374                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67627.487631                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68211.806111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69656.733153                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68540.054502                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1819                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6246                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3300                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11365                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108462400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376240000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204361005                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689063405                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.692952                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594517                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.780511                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654704                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59627.487631                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60236.951649                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61927.577273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60630.304004                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3706.607373                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25215                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9304                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.710125                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.125974                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   283.420685                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2362.013924                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   892.319506                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.727285                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002960                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069195                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576664                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217851                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038263                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904933                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1186                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1029                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1908                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289551                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710449                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314128                       # Number of tag accesses
system.l2cache.tags.data_accesses              314128                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1085074000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              854208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116416                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116416                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85568                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85568                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1819                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7589                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3300                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13347                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1337                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1337                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107288535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          447615554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194641103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37689595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787234788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107288535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107288535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78859138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78859138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78859138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107288535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         447615554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194641103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37689595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             866093925                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16743696400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254596                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   395691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   328.95                       # Real time elapsed on the host
host_tick_rate                               47601267                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    83750485                       # Number of instructions simulated
sim_ops                                     130164159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015659                       # Number of seconds simulated
sim_ticks                                 15658622400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2122899                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24803                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2123329                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2122079                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2122899                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              820                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2123479                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      63                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          129                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 331245658                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 64582151                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24803                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2122624                       # Number of branches committed
system.cpu.commit.bw_lim_events              27690048                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          321766                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             81694992                       # Number of instructions committed
system.cpu.commit.committedOps              126593314                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     39054234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.241475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.261242                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       107741      0.28%      0.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8903056     22.80%     23.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       130101      0.33%     23.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2223288      5.69%     29.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     27690048     70.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     39054234                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        968                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                 126568352                       # Number of committed integer instructions.
system.cpu.commit.loads                      12876949                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        24823      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        107153156     84.64%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        12876833     10.17%     94.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6537485      5.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          648      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         126593314                       # Class of committed instruction
system.cpu.commit.refs                       19415082                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    81694992                       # Number of Instructions Simulated
system.cpu.committedOps                     126593314                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.479179                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.479179                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               4919218                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              127189004                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2344039                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  27648567                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25175                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4207413                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    12904462                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     6538375                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     2123479                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4368204                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      34725203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   110                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       82604763                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   50350                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.054244                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4394034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2122142                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.110141                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           39144412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.268706                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.396025                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4477882     11.44%     11.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1581167      4.04%     15.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2687224      6.86%     22.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   596591      1.52%     23.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 29801548     76.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             39144412                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1138                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      346                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   7146180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   7146180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   7146180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   7146180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   7146180400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   7146180400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        19200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        20000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        20000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1946842800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1946604000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1946523200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1946692000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    50663870000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                24815                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2122862                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.235543                       # Inst execution rate
system.cpu.iew.exec_refs                     19442833                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    6538375                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   66172                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12959920                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              6539902                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           126915080                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12904458                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24212                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             126660382                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   182                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25175                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   196                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            73602                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        82971                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1770                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            409                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          214                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24601                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 378242416                       # num instructions consuming a value
system.cpu.iew.wb_count                     126659464                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.305991                       # average fanout of values written-back
system.cpu.iew.wb_producers                 115738801                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.235520                       # insts written-back per cycle
system.cpu.iew.wb_sent                      126659763                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                308760546                       # number of integer regfile reads
system.cpu.int_regfile_writes               117973373                       # number of integer regfile writes
system.cpu.ipc                               2.086901                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.086901                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             24919      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             107192711     84.61%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    54      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   61      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 20      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12927698     10.20%     94.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6538123      5.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             173      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            660      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              126684594                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1089                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2179                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1050                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1440                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              126658586                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          292512224                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    126658414                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         127235789                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  126915059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 126684594                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          321766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               803                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1302295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      39144412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.236339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.767853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               67193      0.17%      0.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              384123      0.98%      1.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             6451765     16.48%     17.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15568383     39.77%     57.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16672948     42.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        39144412                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.236162                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     4368204                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           6461185                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6290987                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12959920                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             6539902                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                23688633                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         39146556                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  115150                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             182431759                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2735018                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4460593                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     38                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             666149756                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              127088876                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           183144410                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  29739311                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1127                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25175                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4803839                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   712650                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1457                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        309857958                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12094449                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    138279266                       # The number of ROB reads
system.cpu.rob.rob_writes                   253920370                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           70                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            140                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            85                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 38                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                43                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      43    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  43                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              92600                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  64                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               100                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  6                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             64                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     210                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                43                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                113                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035398                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185607                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      109     96.46%     96.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      3.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  113                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               45600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                65196                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               38400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4368165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4368165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4368165                       # number of overall hits
system.cpu.icache.overall_hits::total         4368165                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           39                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             39                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           39                       # number of overall misses
system.cpu.icache.overall_misses::total            39                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2245600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2245600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2245600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2245600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4368204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4368204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4368204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4368204                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57579.487179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57579.487179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57579.487179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57579.487179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1781200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1781200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1781200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1781200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55662.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55662.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55662.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55662.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4368165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4368165                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           39                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2245600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2245600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4368204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4368204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57579.487179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57579.487179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1781200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1781200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55662.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55662.500000                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8989                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                32                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            280.906250                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8736440                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8736440                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     19368928                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19368928                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     19368928                       # number of overall hits
system.cpu.dcache.overall_hits::total        19368928                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           60                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           60                       # number of overall misses
system.cpu.dcache.overall_misses::total            60                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2482400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2482400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2482400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2482400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     19368988                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19368988                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     19368988                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19368988                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41373.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41373.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41373.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41373.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           35                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1396400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1396400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1396400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1425196                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39897.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39897.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39897.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37505.157895                       # average overall mshr miss latency
system.cpu.dcache.replacements                     38                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12830801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12830801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            54                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2138400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2138400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12830855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12830855                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        39600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        39600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1057200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1057200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36455.172414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36455.172414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6538127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6538127                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       344000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       344000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6538133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6538133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       339200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       339200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        28796                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9598.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 313                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                38                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.236842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   827.999428                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   196.000572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.808593                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.191407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.191406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38738014                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38738014                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              16                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             16                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                43                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           19                       # number of overall misses
system.l2cache.overall_misses::total               43                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1675600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1220000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2895600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1675600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1220000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2895600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           32                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              70                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           32                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             70                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.542857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.614286                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.542857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.614286                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69816.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64210.526316                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67339.534884                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69816.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64210.526316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67339.534884                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1483600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1068000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2551600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1483600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1068000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2551600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.542857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.614286                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.542857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.614286                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61816.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56210.526316                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59339.534884                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61816.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56210.526316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59339.534884                       # average overall mshr miss latency
system.l2cache.replacements                        43                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       323600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       323600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.833333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64720                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64720                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       283600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       283600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56720                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56720                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1675600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       896400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2572000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482759                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.593750                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69816.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64028.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67684.210526                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1483600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       784400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2268000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.482759                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.593750                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61816.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56028.571429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59684.210526                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    173                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   43                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.023256                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.000221                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   934.663809                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1958.334418                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1002.001552                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          169                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007813                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.228189                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.478109                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.244629                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.041260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1173                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2923                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2923                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.286377                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.713623                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1163                       # Number of tag accesses
system.l2cache.tags.data_accesses                1163                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  15658622400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              98093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              77657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 175750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         98093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             98093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           12262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 12262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           12262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             98093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             77657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                188011                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16876668800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               41092662                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                 63922079                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.04                       # Real time elapsed on the host
host_tick_rate                               65026880                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    84026393                       # Number of instructions simulated
sim_ops                                     130712226                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000133                       # Number of seconds simulated
sim_ticks                                   132972400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                59549                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2556                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56698                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27085                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           59549                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            32464                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66126                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4582                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1953                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    318416                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   175099                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2611                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56487                       # Number of branches committed
system.cpu.commit.bw_lim_events                 85151                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           50366                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               275908                       # Number of instructions committed
system.cpu.commit.committedOps                 548067                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       280146                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.956362                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.651188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        86356     30.83%     30.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        44057     15.73%     46.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30340     10.83%     57.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34242     12.22%     69.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85151     30.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       280146                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      23028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4187                       # Number of function calls committed.
system.cpu.commit.int_insts                    530787                       # Number of committed integer instructions.
system.cpu.commit.loads                         72403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2344      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           408582     74.55%     74.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1921      0.35%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.06%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            975      0.18%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.06%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.03%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3337      0.61%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3456      0.63%     76.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7189      1.31%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.02%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           68901     12.57%     90.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45303      8.27%     99.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         3502      0.64%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1590      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            548067                       # Class of committed instruction
system.cpu.commit.refs                         119296                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275908                       # Number of Instructions Simulated
system.cpu.committedOps                        548067                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.204862                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.204862                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          116                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          201                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          394                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            18                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 29840                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 617808                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    90108                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    168751                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2643                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3200                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       77374                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           117                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48863                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       66126                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     48836                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        201534                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   712                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         317453                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           338                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5286                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.198916                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              89963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              31667                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.954944                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             294542                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.137396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.891286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   117687     39.96%     39.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16152      5.48%     45.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8822      3.00%     48.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11767      4.00%     52.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   140114     47.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               294542                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37313                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19917                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     28886800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     28886800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     28886400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     28886400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     28886800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     28886800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       467600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       145600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       146000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1485200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1454400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1419600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12790800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12778800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12792800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12773600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      231821600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           37889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3204                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    58914                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.740045                       # Inst execution rate
system.cpu.iew.exec_refs                       126161                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48803                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   19228                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 80168                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                288                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                61                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51011                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              598415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 77358                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4069                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                578445                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     58                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    73                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2643                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   162                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5151                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7767                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4118                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2786                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            418                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    650906                       # num instructions consuming a value
system.cpu.iew.wb_count                        576689                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620524                       # average fanout of values written-back
system.cpu.iew.wb_producers                    403903                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.734763                       # insts written-back per cycle
system.cpu.iew.wb_sent                         577432                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   863690                       # number of integer regfile reads
system.cpu.int_regfile_writes                  450368                       # number of integer regfile writes
system.cpu.ipc                               0.829971                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.829971                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2960      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                433298     74.38%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1924      0.33%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   413      0.07%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1079      0.19%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 378      0.06%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  193      0.03%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3483      0.60%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3535      0.61%     76.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7211      1.24%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                198      0.03%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                74650     12.82%     90.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47478      8.15%     99.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3827      0.66%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1884      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 582511                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   24149                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               48343                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        23856                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              26232                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 555402                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1412316                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       552833                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            622574                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     597991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    582511                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 424                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           50358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1092                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            230                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        67718                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        294542                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.977684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.579785                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               87914     29.85%     29.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               32900     11.17%     41.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45837     15.56%     56.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               53627     18.21%     74.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               74264     25.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          294542                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.752276                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       48894                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           105                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2424                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1652                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                80168                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51011                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  248635                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           332431                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   21691                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                615371                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    838                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    92385                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    892                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   189                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1566781                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 611759                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              684334                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    169442                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1969                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2643                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4601                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    68987                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             38906                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           920329                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3780                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                219                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4969                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            238                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       793428                       # The number of ROB reads
system.cpu.rob.rob_writes                     1211387                       # The number of ROB writes
system.cpu.timesIdled                             859                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           77                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           4792                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               77                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              561                       # Transaction distribution
system.membus.trans_dist::ReadExReq                23                       # Transaction distribution
system.membus.trans_dist::ReadExResp               23                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           615                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        43200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        43200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   43200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 638                       # Request fanout histogram
system.membus.reqLayer2.occupancy              554456                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1377444                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2365                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           149                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2895                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 10                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 30                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                30                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2366                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         5961                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    7187                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       127104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   160384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               660                       # Total snoops (count)
system.l2bus.snoopTraffic                        2432                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3056                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028141                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.165404                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2970     97.19%     97.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                       86      2.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3056                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              491197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2029924                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2384400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       132972400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        46696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            46696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        46696                       # number of overall hits
system.cpu.icache.overall_hits::total           46696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2140                       # number of overall misses
system.cpu.icache.overall_misses::total          2140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50827600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50827600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50827600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50827600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        48836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        48836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        48836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        48836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043820                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23751.214953                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23751.214953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23751.214953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23751.214953                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          152                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1988                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1988                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1988                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1988                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42409600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42409600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040708                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040708                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040708                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040708                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21332.796781                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21332.796781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21332.796781                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21332.796781                       # average overall mshr miss latency
system.cpu.icache.replacements                   1987                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        46696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           46696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50827600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50827600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        48836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        48836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23751.214953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23751.214953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1988                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42409600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42409600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040708                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21332.796781                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21332.796781                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4434989                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2243                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1977.257691                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             99659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            99659                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       118452                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           118452                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       118452                       # number of overall hits
system.cpu.dcache.overall_hits::total          118452                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          671                       # number of overall misses
system.cpu.dcache.overall_misses::total           671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     29598000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29598000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     29598000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29598000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       119123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       119123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       119123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       119123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005633                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005633                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44110.283159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44110.283159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44110.283159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44110.283159                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                41                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          112                       # number of writebacks
system.cpu.dcache.writebacks::total               112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          334                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           72                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13849200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13849200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13849200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3935522                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17784722                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002829                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003433                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41095.548961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41095.548961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41095.548961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54660.027778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43483.427873                       # average overall mshr miss latency
system.cpu.dcache.replacements                    408                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71530                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27878800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27878800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        72170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        72170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43560.625000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43560.625000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12154800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12154800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39721.568627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39721.568627                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1719200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1719200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55458.064516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55458.064516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1694400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1694400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54658.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54658.064516                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           72                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           72                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3935522                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3935522                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54660.027778                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54660.027778                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19538393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1432                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          13644.129190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.681772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   182.318228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.821955                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.178045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          556                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            238654                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           238654                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1588                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             157                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1761                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1588                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            157                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total               1761                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           399                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           179                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               634                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          399                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          179                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           56                       # number of overall misses
system.l2cache.overall_misses::total              634                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26676800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12100400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3759941                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     42537141                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26676800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12100400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3759941                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     42537141                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1987                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          336                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           72                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2395                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1987                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          336                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           72                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2395                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.200805                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.532738                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.264718                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.200805                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.532738                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.264718                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66859.147870                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        67600                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67141.803571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67093.282334                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66859.147870                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        67600                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67141.803571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67093.282334                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          399                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          178                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          633                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          399                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          178                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          639                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23492800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10620000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3311941                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     37424741                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23492800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10620000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3311941                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       356392                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     37781133                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.200805                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.529762                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.264301                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.200805                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.529762                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.266806                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58879.197995                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59662.921348                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59141.803571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59122.813586                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58879.197995                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59662.921348                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59141.803571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59398.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59125.403756                       # average overall mshr miss latency
system.l2cache.replacements                       649                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           25                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           25                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       356392                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       356392                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59398.666667                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59398.666667                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           23                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             23                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1587600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1587600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           30                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.766667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.766667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69026.086957                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69026.086957                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           23                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           23                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1403600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1403600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.766667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.766667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61026.086957                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61026.086957                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1588                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          150                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1754                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          399                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          611                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26676800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10512800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3759941                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     40949541                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1987                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          306                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           72                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2365                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.200805                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.509804                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.258351                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66859.147870                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67389.743590                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67141.803571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67020.525368                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          399                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          610                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23492800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9216400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3311941                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36021141                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.200805                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.506536                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.257928                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58879.197995                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59460.645161                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59141.803571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59051.050820                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17374                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4745                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.661538                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.815195                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1125.254424                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1851.387626                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   928.766330                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   155.776426                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008500                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274720                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451999                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226750                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038031                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1028                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3068                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           19                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          965                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2482                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250977                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                38921                       # Number of tag accesses
system.l2cache.tags.data_accesses               38921                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    132972400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               40832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              398                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              178                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           56                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  638                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          191558549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           85671914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     26952962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2887817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              307071242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     191558549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         191558549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17808207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17808207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17808207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         191558549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          85671914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     26952962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2887817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             324879449                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
