Analysis & Synthesis report for PBL4
Tue Dec 09 01:00:32 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Dec 09 01:00:32 2014        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; PBL4                                         ;
; Top-level Entity Name       ; PBL4                                         ;
; Family                      ; ACEX1K                                       ;
; Total logic elements        ; 84                                           ;
; Total pins                  ; 38                                           ;
; Total memory bits           ; 0                                            ;
; Total PLLs                  ; 0                                            ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EP1K100QC208-3 ;               ;
; Top-level entity name                                        ; PBL4           ; PBL4          ;
; Family name                                                  ; ACEX1K         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off            ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Redundant Logic Cells                                 ; Off            ; Off           ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Off            ; Off           ;
; Ignore SOFT Buffers                                          ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Auto Implement in ROM                                        ; Off            ; Off           ;
; Optimization Technique                                       ; Area           ; Area          ;
; Carry Chain Length                                           ; 32             ; 32            ;
; Cascade Chain Length                                         ; 2              ; 2             ;
; Auto Carry Chains                                            ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto ROM Replacement                                         ; On             ; On            ;
; Auto RAM Replacement                                         ; On             ; On            ;
; Auto Clock Enable Replacement                                ; On             ; On            ;
; Strict RAM Replacement                                       ; Off            ; Off           ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+
; Contador3bits.bdf                ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Contador3bits.bdf           ;
; DecodControle.bdf                ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/DecodControle.bdf           ;
; IndicadoresFimDeLavagem.bdf      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/IndicadoresFimDeLavagem.bdf ;
; EstadoDaMaquina.bdf              ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/EstadoDaMaquina.bdf         ;
; Mux2x1.bdf                       ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Mux2x1.bdf                  ;
; Contador.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Contador.bdf                ;
; SaidaZ1.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/SaidaZ1.bdf                 ;
; SaidaZ0.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/SaidaZ0.bdf                 ;
; pbl03.bdf                        ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/pbl03.bdf                   ;
; Mux.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Mux.bdf                     ;
; MaquinaSecagem.bdf               ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/MaquinaSecagem.bdf          ;
; MaquinaCedulas.bdf               ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/MaquinaCedulas.bdf          ;
; EquacaoFFD.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/EquacaoFFD.bdf              ;
; EquacaoFFC.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/EquacaoFFC.bdf              ;
; EquacaoFFB.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/EquacaoFFB.bdf              ;
; EquacaoFFA.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/EquacaoFFA.bdf              ;
; Dividor.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Dividor.bdf                 ;
; DecodificadorBCD.bdf             ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/DecodificadorBCD.bdf        ;
; Decodificador2x8Soma.bdf         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Decodificador2x8Soma.bdf    ;
; Decodificador2x8.bdf             ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Decodificador2x8.bdf        ;
; Decodificador2.bdf               ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Decodificador2.bdf          ;
; Maquina.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Maquina.bdf                 ;
; SaidaPBL03.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/SaidaPBL03.bdf              ;
; PBL4.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/PBL4.bdf                    ;
; Demux32x1.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Demux32x1.bdf               ;
; Demux8x16.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Demux8x16.bdf               ;
; muxAux1.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/muxAux1.bdf                 ;
; muxAux2.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/muxAux2.bdf                 ;
; Registrador4bits.bdf             ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Registrador4bits.bdf        ;
; Divisor26ff.bdf                  ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Divisor26ff.bdf             ;
; Demux2x4.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/Users/Washington/Downloads/PBL04/PBL04/Demux2x4.bdf                ;
; 161mux.bdf                       ; yes             ; Megafunction                             ; c:/altera/90sp2/quartus/libraries/others/maxplus2/161mux.bdf          ;
; Registrador3bits.bdf             ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/Washington/Downloads/PBL04/PBL04/Registrador3bits.bdf        ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+--------------------------------+-------------------------------------------------------+
; Resource                       ; Usage                                                 ;
+--------------------------------+-------------------------------------------------------+
; Total logic elements           ; 84                                                    ;
; Total combinational functions  ; 84                                                    ;
;     -- Total 4-input functions ; 45                                                    ;
;     -- Total 3-input functions ; 17                                                    ;
;     -- Total 2-input functions ; 20                                                    ;
;     -- Total 1-input functions ; 2                                                     ;
;     -- Total 0-input functions ; 0                                                     ;
; Total registers                ; 22                                                    ;
; I/O pins                       ; 38                                                    ;
; Maximum fan-out node           ; pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2|inst6 ;
; Maximum fan-out                ; 16                                                    ;
; Total fan-out                  ; 337                                                   ;
; Average fan-out                ; 2.76                                                  ;
+--------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                   ; Library Name ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------+--------------+
; |PBL4                                 ; 84 (1)      ; 22           ; 0           ; 38   ; 62 (1)       ; 0 (0)             ; 22 (0)           ; 0 (0)           ; 0 (0)      ; |PBL4                                                 ; work         ;
;    |Demux2x4:inst1|                   ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|Demux2x4:inst1                                  ; work         ;
;    |Demux32x1:inst5|                  ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|Demux32x1:inst5                                 ; work         ;
;    |Demux8x16:inst14|                 ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|Demux8x16:inst14                                ; work         ;
;    |Maquina:inst8|                    ; 20 (5)      ; 9            ; 0           ; 0    ; 11 (5)       ; 0 (0)             ; 9 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|Maquina:inst8                                   ; work         ;
;       |Contador3bits:inst1|           ; 4 (4)       ; 3            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |PBL4|Maquina:inst8|Contador3bits:inst1               ; work         ;
;       |Contador3bits:inst|            ; 5 (5)       ; 3            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |PBL4|Maquina:inst8|Contador3bits:inst                ; work         ;
;       |DecodControle:inst3|           ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|Maquina:inst8|DecodControle:inst3               ; work         ;
;       |EstadoDaMaquina:inst2|         ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|Maquina:inst8|EstadoDaMaquina:inst2             ; work         ;
;       |IndicadoresFimDeLavagem:inst4| ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|Maquina:inst8|IndicadoresFimDeLavagem:inst4     ; work         ;
;       |Registrador3bits:inst20|       ; 3 (3)       ; 3            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |PBL4|Maquina:inst8|Registrador3bits:inst20           ; work         ;
;    |Registrador4bits:inst2|           ; 4 (4)       ; 4            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |PBL4|Registrador4bits:inst2                          ; work         ;
;    |muxAux1:inst13|                   ; 3 (0)       ; 0            ; 0           ; 0    ; 3 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst13                                  ; work         ;
;       |161mux:inst|                   ; 3 (3)       ; 0            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst13|161mux:inst                      ; work         ;
;    |muxAux1:inst15|                   ; 2 (0)       ; 0            ; 0           ; 0    ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst15                                  ; work         ;
;       |161mux:inst|                   ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst15|161mux:inst                      ; work         ;
;    |muxAux1:inst6|                    ; 2 (0)       ; 0            ; 0           ; 0    ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst6                                   ; work         ;
;       |161mux:inst|                   ; 2 (2)       ; 0            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst6|161mux:inst                       ; work         ;
;    |muxAux1:inst7|                    ; 1 (0)       ; 0            ; 0           ; 0    ; 1 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst7                                   ; work         ;
;       |161mux:inst|                   ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|muxAux1:inst7|161mux:inst                       ; work         ;
;    |pbl03:inst|                       ; 46 (3)      ; 9            ; 0           ; 0    ; 37 (2)       ; 0 (0)             ; 9 (1)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst                                      ; work         ;
;       |Contador:inst13|               ; 2 (2)       ; 2            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|Contador:inst13                      ; work         ;
;       |Decodificador2:inst3|          ; 1 (1)       ; 0            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|Decodificador2:inst3                 ; work         ;
;       |DecodificadorBCD:inst2|        ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|DecodificadorBCD:inst2               ; work         ;
;       |MaquinaCedulas:inst|           ; 13 (0)      ; 4            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 4 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|MaquinaCedulas:inst                  ; work         ;
;          |EquacaoFFA:inst|            ; 3 (3)       ; 1            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst  ; work         ;
;          |EquacaoFFB:inst1|           ; 4 (4)       ; 1            ; 0           ; 0    ; 3 (3)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1 ; work         ;
;          |EquacaoFFC:inst2|           ; 3 (3)       ; 1            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2 ; work         ;
;          |EquacaoFFD:inst3|           ; 3 (3)       ; 1            ; 0           ; 0    ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3 ; work         ;
;       |MaquinaSecagem:inst15|         ; 2 (2)       ; 2            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|MaquinaSecagem:inst15                ; work         ;
;       |Mux:inst14|                    ; 12 (12)     ; 0            ; 0           ; 0    ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|Mux:inst14                           ; work         ;
;       |SaidaPBL03:inst21|             ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4|pbl03:inst|SaidaPBL03:inst21                    ; work         ;
+---------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------------+--------------------------------------+
; Register name                                ; Reason for Removal                   ;
+----------------------------------------------+--------------------------------------+
; Maquina:inst9|Registrador3bits:inst20|inst   ; Stuck at GND due to stuck port clock ;
; Maquina:inst9|Registrador3bits:inst20|inst1  ; Stuck at GND due to stuck port clock ;
; Maquina:inst9|Registrador3bits:inst20|inst2  ; Stuck at GND due to stuck port clock ;
; Maquina:inst10|Registrador3bits:inst20|inst  ; Stuck at GND due to stuck port clock ;
; Maquina:inst10|Registrador3bits:inst20|inst1 ; Stuck at GND due to stuck port clock ;
; Maquina:inst10|Registrador3bits:inst20|inst2 ; Stuck at GND due to stuck port clock ;
; Maquina:inst11|Registrador3bits:inst20|inst  ; Stuck at GND due to stuck port clock ;
; Maquina:inst11|Registrador3bits:inst20|inst1 ; Stuck at GND due to stuck port clock ;
; Maquina:inst11|Registrador3bits:inst20|inst2 ; Stuck at GND due to stuck port clock ;
; Maquina:inst9|Contador3bits:inst|inst2       ; Stuck at GND due to stuck port clear ;
; Maquina:inst9|Contador3bits:inst|inst        ; Stuck at GND due to stuck port clear ;
; Maquina:inst9|Contador3bits:inst|inst1       ; Stuck at GND due to stuck port clear ;
; Maquina:inst9|Contador3bits:inst1|inst2      ; Stuck at GND due to stuck port clear ;
; Maquina:inst9|Contador3bits:inst1|inst       ; Stuck at GND due to stuck port clear ;
; Maquina:inst9|Contador3bits:inst1|inst1      ; Stuck at GND due to stuck port clear ;
; Maquina:inst10|Contador3bits:inst|inst2      ; Stuck at GND due to stuck port clear ;
; Maquina:inst10|Contador3bits:inst|inst       ; Stuck at GND due to stuck port clear ;
; Maquina:inst10|Contador3bits:inst|inst1      ; Stuck at GND due to stuck port clear ;
; Maquina:inst10|Contador3bits:inst1|inst2     ; Stuck at GND due to stuck port clear ;
; Maquina:inst10|Contador3bits:inst1|inst      ; Stuck at GND due to stuck port clear ;
; Maquina:inst10|Contador3bits:inst1|inst1     ; Stuck at GND due to stuck port clear ;
; Maquina:inst11|Contador3bits:inst|inst2      ; Stuck at GND due to stuck port clear ;
; Maquina:inst11|Contador3bits:inst|inst       ; Stuck at GND due to stuck port clear ;
; Maquina:inst11|Contador3bits:inst|inst1      ; Stuck at GND due to stuck port clear ;
; Maquina:inst11|Contador3bits:inst1|inst2     ; Stuck at GND due to stuck port clear ;
; Maquina:inst11|Contador3bits:inst1|inst      ; Stuck at GND due to stuck port clear ;
; Maquina:inst11|Contador3bits:inst1|inst1     ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 27       ;                                      ;
+----------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+---------------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal      ; Registers Removed due to This Register                                             ;
+---------------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; Maquina:inst9|Registrador3bits:inst20|inst  ; Stuck at GND            ; Maquina:inst9|Contador3bits:inst|inst2, Maquina:inst9|Contador3bits:inst|inst,     ;
;                                             ; due to stuck port clock ; Maquina:inst9|Contador3bits:inst|inst1, Maquina:inst9|Contador3bits:inst1|inst2,   ;
;                                             ;                         ; Maquina:inst9|Contador3bits:inst1|inst, Maquina:inst9|Contador3bits:inst1|inst1    ;
; Maquina:inst10|Registrador3bits:inst20|inst ; Stuck at GND            ; Maquina:inst10|Contador3bits:inst|inst2, Maquina:inst10|Contador3bits:inst|inst,   ;
;                                             ; due to stuck port clock ; Maquina:inst10|Contador3bits:inst|inst1, Maquina:inst10|Contador3bits:inst1|inst2, ;
;                                             ;                         ; Maquina:inst10|Contador3bits:inst1|inst, Maquina:inst10|Contador3bits:inst1|inst1  ;
; Maquina:inst11|Registrador3bits:inst20|inst ; Stuck at GND            ; Maquina:inst11|Contador3bits:inst|inst2, Maquina:inst11|Contador3bits:inst|inst,   ;
;                                             ; due to stuck port clock ; Maquina:inst11|Contador3bits:inst|inst1, Maquina:inst11|Contador3bits:inst1|inst2, ;
;                                             ;                         ; Maquina:inst11|Contador3bits:inst1|inst, Maquina:inst11|Contador3bits:inst1|inst1  ;
+---------------------------------------------+-------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 09 01:00:29 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4
Info: Found 1 design units, including 1 entities, in source file Contador3bits.bdf
    Info: Found entity 1: Contador3bits
Info: Found 1 design units, including 1 entities, in source file DecodControle.bdf
    Info: Found entity 1: DecodControle
Info: Found 1 design units, including 1 entities, in source file IndicadoresFimDeLavagem.bdf
    Info: Found entity 1: IndicadoresFimDeLavagem
Info: Found 1 design units, including 1 entities, in source file EstadoDaMaquina.bdf
    Info: Found entity 1: EstadoDaMaquina
Info: Found 1 design units, including 1 entities, in source file Mux2x1.bdf
    Info: Found entity 1: Mux2x1
Info: Found 1 design units, including 1 entities, in source file Contador.bdf
    Info: Found entity 1: Contador
Info: Found 1 design units, including 1 entities, in source file SaidaZ1.bdf
    Info: Found entity 1: SaidaZ1
Info: Found 1 design units, including 1 entities, in source file SaidaZ0.bdf
    Info: Found entity 1: SaidaZ0
Info: Found 1 design units, including 1 entities, in source file pbl03.bdf
    Info: Found entity 1: pbl03
Warning: Entity "Mux" obtained from "C:/Users/Washington/Downloads/PBL04/PBL04/Mux.bdf" instead of from Quartus II megafunction library
Info: Found 1 design units, including 1 entities, in source file Mux.bdf
    Info: Found entity 1: Mux
Info: Found 1 design units, including 1 entities, in source file MaquinaSecagem.bdf
    Info: Found entity 1: MaquinaSecagem
Info: Found 1 design units, including 1 entities, in source file MaquinaCedulas.bdf
    Info: Found entity 1: MaquinaCedulas
Info: Found 1 design units, including 1 entities, in source file EquacaoFFD.bdf
    Info: Found entity 1: EquacaoFFD
Info: Found 1 design units, including 1 entities, in source file EquacaoFFC.bdf
    Info: Found entity 1: EquacaoFFC
Info: Found 1 design units, including 1 entities, in source file EquacaoFFB.bdf
    Info: Found entity 1: EquacaoFFB
Info: Found 1 design units, including 1 entities, in source file EquacaoFFA.bdf
    Info: Found entity 1: EquacaoFFA
Info: Found 1 design units, including 1 entities, in source file Dividor.bdf
    Info: Found entity 1: Dividor
Info: Found 1 design units, including 1 entities, in source file DecodificadorBCD.bdf
    Info: Found entity 1: DecodificadorBCD
Info: Found 1 design units, including 1 entities, in source file Decodificador2x8Soma.bdf
    Info: Found entity 1: Decodificador2x8Soma
Info: Found 1 design units, including 1 entities, in source file Decodificador2x8.bdf
    Info: Found entity 1: Decodificador2x8
Info: Found 1 design units, including 1 entities, in source file Decodificador2.bdf
    Info: Found entity 1: Decodificador2
Info: Found 1 design units, including 1 entities, in source file Maquina.bdf
    Info: Found entity 1: Maquina
Info: Found 1 design units, including 1 entities, in source file SaidaPBL03.bdf
    Info: Found entity 1: SaidaPBL03
Info: Found 1 design units, including 1 entities, in source file PBL4.bdf
    Info: Found entity 1: PBL4
Info: Found 1 design units, including 1 entities, in source file Demux32x1.bdf
    Info: Found entity 1: Demux32x1
Info: Found 1 design units, including 1 entities, in source file Mux8x1.bdf
    Info: Found entity 1: Mux8x1
Info: Found 1 design units, including 1 entities, in source file Demux8x16.bdf
    Info: Found entity 1: Demux8x16
Info: Found 1 design units, including 1 entities, in source file Mux32x1.bdf
    Info: Found entity 1: Mux32x1
Info: Found 1 design units, including 1 entities, in source file muxAux1.bdf
    Info: Found entity 1: muxAux1
Info: Found 1 design units, including 1 entities, in source file muxAux2.bdf
    Info: Found entity 1: muxAux2
Info: Found 1 design units, including 1 entities, in source file Registrador4bits.bdf
    Info: Found entity 1: Registrador4bits
Info: Found 1 design units, including 1 entities, in source file Divisor26ff.bdf
    Info: Found entity 1: Divisor26ff
Info: Found 1 design units, including 1 entities, in source file Demux2x4.bdf
    Info: Found entity 1: Demux2x4
Info: Elaborating entity "PBL4" for the top level hierarchy
Warning: Block or symbol "Demux32x1" of instance "inst5" overlaps another block or symbol
Info: Elaborating entity "muxAux1" for hierarchy "muxAux1:inst13"
Info: Elaborating entity "muxAux2" for hierarchy "muxAux1:inst13|muxAux2:inst3"
Info: Elaborating entity "161mux" for hierarchy "muxAux1:inst13|161mux:inst"
Info: Elaborated megafunction instantiation "muxAux1:inst13|161mux:inst"
Info: Elaborating entity "Registrador4bits" for hierarchy "Registrador4bits:inst2"
Info: Elaborating entity "Demux8x16" for hierarchy "Demux8x16:inst14"
Info: Elaborating entity "Maquina" for hierarchy "Maquina:inst11"
Info: Elaborating entity "EstadoDaMaquina" for hierarchy "Maquina:inst11|EstadoDaMaquina:inst2"
Info: Elaborating entity "Mux2x1" for hierarchy "Maquina:inst11|EstadoDaMaquina:inst2|Mux2x1:inst20"
Warning: Using design file Registrador3bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Registrador3bits
Info: Elaborating entity "Registrador3bits" for hierarchy "Maquina:inst11|Registrador3bits:inst20"
Info: Elaborating entity "Contador3bits" for hierarchy "Maquina:inst11|Contador3bits:inst1"
Info: Elaborating entity "DecodControle" for hierarchy "Maquina:inst11|DecodControle:inst3"
Info: Elaborating entity "IndicadoresFimDeLavagem" for hierarchy "Maquina:inst11|IndicadoresFimDeLavagem:inst4"
Info: Elaborating entity "Divisor26ff" for hierarchy "Maquina:inst11|Divisor26ff:inst5"
Info: Elaborating entity "Demux32x1" for hierarchy "Demux32x1:inst5"
Info: Elaborating entity "pbl03" for hierarchy "pbl03:inst"
Info: Elaborating entity "DecodificadorBCD" for hierarchy "pbl03:inst|DecodificadorBCD:inst2"
Info: Elaborating entity "Mux" for hierarchy "pbl03:inst|Mux:inst14"
Info: Elaborating entity "Decodificador2x8" for hierarchy "pbl03:inst|Decodificador2x8:inst8"
Info: Elaborating entity "Decodificador2x8Soma" for hierarchy "pbl03:inst|Decodificador2x8Soma:inst9"
Info: Elaborating entity "MaquinaCedulas" for hierarchy "pbl03:inst|MaquinaCedulas:inst"
Info: Elaborating entity "SaidaZ1" for hierarchy "pbl03:inst|MaquinaCedulas:inst|SaidaZ1:inst5"
Info: Elaborating entity "EquacaoFFB" for hierarchy "pbl03:inst|MaquinaCedulas:inst|EquacaoFFB:inst1"
Info: Elaborating entity "EquacaoFFD" for hierarchy "pbl03:inst|MaquinaCedulas:inst|EquacaoFFD:inst3"
Info: Elaborating entity "EquacaoFFC" for hierarchy "pbl03:inst|MaquinaCedulas:inst|EquacaoFFC:inst2"
Info: Elaborating entity "EquacaoFFA" for hierarchy "pbl03:inst|MaquinaCedulas:inst|EquacaoFFA:inst"
Info: Elaborating entity "SaidaZ0" for hierarchy "pbl03:inst|MaquinaCedulas:inst|SaidaZ0:inst4"
Info: Elaborating entity "Contador" for hierarchy "pbl03:inst|Contador:inst13"
Info: Elaborating entity "Decodificador2" for hierarchy "pbl03:inst|Decodificador2:inst3"
Info: Elaborating entity "MaquinaSecagem" for hierarchy "pbl03:inst|MaquinaSecagem:inst15"
Info: Elaborating entity "SaidaPBL03" for hierarchy "pbl03:inst|SaidaPBL03:inst21"
Info: Elaborating entity "Dividor" for hierarchy "pbl03:inst|Dividor:inst11"
Info: Elaborating entity "Demux2x4" for hierarchy "Demux2x4:inst1"
Info: Ignored 8 buffer(s)
    Info: Ignored 8 SOFT buffer(s)
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "pbl03:inst|inst20" to the node "pbl03:inst|MaquinaSecagem:inst15|inst1" into an OR gate
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Z4" is stuck at GND
Info: Implemented 122 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 29 output pins
    Info: Implemented 84 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Tue Dec 09 01:00:32 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


