`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan 26 2021 20:18:30 KST (Jan 26 2021 11:18:30 UTC)

module bn_addr_gen_Or_1U_3_4(in2, in1, out1);
  input in2, in1;
  output out1;
  wire in2, in1;
  wire out1;
  OR2XL g2(.A (in2), .B (in1), .Y (out1));
endmodule


