{"result": {"query": ":facetid:toc:\"db/conf/iccad/iccad1998.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "181.44"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "115", "@dc": "115", "@oc": "115", "@id": "40552059", "text": ":facetid:toc:db/conf/iccad/iccad1998.bht"}}, "hits": {"@total": "115", "@computed": "115", "@sent": "115", "@first": "0", "hit": [{"@score": "1", "@id": "6214442", "info": {"authors": {"author": [{"@pid": "85/5197", "text": "Robert C. Aitken"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "71/6634", "text": "Randy Harr"}, {"@pid": "37/907", "text": "Kenneth L. Shepard"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "How will CAD handle billion-transistor systems? (panel).", "venue": "ICCAD", "pages": "5", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AitkenCHSW98", "doi": "10.1145/288548.288552", "ee": "https://doi.org/10.1145/288548.288552", "url": "https://dblp.org/rec/conf/iccad/AitkenCHSW98"}, "url": "URL#6214442"}, {"@score": "1", "@id": "6214443", "info": {"authors": {"author": [{"@pid": "18/2806", "text": "Pranav Ashar"}, {"@pid": "21/6143", "text": "Subhrajit Bhattacharya"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "11/6591", "text": "Akira Mukaiyama"}]}, "title": "Verification of RTL generated from scheduled behavior in a high-level synthesis flow.", "venue": "ICCAD", "pages": "517-524", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AsharBRM98", "doi": "10.1145/288548.289080", "ee": "https://doi.org/10.1145/288548.289080", "url": "https://dblp.org/rec/conf/iccad/AsharBRM98"}, "url": "URL#6214443"}, {"@score": "1", "@id": "6214444", "info": {"authors": {"author": [{"@pid": "04/4131", "text": "Frederik Beeftink"}, {"@pid": "64/571", "text": "Prabhakar Kudva"}, {"@pid": "90/6531-1", "text": "David S. Kung 0001"}, {"@pid": "08/4571", "text": "Leon Stok"}]}, "title": "Gate-size selection for standard cell libraries.", "venue": "ICCAD", "pages": "545-550", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BeeftinkKKS98", "doi": "10.1145/288548.289084", "ee": "https://doi.org/10.1145/288548.289084", "url": "https://dblp.org/rec/conf/iccad/BeeftinkKKS98"}, "url": "URL#6214444"}, {"@score": "1", "@id": "6214445", "info": {"authors": {"author": [{"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "40/1377", "text": "Alessandro Bogliolo"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Dynamic power management of electronic systems.", "venue": "ICCAD", "pages": "696-702", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BeniniBM98", "doi": "10.1145/288548.289120", "ee": "https://doi.org/10.1145/288548.289120", "url": "https://dblp.org/rec/conf/iccad/BeniniBM98"}, "url": "URL#6214445"}, {"@score": "1", "@id": "6214446", "info": {"authors": {"author": [{"@pid": "40/1377", "text": "Alessandro Bogliolo"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}]}, "title": "Node sampling: a robust RTL power modeling approach.", "venue": "ICCAD", "pages": "461-467", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BoglioloB98", "doi": "10.1145/288548.289071", "ee": "https://doi.org/10.1145/288548.289071", "url": "https://dblp.org/rec/conf/iccad/BoglioloB98"}, "url": "URL#6214446"}, {"@score": "1", "@id": "6214447", "info": {"authors": {"author": [{"@pid": "74/5716", "text": "Surendra Bommu"}, {"@pid": "28/3799", "text": "Srimat T. Chakradhar"}, {"@pid": "09/6594", "text": "Kiran B. Doreswamy"}]}, "title": "Static compaction using overlapped restoration and segment pruning.", "venue": "ICCAD", "pages": "140-146", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BommuCD98", "doi": "10.1145/288548.288592", "ee": "https://doi.org/10.1145/288548.288592", "url": "https://dblp.org/rec/conf/iccad/BommuCD98"}, "url": "URL#6214447"}, {"@score": "1", "@id": "6214448", "info": {"authors": {"author": [{"@pid": "17/3078", "text": "Vamsi Boppana"}, {"@pid": "f/WKentFuchs", "text": "W. Kent Fuchs"}]}, "title": "Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits.", "venue": "ICCAD", "pages": "147-154", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BoppanaF98", "doi": "10.1145/288548.288593", "ee": "https://doi.org/10.1145/288548.288593", "url": "https://dblp.org/rec/conf/iccad/BoppanaF98"}, "url": "URL#6214448"}, {"@score": "1", "@id": "6214449", "info": {"authors": {"author": [{"@pid": "b/GBorriello", "text": "Gaetano Borriello"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "72/5199", "text": "Ross B. Ortega"}]}, "title": "Interface synthesis: a vertical slice from digital logic to software components.", "venue": "ICCAD", "pages": "693-695", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BorrielloLO98", "doi": "10.1145/288548.289119", "ee": "https://doi.org/10.1145/288548.289119", "url": "https://dblp.org/rec/conf/iccad/BorrielloLO98"}, "url": "URL#6214449"}, {"@score": "1", "@id": "6214450", "info": {"authors": {"author": [{"@pid": "84/1003", "text": "Jerry R. Burch"}, {"@pid": "91/6939", "text": "Vigyan Singhal"}]}, "title": "Robust latch mapping for combinational equivalence checking.", "venue": "ICCAD", "pages": "563-569", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BurchS98", "doi": "10.1145/288548.289087", "ee": "https://doi.org/10.1145/288548.289087", "url": "https://dblp.org/rec/conf/iccad/BurchS98"}, "url": "URL#6214450"}, {"@score": "1", "@id": "6214451", "info": {"authors": {"author": [{"@pid": "84/1003", "text": "Jerry R. Burch"}, {"@pid": "91/6939", "text": "Vigyan Singhal"}]}, "title": "Tight integration of combinational verification methods.", "venue": "ICCAD", "pages": "570-576", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BurchS98a", "doi": "10.1145/288548.289088", "ee": "https://doi.org/10.1145/288548.289088", "url": "https://dblp.org/rec/conf/iccad/BurchS98a"}, "url": "URL#6214451"}, {"@score": "1", "@id": "6214452", "info": {"authors": {"author": [{"@pid": "c/YaoWenChang", "text": "Yao-Wen Chang"}, {"@pid": "80/1342", "text": "Jai-Ming Lin"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Graph matching-based algorithms for FPGA segmentation design.", "venue": "ICCAD", "pages": "34-39", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChangLW98", "doi": "10.1145/288548.288557", "ee": "https://doi.org/10.1145/288548.288557", "url": "https://dblp.org/rec/conf/iccad/ChangLW98"}, "url": "URL#6214452"}, {"@score": "1", "@id": "6214453", "info": {"authors": {"author": [{"@pid": "c/CharlieChungPingChen", "text": "Chung-Ping Chen"}, {"@pid": "c/ChrisCNChu", "text": "Chris C. N. Chu"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation.", "venue": "ICCAD", "pages": "617-624", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenCW98", "doi": "10.1145/288548.289097", "ee": "https://doi.org/10.1145/288548.289097", "url": "https://dblp.org/rec/conf/iccad/ChenCW98"}, "url": "URL#6214453"}, {"@score": "1", "@id": "6214454", "info": {"authors": {"author": [{"@pid": "38/74", "text": "Chau-Shen Chen"}, {"@pid": "56/4092", "text": "TingTing Hwang"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "Architecture driven circuit partitioning.", "venue": "ICCAD", "pages": "408-411", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenHL98", "doi": "10.1145/288548.289062", "ee": "https://doi.org/10.1145/288548.289062", "url": "https://dblp.org/rec/conf/iccad/ChenHL98"}, "url": "URL#6214454"}, {"@score": "1", "@id": "6214455", "info": {"authors": {"author": [{"@pid": "66/5848", "text": "Zhanping Chen"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "89/2389", "text": "Edwin K. P. Chong"}]}, "title": "Estimation of power sensitivity in sequential circuits with power macromodeling application.", "venue": "ICCAD", "pages": "468-472", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenRC98", "doi": "10.1145/288548.289072", "ee": "https://doi.org/10.1145/288548.289072", "url": "https://dblp.org/rec/conf/iccad/ChenRC98"}, "url": "URL#6214455"}, {"@score": "1", "@id": "6214456", "info": {"authors": {"author": [{"@pid": "23/3624", "text": "Hoon Choi"}, {"@pid": "97/1203", "text": "Seung Ho Hwang"}, {"@pid": "30/2681", "text": "Chong-Min Kyung"}, {"@pid": "47/4676", "text": "In-Cheol Park"}]}, "title": "Synthesis of application specific instructions for embedded DSP software.", "venue": "ICCAD", "pages": "665-671", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChoiHKP98", "doi": "10.1145/288548.289109", "ee": "https://doi.org/10.1145/288548.289109", "url": "https://dblp.org/rec/conf/iccad/ChoiHKP98"}, "url": "URL#6214456"}, {"@score": "1", "@id": "6214457", "info": {"authors": {"author": [{"@pid": "17/1272", "text": "Pai H. Chou"}, {"@pid": "47/1196", "text": "Ken Hines"}, {"@pid": "17/5922", "text": "Kurt Partridge"}, {"@pid": "b/GBorriello", "text": "Gaetano Borriello"}]}, "title": "Control generation for embedded systems based on composition of modal processes.", "venue": "ICCAD", "pages": "46-53", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChouHPB98", "doi": "10.1145/288548.288559", "ee": "https://doi.org/10.1145/288548.288559", "url": "https://dblp.org/rec/conf/iccad/ChouHPB98"}, "url": "URL#6214457"}, {"@score": "1", "@id": "6214458", "info": {"authors": {"author": [{"@pid": "21/4001", "text": "Yih-Chih Chou"}, {"@pid": "65/1027", "text": "Youn-Long Lin"}]}, "title": "A graph-partitioning-based approach for multi-layer constrained via minimization.", "venue": "ICCAD", "pages": "426-429", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChouL98", "doi": "10.1145/288548.289065", "ee": "https://doi.org/10.1145/288548.289065", "url": "https://dblp.org/rec/conf/iccad/ChouL98"}, "url": "URL#6214458"}, {"@score": "1", "@id": "6214459", "info": {"authors": {"author": [{"@pid": "61/5475", "text": "Amit Chowdhary"}, {"@pid": "10/4791", "text": "Sudhakar Kale"}, {"@pid": "03/5436", "text": "Phani K. Saripella"}, {"@pid": "22/5525", "text": "Naresh Sehgal"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "A general approach for regularity extraction in datapath circuits.", "venue": "ICCAD", "pages": "332-339", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChowdharyKSSG98", "doi": "10.1145/288548.289050", "ee": "https://doi.org/10.1145/288548.289050", "url": "https://dblp.org/rec/conf/iccad/ChowdharyKSSG98"}, "url": "URL#6214459"}, {"@score": "1", "@id": "6214460", "info": {"authors": {"author": [{"@pid": "91/3041", "text": "Pasquale Cocchini"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}, {"@pid": "99/6694", "text": "Gianluca Piccinini"}, {"@pid": "74/1735", "text": "Maurizio Zamboni"}]}, "title": "Fanout optimization under a submicron transistor-level delay model.", "venue": "ICCAD", "pages": "551-556", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CocchiniPPZ98", "doi": "10.1145/288548.289085", "ee": "https://doi.org/10.1145/288548.289085", "url": "https://dblp.org/rec/conf/iccad/CocchiniPPZ98"}, "url": "URL#6214460"}, {"@score": "1", "@id": "6214461", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "58/2235", "text": "Sung Kyu Lim"}]}, "title": "Multiway partitioning with pairwise movement.", "venue": "ICCAD", "pages": "512-516", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongL98", "doi": "10.1145/288548.289079", "ee": "https://doi.org/10.1145/288548.289079", "url": "https://dblp.org/rec/conf/iccad/CongL98"}, "url": "URL#6214461"}, {"@score": "1", "@id": "6214462", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "41/6114", "text": "Songjie Xu"}]}, "title": "Delay-oriented technology mapping for heterogeneous FPGAs with bounded resources.", "venue": "ICCAD", "pages": "40-44", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongX98", "doi": "10.1145/288548.288558", "ee": "https://doi.org/10.1145/288548.288558", "url": "https://dblp.org/rec/conf/iccad/CongX98"}, "url": "URL#6214462"}, {"@score": "1", "@id": "6214463", "info": {"authors": {"author": [{"@pid": "98/1795", "text": "Andrew R. Conn"}, {"@pid": "98/810", "text": "Ruud A. Haring"}, {"@pid": "13/440", "text": "Chandramouli Visweswariah"}]}, "title": "Noise considerations in circuit optimization.", "venue": "ICCAD", "pages": "220-227", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ConnHV98", "doi": "10.1145/288548.288617", "ee": "https://doi.org/10.1145/288548.288617", "url": "https://dblp.org/rec/conf/iccad/ConnHV98"}, "url": "URL#6214463"}, {"@score": "1", "@id": "6214464", "info": {"authors": {"author": [{"@pid": "98/290", "text": "Jordi Cortadella"}, {"@pid": "04/5731", "text": "Michael Kishinevsky"}, {"@pid": "02/2243", "text": "Alex Kondratyev"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "59/2000", "text": "Alexander Taubin"}, {"@pid": "83/4837", "text": "Alexandre Yakovlev"}]}, "title": "Lazy transition systems: application to timing optimization of asynchronous circuits.", "venue": "ICCAD", "pages": "324-331", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CortadellaKKLTY98", "doi": "10.1145/288548.288633", "ee": "https://doi.org/10.1145/288548.288633", "url": "https://dblp.org/rec/conf/iccad/CortadellaKKLTY98"}, "url": "URL#6214464"}, {"@score": "1", "@id": "6214465", "info": {"authors": {"author": [{"@pid": "41/141", "text": "Geert Debyser"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "Efficient analog circuit synthesis with simultaneous yield and robustness optimization.", "venue": "ICCAD", "pages": "308-311", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DebyserG98", "doi": "10.1145/288548.288630", "ee": "https://doi.org/10.1145/288548.288630", "url": "https://dblp.org/rec/conf/iccad/DebyserG98"}, "url": "URL#6214465"}, {"@score": "1", "@id": "6214466", "info": {"authors": {"author": {"@pid": "32/1301", "text": "Alper Demir 0001"}}, "title": "Phase noise in oscillators: DAEs and colored noise sources.", "venue": "ICCAD", "pages": "170-177", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Demir98", "doi": "10.1145/288548.288602", "ee": "https://doi.org/10.1145/288548.288602", "url": "https://dblp.org/rec/conf/iccad/Demir98"}, "url": "URL#6214466"}, {"@score": "1", "@id": "6214467", "info": {"authors": {"author": [{"@pid": "d/SujitDey", "text": "Sujit Dey"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "High-level design validation and test.", "venue": "ICCAD", "pages": "3", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DeyAZ98", "doi": "10.1145/288548.288550", "ee": "https://doi.org/10.1145/288548.288550", "url": "https://dblp.org/rec/conf/iccad/DeyAZ98"}, "url": "URL#6214467"}, {"@score": "1", "@id": "6214468", "info": {"authors": {"author": [{"@pid": "84/523", "text": "Robert P. Dick"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems.", "venue": "ICCAD", "pages": "62-67", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DickJ98", "doi": "10.1145/288548.288561", "ee": "https://doi.org/10.1145/288548.288561", "url": "https://dblp.org/rec/conf/iccad/DickJ98"}, "url": "URL#6214468"}, {"@score": "1", "@id": "6214469", "info": {"authors": {"author": [{"@pid": "93/6703", "text": "Fabrizio Ferrandi"}, {"@pid": "96/886", "text": "Alberto Macii"}, {"@pid": "97/6648", "text": "Enrico Macii"}, {"@pid": "20/691", "text": "Massimo Poncino"}, {"@pid": "27/4173", "text": "Riccardo Scarsi"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "Symbolic algorithms for layout-oriented synthesis of pass transistor logic circuits.", "venue": "ICCAD", "pages": "235-241", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FerrandiMMPSS98", "doi": "10.1145/288548.288619", "ee": "https://doi.org/10.1145/288548.288619", "url": "https://dblp.org/rec/conf/iccad/FerrandiMMPSS98"}, "url": "URL#6214469"}, {"@score": "1", "@id": "6214470", "info": {"authors": {"author": [{"@pid": "52/1597", "text": "Youxin Gao"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Shaping a VLSI wire to minimize delay using transmission line model.", "venue": "ICCAD", "pages": "611-616", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GaoW98", "doi": "10.1145/288548.289096", "ee": "https://doi.org/10.1145/288548.289096", "url": "https://dblp.org/rec/conf/iccad/GaoW98"}, "url": "URL#6214470"}, {"@score": "1", "@id": "6214471", "info": {"authors": {"author": [{"@pid": "55/610", "text": "Wilsin Gosti"}, {"@pid": "40/5793", "text": "Amit Narayan"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Wireplanning in logic synthesis.", "venue": "ICCAD", "pages": "26-33", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GostiNBS98", "doi": "10.1145/288548.288556", "ee": "https://doi.org/10.1145/288548.288556", "url": "https://dblp.org/rec/conf/iccad/GostiNBS98"}, "url": "URL#6214471"}, {"@score": "1", "@id": "6214472", "info": {"authors": {"author": [{"@pid": "87/3715", "text": "Mark M. Gourary"}, {"@pid": "06/1665", "text": "Sergey L. Ulyanov"}, {"@pid": "33/1586", "text": "Michael M. Zharov"}, {"@pid": "50/1787", "text": "Sergey G. Rusakov"}]}, "title": "Simulation of high-Q oscillators.", "venue": "ICCAD", "pages": "162-169", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GouraryUZR98", "doi": "10.1145/288548.288601", "ee": "https://doi.org/10.1145/288548.288601", "url": "https://dblp.org/rec/conf/iccad/GouraryUZR98"}, "url": "URL#6214472"}, {"@score": "1", "@id": "6214473", "info": {"authors": {"author": [{"@pid": "04/6262", "text": "Shankar G. Govindaraju"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}]}, "title": "Verification by approximate forward and backward reachability.", "venue": "ICCAD", "pages": "366-370", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GovindarajuD98", "doi": "10.1145/288548.289055", "ee": "https://doi.org/10.1145/288548.289055", "url": "https://dblp.org/rec/conf/iccad/GovindarajuD98"}, "url": "URL#6214473"}, {"@score": "1", "@id": "6214474", "info": {"authors": {"author": [{"@pid": "82/6891", "text": "Paul D. Gross"}, {"@pid": "87/3362", "text": "Ravishankar Arunachalam"}, {"@pid": "99/1357", "text": "Karthik Rajagopal"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Determination of worst-case aggressor alignment for delay calculation.", "venue": "ICCAD", "pages": "212-219", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GrossARP98", "doi": "10.1145/288548.288616", "ee": "https://doi.org/10.1145/288548.288616", "url": "https://dblp.org/rec/conf/iccad/GrossARP98"}, "url": "URL#6214474"}, {"@score": "1", "@id": "6214475", "info": {"authors": {"author": [{"@pid": "07/12", "text": "Avaneendra Gupta"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "Optimal 2-D cell layout with integrated transistor folding.", "venue": "ICCAD", "pages": "128-135", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GuptaH98", "doi": "10.1145/288548.288590", "ee": "https://doi.org/10.1145/288548.288590", "url": "https://dblp.org/rec/conf/iccad/GuptaH98"}, "url": "URL#6214475"}, {"@score": "1", "@id": "6214476", "info": {"authors": {"author": [{"@pid": "66/4492", "text": "Ilker Hamzaoglu"}, {"@pid": "21/127", "text": "Janak H. Patel"}]}, "title": "Test set compaction algorithms for combinational circuits.", "venue": "ICCAD", "pages": "283-289", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HamzaogluP98", "doi": "10.1145/288548.288615", "ee": "https://doi.org/10.1145/288548.288615", "url": "https://dblp.org/rec/conf/iccad/HamzaogluP98"}, "url": "URL#6214476"}, {"@score": "1", "@id": "6214477", "info": {"authors": {"author": [{"@pid": "73/6609", "text": "Justin E. Harlow III"}, {"@pid": "53/1366", "text": "Franc Brglez"}]}, "title": "Design of experiments in BDD variable ordering: lessons learned.", "venue": "ICCAD", "pages": "646-652", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HarlowB98", "doi": "10.1145/288548.289103", "ee": "https://doi.org/10.1145/288548.289103", "url": "https://dblp.org/rec/conf/iccad/HarlowB98"}, "url": "URL#6214477"}, {"@score": "1", "@id": "6214478", "info": {"authors": {"author": [{"@pid": "82/450", "text": "Soha Hassoun"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}]}, "title": "Using precomputation in architecture and logic resynthesis.", "venue": "ICCAD", "pages": "316-323", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HassounE98", "doi": "10.1145/288548.288632", "ee": "https://doi.org/10.1145/288548.288632", "url": "https://dblp.org/rec/conf/iccad/HassounE98"}, "url": "URL#6214478"}, {"@score": "1", "@id": "6214479", "info": {"authors": {"author": [{"@pid": "53/5428", "text": "Gagan Hasteer"}, {"@pid": "44/3782", "text": "Anmol Mathur"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "Efficient equivalence checking of multi-phase designs using retiming.", "venue": "ICCAD", "pages": "557-562", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HasteerMB98", "doi": "10.1145/288548.289086", "ee": "https://doi.org/10.1145/288548.289086", "url": "https://dblp.org/rec/conf/iccad/HasteerMB98"}, "url": "URL#6214479"}, {"@score": "1", "@id": "6214480", "info": {"authors": {"author": [{"@pid": "04/5671", "text": "Steve Haynal"}, {"@pid": "81/5541", "text": "Forrest Brewer"}]}, "title": "Efficient encoding for exact symbolic automata-based scheduling.", "venue": "ICCAD", "pages": "477-481", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HaynalB98", "doi": "10.1145/288548.289074", "ee": "https://doi.org/10.1145/288548.289074", "url": "https://dblp.org/rec/conf/iccad/HaynalB98"}, "url": "URL#6214480"}, {"@score": "1", "@id": "6214481", "info": {"authors": {"author": [{"@pid": "96/1682", "text": "Rajamohana Hegde"}, {"@pid": "72/6310", "text": "Naresh R. Shanbhag"}]}, "title": "Energy-efficiency in presence of deep submicron noise.", "venue": "ICCAD", "pages": "228-234", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HegdeS98", "doi": "10.1145/288548.288618", "ee": "https://doi.org/10.1145/288548.288618", "url": "https://dblp.org/rec/conf/iccad/HegdeS98"}, "url": "URL#6214481"}, {"@score": "1", "@id": "6214482", "info": {"authors": {"author": [{"@pid": "07/6743", "text": "Soren Hein"}, {"@pid": "68/6020", "text": "Vijay Nagasamy"}, {"@pid": "39/1984", "text": "Bernhard Rohfleisch"}, {"@pid": "k/ChristoforosEKozyrakis", "text": "Christoforos E. Kozyrakis"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "61/3302", "text": "Francky Catthoor"}]}, "title": "Embedded memories in system design - from technology to systems architecture.", "venue": "ICCAD", "pages": "1", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HeinNRKDC98", "doi": "10.1145/288548.288549", "ee": "https://doi.org/10.1145/288548.288549", "url": "https://dblp.org/rec/conf/iccad/HeinNRKDC98"}, "url": "URL#6214482"}, {"@score": "1", "@id": "6214483", "info": {"authors": {"author": [{"@pid": "93/2578", "text": "Maria del Mar Hershenson"}, {"@pid": "b/SPBoyd", "text": "Stephen P. Boyd"}, {"@pid": "92/3772", "text": "Thomas H. Lee"}]}, "title": "GPCAD: a tool for CMOS op-amp synthesis.", "venue": "ICCAD", "pages": "296-303", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HershensonBL98", "doi": "10.1145/288548.288628", "ee": "https://doi.org/10.1145/288548.288628", "url": "https://dblp.org/rec/conf/iccad/HershensonBL98"}, "url": "URL#6214483"}, {"@score": "1", "@id": "6214484", "info": {"authors": {"author": [{"@pid": "20/3156", "text": "Akio Hirata"}, {"@pid": "37/1497", "text": "Hidetoshi Onodera"}, {"@pid": "11/3845", "text": "Keikichi Tamaru"}]}, "title": "Proposal of a timing model for CMOS logic gates driving a CRC load.", "venue": "ICCAD", "pages": "537-544", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HirataOT98", "doi": "10.1145/288548.289083", "ee": "https://doi.org/10.1145/288548.289083", "url": "https://dblp.org/rec/conf/iccad/HirataOT98"}, "url": "URL#6214484"}, {"@score": "1", "@id": "6214485", "info": {"authors": {"author": [{"@pid": "15/835", "text": "Pei-Hsin Ho"}, {"@pid": "97/4971", "text": "Adrian J. Isles"}, {"@pid": "17/5510", "text": "Timothy Kam"}]}, "title": "Formal verification of pipeline control using controlled token nets and abstract interpretation.", "venue": "ICCAD", "pages": "529-536", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HoIK98", "doi": "10.1145/288548.289082", "ee": "https://doi.org/10.1145/288548.289082", "url": "https://dblp.org/rec/conf/iccad/HoIK98"}, "url": "URL#6214485"}, {"@score": "1", "@id": "6214486", "info": {"authors": {"author": [{"@pid": "60/5944", "text": "Inki Hong"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "s/ManiBSrivastava", "text": "Mani B. Srivastava"}]}, "title": "On-line scheduling of hard real-time tasks on variable voltage processor.", "venue": "ICCAD", "pages": "653-656", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HongPS98", "doi": "10.1145/288548.289105", "ee": "https://doi.org/10.1145/288548.289105", "url": "https://dblp.org/rec/conf/iccad/HongPS98"}, "url": "URL#6214486"}, {"@score": "1", "@id": "6214487", "info": {"authors": {"author": [{"@pid": "44/622", "text": "Junwei Hou"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "CONCERT: a concurrent transient fault simulator for nonlinear analog circuits.", "venue": "ICCAD", "pages": "384-391", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HouC98", "doi": "10.1145/288548.289058", "ee": "https://doi.org/10.1145/288548.289058", "url": "https://dblp.org/rec/conf/iccad/HouC98"}, "url": "URL#6214487"}, {"@score": "1", "@id": "6214488", "info": {"authors": {"author": {"@pid": "56/3227", "text": "Michael S. Hsiao"}}, "title": "A fast, accurate, and non-statistical method for fault coverage estimation.", "venue": "ICCAD", "pages": "155-161", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Hsiao98", "doi": "10.1145/288548.288594", "ee": "https://doi.org/10.1145/288548.288594", "url": "https://dblp.org/rec/conf/iccad/Hsiao98"}, "url": "URL#6214488"}, {"@score": "1", "@id": "6214489", "info": {"authors": {"author": [{"@pid": "69/3538", "text": "Frank F. Hsu"}, {"@pid": "21/127", "text": "Janak H. Patel"}]}, "title": "High-level variable selection for partial-scan implementation.", "venue": "ICCAD", "pages": "79-84", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HsuP98", "doi": "10.1145/288548.288564", "ee": "https://doi.org/10.1145/288548.288564", "url": "https://dblp.org/rec/conf/iccad/HsuP98"}, "url": "URL#6214489"}, {"@score": "1", "@id": "6214490", "info": {"authors": {"author": [{"@pid": "06/743", "text": "Serge Hustin"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "50/868", "text": "Eric Verhulst"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "Real-time operating systems for embedded computing.", "venue": "ICCAD", "pages": "2", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HustinPVW98", "doi": "10.1145/288548.289349", "ee": "https://doi.org/10.1145/288548.289349", "url": "https://dblp.org/rec/conf/iccad/HustinPVW98"}, "url": "URL#6214490"}, {"@score": "1", "@id": "6214491", "info": {"authors": {"author": [{"@pid": "08/2828", "text": "Sam D. Huynh"}, {"@pid": "00/1314", "text": "Seongwon Kim"}, {"@pid": "27/3560", "text": "Mani Soma"}, {"@pid": "84/2901", "text": "Jinyan Zhang"}]}, "title": "Testability analysis and multi-frequency ATPG for analog circuits and systems.", "venue": "ICCAD", "pages": "376-383", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuynhKSZ98", "doi": "10.1145/288548.289057", "ee": "https://doi.org/10.1145/288548.289057", "url": "https://dblp.org/rec/conf/iccad/HuynhKSZ98"}, "url": "URL#6214491"}, {"@score": "1", "@id": "6214492", "info": {"authors": {"author": [{"@pid": "14/1035", "text": "Balakrishnan Iyer"}, {"@pid": "c/MJCiesielski", "text": "Maciej J. Ciesielski"}]}, "title": "Reencoding for cycle-time minimization under fixed encoding length.", "venue": "ICCAD", "pages": "312-315", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/IyerC98", "doi": "10.1145/288548.288631", "ee": "https://doi.org/10.1145/288548.288631", "url": "https://dblp.org/rec/conf/iccad/IyerC98"}, "url": "URL#6214492"}, {"@score": "1", "@id": "6214493", "info": {"authors": {"author": [{"@pid": "91/2397", "text": "Jawahar Jain"}, {"@pid": "55/3100", "text": "William Adams"}, {"@pid": "56/1768", "text": "Masahiro Fujita"}]}, "title": "Sampling schemes for computing OBDD variable orderings.", "venue": "ICCAD", "pages": "631-638", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JainAF98", "doi": "10.1145/288548.289099", "ee": "https://doi.org/10.1145/288548.289099", "url": "https://dblp.org/rec/conf/iccad/JainAF98"}, "url": "URL#6214493"}, {"@score": "1", "@id": "6214494", "info": {"authors": {"author": [{"@pid": "77/5273", "text": "Gila Kamhi"}, {"@pid": "25/1812", "text": "Limor Fix"}]}, "title": "Adaptive variable reordering for symbolic model checking.", "venue": "ICCAD", "pages": "359-365", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KamhiF98", "doi": "10.1145/288548.289054", "ee": "https://doi.org/10.1145/288548.289054", "url": "https://dblp.org/rec/conf/iccad/KamhiF98"}, "url": "URL#6214494"}, {"@score": "1", "@id": "6214495", "info": {"authors": {"author": [{"@pid": "28/5713", "text": "Maggie Zhiwei Kang"}, {"@pid": "d/WWMDai", "text": "Wayne Wei-Ming Dai"}]}, "title": "Arbitrary rectilinear block packing based on sequence pair.", "venue": "ICCAD", "pages": "259-266", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KangD98", "doi": "10.1145/288548.288623", "ee": "https://doi.org/10.1145/288548.288623", "url": "https://dblp.org/rec/conf/iccad/KangD98"}, "url": "URL#6214495"}, {"@score": "1", "@id": "6214496", "info": {"authors": {"author": [{"@pid": "33/93", "text": "Sharad Kapur"}, {"@pid": "25/1925", "text": "David E. Long"}]}, "title": "High-order Nystr\u00f6m schemes for efficient 3-D capacitance extraction.", "venue": "ICCAD", "pages": "178-185", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KapurL98", "doi": "10.1145/288548.288604", "ee": "https://doi.org/10.1145/288548.288604", "url": "https://dblp.org/rec/conf/iccad/KapurL98"}, "url": "URL#6214496"}, {"@score": "1", "@id": "6214497", "info": {"authors": {"author": [{"@pid": "81/4627", "text": "Darko Kirovski"}, {"@pid": "40/3089", "text": "Yean-Yow Hwang"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Intellectual property protection by watermarking combinational logic synthesis solutions.", "venue": "ICCAD", "pages": "194-198", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KirovskiHPC98", "doi": "10.1145/288548.288609", "ee": "https://doi.org/10.1145/288548.288609", "url": "https://dblp.org/rec/conf/iccad/KirovskiHPC98"}, "url": "URL#6214497"}, {"@score": "1", "@id": "6214498", "info": {"authors": {"author": [{"@pid": "81/4627", "text": "Darko Kirovski"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "60/5779", "text": "Lisa M. Guerra"}]}, "title": "Functional debugging of systems-on-chip.", "venue": "ICCAD", "pages": "525-528", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KirovskiPG98", "doi": "10.1145/288548.289081", "ee": "https://doi.org/10.1145/288548.289081", "url": "https://dblp.org/rec/conf/iccad/KirovskiPG98"}, "url": "URL#6214498"}, {"@score": "1", "@id": "6214499", "info": {"authors": {"author": {"@pid": "12/133", "text": "Kayhan K\u00fc\u00e7\u00fck\u00e7akar"}}, "title": "Analysis of emerging core-based design lifecycle.", "venue": "ICCAD", "pages": "445-449", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Kucukcakar98", "doi": "10.1145/288548.289068", "ee": "https://doi.org/10.1145/288548.289068", "url": "https://dblp.org/rec/conf/iccad/Kucukcakar98"}, "url": "URL#6214499"}, {"@score": "1", "@id": "6214500", "info": {"authors": {"author": [{"@pid": "96/646", "text": "Efstathios D. Kyriakis-Bitzaros"}, {"@pid": "71/5715", "text": "Spiridon Nikolaidis 0001"}, {"@pid": "89/2836", "text": "Anna Tatsaki"}]}, "title": "Accurate calculation of bit-level transition activity using word-level statistics and entropy function.", "venue": "ICCAD", "pages": "607-610", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Kyriakis-BitzarosNT98", "doi": "10.1145/288548.289095", "ee": "https://doi.org/10.1145/288548.289095", "url": "https://dblp.org/rec/conf/iccad/Kyriakis-BitzarosNT98"}, "url": "URL#6214500"}, {"@score": "1", "@id": "6214501", "info": {"authors": {"author": [{"@pid": "07/3021", "text": "John C. Lach"}, {"@pid": "90/2954", "text": "William H. Mangione-Smith"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Signature hiding techniques for FPGA intellectual property protection.", "venue": "ICCAD", "pages": "186-189", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LachMP98", "doi": "10.1145/288548.288606", "ee": "https://doi.org/10.1145/288548.288606", "url": "https://dblp.org/rec/conf/iccad/LachMP98"}, "url": "URL#6214501"}, {"@score": "1", "@id": "6214502", "info": {"authors": {"author": [{"@pid": "28/5167", "text": "Ganesh Lakshminarayana"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}, {"@pid": "d/SujitDey", "text": "Sujit Dey"}]}, "title": "Transforming control-flow intensive designs to facilitate power management.", "venue": "ICCAD", "pages": "657-664", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LakshminarayanaRJD98", "doi": "10.1145/288548.289107", "ee": "https://doi.org/10.1145/288548.289107", "url": "https://dblp.org/rec/conf/iccad/LakshminarayanaRJD98"}, "url": "URL#6214502"}, {"@score": "1", "@id": "6214503", "info": {"authors": {"author": [{"@pid": "69/1250", "text": "Kuen-Jong Lee"}, {"@pid": "94/4914", "text": "Jih-Jeen Chen"}, {"@pid": "84/4844", "text": "Cheng-Hua Huang"}]}, "title": "Using a single input to support multiple scan chains.", "venue": "ICCAD", "pages": "74-78", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeCH98", "doi": "10.1145/288548.288563", "ee": "https://doi.org/10.1145/288548.288563", "url": "https://dblp.org/rec/conf/iccad/LeeCH98"}, "url": "URL#6214503"}, {"@score": "1", "@id": "6214504", "info": {"authors": {"author": [{"@pid": "92/1313", "text": "Chunho Lee"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "A quantitative approach to development and validation of synthetic benchmarks for behavioral synthesis.", "venue": "ICCAD", "pages": "347-351", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeeP98", "doi": "10.1145/288548.289052", "ee": "https://doi.org/10.1145/288548.289052", "url": "https://dblp.org/rec/conf/iccad/LeeP98"}, "url": "URL#6214504"}, {"@score": "1", "@id": "6214505", "info": {"authors": {"author": [{"@pid": "l/FranckyLeyn", "text": "Francky Leyn"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "88/1200", "text": "Willy M. C. Sansen"}]}, "title": "An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits.", "venue": "ICCAD", "pages": "304-307", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LeynGS98", "doi": "10.1145/288548.288629", "ee": "https://doi.org/10.1145/288548.288629", "url": "https://dblp.org/rec/conf/iccad/LeynGS98"}, "url": "URL#6214505"}, {"@score": "1", "@id": "6214506", "info": {"authors": {"author": [{"@pid": "29/3826", "text": "Tong Li"}, {"@pid": "13/2723", "text": "Ching-Han Tsai"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress.", "venue": "ICCAD", "pages": "6-11", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiTK98", "doi": "10.1145/288548.288553", "ee": "https://doi.org/10.1145/288548.288553", "url": "https://dblp.org/rec/conf/iccad/LiTK98"}, "url": "URL#6214506"}, {"@score": "1", "@id": "6214507", "info": {"authors": {"author": [{"@pid": "75/4343", "text": "Yanbing Li"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "Hardware/software co-synthesis with memory hierarchies.", "venue": "ICCAD", "pages": "430-436", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiW98", "doi": "10.1145/288548.289066", "ee": "https://doi.org/10.1145/288548.289066", "url": "https://dblp.org/rec/conf/iccad/LiW98"}, "url": "URL#6214507"}, {"@score": "1", "@id": "6214508", "info": {"authors": {"author": [{"@pid": "64/4492", "text": "Tao Lin"}, {"@pid": "96/4877", "text": "Emrah Acar"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response.", "venue": "ICCAD", "pages": "19-25", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LinAP98", "doi": "10.1145/288548.288555", "ee": "https://doi.org/10.1145/288548.288555", "url": "https://dblp.org/rec/conf/iccad/LinAP98"}, "url": "URL#6214508"}, {"@score": "1", "@id": "6214509", "info": {"authors": {"author": [{"@pid": "49/1559", "text": "Huiqun Liu"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Network flow based circuit partitioning for time-multiplexed FPGAs.", "venue": "ICCAD", "pages": "497-504", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiuW98", "doi": "10.1145/288548.289077", "ee": "https://doi.org/10.1145/288548.289077", "url": "https://dblp.org/rec/conf/iccad/LiuW98"}, "url": "URL#6214509"}, {"@score": "1", "@id": "6214510", "info": {"authors": {"author": {"@pid": "25/1925", "text": "David E. Long"}}, "title": "The design of a cache-friendly BDD library.", "venue": "ICCAD", "pages": "639-645", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Long98", "doi": "10.1145/288548.289102", "ee": "https://doi.org/10.1145/288548.289102", "url": "https://dblp.org/rec/conf/iccad/Long98"}, "url": "URL#6214510"}, {"@score": "1", "@id": "6214511", "info": {"authors": {"author": {"@pid": "95/5104", "text": "Yusuke Matsunaga"}}, "title": "On accelerating pattern matching for technology mapping.", "venue": "ICCAD", "pages": "118-122", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Matsunaga98", "doi": "10.1145/288548.288587", "ee": "https://doi.org/10.1145/288548.288587", "url": "https://dblp.org/rec/conf/iccad/Matsunaga98"}, "url": "URL#6214511"}, {"@score": "1", "@id": "6214512", "info": {"authors": {"author": [{"@pid": "27/3374", "text": "Shin-ichi Minato"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Finding all simple disjunctive decompositions using irredundant sum-of-products forms.", "venue": "ICCAD", "pages": "111-117", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MinatoM98", "doi": "10.1145/288548.288586", "ee": "https://doi.org/10.1145/288548.288586", "url": "https://dblp.org/rec/conf/iccad/MinatoM98"}, "url": "URL#6214512"}, {"@score": "1", "@id": "6214513", "info": {"authors": {"author": [{"@pid": "71/5235", "text": "In-Ho Moon"}, {"@pid": "96/6302", "text": "Jae-Young Jang"}, {"@pid": "20/674", "text": "Gary D. Hachtel"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}, {"@pid": "98/4381-7", "text": "Jun Yuan 0007"}, {"@pid": "62/3682", "text": "Carl Pixley"}]}, "title": "Approximate reachability don&apos;t cares for CTL model checking.", "venue": "ICCAD", "pages": "351-358", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MoonJHSYP98", "doi": "10.1145/288548.289053", "ee": "https://doi.org/10.1145/288548.289053", "url": "https://dblp.org/rec/conf/iccad/MoonJHSYP98"}, "url": "URL#6214513"}, {"@score": "1", "@id": "6214514", "info": {"authors": {"author": [{"@pid": "17/1619", "text": "Ravindranath Naiknaware"}, {"@pid": "96/3052", "text": "Terri S. Fiez"}]}, "title": "CMOS analog circuit stack generation with matching constraints.", "venue": "ICCAD", "pages": "371-375", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NaiknawareF98", "doi": "10.1145/288548.289056", "ee": "https://doi.org/10.1145/288548.289056", "url": "https://dblp.org/rec/conf/iccad/NaiknawareF98"}, "url": "URL#6214514"}, {"@score": "1", "@id": "6214515", "info": {"authors": {"author": [{"@pid": "65/5599", "text": "Kazuhiro Nakamura"}, {"@pid": "25/599", "text": "Kazuyoshi Takagi"}, {"@pid": "94/2788", "text": "Shinji Kimura"}, {"@pid": "84/5727", "text": "Katsumasa Watanabe"}]}, "title": "Waiting false path analysis of sequential logic circuits for performance optimization.", "venue": "ICCAD", "pages": "392-395", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NakamuraTKW98", "doi": "10.1145/288548.289059", "ee": "https://doi.org/10.1145/288548.289059", "url": "https://dblp.org/rec/conf/iccad/NakamuraTKW98"}, "url": "URL#6214515"}, {"@score": "1", "@id": "6214516", "info": {"authors": {"author": [{"@pid": "42/5028", "text": "Shigetoshi Nakatake"}, {"@pid": "69/6430", "text": "Keishi Sakanushi"}, {"@pid": "01/323", "text": "Yoji Kajitani"}, {"@pid": "55/6972", "text": "Masahiro Kawakita"}]}, "title": "The channeled-BSG: a universal floorplan for simultaneous place/route with IC applications.", "venue": "ICCAD", "pages": "418-425", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NakatakeSKK98", "doi": "10.1145/288548.289064", "ee": "https://doi.org/10.1145/288548.289064", "url": "https://dblp.org/rec/conf/iccad/NakatakeSKK98"}, "url": "URL#6214516"}, {"@score": "1", "@id": "6214517", "info": {"authors": {"author": [{"@pid": "90/3654", "text": "M. Narasimhan"}, {"@pid": "r/JRamanujam", "text": "J. Ramanujam"}]}, "title": "Improving the computational performance of ILP-based problems.", "venue": "ICCAD", "pages": "593-596", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NarasimhanR98", "doi": "10.1145/288548.289091", "ee": "https://doi.org/10.1145/288548.289091", "url": "https://dblp.org/rec/conf/iccad/NarasimhanR98"}, "url": "URL#6214517"}, {"@score": "1", "@id": "6214518", "info": {"authors": {"author": [{"@pid": "58/6905", "text": "Tuyen V. Nguyen"}, {"@pid": "51/3602", "text": "Anirudh Devgan"}, {"@pid": "05/4860", "text": "Ali Sadigh"}]}, "title": "Simulation of coupling capacitances using matrix partitioning.", "venue": "ICCAD", "pages": "12-18", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NguyenDS98", "doi": "10.1145/288548.288554", "ee": "https://doi.org/10.1145/288548.288554", "url": "https://dblp.org/rec/conf/iccad/NguyenDS98"}, "url": "URL#6214518"}, {"@score": "1", "@id": "6214519", "info": {"authors": {"author": [{"@pid": "72/5199", "text": "Ross B. Ortega"}, {"@pid": "b/GBorriello", "text": "Gaetano Borriello"}]}, "title": "Communication synthesis for distributed embedded systems.", "venue": "ICCAD", "pages": "437-444", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OrtegaB98", "doi": "10.1145/288548.289067", "ee": "https://doi.org/10.1145/288548.289067", "url": "https://dblp.org/rec/conf/iccad/OrtegaB98"}, "url": "URL#6214519"}, {"@score": "1", "@id": "6214520", "info": {"authors": {"author": {"@pid": "73/197", "text": "Marios C. Papaefthymiou"}}, "title": "Asymptotically efficient retiming under setup and hold constraints.", "venue": "ICCAD", "pages": "396-401", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Papaefthymiou98", "doi": "10.1145/288548.289060", "ee": "https://doi.org/10.1145/288548.289060", "url": "https://dblp.org/rec/conf/iccad/Papaefthymiou98"}, "url": "URL#6214520"}, {"@score": "1", "@id": "6214521", "info": {"authors": {"author": [{"@pid": "52/3562", "text": "Jorge M. Pena"}, {"@pid": "o/ArlindoLOliveira", "text": "Arlindo L. Oliveira"}]}, "title": "A new algorithm for the reduction of incompletely specified finite state machines.", "venue": "ICCAD", "pages": "482-489", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PenaO98", "doi": "10.1145/288548.289075", "ee": "https://doi.org/10.1145/288548.289075", "url": "https://dblp.org/rec/conf/iccad/PenaO98"}, "url": "URL#6214521"}, {"@score": "1", "@id": "6214522", "info": {"authors": {"author": [{"@pid": "02/6944", "text": "Rajesh Pendurkar"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Synthesis of BIST hardware for performance testing of MCM interconnections.", "venue": "ICCAD", "pages": "69-73", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PendurkarCZ98", "doi": "10.1145/288548.288562", "ee": "https://doi.org/10.1145/288548.288562", "url": "https://dblp.org/rec/conf/iccad/PendurkarCZ98"}, "url": "URL#6214522"}, {"@score": "1", "@id": "6214523", "info": {"authors": {"author": {"@pid": "82/4361", "text": "Joel R. Phillips"}}, "title": "Model reduction of time-varying linear systems using approximate multipoint Krylov-subspace projectors.", "venue": "ICCAD", "pages": "96-102", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Phillips98", "doi": "10.1145/288548.288583", "ee": "https://doi.org/10.1145/288548.288583", "url": "https://dblp.org/rec/conf/iccad/Phillips98"}, "url": "URL#6214523"}, {"@score": "1", "@id": "6214524", "info": {"authors": {"author": [{"@pid": "40/3478", "text": "Ali Pinar"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "Power invariant vector sequence compaction.", "venue": "ICCAD", "pages": "473-476", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PinarL98", "doi": "10.1145/288548.289073", "ee": "https://doi.org/10.1145/288548.289073", "url": "https://dblp.org/rec/conf/iccad/PinarL98"}, "url": "URL#6214524"}, {"@score": "1", "@id": "6214525", "info": {"authors": {"author": [{"@pid": "04/3130", "text": "Gang Qu 0001"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Analysis of watermarking techniques for graph coloring problem.", "venue": "ICCAD", "pages": "190-193", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/QuP98", "doi": "10.1145/288548.288607", "ee": "https://doi.org/10.1145/288548.288607", "url": "https://dblp.org/rec/conf/iccad/QuP98"}, "url": "URL#6214525"}, {"@score": "1", "@id": "6214526", "info": {"authors": {"author": [{"@pid": "04/3130", "text": "Gang Qu 0001"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Techniques for energy minimization of communication pipelines.", "venue": "ICCAD", "pages": "597-600", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/QuP98a", "doi": "10.1145/288548.289092", "ee": "https://doi.org/10.1145/288548.289092", "url": "https://dblp.org/rec/conf/iccad/QuP98a"}, "url": "URL#6214526"}, {"@score": "1", "@id": "6214527", "info": {"authors": {"author": [{"@pid": "71/4328", "text": "Rajeev K. Ranjan 0001"}, {"@pid": "91/6939", "text": "Vigyan Singhal"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "On the optimization power of retiming and resynthesis transformations.", "venue": "ICCAD", "pages": "402-407", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RanjanSSB98", "doi": "10.1145/288548.289061", "ee": "https://doi.org/10.1145/288548.289061", "url": "https://dblp.org/rec/conf/iccad/RanjanSSB98"}, "url": "URL#6214527"}, {"@score": "1", "@id": "6214528", "info": {"authors": {"author": [{"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "28/5167", "text": "Ganesh Lakshminarayana"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Removal of memory access bottlenecks for scheduling control-flow intensive behavioral descriptions.", "venue": "ICCAD", "pages": "577-584", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RaviLJ98", "doi": "10.1145/288548.289089", "ee": "https://doi.org/10.1145/288548.289089", "url": "https://dblp.org/rec/conf/iccad/RaviLJ98"}, "url": "URL#6214528"}, {"@score": "1", "@id": "6214529", "info": {"authors": {"author": [{"@pid": "r/PhillipRestle", "text": "Phillip J. Restle"}, {"@pid": "82/4361", "text": "Joel R. Phillips"}, {"@pid": "29/2561", "text": "Ibrahim M. Elfadel"}]}, "title": "Interconnect in high speed designs: problems, methodologies and tools.", "venue": "ICCAD", "pages": "4", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RestlePE98", "doi": "10.1145/288548.288551", "ee": "https://doi.org/10.1145/288548.288551", "url": "https://dblp.org/rec/conf/iccad/RestlePE98"}, "url": "URL#6214529"}, {"@score": "1", "@id": "6214530", "info": {"authors": {"author": [{"@pid": "57/3191-3", "text": "Sumit Roy 0003"}, {"@pid": "20/6744", "text": "Harm Arts"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "PowerDrive: a fast, canonical POWER estimator for DRIVing synthEsis.", "venue": "ICCAD", "pages": "601-606", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RoyAB98", "doi": "10.1145/288548.289094", "ee": "https://doi.org/10.1145/288548.289094", "url": "https://dblp.org/rec/conf/iccad/RoyAB98"}, "url": "URL#6214530"}, {"@score": "1", "@id": "6214531", "info": {"authors": {"author": {"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}}, "title": "Reduced-order modelling of linear time-varying systems.", "venue": "ICCAD", "pages": "92-95", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Roychowdhury98", "doi": "10.1145/288548.288581", "ee": "https://doi.org/10.1145/288548.288581", "url": "https://dblp.org/rec/conf/iccad/Roychowdhury98"}, "url": "URL#6214531"}, {"@score": "1", "@id": "6214532", "info": {"authors": {"author": [{"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}, {"@pid": "32/1301", "text": "Alper Demir 0001"}]}, "title": "Estimating noise in RF systems.", "venue": "ICCAD", "pages": "199-202", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RoychowdhuryD98", "doi": "10.1145/288548.288612", "ee": "https://doi.org/10.1145/288548.288612", "url": "https://dblp.org/rec/conf/iccad/RoychowdhuryD98"}, "url": "URL#6214532"}, {"@score": "1", "@id": "6214533", "info": {"authors": {"author": [{"@pid": "69/6430", "text": "Keishi Sakanushi"}, {"@pid": "42/5028", "text": "Shigetoshi Nakatake"}, {"@pid": "01/323", "text": "Yoji Kajitani"}]}, "title": "The multi-BSG: stochastic approach to an optimum packing of convex-rectilinear blocks.", "venue": "ICCAD", "pages": "267-274", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SakanushiNK98", "doi": "10.1145/288548.288624", "ee": "https://doi.org/10.1145/288548.288624", "url": "https://dblp.org/rec/conf/iccad/SakanushiNK98"}, "url": "URL#6214533"}, {"@score": "1", "@id": "6214534", "info": {"authors": {"author": [{"@pid": "s/ResveASaleh", "text": "Resve A. Saleh"}, {"@pid": "56/2133", "text": "David Overhauser"}, {"@pid": "56/2058", "text": "Sandy Taylor"}]}, "title": "Full-chip verification of UDSM designs.", "venue": "ICCAD", "pages": "453-460", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SalehOT98", "doi": "10.1145/288548.289070", "ee": "https://doi.org/10.1145/288548.289070", "url": "https://dblp.org/rec/conf/iccad/SalehOT98"}, "url": "URL#6214534"}, {"@score": "1", "@id": "6214535", "info": {"authors": {"author": [{"@pid": "38/1273", "text": "Amir H. Salek"}, {"@pid": "15/2654", "text": "Jinan Lou"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "A simultaneous routing tree construction and fanout optimization algorithm.", "venue": "ICCAD", "pages": "625-630", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SalekLP98", "doi": "10.1145/288548.289098", "ee": "https://doi.org/10.1145/288548.289098", "url": "https://dblp.org/rec/conf/iccad/SalekLP98"}, "url": "URL#6214535"}, {"@score": "1", "@id": "6214536", "info": {"authors": {"author": [{"@pid": "36/366", "text": "Prashant Saxena"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "A performance-driven layer assignment algorithm for multiple interconnect trees.", "venue": "ICCAD", "pages": "124-127", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SaxenaL98", "doi": "10.1145/288548.288589", "ee": "https://doi.org/10.1145/288548.288589", "url": "https://dblp.org/rec/conf/iccad/SaxenaL98"}, "url": "URL#6214536"}, {"@score": "1", "@id": "6214537", "info": {"authors": {"author": [{"@pid": "s/ChristophScholl", "text": "Christoph Scholl 0001"}, {"@pid": "b/BerndBecker", "text": "Bernd Becker 0001"}, {"@pid": "80/1393", "text": "Thomas M. Weis"}]}, "title": "Word-level decision diagrams, WLCDs and division.", "venue": "ICCAD", "pages": "672-677", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SchollBW98", "doi": "10.1145/288548.289114", "ee": "https://doi.org/10.1145/288548.289114", "url": "https://dblp.org/rec/conf/iccad/SchollBW98"}, "url": "URL#6214537"}, {"@score": "1", "@id": "6214538", "info": {"authors": {"author": [{"@pid": "52/4949", "text": "Luc S\u00e9m\u00e9ria"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "SpC: synthesis of pointers in C: application of pointer analysis to the behavioral synthesis from C.", "venue": "ICCAD", "pages": "340-346", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SemeriaM98", "doi": "10.1145/288548.289051", "ee": "https://doi.org/10.1145/288548.289051", "url": "https://dblp.org/rec/conf/iccad/SemeriaM98"}, "url": "URL#6214538"}, {"@score": "1", "@id": "6214539", "info": {"authors": {"author": [{"@pid": "65/5686", "text": "Subarnarekha Sinha"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Implementation and use of SPFDs in optimizing Boolean networks.", "venue": "ICCAD", "pages": "103-110", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinhaB98", "doi": "10.1145/288548.288584", "ee": "https://doi.org/10.1145/288548.288584", "url": "https://dblp.org/rec/conf/iccad/SinhaB98"}, "url": "URL#6214539"}, {"@score": "1", "@id": "6214540", "info": {"authors": {"author": [{"@pid": "97/5909-1", "text": "James Smith 0001"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Polynomial methods for component matching and verification.", "venue": "ICCAD", "pages": "678-685", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SmithM98", "doi": "10.1145/288548.289115", "ee": "https://doi.org/10.1145/288548.289115", "url": "https://dblp.org/rec/conf/iccad/SmithM98"}, "url": "URL#6214540"}, {"@score": "1", "@id": "6214541", "info": {"authors": {"author": [{"@pid": "37/1706", "text": "Karsten Strehl"}, {"@pid": "t/LotharThiele", "text": "Lothar Thiele"}]}, "title": "Symbolic model checking of process networks using interval diagram techniques.", "venue": "ICCAD", "pages": "686-692", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/StrehlT98", "doi": "10.1145/288548.289117", "ee": "https://doi.org/10.1145/288548.289117", "url": "https://dblp.org/rec/conf/iccad/StrehlT98"}, "url": "URL#6214541"}, {"@score": "1", "@id": "6214542", "info": {"authors": {"author": {"@pid": "47/4961", "text": "Chauchin Su"}}, "title": "A linear optimal test generation algorithm for interconnect testing.", "venue": "ICCAD", "pages": "290-295", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Su98", "doi": "10.1145/288548.288626", "ee": "https://doi.org/10.1145/288548.288626", "url": "https://dblp.org/rec/conf/iccad/Su98"}, "url": "URL#6214542"}, {"@score": "1", "@id": "6214543", "info": {"authors": {"author": [{"@pid": "83/6040", "text": "Dennis Sylvester"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "Getting to the bottom of deep submicron.", "venue": "ICCAD", "pages": "203-211", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SylvesterK98", "doi": "10.1145/288548.288614", "ee": "https://doi.org/10.1145/288548.288614", "url": "https://dblp.org/rec/conf/iccad/SylvesterK98"}, "url": "URL#6214543"}, {"@score": "1", "@id": "6214544", "info": {"authors": {"author": [{"@pid": "81/1967", "text": "Shantanu Tarafdar"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}, {"@pid": "03/683", "text": "Zixin Yin"}]}, "title": "Integrating floorplanning in data-transfer based high-level synthesis.", "venue": "ICCAD", "pages": "412-417", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TarafdarLY98", "doi": "10.1145/288548.289063", "ee": "https://doi.org/10.1145/288548.289063", "url": "https://dblp.org/rec/conf/iccad/TarafdarLY98"}, "url": "URL#6214544"}, {"@score": "1", "@id": "6214545", "info": {"authors": {"author": [{"@pid": "00/1651", "text": "Ramesh C. Tekumalla"}, {"@pid": "93/5344", "text": "Premachandran R. Menon"}]}, "title": "On primitive fault test generation in non-scan sequential circuits.", "venue": "ICCAD", "pages": "275-282", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TekumallaM98", "doi": "10.1145/288548.288625", "ee": "https://doi.org/10.1145/288548.288625", "url": "https://dblp.org/rec/conf/iccad/TekumallaM98"}, "url": "URL#6214545"}, {"@score": "1", "@id": "6214546", "info": {"authors": {"author": [{"@pid": "24/3682", "text": "Tyler Thorp"}, {"@pid": "83/5754", "text": "Gin Yee"}, {"@pid": "67/1097", "text": "Carl Sechen"}]}, "title": "Domino logic synthesis using complex static gates.", "venue": "ICCAD", "pages": "242-247", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ThorpYS98", "doi": "10.1145/288548.288620", "ee": "https://doi.org/10.1145/288548.288620", "url": "https://dblp.org/rec/conf/iccad/ThorpYS98"}, "url": "URL#6214546"}, {"@score": "1", "@id": "6214547", "info": {"authors": {"author": [{"@pid": "49/2993", "text": "Tzu-Chieh Tien"}, {"@pid": "43/4094", "text": "Hsiao-Pin Su"}, {"@pid": "45/4160", "text": "Yu-Wen Tsay"}, {"@pid": "21/4001", "text": "Yih-Chih Chou"}, {"@pid": "65/1027", "text": "Youn-Long Lin"}]}, "title": "Integrating logic retiming and register placement.", "venue": "ICCAD", "pages": "136-139", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TienSTCL98", "doi": "10.1145/288548.288591", "ee": "https://doi.org/10.1145/288548.288591", "url": "https://dblp.org/rec/conf/iccad/TienSTCL98"}, "url": "URL#6214547"}, {"@score": "1", "@id": "6214548", "info": {"authors": {"author": [{"@pid": "81/2399", "text": "Wim F. J. Verhaegh"}, {"@pid": "95/330", "text": "Emile H. L. Aarts"}, {"@pid": "79/1345", "text": "Paul C. N. van Gorp"}]}, "title": "Period assignment in multidimensional periodic scheduling.", "venue": "ICCAD", "pages": "585-592", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VerhaeghAG98", "doi": "10.1145/288548.289090", "ee": "https://doi.org/10.1145/288548.289090", "url": "https://dblp.org/rec/conf/iccad/VerhaeghAG98"}, "url": "URL#6214548"}, {"@score": "1", "@id": "6214549", "info": {"authors": {"author": [{"@pid": "19/1924", "text": "Qi Wang"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}]}, "title": "Static power optimization of deep submicron CMOS circuits for dual VT technology.", "venue": "ICCAD", "pages": "490-496", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WangV98", "doi": "10.1145/288548.289076", "ee": "https://doi.org/10.1145/288548.289076", "url": "https://dblp.org/rec/conf/iccad/WangV98"}, "url": "URL#6214549"}, {"@score": "1", "@id": "6214550", "info": {"authors": {"author": {"@pid": "03/1545", "text": "Enno Wein"}}, "title": "Core integration: overview and challenges.", "venue": "ICCAD", "pages": "450-452", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Wein98", "doi": "10.1145/288548.289069", "ee": "https://doi.org/10.1145/288548.289069", "url": "https://dblp.org/rec/conf/iccad/Wein98"}, "url": "URL#6214550"}, {"@score": "1", "@id": "6214551", "info": {"authors": {"author": {"@pid": "70/5507", "text": "Sverre Wichlund"}}, "title": "On multilevel circuit partitioning.", "venue": "ICCAD", "pages": "505-511", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Wichlund98", "doi": "10.1145/288548.289078", "ee": "https://doi.org/10.1145/288548.289078", "url": "https://dblp.org/rec/conf/iccad/Wichlund98"}, "url": "URL#6214551"}, {"@score": "1", "@id": "6214552", "info": {"authors": {"author": [{"@pid": "y/EFYYoung", "text": "Fung Yu Young"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Slicing floorplans with pre-placed modules.", "venue": "ICCAD", "pages": "252-258", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YoungW98", "doi": "10.1145/288548.288622", "ee": "https://doi.org/10.1145/288548.288622", "url": "https://dblp.org/rec/conf/iccad/YoungW98"}, "url": "URL#6214552"}, {"@score": "1", "@id": "6214553", "info": {"authors": {"author": [{"@pid": "11/3918", "text": "Qingjian Yu"}, {"@pid": "w/JanetMeilingWang", "text": "Janet Meiling Wang"}, {"@pid": "51/5907", "text": "Ernest S. Kuh"}]}, "title": "Multipoint moment matching model for multiport distributed interconnect networks.", "venue": "ICCAD", "pages": "85-91", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YuWK98", "doi": "10.1145/288548.288565", "ee": "https://doi.org/10.1145/288548.288565", "url": "https://dblp.org/rec/conf/iccad/YuWK98"}, "url": "URL#6214553"}, {"@score": "1", "@id": "6214554", "info": {"authors": {"author": [{"@pid": "67/1336-1", "text": "Min Zhao 0001"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "Technology mapping for domino logic.", "venue": "ICCAD", "pages": "248-251", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhaoS98", "doi": "10.1145/288548.288621", "ee": "https://doi.org/10.1145/288548.288621", "url": "https://dblp.org/rec/conf/iccad/ZhaoS98"}, "url": "URL#6214554"}, {"@score": "1", "@id": "6214555", "info": {"authors": {"author": [{"@pid": "73/1337", "text": "Dirk Ziegenbein"}, {"@pid": "52/4092-1", "text": "Kai Richter 0001"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}, {"@pid": "t/LotharThiele", "text": "Lothar Thiele"}]}, "title": "Representation of process mode correlation for scheduling.", "venue": "ICCAD", "pages": "54-61", "year": "1998", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZiegenbeinRETT98", "doi": "10.1145/288548.288560", "ee": "https://doi.org/10.1145/288548.288560", "url": "https://dblp.org/rec/conf/iccad/ZiegenbeinRETT98"}, "url": "URL#6214555"}, {"@score": "1", "@id": "6235189", "info": {"authors": {"author": {"@pid": "43/4149", "text": "Hiroto Yasuura"}}, "title": "Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1998, San Jose, CA, USA, November 8-12, 1998", "venue": "ICCAD", "publisher": "ACM / IEEE Computer Society", "year": "1998", "type": "Editorship", "key": "conf/iccad/1998", "ee": "http://dl.acm.org/citation.cfm?id=288548", "url": "https://dblp.org/rec/conf/iccad/1998"}, "url": "URL#6235189"}]}}}