<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: qspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">component/qspi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="component_2qspi_8h__dep__incl.gif" border="0" usemap="#aqspi_8hdep" alt=""/></div>
</div>
</div>
<p><a href="component_2qspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html">Qspi</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> hardware registers.  <a href="struct_qspi.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a2fcfcb5edd748a258d701567cf91eca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2fcfcb5edd748a258d701567cf91eca1">QSPI_CR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a2fcfcb5edd748a258d701567cf91eca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) Last Transfer  <br /></td></tr>
<tr class="separator:a2fcfcb5edd748a258d701567cf91eca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eb6014a4b4bc3e74a4c0c44c2847ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2eb6014a4b4bc3e74a4c0c44c2847ed5">QSPI_CR_QSPIDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a2eb6014a4b4bc3e74a4c0c44c2847ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) QSPI Disable  <br /></td></tr>
<tr class="separator:a2eb6014a4b4bc3e74a4c0c44c2847ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f0e9416d2f161c4889134ba8261a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a90f0e9416d2f161c4889134ba8261a74">QSPI_CR_QSPIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a90f0e9416d2f161c4889134ba8261a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) QSPI Enable  <br /></td></tr>
<tr class="separator:a90f0e9416d2f161c4889134ba8261a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54af9f02ac1067f268df2720f3e0f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ae54af9f02ac1067f268df2720f3e0f81">QSPI_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ae54af9f02ac1067f268df2720f3e0f81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_CR) QSPI Software Reset  <br /></td></tr>
<tr class="separator:ae54af9f02ac1067f268df2720f3e0f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05053afe8fce03e314e7516e99a6075f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a05053afe8fce03e314e7516e99a6075f">QSPI_IAR_ADDR</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa7c1946e8410005f2f9772044948a00f">QSPI_IAR_ADDR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>)))</td></tr>
<tr class="separator:a05053afe8fce03e314e7516e99a6075f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1946e8410005f2f9772044948a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa7c1946e8410005f2f9772044948a00f">QSPI_IAR_ADDR_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>)</td></tr>
<tr class="memdesc:aa7c1946e8410005f2f9772044948a00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IAR) Address  <br /></td></tr>
<tr class="separator:aa7c1946e8410005f2f9772044948a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac776d6b2bf404637e1860ad5fad55da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac776d6b2bf404637e1860ad5fad55da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec7516ba6e49f908bd66aa747482656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aeec7516ba6e49f908bd66aa747482656">QSPI_ICR_INST</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#ab5b1a5d04719b58db80aa102e0fbc177">QSPI_ICR_INST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>)))</td></tr>
<tr class="separator:aeec7516ba6e49f908bd66aa747482656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b1a5d04719b58db80aa102e0fbc177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ab5b1a5d04719b58db80aa102e0fbc177">QSPI_ICR_INST_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>)</td></tr>
<tr class="memdesc:ab5b1a5d04719b58db80aa102e0fbc177"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_ICR) Instruction Code  <br /></td></tr>
<tr class="separator:ab5b1a5d04719b58db80aa102e0fbc177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3db0baf35a0544c8b9b1385030363e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3db0baf35a0544c8b9b1385030363e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090f6407410f6087f684524641afee98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a090f6407410f6087f684524641afee98">QSPI_ICR_OPT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#acf0d9e66096379cdd717c045da1822eb">QSPI_ICR_OPT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#abd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>)))</td></tr>
<tr class="separator:a090f6407410f6087f684524641afee98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0d9e66096379cdd717c045da1822eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#acf0d9e66096379cdd717c045da1822eb">QSPI_ICR_OPT_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#abd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>)</td></tr>
<tr class="memdesc:acf0d9e66096379cdd717c045da1822eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_ICR) Option Code  <br /></td></tr>
<tr class="separator:acf0d9e66096379cdd717c045da1822eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd27adec5418ab3548eca474c7ba035b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#abd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abd27adec5418ab3548eca474c7ba035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ceb34bbfbd3e3484e11c67d23959612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a5ceb34bbfbd3e3484e11c67d23959612">QSPI_IDR_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a5ceb34bbfbd3e3484e11c67d23959612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Chip Select Rise Interrupt Disable  <br /></td></tr>
<tr class="separator:a5ceb34bbfbd3e3484e11c67d23959612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a738ccfde3362dbabca4c979f6e3af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ae4a738ccfde3362dbabca4c979f6e3af">QSPI_IDR_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ae4a738ccfde3362dbabca4c979f6e3af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Chip Select Status Interrupt Disable  <br /></td></tr>
<tr class="separator:ae4a738ccfde3362dbabca4c979f6e3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b77d8fb6922378b2c68de6f6ff00593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a1b77d8fb6922378b2c68de6f6ff00593">QSPI_IDR_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a1b77d8fb6922378b2c68de6f6ff00593"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Instruction End Interrupt Disable  <br /></td></tr>
<tr class="separator:a1b77d8fb6922378b2c68de6f6ff00593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa932402e107b8fbc28c94d75bdcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#acefa932402e107b8fbc28c94d75bdcc6">QSPI_IDR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:acefa932402e107b8fbc28c94d75bdcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Overrun Error Interrupt Disable  <br /></td></tr>
<tr class="separator:acefa932402e107b8fbc28c94d75bdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e2567d3c8ca1de2f2c3dca01be9880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a70e2567d3c8ca1de2f2c3dca01be9880">QSPI_IDR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a70e2567d3c8ca1de2f2c3dca01be9880"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Receive Data Register Full Interrupt Disable  <br /></td></tr>
<tr class="separator:a70e2567d3c8ca1de2f2c3dca01be9880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b29edb2c07a368e0f0867dc0ed82b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a4b29edb2c07a368e0f0867dc0ed82b7e">QSPI_IDR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a4b29edb2c07a368e0f0867dc0ed82b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Transmit Data Register Empty Interrupt Disable  <br /></td></tr>
<tr class="separator:a4b29edb2c07a368e0f0867dc0ed82b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46c057ed59ea88170b0a07099476533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#af46c057ed59ea88170b0a07099476533">QSPI_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af46c057ed59ea88170b0a07099476533"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IDR) Transmission Registers Empty Disable  <br /></td></tr>
<tr class="separator:af46c057ed59ea88170b0a07099476533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149fd9b77d35f1dbc48cbf9e5603773b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a149fd9b77d35f1dbc48cbf9e5603773b">QSPI_IER_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a149fd9b77d35f1dbc48cbf9e5603773b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Chip Select Rise Interrupt Enable  <br /></td></tr>
<tr class="separator:a149fd9b77d35f1dbc48cbf9e5603773b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886dcf43ec7db82626e9f07ef51c4c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a886dcf43ec7db82626e9f07ef51c4c53">QSPI_IER_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a886dcf43ec7db82626e9f07ef51c4c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Chip Select Status Interrupt Enable  <br /></td></tr>
<tr class="separator:a886dcf43ec7db82626e9f07ef51c4c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53643366c809573377321aed58a8078e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a53643366c809573377321aed58a8078e">QSPI_IER_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a53643366c809573377321aed58a8078e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Instruction End Interrupt Enable  <br /></td></tr>
<tr class="separator:a53643366c809573377321aed58a8078e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb37967a13238160bf4513382ec5d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#acfb37967a13238160bf4513382ec5d45">QSPI_IER_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:acfb37967a13238160bf4513382ec5d45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Overrun Error Interrupt Enable  <br /></td></tr>
<tr class="separator:acfb37967a13238160bf4513382ec5d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a473ccd988a46d1705f06dc34fb8a2db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a473ccd988a46d1705f06dc34fb8a2db3">QSPI_IER_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a473ccd988a46d1705f06dc34fb8a2db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Receive Data Register Full Interrupt Enable  <br /></td></tr>
<tr class="separator:a473ccd988a46d1705f06dc34fb8a2db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8255a0cdc1e85f0107dc5812af810b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a8255a0cdc1e85f0107dc5812af810b2f">QSPI_IER_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8255a0cdc1e85f0107dc5812af810b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Transmit Data Register Empty Interrupt Enable  <br /></td></tr>
<tr class="separator:a8255a0cdc1e85f0107dc5812af810b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c678874cee224ce438e86443e79172f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a7c678874cee224ce438e86443e79172f">QSPI_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a7c678874cee224ce438e86443e79172f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IER) Transmission Registers Empty Enable  <br /></td></tr>
<tr class="separator:a7c678874cee224ce438e86443e79172f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca576d18922795c764bc9af387cf007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a1ca576d18922795c764bc9af387cf007">QSPI_IFR_ADDREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a1ca576d18922795c764bc9af387cf007"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Address Enable  <br /></td></tr>
<tr class="separator:a1ca576d18922795c764bc9af387cf007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a855e0e70b35056245bd35aa61e045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a63a855e0e70b35056245bd35aa61e045">QSPI_IFR_ADDRL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a63a855e0e70b35056245bd35aa61e045"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Address Length  <br /></td></tr>
<tr class="separator:a63a855e0e70b35056245bd35aa61e045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e1bd556056bb120c0d41c54b3470a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ad6e1bd556056bb120c0d41c54b3470a2">QSPI_IFR_ADDRL_24_BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ad6e1bd556056bb120c0d41c54b3470a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The address is 24 bits long.  <br /></td></tr>
<tr class="separator:ad6e1bd556056bb120c0d41c54b3470a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be291885e3c03be42df7dddee63f8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2be291885e3c03be42df7dddee63f8b1">QSPI_IFR_ADDRL_32_BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a2be291885e3c03be42df7dddee63f8b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The address is 32 bits long.  <br /></td></tr>
<tr class="separator:a2be291885e3c03be42df7dddee63f8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11675ca400ebc3e3ca61fba0b22dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aae11675ca400ebc3e3ca61fba0b22dc0">QSPI_IFR_CRM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:aae11675ca400ebc3e3ca61fba0b22dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Continuous Read Mode  <br /></td></tr>
<tr class="separator:aae11675ca400ebc3e3ca61fba0b22dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed869575fc0226820ed33c0b100f2a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aed869575fc0226820ed33c0b100f2a9e">QSPI_IFR_CRM_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td></tr>
<tr class="memdesc:aed869575fc0226820ed33c0b100f2a9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The Continuous Read mode is disabled.  <br /></td></tr>
<tr class="separator:aed869575fc0226820ed33c0b100f2a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f5415e3e242f4afc91dba9ba97313a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ac9f5415e3e242f4afc91dba9ba97313a">QSPI_IFR_CRM_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ac9f5415e3e242f4afc91dba9ba97313a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The Continuous Read mode is enabled.  <br /></td></tr>
<tr class="separator:ac9f5415e3e242f4afc91dba9ba97313a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521abe8a8e604b2829062843ce5eea3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a521abe8a8e604b2829062843ce5eea3b">QSPI_IFR_DATAEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a521abe8a8e604b2829062843ce5eea3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Data Enable  <br /></td></tr>
<tr class="separator:a521abe8a8e604b2829062843ce5eea3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797e1811a50f6427f5ecb3abb5b774c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a797e1811a50f6427f5ecb3abb5b774c5">QSPI_IFR_INSTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a797e1811a50f6427f5ecb3abb5b774c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction Enable  <br /></td></tr>
<tr class="separator:a797e1811a50f6427f5ecb3abb5b774c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26fbbae13013a72ac8d3d6d63f70a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa26fbbae13013a72ac8d3d6d63f70a6c">QSPI_IFR_NBDUM</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#acd48ca168a7415d52b9e1ee084a9d4e0">QSPI_IFR_NBDUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>)))</td></tr>
<tr class="separator:aa26fbbae13013a72ac8d3d6d63f70a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd48ca168a7415d52b9e1ee084a9d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#acd48ca168a7415d52b9e1ee084a9d4e0">QSPI_IFR_NBDUM_Msk</a>&#160;&#160;&#160;(0x1fu &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>)</td></tr>
<tr class="memdesc:acd48ca168a7415d52b9e1ee084a9d4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Number Of Dummy Cycles  <br /></td></tr>
<tr class="separator:acd48ca168a7415d52b9e1ee084a9d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4721e383f7b4c5c27d0396a9cb4ee3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ae4721e383f7b4c5c27d0396a9cb4ee3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa391ed5fc96a5cb8af5f8cb0b4d849ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa391ed5fc96a5cb8af5f8cb0b4d849ce">QSPI_IFR_OPTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:aa391ed5fc96a5cb8af5f8cb0b4d849ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Option Enable  <br /></td></tr>
<tr class="separator:aa391ed5fc96a5cb8af5f8cb0b4d849ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a92db7f40ebbde91b25cde5ceceedd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a60a92db7f40ebbde91b25cde5ceceedd">QSPI_IFR_OPTL</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#af2ea11568008e7625121bdcc6e16d064">QSPI_IFR_OPTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>)))</td></tr>
<tr class="separator:a60a92db7f40ebbde91b25cde5ceceedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ea11568008e7625121bdcc6e16d064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#af2ea11568008e7625121bdcc6e16d064">QSPI_IFR_OPTL_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2qspi_8h.html#a6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>)</td></tr>
<tr class="memdesc:af2ea11568008e7625121bdcc6e16d064"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Option Code Length  <br /></td></tr>
<tr class="separator:af2ea11568008e7625121bdcc6e16d064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac18e124baedb6379bad27f7509cb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a9ac18e124baedb6379bad27f7509cb17">QSPI_IFR_OPTL_OPTION_1BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9ac18e124baedb6379bad27f7509cb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 1 bit long.  <br /></td></tr>
<tr class="separator:a9ac18e124baedb6379bad27f7509cb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55288f73e854f517223e71c231239f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a55288f73e854f517223e71c231239f5f">QSPI_IFR_OPTL_OPTION_2BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a55288f73e854f517223e71c231239f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 2 bits long.  <br /></td></tr>
<tr class="separator:a55288f73e854f517223e71c231239f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8151619f92f23bb3aea97afb0932d0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a8151619f92f23bb3aea97afb0932d0b8">QSPI_IFR_OPTL_OPTION_4BIT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a8151619f92f23bb3aea97afb0932d0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 4 bits long.  <br /></td></tr>
<tr class="separator:a8151619f92f23bb3aea97afb0932d0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa764b0797a5ee477cfe8117bafd5856e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa764b0797a5ee477cfe8117bafd5856e">QSPI_IFR_OPTL_OPTION_8BIT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aa764b0797a5ee477cfe8117bafd5856e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) The option code is 8 bits long.  <br /></td></tr>
<tr class="separator:aa764b0797a5ee477cfe8117bafd5856e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1ed0c71122d1338762bb60503492e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a6f1ed0c71122d1338762bb60503492e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77dde06acc13d6a9d7c75bc00003a8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a77dde06acc13d6a9d7c75bc00003a8d3">QSPI_IFR_TFRTYP</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa4ae414774e43e034c4b41d8734114b3">QSPI_IFR_TFRTYP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>)))</td></tr>
<tr class="separator:a77dde06acc13d6a9d7c75bc00003a8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ae414774e43e034c4b41d8734114b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa4ae414774e43e034c4b41d8734114b3">QSPI_IFR_TFRTYP_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2qspi_8h.html#a8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>)</td></tr>
<tr class="memdesc:aa4ae414774e43e034c4b41d8734114b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Data Transfer Type  <br /></td></tr>
<tr class="separator:aa4ae414774e43e034c4b41d8734114b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e18d6df08ab4f74c196a673c2bd69a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:a8e18d6df08ab4f74c196a673c2bd69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9d44b068b8770d1fa539a37cdc72b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aea9d44b068b8770d1fa539a37cdc72b0">QSPI_IFR_TFRTYP_TRSFR_READ</a>&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aea9d44b068b8770d1fa539a37cdc72b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible.  <br /></td></tr>
<tr class="separator:aea9d44b068b8770d1fa539a37cdc72b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef893438abea6552d97a0a52dbdfa7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aef893438abea6552d97a0a52dbdfa7bb">QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aef893438abea6552d97a0a52dbdfa7bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible.  <br /></td></tr>
<tr class="separator:aef893438abea6552d97a0a52dbdfa7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e6637cd9be9f1a926b80b77c6639fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a24e6637cd9be9f1a926b80b77c6639fa">QSPI_IFR_TFRTYP_TRSFR_WRITE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a24e6637cd9be9f1a926b80b77c6639fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Write transfer into the serial memory.Scrambling is not performed.  <br /></td></tr>
<tr class="separator:a24e6637cd9be9f1a926b80b77c6639fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a748336b5c0e8af585247901c882d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a7a748336b5c0e8af585247901c882d61">QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY</a>&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a7a748336b5c0e8af585247901c882d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Write data transfer into the serial memory.If enabled, scrambling is performed.  <br /></td></tr>
<tr class="separator:a7a748336b5c0e8af585247901c882d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3920b20dfbf3fbec7fde3d4f02939c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a4a3920b20dfbf3fbec7fde3d4f02939c">QSPI_IFR_WIDTH</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a52a0d834539c68fffe979b00b96f44a7">QSPI_IFR_WIDTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#aa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>)))</td></tr>
<tr class="separator:a4a3920b20dfbf3fbec7fde3d4f02939c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b8bf3cf4a560a6229348a03d08f63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a04b8bf3cf4a560a6229348a03d08f63e">QSPI_IFR_WIDTH_DUAL_CMD</a>&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a04b8bf3cf4a560a6229348a03d08f63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI  <br /></td></tr>
<tr class="separator:a04b8bf3cf4a560a6229348a03d08f63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d153024ea47260bd236c74821c9675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ab0d153024ea47260bd236c74821c9675">QSPI_IFR_WIDTH_DUAL_IO</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab0d153024ea47260bd236c74821c9675"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI  <br /></td></tr>
<tr class="separator:ab0d153024ea47260bd236c74821c9675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96484640d019979e3541b6be5a30765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#af96484640d019979e3541b6be5a30765">QSPI_IFR_WIDTH_DUAL_OUTPUT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:af96484640d019979e3541b6be5a30765"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI  <br /></td></tr>
<tr class="separator:af96484640d019979e3541b6be5a30765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a0d834539c68fffe979b00b96f44a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a52a0d834539c68fffe979b00b96f44a7">QSPI_IFR_WIDTH_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2qspi_8h.html#aa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>)</td></tr>
<tr class="memdesc:a52a0d834539c68fffe979b00b96f44a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Width of Instruction Code, Address, Option Code and Data  <br /></td></tr>
<tr class="separator:a52a0d834539c68fffe979b00b96f44a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89c9b2ab54887b2554b24daad4054c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aa89c9b2ab54887b2554b24daad4054c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09489b90d6996e831ac5b400510d48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ab09489b90d6996e831ac5b400510d48a">QSPI_IFR_WIDTH_QUAD_CMD</a>&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab09489b90d6996e831ac5b400510d48a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI  <br /></td></tr>
<tr class="separator:ab09489b90d6996e831ac5b400510d48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8337832bb7c4e37cc5894fc86cf3beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa8337832bb7c4e37cc5894fc86cf3beb">QSPI_IFR_WIDTH_QUAD_IO</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa8337832bb7c4e37cc5894fc86cf3beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI  <br /></td></tr>
<tr class="separator:aa8337832bb7c4e37cc5894fc86cf3beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0181e18043567a80f112ba4144ced9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a0181e18043567a80f112ba4144ced9d6">QSPI_IFR_WIDTH_QUAD_OUTPUT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a0181e18043567a80f112ba4144ced9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI  <br /></td></tr>
<tr class="separator:a0181e18043567a80f112ba4144ced9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2da150f455aa83b22d4e18c44acc9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ac2da150f455aa83b22d4e18c44acc9f6">QSPI_IFR_WIDTH_SINGLE_BIT_SPI</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac2da150f455aa83b22d4e18c44acc9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI  <br /></td></tr>
<tr class="separator:ac2da150f455aa83b22d4e18c44acc9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1233bcc2baf7426b9e3a04052e50c692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a1233bcc2baf7426b9e3a04052e50c692">QSPI_IMR_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a1233bcc2baf7426b9e3a04052e50c692"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Chip Select Rise Interrupt Mask  <br /></td></tr>
<tr class="separator:a1233bcc2baf7426b9e3a04052e50c692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add713b508287bc907fcbf6143b94fdf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#add713b508287bc907fcbf6143b94fdf1">QSPI_IMR_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:add713b508287bc907fcbf6143b94fdf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Chip Select Status Interrupt Mask  <br /></td></tr>
<tr class="separator:add713b508287bc907fcbf6143b94fdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7169b7964b536fdc6dddb7bfab65f86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a7169b7964b536fdc6dddb7bfab65f86d">QSPI_IMR_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a7169b7964b536fdc6dddb7bfab65f86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Instruction End Interrupt Mask  <br /></td></tr>
<tr class="separator:a7169b7964b536fdc6dddb7bfab65f86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca26630f4db85178a26959fb00a9423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a0ca26630f4db85178a26959fb00a9423">QSPI_IMR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a0ca26630f4db85178a26959fb00a9423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Overrun Error Interrupt Mask  <br /></td></tr>
<tr class="separator:a0ca26630f4db85178a26959fb00a9423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d1b8d72209e8eb2ca5869a0b92a357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a96d1b8d72209e8eb2ca5869a0b92a357">QSPI_IMR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a96d1b8d72209e8eb2ca5869a0b92a357"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Receive Data Register Full Interrupt Mask  <br /></td></tr>
<tr class="separator:a96d1b8d72209e8eb2ca5869a0b92a357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9a4487c698c717e16adedc8b847752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2d9a4487c698c717e16adedc8b847752">QSPI_IMR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a2d9a4487c698c717e16adedc8b847752"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Transmit Data Register Empty Interrupt Mask  <br /></td></tr>
<tr class="separator:a2d9a4487c698c717e16adedc8b847752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de71210e2f445fa80f0f0d807360519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a8de71210e2f445fa80f0f0d807360519">QSPI_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a8de71210e2f445fa80f0f0d807360519"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_IMR) Transmission Registers Empty Mask  <br /></td></tr>
<tr class="separator:a8de71210e2f445fa80f0f0d807360519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5429d4912cfbf061d1d3ab18c6143cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a5429d4912cfbf061d1d3ab18c6143cf3">QSPI_MR_CSMODE</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa73f99d1567a6bb653cd5a5365453563">QSPI_MR_CSMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>)))</td></tr>
<tr class="separator:a5429d4912cfbf061d1d3ab18c6143cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec271e241e38a8fb74d899005ebdaa79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aec271e241e38a8fb74d899005ebdaa79">QSPI_MR_CSMODE_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aec271e241e38a8fb74d899005ebdaa79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in TD has been transferred.  <br /></td></tr>
<tr class="separator:aec271e241e38a8fb74d899005ebdaa79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73f99d1567a6bb653cd5a5365453563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa73f99d1567a6bb653cd5a5365453563">QSPI_MR_CSMODE_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>)</td></tr>
<tr class="memdesc:aa73f99d1567a6bb653cd5a5365453563"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Chip Select Mode  <br /></td></tr>
<tr class="separator:aa73f99d1567a6bb653cd5a5365453563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04176fa522d50528b41dd4dd93ca247d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a04176fa522d50528b41dd4dd93ca247d">QSPI_MR_CSMODE_NOT_RELOADED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a04176fa522d50528b41dd4dd93ca247d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted if TD has not been reloaded before the end of the current transfer.  <br /></td></tr>
<tr class="separator:a04176fa522d50528b41dd4dd93ca247d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c5551e2ff4c0029ec58964682c32ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ae4c5551e2ff4c0029ec58964682c32ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7afa526325d17b7ee44388372868137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ae7afa526325d17b7ee44388372868137">QSPI_MR_CSMODE_SYSTEMATICALLY</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ae7afa526325d17b7ee44388372868137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The chip select is deasserted systematically after each transfer.  <br /></td></tr>
<tr class="separator:ae7afa526325d17b7ee44388372868137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2428eafa4be88522c9c4b2fa871faeba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2428eafa4be88522c9c4b2fa871faeba">QSPI_MR_DLYBCT</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa6ca542141b9cc396deb8576238dfd36">QSPI_MR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#aaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>)))</td></tr>
<tr class="separator:a2428eafa4be88522c9c4b2fa871faeba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ca542141b9cc396deb8576238dfd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa6ca542141b9cc396deb8576238dfd36">QSPI_MR_DLYBCT_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#aaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>)</td></tr>
<tr class="memdesc:aa6ca542141b9cc396deb8576238dfd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Delay Between Consecutive Transfers  <br /></td></tr>
<tr class="separator:aa6ca542141b9cc396deb8576238dfd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaacef4b68572206188c4a32dc8c9b2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aaacef4b68572206188c4a32dc8c9b2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d78ea11180287cd2cc7dfffe5eef57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2d78ea11180287cd2cc7dfffe5eef57b">QSPI_MR_DLYCS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a2eafdfdf99c3920f82e2d9a741972ffd">QSPI_MR_DLYCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>)))</td></tr>
<tr class="separator:a2d78ea11180287cd2cc7dfffe5eef57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eafdfdf99c3920f82e2d9a741972ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2eafdfdf99c3920f82e2d9a741972ffd">QSPI_MR_DLYCS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>)</td></tr>
<tr class="memdesc:a2eafdfdf99c3920f82e2d9a741972ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Minimum Inactive QCS Delay  <br /></td></tr>
<tr class="separator:a2eafdfdf99c3920f82e2d9a741972ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2618402d5c2b53e41fab3a8dcf13f2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a2618402d5c2b53e41fab3a8dcf13f2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a7d1c84df6dbece4003be557fd15aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a36a7d1c84df6dbece4003be557fd15aa">QSPI_MR_LLB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a36a7d1c84df6dbece4003be557fd15aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Local Loopback Enable  <br /></td></tr>
<tr class="separator:a36a7d1c84df6dbece4003be557fd15aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272d9577ebceb0ba715cb4f862de278e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a272d9577ebceb0ba715cb4f862de278e">QSPI_MR_LLB_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a272d9577ebceb0ba715cb4f862de278e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Local loopback path disabled.  <br /></td></tr>
<tr class="separator:a272d9577ebceb0ba715cb4f862de278e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb85956f8f700bad0efd53c7081a073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aedb85956f8f700bad0efd53c7081a073">QSPI_MR_LLB_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aedb85956f8f700bad0efd53c7081a073"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Local loopback path enabled.  <br /></td></tr>
<tr class="separator:aedb85956f8f700bad0efd53c7081a073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c4250d5ef0224a981c9966e460a5e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a1c4250d5ef0224a981c9966e460a5e11">QSPI_MR_NBBITS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a20d894ea74d40ffb32d138bf196d8715">QSPI_MR_NBBITS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>)))</td></tr>
<tr class="separator:a1c4250d5ef0224a981c9966e460a5e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35e7e9c8dbdea6793c6823ad12a7f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#af35e7e9c8dbdea6793c6823ad12a7f36">QSPI_MR_NBBITS_10_BIT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af35e7e9c8dbdea6793c6823ad12a7f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 10 bits for transfer  <br /></td></tr>
<tr class="separator:af35e7e9c8dbdea6793c6823ad12a7f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff8c9ac02dc8fc5e0462acbb551743b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a4ff8c9ac02dc8fc5e0462acbb551743b">QSPI_MR_NBBITS_11_BIT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a4ff8c9ac02dc8fc5e0462acbb551743b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 11 bits for transfer  <br /></td></tr>
<tr class="separator:a4ff8c9ac02dc8fc5e0462acbb551743b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66ea173a3d85d1a219375b9af292a3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a66ea173a3d85d1a219375b9af292a3e0">QSPI_MR_NBBITS_12_BIT</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a66ea173a3d85d1a219375b9af292a3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 12 bits for transfer  <br /></td></tr>
<tr class="separator:a66ea173a3d85d1a219375b9af292a3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7a965a65126bf2a963c79d7327fcd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a9a7a965a65126bf2a963c79d7327fcd8">QSPI_MR_NBBITS_13_BIT</a>&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9a7a965a65126bf2a963c79d7327fcd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 13 bits for transfer  <br /></td></tr>
<tr class="separator:a9a7a965a65126bf2a963c79d7327fcd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c9f5b2da1a375fea71bfdda82f2950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#af2c9f5b2da1a375fea71bfdda82f2950">QSPI_MR_NBBITS_14_BIT</a>&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af2c9f5b2da1a375fea71bfdda82f2950"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 14 bits for transfer  <br /></td></tr>
<tr class="separator:af2c9f5b2da1a375fea71bfdda82f2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400cdb7d95d694808fe1bc8a17310818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a400cdb7d95d694808fe1bc8a17310818">QSPI_MR_NBBITS_15_BIT</a>&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a400cdb7d95d694808fe1bc8a17310818"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 15 bits for transfer  <br /></td></tr>
<tr class="separator:a400cdb7d95d694808fe1bc8a17310818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520db2b910d1ee82d9076135369e886f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a520db2b910d1ee82d9076135369e886f">QSPI_MR_NBBITS_16_BIT</a>&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a520db2b910d1ee82d9076135369e886f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 16 bits for transfer  <br /></td></tr>
<tr class="separator:a520db2b910d1ee82d9076135369e886f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab843b5d73785bfa4e918679f7c3997e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ab843b5d73785bfa4e918679f7c3997e8">QSPI_MR_NBBITS_8_BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ab843b5d73785bfa4e918679f7c3997e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 8 bits for transfer  <br /></td></tr>
<tr class="separator:ab843b5d73785bfa4e918679f7c3997e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882233fc85d6387024bb809ab9ebcf9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a882233fc85d6387024bb809ab9ebcf9a">QSPI_MR_NBBITS_9_BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a882233fc85d6387024bb809ab9ebcf9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) 9 bits for transfer  <br /></td></tr>
<tr class="separator:a882233fc85d6387024bb809ab9ebcf9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d894ea74d40ffb32d138bf196d8715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a20d894ea74d40ffb32d138bf196d8715">QSPI_MR_NBBITS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>)</td></tr>
<tr class="memdesc:a20d894ea74d40ffb32d138bf196d8715"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Number Of Bits Per Transfer  <br /></td></tr>
<tr class="separator:a20d894ea74d40ffb32d138bf196d8715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669af7b6f4b64977cb9edaffa1310b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a669af7b6f4b64977cb9edaffa1310b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57cd613b8a2eb4aed847d4c89fd293b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa57cd613b8a2eb4aed847d4c89fd293b">QSPI_MR_SMM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa57cd613b8a2eb4aed847d4c89fd293b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Serial Memory Mode  <br /></td></tr>
<tr class="separator:aa57cd613b8a2eb4aed847d4c89fd293b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac78087b91cbf53bd1b5e1d496f9582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#abac78087b91cbf53bd1b5e1d496f9582">QSPI_MR_SMM_MEMORY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:abac78087b91cbf53bd1b5e1d496f9582"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The QSPI is in Serial Memory mode.  <br /></td></tr>
<tr class="separator:abac78087b91cbf53bd1b5e1d496f9582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3985ad58e070e3fb0cca337ac25370e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a3985ad58e070e3fb0cca337ac25370e8">QSPI_MR_SMM_SPI</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3985ad58e070e3fb0cca337ac25370e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) The QSPI is in SPI mode.  <br /></td></tr>
<tr class="separator:a3985ad58e070e3fb0cca337ac25370e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117191cc09fdf9f09c95f91db887268d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a117191cc09fdf9f09c95f91db887268d">QSPI_MR_WDRBT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a117191cc09fdf9f09c95f91db887268d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) Wait Data Read Before Transfer  <br /></td></tr>
<tr class="separator:a117191cc09fdf9f09c95f91db887268d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af737adc289710f2188d4991c59a5e178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#af737adc289710f2188d4991c59a5e178">QSPI_MR_WDRBT_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af737adc289710f2188d4991c59a5e178"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) No effect.  <br /></td></tr>
<tr class="separator:af737adc289710f2188d4991c59a5e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6abbbc7e623a4407f56eac363657137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa6abbbc7e623a4407f56eac363657137">QSPI_MR_WDRBT_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aa6abbbc7e623a4407f56eac363657137"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_MR) In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data.  <br /></td></tr>
<tr class="separator:aa6abbbc7e623a4407f56eac363657137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca321ce92d305206c3e2b0697429ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a1ca321ce92d305206c3e2b0697429ca6">QSPI_RDR_RD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#acdfd3ccbe6f131c9b7a6044a43fb4b91">QSPI_RDR_RD_Pos</a>)</td></tr>
<tr class="memdesc:a1ca321ce92d305206c3e2b0697429ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_RDR) Receive Data  <br /></td></tr>
<tr class="separator:a1ca321ce92d305206c3e2b0697429ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdfd3ccbe6f131c9b7a6044a43fb4b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#acdfd3ccbe6f131c9b7a6044a43fb4b91">QSPI_RDR_RD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:acdfd3ccbe6f131c9b7a6044a43fb4b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285afb88d0b385f398c5b9147613c886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a285afb88d0b385f398c5b9147613c886">QSPI_SCR_CPHA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a285afb88d0b385f398c5b9147613c886"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Clock Phase  <br /></td></tr>
<tr class="separator:a285afb88d0b385f398c5b9147613c886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01719064c05f4b55ab8f962b27ff1c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a01719064c05f4b55ab8f962b27ff1c6a">QSPI_SCR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a01719064c05f4b55ab8f962b27ff1c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Clock Polarity  <br /></td></tr>
<tr class="separator:a01719064c05f4b55ab8f962b27ff1c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf1c1f7ddf7dc61b3cd2af791de2143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a0bf1c1f7ddf7dc61b3cd2af791de2143">QSPI_SCR_DLYBS</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#ac89b22d3f0171cc5a573831412756030">QSPI_SCR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>)))</td></tr>
<tr class="separator:a0bf1c1f7ddf7dc61b3cd2af791de2143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89b22d3f0171cc5a573831412756030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ac89b22d3f0171cc5a573831412756030">QSPI_SCR_DLYBS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>)</td></tr>
<tr class="memdesc:ac89b22d3f0171cc5a573831412756030"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Delay Before QSCK  <br /></td></tr>
<tr class="separator:ac89b22d3f0171cc5a573831412756030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73696f029eab8559ba2a714a37fc8df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a73696f029eab8559ba2a714a37fc8df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26c42ba74744ccbd107f3f47352e001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ac26c42ba74744ccbd107f3f47352e001">QSPI_SCR_SCBR</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a379cff34143591cea24f9d1aba9b4a6d">QSPI_SCR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>)))</td></tr>
<tr class="separator:ac26c42ba74744ccbd107f3f47352e001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379cff34143591cea24f9d1aba9b4a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a379cff34143591cea24f9d1aba9b4a6d">QSPI_SCR_SCBR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>)</td></tr>
<tr class="memdesc:a379cff34143591cea24f9d1aba9b4a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SCR) Serial Clock Baud Rate  <br /></td></tr>
<tr class="separator:a379cff34143591cea24f9d1aba9b4a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfa832aca0e7bcb0806a60ca21ab0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a4dfa832aca0e7bcb0806a60ca21ab0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d4411bf63b155117c18f0c1ea89365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a43d4411bf63b155117c18f0c1ea89365">QSPI_SKR_USRK</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#acccc83da56cd25997adb002cf04b888c">QSPI_SKR_USRK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>)))</td></tr>
<tr class="separator:a43d4411bf63b155117c18f0c1ea89365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccc83da56cd25997adb002cf04b888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#acccc83da56cd25997adb002cf04b888c">QSPI_SKR_USRK_Msk</a>&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>)</td></tr>
<tr class="memdesc:acccc83da56cd25997adb002cf04b888c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SKR) Scrambling User Key  <br /></td></tr>
<tr class="separator:acccc83da56cd25997adb002cf04b888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa347f76dde2aaaeef54ee4ef820e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3fa347f76dde2aaaeef54ee4ef820e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d907f2286fe66e36de7e1d80a0963c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aa4d907f2286fe66e36de7e1d80a0963c">QSPI_SMR_RVDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aa4d907f2286fe66e36de7e1d80a0963c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) Scrambling/Unscrambling Random Value Disable  <br /></td></tr>
<tr class="separator:aa4d907f2286fe66e36de7e1d80a0963c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c90e9e361ca92acd406e2afda2a0043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a9c90e9e361ca92acd406e2afda2a0043">QSPI_SMR_SCREN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9c90e9e361ca92acd406e2afda2a0043"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) Scrambling/Unscrambling Enable  <br /></td></tr>
<tr class="separator:a9c90e9e361ca92acd406e2afda2a0043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac804c41773eb3644f9962bb5bffb66fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ac804c41773eb3644f9962bb5bffb66fb">QSPI_SMR_SCREN_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac804c41773eb3644f9962bb5bffb66fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) The scrambling/unscrambling is disabled.  <br /></td></tr>
<tr class="separator:ac804c41773eb3644f9962bb5bffb66fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3203087d62d8a8e612e2894f79abc18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ae3203087d62d8a8e612e2894f79abc18">QSPI_SMR_SCREN_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ae3203087d62d8a8e612e2894f79abc18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SMR) The scrambling/unscrambling is enabled.  <br /></td></tr>
<tr class="separator:ae3203087d62d8a8e612e2894f79abc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34062cee32e944d2b086b98ff81c30e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a34062cee32e944d2b086b98ff81c30e7">QSPI_SR_CSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a34062cee32e944d2b086b98ff81c30e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Chip Select Rise  <br /></td></tr>
<tr class="separator:a34062cee32e944d2b086b98ff81c30e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d043679c3a6c77dea3af2718eea3073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a1d043679c3a6c77dea3af2718eea3073">QSPI_SR_CSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a1d043679c3a6c77dea3af2718eea3073"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Chip Select Status  <br /></td></tr>
<tr class="separator:a1d043679c3a6c77dea3af2718eea3073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5f227a7a082483181e7f200aea1597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a8d5f227a7a082483181e7f200aea1597">QSPI_SR_INSTRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a8d5f227a7a082483181e7f200aea1597"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Instruction End Status  <br /></td></tr>
<tr class="separator:a8d5f227a7a082483181e7f200aea1597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40463e521c12c00c33757b4f661b5f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a40463e521c12c00c33757b4f661b5f20">QSPI_SR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a40463e521c12c00c33757b4f661b5f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Overrun Error Status (cleared on read)  <br /></td></tr>
<tr class="separator:a40463e521c12c00c33757b4f661b5f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf52f8782c519a757b644ab6dc638fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#abcf52f8782c519a757b644ab6dc638fc">QSPI_SR_QSPIENS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:abcf52f8782c519a757b644ab6dc638fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) QSPI Enable Status  <br /></td></tr>
<tr class="separator:abcf52f8782c519a757b644ab6dc638fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ffc3fe6157008ecefc6a7f4f9fdadd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a3ffc3fe6157008ecefc6a7f4f9fdadd3">QSPI_SR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3ffc3fe6157008ecefc6a7f4f9fdadd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Receive Data Register Full (cleared by reading SPI_RDR)  <br /></td></tr>
<tr class="separator:a3ffc3fe6157008ecefc6a7f4f9fdadd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99da78df7a72a9d5fd24d2044f6e506a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a99da78df7a72a9d5fd24d2044f6e506a">QSPI_SR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a99da78df7a72a9d5fd24d2044f6e506a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Transmit Data Register Empty (cleared by writing SPI_TDR)  <br /></td></tr>
<tr class="separator:a99da78df7a72a9d5fd24d2044f6e506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23fc7a629e3a6b81567a1aeb1e46ad90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a23fc7a629e3a6b81567a1aeb1e46ad90">QSPI_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a23fc7a629e3a6b81567a1aeb1e46ad90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_SR) Transmission Registers Empty (cleared by writing SPI_TDR)  <br /></td></tr>
<tr class="separator:a23fc7a629e3a6b81567a1aeb1e46ad90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d150a46bd5c4e2a9cf1f56917bd2149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a1d150a46bd5c4e2a9cf1f56917bd2149">QSPI_TDR_TD</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a625a8ad3280ced301bc8790c9b4621fb">QSPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>)))</td></tr>
<tr class="separator:a1d150a46bd5c4e2a9cf1f56917bd2149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a625a8ad3280ced301bc8790c9b4621fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a625a8ad3280ced301bc8790c9b4621fb">QSPI_TDR_TD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>)</td></tr>
<tr class="memdesc:a625a8ad3280ced301bc8790c9b4621fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_TDR) Transmit Data  <br /></td></tr>
<tr class="separator:a625a8ad3280ced301bc8790c9b4621fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f7e20a8727b6f7c52b7e8c43327cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ac6f7e20a8727b6f7c52b7e8c43327cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb313074082e3e5c368d8e6b8304fefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#adb313074082e3e5c368d8e6b8304fefb">QSPI_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2qspi_8h.html#a58aa9044d4d7d50e6b754ab033363542">QSPI_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:adb313074082e3e5c368d8e6b8304fefb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:adb313074082e3e5c368d8e6b8304fefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58aa9044d4d7d50e6b754ab033363542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a58aa9044d4d7d50e6b754ab033363542">QSPI_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a58aa9044d4d7d50e6b754ab033363542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4e0e07f15f8021feaed71213cba126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#abb4e0e07f15f8021feaed71213cba126">QSPI_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a5ef07bf71362fd293e3c24e457031f2f">QSPI_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:abb4e0e07f15f8021feaed71213cba126"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_VERSION) Hardware Module Version  <br /></td></tr>
<tr class="separator:abb4e0e07f15f8021feaed71213cba126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ef07bf71362fd293e3c24e457031f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a5ef07bf71362fd293e3c24e457031f2f">QSPI_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a5ef07bf71362fd293e3c24e457031f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a545eae7e621da4f5c7c4f0b9c5644980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a545eae7e621da4f5c7c4f0b9c5644980">QSPI_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a545eae7e621da4f5c7c4f0b9c5644980"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPMR) Write Protection Enable  <br /></td></tr>
<tr class="separator:a545eae7e621da4f5c7c4f0b9c5644980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f65a81d3632f59015c0cbe470fb327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a72f65a81d3632f59015c0cbe470fb327">QSPI_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a0739ad759d041ed26a87514223f72956">QSPI_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:a72f65a81d3632f59015c0cbe470fb327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0739ad759d041ed26a87514223f72956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a0739ad759d041ed26a87514223f72956">QSPI_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:a0739ad759d041ed26a87514223f72956"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPMR) Write Protection Key  <br /></td></tr>
<tr class="separator:a0739ad759d041ed26a87514223f72956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff253ffe11d888b957bae4c25a57083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#aff253ffe11d888b957bae4c25a57083c">QSPI_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x515350u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aff253ffe11d888b957bae4c25a57083c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.  <br /></td></tr>
<tr class="separator:aff253ffe11d888b957bae4c25a57083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da0e0550884ecca1036f9e2a09c6f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3da0e0550884ecca1036f9e2a09c6f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32565475f45767d7c0d4365f5718a834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a32565475f45767d7c0d4365f5718a834">QSPI_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a32565475f45767d7c0d4365f5718a834"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPSR) Write Protection Violation Status  <br /></td></tr>
<tr class="separator:a32565475f45767d7c0d4365f5718a834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab225658731bd850a2bfa6bd12ecb6cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#ab225658731bd850a2bfa6bd12ecb6cea">QSPI_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3b09542f57db4ff8079f2eb7502fd8ae">QSPI_WPSR_WPVSRC_Pos</a>)</td></tr>
<tr class="memdesc:ab225658731bd850a2bfa6bd12ecb6cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(QSPI_WPSR) Write Protection Violation Source  <br /></td></tr>
<tr class="separator:ab225658731bd850a2bfa6bd12ecb6cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b09542f57db4ff8079f2eb7502fd8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="component_2qspi_8h.html#a3b09542f57db4ff8079f2eb7502fd8ae">QSPI_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3b09542f57db4ff8079f2eb7502fd8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2fcfcb5edd748a258d701567cf91eca1" name="a2fcfcb5edd748a258d701567cf91eca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcfcb5edd748a258d701567cf91eca1">&#9670;&#160;</a></span>QSPI_CR_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) Last Transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00074">74</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2eb6014a4b4bc3e74a4c0c44c2847ed5" name="a2eb6014a4b4bc3e74a4c0c44c2847ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eb6014a4b4bc3e74a4c0c44c2847ed5">&#9670;&#160;</a></span>QSPI_CR_QSPIDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_QSPIDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) QSPI Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00072">72</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a90f0e9416d2f161c4889134ba8261a74" name="a90f0e9416d2f161c4889134ba8261a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f0e9416d2f161c4889134ba8261a74">&#9670;&#160;</a></span>QSPI_CR_QSPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_QSPIEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) QSPI Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00071">71</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ae54af9f02ac1067f268df2720f3e0f81" name="ae54af9f02ac1067f268df2720f3e0f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54af9f02ac1067f268df2720f3e0f81">&#9670;&#160;</a></span>QSPI_CR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_CR_SWRST&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_CR) QSPI Software Reset </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00073">73</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a05053afe8fce03e314e7516e99a6075f" name="a05053afe8fce03e314e7516e99a6075f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05053afe8fce03e314e7516e99a6075f">&#9670;&#160;</a></span>QSPI_IAR_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IAR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa7c1946e8410005f2f9772044948a00f">QSPI_IAR_ADDR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00161">161</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa7c1946e8410005f2f9772044948a00f" name="aa7c1946e8410005f2f9772044948a00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1946e8410005f2f9772044948a00f">&#9670;&#160;</a></span>QSPI_IAR_ADDR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IAR_ADDR_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac776d6b2bf404637e1860ad5fad55da1">QSPI_IAR_ADDR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IAR) Address </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00160">160</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ac776d6b2bf404637e1860ad5fad55da1" name="ac776d6b2bf404637e1860ad5fad55da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac776d6b2bf404637e1860ad5fad55da1">&#9670;&#160;</a></span>QSPI_IAR_ADDR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IAR_ADDR_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00159">159</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aeec7516ba6e49f908bd66aa747482656" name="aeec7516ba6e49f908bd66aa747482656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec7516ba6e49f908bd66aa747482656">&#9670;&#160;</a></span>QSPI_ICR_INST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_INST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#ab5b1a5d04719b58db80aa102e0fbc177">QSPI_ICR_INST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00165">165</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ab5b1a5d04719b58db80aa102e0fbc177" name="ab5b1a5d04719b58db80aa102e0fbc177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b1a5d04719b58db80aa102e0fbc177">&#9670;&#160;</a></span>QSPI_ICR_INST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_INST_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3db0baf35a0544c8b9b1385030363e2c">QSPI_ICR_INST_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_ICR) Instruction Code </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00164">164</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a3db0baf35a0544c8b9b1385030363e2c" name="a3db0baf35a0544c8b9b1385030363e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3db0baf35a0544c8b9b1385030363e2c">&#9670;&#160;</a></span>QSPI_ICR_INST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_INST_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00163">163</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a090f6407410f6087f684524641afee98" name="a090f6407410f6087f684524641afee98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090f6407410f6087f684524641afee98">&#9670;&#160;</a></span>QSPI_ICR_OPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_OPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#acf0d9e66096379cdd717c045da1822eb">QSPI_ICR_OPT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#abd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00168">168</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="acf0d9e66096379cdd717c045da1822eb" name="acf0d9e66096379cdd717c045da1822eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf0d9e66096379cdd717c045da1822eb">&#9670;&#160;</a></span>QSPI_ICR_OPT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_OPT_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#abd27adec5418ab3548eca474c7ba035b">QSPI_ICR_OPT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_ICR) Option Code </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00167">167</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="abd27adec5418ab3548eca474c7ba035b" name="abd27adec5418ab3548eca474c7ba035b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd27adec5418ab3548eca474c7ba035b">&#9670;&#160;</a></span>QSPI_ICR_OPT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_ICR_OPT_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00166">166</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a5ceb34bbfbd3e3484e11c67d23959612" name="a5ceb34bbfbd3e3484e11c67d23959612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ceb34bbfbd3e3484e11c67d23959612">&#9670;&#160;</a></span>QSPI_IDR_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Chip Select Rise Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00138">138</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ae4a738ccfde3362dbabca4c979f6e3af" name="ae4a738ccfde3362dbabca4c979f6e3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a738ccfde3362dbabca4c979f6e3af">&#9670;&#160;</a></span>QSPI_IDR_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Chip Select Status Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00139">139</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a1b77d8fb6922378b2c68de6f6ff00593" name="a1b77d8fb6922378b2c68de6f6ff00593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b77d8fb6922378b2c68de6f6ff00593">&#9670;&#160;</a></span>QSPI_IDR_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Instruction End Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00140">140</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="acefa932402e107b8fbc28c94d75bdcc6" name="acefa932402e107b8fbc28c94d75bdcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa932402e107b8fbc28c94d75bdcc6">&#9670;&#160;</a></span>QSPI_IDR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Overrun Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00137">137</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a70e2567d3c8ca1de2f2c3dca01be9880" name="a70e2567d3c8ca1de2f2c3dca01be9880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70e2567d3c8ca1de2f2c3dca01be9880">&#9670;&#160;</a></span>QSPI_IDR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Receive Data Register Full Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00134">134</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a4b29edb2c07a368e0f0867dc0ed82b7e" name="a4b29edb2c07a368e0f0867dc0ed82b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b29edb2c07a368e0f0867dc0ed82b7e">&#9670;&#160;</a></span>QSPI_IDR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Transmit Data Register Empty Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00135">135</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="af46c057ed59ea88170b0a07099476533" name="af46c057ed59ea88170b0a07099476533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46c057ed59ea88170b0a07099476533">&#9670;&#160;</a></span>QSPI_IDR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IDR) Transmission Registers Empty Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00136">136</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a149fd9b77d35f1dbc48cbf9e5603773b" name="a149fd9b77d35f1dbc48cbf9e5603773b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149fd9b77d35f1dbc48cbf9e5603773b">&#9670;&#160;</a></span>QSPI_IER_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Chip Select Rise Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00130">130</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a886dcf43ec7db82626e9f07ef51c4c53" name="a886dcf43ec7db82626e9f07ef51c4c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886dcf43ec7db82626e9f07ef51c4c53">&#9670;&#160;</a></span>QSPI_IER_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Chip Select Status Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00131">131</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a53643366c809573377321aed58a8078e" name="a53643366c809573377321aed58a8078e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53643366c809573377321aed58a8078e">&#9670;&#160;</a></span>QSPI_IER_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Instruction End Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00132">132</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="acfb37967a13238160bf4513382ec5d45" name="acfb37967a13238160bf4513382ec5d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb37967a13238160bf4513382ec5d45">&#9670;&#160;</a></span>QSPI_IER_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Overrun Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00129">129</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a473ccd988a46d1705f06dc34fb8a2db3" name="a473ccd988a46d1705f06dc34fb8a2db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a473ccd988a46d1705f06dc34fb8a2db3">&#9670;&#160;</a></span>QSPI_IER_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Receive Data Register Full Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00126">126</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a8255a0cdc1e85f0107dc5812af810b2f" name="a8255a0cdc1e85f0107dc5812af810b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8255a0cdc1e85f0107dc5812af810b2f">&#9670;&#160;</a></span>QSPI_IER_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Transmit Data Register Empty Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00127">127</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a7c678874cee224ce438e86443e79172f" name="a7c678874cee224ce438e86443e79172f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c678874cee224ce438e86443e79172f">&#9670;&#160;</a></span>QSPI_IER_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IER) Transmission Registers Empty Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00128">128</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a1ca576d18922795c764bc9af387cf007" name="a1ca576d18922795c764bc9af387cf007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca576d18922795c764bc9af387cf007">&#9670;&#160;</a></span>QSPI_IFR_ADDREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDREN&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Address Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00181">181</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a63a855e0e70b35056245bd35aa61e045" name="a63a855e0e70b35056245bd35aa61e045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a855e0e70b35056245bd35aa61e045">&#9670;&#160;</a></span>QSPI_IFR_ADDRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDRL&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Address Length </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00191">191</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ad6e1bd556056bb120c0d41c54b3470a2" name="ad6e1bd556056bb120c0d41c54b3470a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e1bd556056bb120c0d41c54b3470a2">&#9670;&#160;</a></span>QSPI_IFR_ADDRL_24_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDRL_24_BIT&#160;&#160;&#160;(0x0u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The address is 24 bits long. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00192">192</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2be291885e3c03be42df7dddee63f8b1" name="a2be291885e3c03be42df7dddee63f8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be291885e3c03be42df7dddee63f8b1">&#9670;&#160;</a></span>QSPI_IFR_ADDRL_32_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_ADDRL_32_BIT&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The address is 32 bits long. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00193">193</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aae11675ca400ebc3e3ca61fba0b22dc0" name="aae11675ca400ebc3e3ca61fba0b22dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae11675ca400ebc3e3ca61fba0b22dc0">&#9670;&#160;</a></span>QSPI_IFR_CRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_CRM&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Continuous Read Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00201">201</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aed869575fc0226820ed33c0b100f2a9e" name="aed869575fc0226820ed33c0b100f2a9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed869575fc0226820ed33c0b100f2a9e">&#9670;&#160;</a></span>QSPI_IFR_CRM_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_CRM_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The Continuous Read mode is disabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00202">202</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ac9f5415e3e242f4afc91dba9ba97313a" name="ac9f5415e3e242f4afc91dba9ba97313a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f5415e3e242f4afc91dba9ba97313a">&#9670;&#160;</a></span>QSPI_IFR_CRM_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_CRM_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The Continuous Read mode is enabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00203">203</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a521abe8a8e604b2829062843ce5eea3b" name="a521abe8a8e604b2829062843ce5eea3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521abe8a8e604b2829062843ce5eea3b">&#9670;&#160;</a></span>QSPI_IFR_DATAEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_DATAEN&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Data Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00183">183</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a797e1811a50f6427f5ecb3abb5b774c5" name="a797e1811a50f6427f5ecb3abb5b774c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a797e1811a50f6427f5ecb3abb5b774c5">&#9670;&#160;</a></span>QSPI_IFR_INSTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_INSTEN&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00180">180</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa26fbbae13013a72ac8d3d6d63f70a6c" name="aa26fbbae13013a72ac8d3d6d63f70a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26fbbae13013a72ac8d3d6d63f70a6c">&#9670;&#160;</a></span>QSPI_IFR_NBDUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_NBDUM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#acd48ca168a7415d52b9e1ee084a9d4e0">QSPI_IFR_NBDUM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00206">206</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="acd48ca168a7415d52b9e1ee084a9d4e0" name="acd48ca168a7415d52b9e1ee084a9d4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd48ca168a7415d52b9e1ee084a9d4e0">&#9670;&#160;</a></span>QSPI_IFR_NBDUM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_NBDUM_Msk&#160;&#160;&#160;(0x1fu &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4721e383f7b4c5c27d0396a9cb4ee3d">QSPI_IFR_NBDUM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Number Of Dummy Cycles </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00205">205</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ae4721e383f7b4c5c27d0396a9cb4ee3d" name="ae4721e383f7b4c5c27d0396a9cb4ee3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4721e383f7b4c5c27d0396a9cb4ee3d">&#9670;&#160;</a></span>QSPI_IFR_NBDUM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_NBDUM_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00204">204</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa391ed5fc96a5cb8af5f8cb0b4d849ce" name="aa391ed5fc96a5cb8af5f8cb0b4d849ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa391ed5fc96a5cb8af5f8cb0b4d849ce">&#9670;&#160;</a></span>QSPI_IFR_OPTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTEN&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Option Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00182">182</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a60a92db7f40ebbde91b25cde5ceceedd" name="a60a92db7f40ebbde91b25cde5ceceedd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a92db7f40ebbde91b25cde5ceceedd">&#9670;&#160;</a></span>QSPI_IFR_OPTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#af2ea11568008e7625121bdcc6e16d064">QSPI_IFR_OPTL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00186">186</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="af2ea11568008e7625121bdcc6e16d064" name="af2ea11568008e7625121bdcc6e16d064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2ea11568008e7625121bdcc6e16d064">&#9670;&#160;</a></span>QSPI_IFR_OPTL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2qspi_8h.html#a6f1ed0c71122d1338762bb60503492e5">QSPI_IFR_OPTL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Option Code Length </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00185">185</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a9ac18e124baedb6379bad27f7509cb17" name="a9ac18e124baedb6379bad27f7509cb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac18e124baedb6379bad27f7509cb17">&#9670;&#160;</a></span>QSPI_IFR_OPTL_OPTION_1BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_1BIT&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 1 bit long. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00187">187</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a55288f73e854f517223e71c231239f5f" name="a55288f73e854f517223e71c231239f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55288f73e854f517223e71c231239f5f">&#9670;&#160;</a></span>QSPI_IFR_OPTL_OPTION_2BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_2BIT&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 2 bits long. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00188">188</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a8151619f92f23bb3aea97afb0932d0b8" name="a8151619f92f23bb3aea97afb0932d0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8151619f92f23bb3aea97afb0932d0b8">&#9670;&#160;</a></span>QSPI_IFR_OPTL_OPTION_4BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_4BIT&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 4 bits long. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00189">189</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa764b0797a5ee477cfe8117bafd5856e" name="aa764b0797a5ee477cfe8117bafd5856e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa764b0797a5ee477cfe8117bafd5856e">&#9670;&#160;</a></span>QSPI_IFR_OPTL_OPTION_8BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_OPTION_8BIT&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) The option code is 8 bits long. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00190">190</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a6f1ed0c71122d1338762bb60503492e5" name="a6f1ed0c71122d1338762bb60503492e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1ed0c71122d1338762bb60503492e5">&#9670;&#160;</a></span>QSPI_IFR_OPTL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_OPTL_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00184">184</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a77dde06acc13d6a9d7c75bc00003a8d3" name="a77dde06acc13d6a9d7c75bc00003a8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77dde06acc13d6a9d7c75bc00003a8d3">&#9670;&#160;</a></span>QSPI_IFR_TFRTYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa4ae414774e43e034c4b41d8734114b3">QSPI_IFR_TFRTYP_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00196">196</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa4ae414774e43e034c4b41d8734114b3" name="aa4ae414774e43e034c4b41d8734114b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ae414774e43e034c4b41d8734114b3">&#9670;&#160;</a></span>QSPI_IFR_TFRTYP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2qspi_8h.html#a8e18d6df08ab4f74c196a673c2bd69a6">QSPI_IFR_TFRTYP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Data Transfer Type </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00195">195</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a8e18d6df08ab4f74c196a673c2bd69a6" name="a8e18d6df08ab4f74c196a673c2bd69a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e18d6df08ab4f74c196a673c2bd69a6">&#9670;&#160;</a></span>QSPI_IFR_TFRTYP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_Pos&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00194">194</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aea9d44b068b8770d1fa539a37cdc72b0" name="aea9d44b068b8770d1fa539a37cdc72b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9d44b068b8770d1fa539a37cdc72b0">&#9670;&#160;</a></span>QSPI_IFR_TFRTYP_TRSFR_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_READ&#160;&#160;&#160;(0x0u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Read transfer from the serial memory.Scrambling is not performed.Read at random location (fetch) in the serial Flash memory is not possible. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00197">197</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aef893438abea6552d97a0a52dbdfa7bb" name="aef893438abea6552d97a0a52dbdfa7bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef893438abea6552d97a0a52dbdfa7bb">&#9670;&#160;</a></span>QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_READ_MEMORY&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Read data transfer from the serial memory.If enabled, scrambling is performed.Read at random location (fetch) in the serial Flash memory is possible. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00198">198</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a24e6637cd9be9f1a926b80b77c6639fa" name="a24e6637cd9be9f1a926b80b77c6639fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e6637cd9be9f1a926b80b77c6639fa">&#9670;&#160;</a></span>QSPI_IFR_TFRTYP_TRSFR_WRITE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_WRITE&#160;&#160;&#160;(0x2u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Write transfer into the serial memory.Scrambling is not performed. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00199">199</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a7a748336b5c0e8af585247901c882d61" name="a7a748336b5c0e8af585247901c882d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a748336b5c0e8af585247901c882d61">&#9670;&#160;</a></span>QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_TFRTYP_TRSFR_WRITE_MEMORY&#160;&#160;&#160;(0x3u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Write data transfer into the serial memory.If enabled, scrambling is performed. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00200">200</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a4a3920b20dfbf3fbec7fde3d4f02939c" name="a4a3920b20dfbf3fbec7fde3d4f02939c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a3920b20dfbf3fbec7fde3d4f02939c">&#9670;&#160;</a></span>QSPI_IFR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a52a0d834539c68fffe979b00b96f44a7">QSPI_IFR_WIDTH_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#aa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00172">172</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a04b8bf3cf4a560a6229348a03d08f63e" name="a04b8bf3cf4a560a6229348a03d08f63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b8bf3cf4a560a6229348a03d08f63e">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_DUAL_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_DUAL_CMD&#160;&#160;&#160;(0x5u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Dual SPI / Address-Option: Dual SPI / Data: Dual SPI </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00178">178</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ab0d153024ea47260bd236c74821c9675" name="ab0d153024ea47260bd236c74821c9675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d153024ea47260bd236c74821c9675">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_DUAL_IO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_DUAL_IO&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Dual SPI / Data: Dual SPI </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00176">176</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="af96484640d019979e3541b6be5a30765" name="af96484640d019979e3541b6be5a30765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96484640d019979e3541b6be5a30765">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_DUAL_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_DUAL_OUTPUT&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Dual SPI </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00174">174</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a52a0d834539c68fffe979b00b96f44a7" name="a52a0d834539c68fffe979b00b96f44a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a0d834539c68fffe979b00b96f44a7">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2qspi_8h.html#aa89c9b2ab54887b2554b24daad4054c5">QSPI_IFR_WIDTH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Width of Instruction Code, Address, Option Code and Data </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00171">171</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa89c9b2ab54887b2554b24daad4054c5" name="aa89c9b2ab54887b2554b24daad4054c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa89c9b2ab54887b2554b24daad4054c5">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00170">170</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ab09489b90d6996e831ac5b400510d48a" name="ab09489b90d6996e831ac5b400510d48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09489b90d6996e831ac5b400510d48a">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_QUAD_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_QUAD_CMD&#160;&#160;&#160;(0x6u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Quad SPI / Address-Option: Quad SPI / Data: Quad SPI </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00179">179</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa8337832bb7c4e37cc5894fc86cf3beb" name="aa8337832bb7c4e37cc5894fc86cf3beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8337832bb7c4e37cc5894fc86cf3beb">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_QUAD_IO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_QUAD_IO&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Quad SPI / Data: Quad SPI </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00177">177</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a0181e18043567a80f112ba4144ced9d6" name="a0181e18043567a80f112ba4144ced9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0181e18043567a80f112ba4144ced9d6">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_QUAD_OUTPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_QUAD_OUTPUT&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Quad SPI </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00175">175</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ac2da150f455aa83b22d4e18c44acc9f6" name="ac2da150f455aa83b22d4e18c44acc9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2da150f455aa83b22d4e18c44acc9f6">&#9670;&#160;</a></span>QSPI_IFR_WIDTH_SINGLE_BIT_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IFR_WIDTH_SINGLE_BIT_SPI&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IFR) Instruction: Single-bit SPI / Address-Option: Single-bit SPI / Data: Single-bit SPI </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00173">173</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a1233bcc2baf7426b9e3a04052e50c692" name="a1233bcc2baf7426b9e3a04052e50c692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1233bcc2baf7426b9e3a04052e50c692">&#9670;&#160;</a></span>QSPI_IMR_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Chip Select Rise Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00146">146</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="add713b508287bc907fcbf6143b94fdf1" name="add713b508287bc907fcbf6143b94fdf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add713b508287bc907fcbf6143b94fdf1">&#9670;&#160;</a></span>QSPI_IMR_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Chip Select Status Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00147">147</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a7169b7964b536fdc6dddb7bfab65f86d" name="a7169b7964b536fdc6dddb7bfab65f86d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7169b7964b536fdc6dddb7bfab65f86d">&#9670;&#160;</a></span>QSPI_IMR_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Instruction End Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00148">148</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a0ca26630f4db85178a26959fb00a9423" name="a0ca26630f4db85178a26959fb00a9423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca26630f4db85178a26959fb00a9423">&#9670;&#160;</a></span>QSPI_IMR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Overrun Error Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00145">145</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a96d1b8d72209e8eb2ca5869a0b92a357" name="a96d1b8d72209e8eb2ca5869a0b92a357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d1b8d72209e8eb2ca5869a0b92a357">&#9670;&#160;</a></span>QSPI_IMR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Receive Data Register Full Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00142">142</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2d9a4487c698c717e16adedc8b847752" name="a2d9a4487c698c717e16adedc8b847752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9a4487c698c717e16adedc8b847752">&#9670;&#160;</a></span>QSPI_IMR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Transmit Data Register Empty Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00143">143</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a8de71210e2f445fa80f0f0d807360519" name="a8de71210e2f445fa80f0f0d807360519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8de71210e2f445fa80f0f0d807360519">&#9670;&#160;</a></span>QSPI_IMR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_IMR) Transmission Registers Empty Mask </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00144">144</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a5429d4912cfbf061d1d3ab18c6143cf3" name="a5429d4912cfbf061d1d3ab18c6143cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5429d4912cfbf061d1d3ab18c6143cf3">&#9670;&#160;</a></span>QSPI_MR_CSMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa73f99d1567a6bb653cd5a5365453563">QSPI_MR_CSMODE_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00087">87</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aec271e241e38a8fb74d899005ebdaa79" name="aec271e241e38a8fb74d899005ebdaa79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec271e241e38a8fb74d899005ebdaa79">&#9670;&#160;</a></span>QSPI_MR_CSMODE_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The chip select is deasserted when the bit LASTXFER is written at 1 and the character written in TD has been transferred. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00089">89</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa73f99d1567a6bb653cd5a5365453563" name="aa73f99d1567a6bb653cd5a5365453563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73f99d1567a6bb653cd5a5365453563">&#9670;&#160;</a></span>QSPI_MR_CSMODE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="component_2qspi_8h.html#ae4c5551e2ff4c0029ec58964682c32ee">QSPI_MR_CSMODE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Chip Select Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00086">86</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a04176fa522d50528b41dd4dd93ca247d" name="a04176fa522d50528b41dd4dd93ca247d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04176fa522d50528b41dd4dd93ca247d">&#9670;&#160;</a></span>QSPI_MR_CSMODE_NOT_RELOADED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_NOT_RELOADED&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The chip select is deasserted if TD has not been reloaded before the end of the current transfer. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00088">88</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ae4c5551e2ff4c0029ec58964682c32ee" name="ae4c5551e2ff4c0029ec58964682c32ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c5551e2ff4c0029ec58964682c32ee">&#9670;&#160;</a></span>QSPI_MR_CSMODE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00085">85</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ae7afa526325d17b7ee44388372868137" name="ae7afa526325d17b7ee44388372868137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7afa526325d17b7ee44388372868137">&#9670;&#160;</a></span>QSPI_MR_CSMODE_SYSTEMATICALLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_CSMODE_SYSTEMATICALLY&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The chip select is deasserted systematically after each transfer. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00090">90</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2428eafa4be88522c9c4b2fa871faeba" name="a2428eafa4be88522c9c4b2fa871faeba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2428eafa4be88522c9c4b2fa871faeba">&#9670;&#160;</a></span>QSPI_MR_DLYBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYBCT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#aa6ca542141b9cc396deb8576238dfd36">QSPI_MR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#aaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00105">105</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa6ca542141b9cc396deb8576238dfd36" name="aa6ca542141b9cc396deb8576238dfd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ca542141b9cc396deb8576238dfd36">&#9670;&#160;</a></span>QSPI_MR_DLYBCT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYBCT_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#aaacef4b68572206188c4a32dc8c9b2f1">QSPI_MR_DLYBCT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Delay Between Consecutive Transfers </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00104">104</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aaacef4b68572206188c4a32dc8c9b2f1" name="aaacef4b68572206188c4a32dc8c9b2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaacef4b68572206188c4a32dc8c9b2f1">&#9670;&#160;</a></span>QSPI_MR_DLYBCT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYBCT_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00103">103</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2d78ea11180287cd2cc7dfffe5eef57b" name="a2d78ea11180287cd2cc7dfffe5eef57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d78ea11180287cd2cc7dfffe5eef57b">&#9670;&#160;</a></span>QSPI_MR_DLYCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a2eafdfdf99c3920f82e2d9a741972ffd">QSPI_MR_DLYCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00108">108</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2eafdfdf99c3920f82e2d9a741972ffd" name="a2eafdfdf99c3920f82e2d9a741972ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eafdfdf99c3920f82e2d9a741972ffd">&#9670;&#160;</a></span>QSPI_MR_DLYCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYCS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a2618402d5c2b53e41fab3a8dcf13f2d5">QSPI_MR_DLYCS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Minimum Inactive QCS Delay </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00107">107</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2618402d5c2b53e41fab3a8dcf13f2d5" name="a2618402d5c2b53e41fab3a8dcf13f2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2618402d5c2b53e41fab3a8dcf13f2d5">&#9670;&#160;</a></span>QSPI_MR_DLYCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_DLYCS_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00106">106</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a36a7d1c84df6dbece4003be557fd15aa" name="a36a7d1c84df6dbece4003be557fd15aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a7d1c84df6dbece4003be557fd15aa">&#9670;&#160;</a></span>QSPI_MR_LLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_LLB&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Local Loopback Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00079">79</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a272d9577ebceb0ba715cb4f862de278e" name="a272d9577ebceb0ba715cb4f862de278e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272d9577ebceb0ba715cb4f862de278e">&#9670;&#160;</a></span>QSPI_MR_LLB_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_LLB_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Local loopback path disabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00080">80</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aedb85956f8f700bad0efd53c7081a073" name="aedb85956f8f700bad0efd53c7081a073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb85956f8f700bad0efd53c7081a073">&#9670;&#160;</a></span>QSPI_MR_LLB_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_LLB_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Local loopback path enabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00081">81</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a1c4250d5ef0224a981c9966e460a5e11" name="a1c4250d5ef0224a981c9966e460a5e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c4250d5ef0224a981c9966e460a5e11">&#9670;&#160;</a></span>QSPI_MR_NBBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a20d894ea74d40ffb32d138bf196d8715">QSPI_MR_NBBITS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00093">93</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="af35e7e9c8dbdea6793c6823ad12a7f36" name="af35e7e9c8dbdea6793c6823ad12a7f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af35e7e9c8dbdea6793c6823ad12a7f36">&#9670;&#160;</a></span>QSPI_MR_NBBITS_10_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_10_BIT&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 10 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00096">96</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a4ff8c9ac02dc8fc5e0462acbb551743b" name="a4ff8c9ac02dc8fc5e0462acbb551743b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff8c9ac02dc8fc5e0462acbb551743b">&#9670;&#160;</a></span>QSPI_MR_NBBITS_11_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_11_BIT&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 11 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00097">97</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a66ea173a3d85d1a219375b9af292a3e0" name="a66ea173a3d85d1a219375b9af292a3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66ea173a3d85d1a219375b9af292a3e0">&#9670;&#160;</a></span>QSPI_MR_NBBITS_12_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_12_BIT&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 12 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00098">98</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a9a7a965a65126bf2a963c79d7327fcd8" name="a9a7a965a65126bf2a963c79d7327fcd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7a965a65126bf2a963c79d7327fcd8">&#9670;&#160;</a></span>QSPI_MR_NBBITS_13_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_13_BIT&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 13 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00099">99</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="af2c9f5b2da1a375fea71bfdda82f2950" name="af2c9f5b2da1a375fea71bfdda82f2950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c9f5b2da1a375fea71bfdda82f2950">&#9670;&#160;</a></span>QSPI_MR_NBBITS_14_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_14_BIT&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 14 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00100">100</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a400cdb7d95d694808fe1bc8a17310818" name="a400cdb7d95d694808fe1bc8a17310818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400cdb7d95d694808fe1bc8a17310818">&#9670;&#160;</a></span>QSPI_MR_NBBITS_15_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_15_BIT&#160;&#160;&#160;(0x7u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 15 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00101">101</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a520db2b910d1ee82d9076135369e886f" name="a520db2b910d1ee82d9076135369e886f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520db2b910d1ee82d9076135369e886f">&#9670;&#160;</a></span>QSPI_MR_NBBITS_16_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_16_BIT&#160;&#160;&#160;(0x8u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 16 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00102">102</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ab843b5d73785bfa4e918679f7c3997e8" name="ab843b5d73785bfa4e918679f7c3997e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab843b5d73785bfa4e918679f7c3997e8">&#9670;&#160;</a></span>QSPI_MR_NBBITS_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_8_BIT&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 8 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00094">94</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a882233fc85d6387024bb809ab9ebcf9a" name="a882233fc85d6387024bb809ab9ebcf9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882233fc85d6387024bb809ab9ebcf9a">&#9670;&#160;</a></span>QSPI_MR_NBBITS_9_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_9_BIT&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) 9 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00095">95</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a20d894ea74d40ffb32d138bf196d8715" name="a20d894ea74d40ffb32d138bf196d8715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d894ea74d40ffb32d138bf196d8715">&#9670;&#160;</a></span>QSPI_MR_NBBITS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a669af7b6f4b64977cb9edaffa1310b8b">QSPI_MR_NBBITS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Number Of Bits Per Transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00092">92</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a669af7b6f4b64977cb9edaffa1310b8b" name="a669af7b6f4b64977cb9edaffa1310b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669af7b6f4b64977cb9edaffa1310b8b">&#9670;&#160;</a></span>QSPI_MR_NBBITS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_NBBITS_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00091">91</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa57cd613b8a2eb4aed847d4c89fd293b" name="aa57cd613b8a2eb4aed847d4c89fd293b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57cd613b8a2eb4aed847d4c89fd293b">&#9670;&#160;</a></span>QSPI_MR_SMM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_SMM&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Serial Memory Mode </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00076">76</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="abac78087b91cbf53bd1b5e1d496f9582" name="abac78087b91cbf53bd1b5e1d496f9582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac78087b91cbf53bd1b5e1d496f9582">&#9670;&#160;</a></span>QSPI_MR_SMM_MEMORY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_SMM_MEMORY&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The QSPI is in Serial Memory mode. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00078">78</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a3985ad58e070e3fb0cca337ac25370e8" name="a3985ad58e070e3fb0cca337ac25370e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3985ad58e070e3fb0cca337ac25370e8">&#9670;&#160;</a></span>QSPI_MR_SMM_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_SMM_SPI&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) The QSPI is in SPI mode. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00077">77</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a117191cc09fdf9f09c95f91db887268d" name="a117191cc09fdf9f09c95f91db887268d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117191cc09fdf9f09c95f91db887268d">&#9670;&#160;</a></span>QSPI_MR_WDRBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_WDRBT&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) Wait Data Read Before Transfer </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00082">82</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="af737adc289710f2188d4991c59a5e178" name="af737adc289710f2188d4991c59a5e178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af737adc289710f2188d4991c59a5e178">&#9670;&#160;</a></span>QSPI_MR_WDRBT_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_WDRBT_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) No effect. </p>
<p>In SPI mode, a transfer can be initiated whatever the state of the QSPI_RDR is. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00083">83</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa6abbbc7e623a4407f56eac363657137" name="aa6abbbc7e623a4407f56eac363657137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6abbbc7e623a4407f56eac363657137">&#9670;&#160;</a></span>QSPI_MR_WDRBT_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_MR_WDRBT_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_MR) In SPI mode, a transfer can start only if the QSPI_RDR is empty, i.e., does not contain any unread data. </p>
<p>This mode prevents overrun error in reception. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00084">84</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a1ca321ce92d305206c3e2b0697429ca6" name="a1ca321ce92d305206c3e2b0697429ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca321ce92d305206c3e2b0697429ca6">&#9670;&#160;</a></span>QSPI_RDR_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_RDR_RD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#acdfd3ccbe6f131c9b7a6044a43fb4b91">QSPI_RDR_RD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_RDR) Receive Data </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00111">111</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="acdfd3ccbe6f131c9b7a6044a43fb4b91" name="acdfd3ccbe6f131c9b7a6044a43fb4b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdfd3ccbe6f131c9b7a6044a43fb4b91">&#9670;&#160;</a></span>QSPI_RDR_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_RDR_RD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00110">110</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a285afb88d0b385f398c5b9147613c886" name="a285afb88d0b385f398c5b9147613c886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285afb88d0b385f398c5b9147613c886">&#9670;&#160;</a></span>QSPI_SCR_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_CPHA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Clock Phase </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00151">151</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a01719064c05f4b55ab8f962b27ff1c6a" name="a01719064c05f4b55ab8f962b27ff1c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01719064c05f4b55ab8f962b27ff1c6a">&#9670;&#160;</a></span>QSPI_SCR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_CPOL&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Clock Polarity </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00150">150</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a0bf1c1f7ddf7dc61b3cd2af791de2143" name="a0bf1c1f7ddf7dc61b3cd2af791de2143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf1c1f7ddf7dc61b3cd2af791de2143">&#9670;&#160;</a></span>QSPI_SCR_DLYBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_DLYBS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#ac89b22d3f0171cc5a573831412756030">QSPI_SCR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00157">157</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ac89b22d3f0171cc5a573831412756030" name="ac89b22d3f0171cc5a573831412756030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89b22d3f0171cc5a573831412756030">&#9670;&#160;</a></span>QSPI_SCR_DLYBS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_DLYBS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a73696f029eab8559ba2a714a37fc8df5">QSPI_SCR_DLYBS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Delay Before QSCK </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00156">156</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a73696f029eab8559ba2a714a37fc8df5" name="a73696f029eab8559ba2a714a37fc8df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73696f029eab8559ba2a714a37fc8df5">&#9670;&#160;</a></span>QSPI_SCR_DLYBS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_DLYBS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00155">155</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ac26c42ba74744ccbd107f3f47352e001" name="ac26c42ba74744ccbd107f3f47352e001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26c42ba74744ccbd107f3f47352e001">&#9670;&#160;</a></span>QSPI_SCR_SCBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_SCBR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a379cff34143591cea24f9d1aba9b4a6d">QSPI_SCR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00154">154</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a379cff34143591cea24f9d1aba9b4a6d" name="a379cff34143591cea24f9d1aba9b4a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379cff34143591cea24f9d1aba9b4a6d">&#9670;&#160;</a></span>QSPI_SCR_SCBR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_SCBR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a4dfa832aca0e7bcb0806a60ca21ab0de">QSPI_SCR_SCBR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SCR) Serial Clock Baud Rate </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00153">153</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a4dfa832aca0e7bcb0806a60ca21ab0de" name="a4dfa832aca0e7bcb0806a60ca21ab0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dfa832aca0e7bcb0806a60ca21ab0de">&#9670;&#160;</a></span>QSPI_SCR_SCBR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SCR_SCBR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00152">152</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a43d4411bf63b155117c18f0c1ea89365" name="a43d4411bf63b155117c18f0c1ea89365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d4411bf63b155117c18f0c1ea89365">&#9670;&#160;</a></span>QSPI_SKR_USRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SKR_USRK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#acccc83da56cd25997adb002cf04b888c">QSPI_SKR_USRK_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00215">215</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="acccc83da56cd25997adb002cf04b888c" name="acccc83da56cd25997adb002cf04b888c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccc83da56cd25997adb002cf04b888c">&#9670;&#160;</a></span>QSPI_SKR_USRK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SKR_USRK_Msk&#160;&#160;&#160;(0xffffffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3fa347f76dde2aaaeef54ee4ef820e99">QSPI_SKR_USRK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SKR) Scrambling User Key </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00214">214</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a3fa347f76dde2aaaeef54ee4ef820e99" name="a3fa347f76dde2aaaeef54ee4ef820e99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fa347f76dde2aaaeef54ee4ef820e99">&#9670;&#160;</a></span>QSPI_SKR_USRK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SKR_USRK_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00213">213</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa4d907f2286fe66e36de7e1d80a0963c" name="aa4d907f2286fe66e36de7e1d80a0963c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d907f2286fe66e36de7e1d80a0963c">&#9670;&#160;</a></span>QSPI_SMR_RVDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_RVDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) Scrambling/Unscrambling Random Value Disable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00211">211</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a9c90e9e361ca92acd406e2afda2a0043" name="a9c90e9e361ca92acd406e2afda2a0043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c90e9e361ca92acd406e2afda2a0043">&#9670;&#160;</a></span>QSPI_SMR_SCREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_SCREN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) Scrambling/Unscrambling Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00208">208</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ac804c41773eb3644f9962bb5bffb66fb" name="ac804c41773eb3644f9962bb5bffb66fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac804c41773eb3644f9962bb5bffb66fb">&#9670;&#160;</a></span>QSPI_SMR_SCREN_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_SCREN_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) The scrambling/unscrambling is disabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00209">209</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ae3203087d62d8a8e612e2894f79abc18" name="ae3203087d62d8a8e612e2894f79abc18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3203087d62d8a8e612e2894f79abc18">&#9670;&#160;</a></span>QSPI_SMR_SCREN_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SMR_SCREN_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SMR) The scrambling/unscrambling is enabled. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00210">210</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a34062cee32e944d2b086b98ff81c30e7" name="a34062cee32e944d2b086b98ff81c30e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34062cee32e944d2b086b98ff81c30e7">&#9670;&#160;</a></span>QSPI_SR_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_CSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Chip Select Rise </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00121">121</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a1d043679c3a6c77dea3af2718eea3073" name="a1d043679c3a6c77dea3af2718eea3073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d043679c3a6c77dea3af2718eea3073">&#9670;&#160;</a></span>QSPI_SR_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_CSS&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Chip Select Status </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00122">122</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a8d5f227a7a082483181e7f200aea1597" name="a8d5f227a7a082483181e7f200aea1597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5f227a7a082483181e7f200aea1597">&#9670;&#160;</a></span>QSPI_SR_INSTRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_INSTRE&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Instruction End Status </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00123">123</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a40463e521c12c00c33757b4f661b5f20" name="a40463e521c12c00c33757b4f661b5f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40463e521c12c00c33757b4f661b5f20">&#9670;&#160;</a></span>QSPI_SR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Overrun Error Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00120">120</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="abcf52f8782c519a757b644ab6dc638fc" name="abcf52f8782c519a757b644ab6dc638fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf52f8782c519a757b644ab6dc638fc">&#9670;&#160;</a></span>QSPI_SR_QSPIENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_QSPIENS&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) QSPI Enable Status </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00124">124</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a3ffc3fe6157008ecefc6a7f4f9fdadd3" name="a3ffc3fe6157008ecefc6a7f4f9fdadd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ffc3fe6157008ecefc6a7f4f9fdadd3">&#9670;&#160;</a></span>QSPI_SR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Receive Data Register Full (cleared by reading SPI_RDR) </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00117">117</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a99da78df7a72a9d5fd24d2044f6e506a" name="a99da78df7a72a9d5fd24d2044f6e506a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99da78df7a72a9d5fd24d2044f6e506a">&#9670;&#160;</a></span>QSPI_SR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Transmit Data Register Empty (cleared by writing SPI_TDR) </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00118">118</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a23fc7a629e3a6b81567a1aeb1e46ad90" name="a23fc7a629e3a6b81567a1aeb1e46ad90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23fc7a629e3a6b81567a1aeb1e46ad90">&#9670;&#160;</a></span>QSPI_SR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_SR) Transmission Registers Empty (cleared by writing SPI_TDR) </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00119">119</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a1d150a46bd5c4e2a9cf1f56917bd2149" name="a1d150a46bd5c4e2a9cf1f56917bd2149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d150a46bd5c4e2a9cf1f56917bd2149">&#9670;&#160;</a></span>QSPI_TDR_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_TDR_TD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a625a8ad3280ced301bc8790c9b4621fb">QSPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00115">115</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a625a8ad3280ced301bc8790c9b4621fb" name="a625a8ad3280ced301bc8790c9b4621fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a625a8ad3280ced301bc8790c9b4621fb">&#9670;&#160;</a></span>QSPI_TDR_TD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_TDR_TD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#ac6f7e20a8727b6f7c52b7e8c43327cc1">QSPI_TDR_TD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_TDR) Transmit Data </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00114">114</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ac6f7e20a8727b6f7c52b7e8c43327cc1" name="ac6f7e20a8727b6f7c52b7e8c43327cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f7e20a8727b6f7c52b7e8c43327cc1">&#9670;&#160;</a></span>QSPI_TDR_TD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_TDR_TD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00113">113</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="adb313074082e3e5c368d8e6b8304fefb" name="adb313074082e3e5c368d8e6b8304fefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb313074082e3e5c368d8e6b8304fefb">&#9670;&#160;</a></span>QSPI_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="component_2qspi_8h.html#a58aa9044d4d7d50e6b754ab033363542">QSPI_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00230">230</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a58aa9044d4d7d50e6b754ab033363542" name="a58aa9044d4d7d50e6b754ab033363542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58aa9044d4d7d50e6b754ab033363542">&#9670;&#160;</a></span>QSPI_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00229">229</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="abb4e0e07f15f8021feaed71213cba126" name="abb4e0e07f15f8021feaed71213cba126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4e0e07f15f8021feaed71213cba126">&#9670;&#160;</a></span>QSPI_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a5ef07bf71362fd293e3c24e457031f2f">QSPI_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_VERSION) Hardware Module Version </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00228">228</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a5ef07bf71362fd293e3c24e457031f2f" name="a5ef07bf71362fd293e3c24e457031f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ef07bf71362fd293e3c24e457031f2f">&#9670;&#160;</a></span>QSPI_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00227">227</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a545eae7e621da4f5c7c4f0b9c5644980" name="a545eae7e621da4f5c7c4f0b9c5644980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a545eae7e621da4f5c7c4f0b9c5644980">&#9670;&#160;</a></span>QSPI_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPMR) Write Protection Enable </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00217">217</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a72f65a81d3632f59015c0cbe470fb327" name="a72f65a81d3632f59015c0cbe470fb327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f65a81d3632f59015c0cbe470fb327">&#9670;&#160;</a></span>QSPI_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="component_2qspi_8h.html#a0739ad759d041ed26a87514223f72956">QSPI_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00220">220</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a0739ad759d041ed26a87514223f72956" name="a0739ad759d041ed26a87514223f72956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0739ad759d041ed26a87514223f72956">&#9670;&#160;</a></span>QSPI_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3da0e0550884ecca1036f9e2a09c6f29">QSPI_WPMR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPMR) Write Protection Key </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00219">219</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aff253ffe11d888b957bae4c25a57083c" name="aff253ffe11d888b957bae4c25a57083c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff253ffe11d888b957bae4c25a57083c">&#9670;&#160;</a></span>QSPI_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x515350u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. </p>
<p>Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00221">221</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a3da0e0550884ecca1036f9e2a09c6f29" name="a3da0e0550884ecca1036f9e2a09c6f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da0e0550884ecca1036f9e2a09c6f29">&#9670;&#160;</a></span>QSPI_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00218">218</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a32565475f45767d7c0d4365f5718a834" name="a32565475f45767d7c0d4365f5718a834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32565475f45767d7c0d4365f5718a834">&#9670;&#160;</a></span>QSPI_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPSR) Write Protection Violation Status </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00223">223</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ab225658731bd850a2bfa6bd12ecb6cea" name="ab225658731bd850a2bfa6bd12ecb6cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab225658731bd850a2bfa6bd12ecb6cea">&#9670;&#160;</a></span>QSPI_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="component_2qspi_8h.html#a3b09542f57db4ff8079f2eb7502fd8ae">QSPI_WPSR_WPVSRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(QSPI_WPSR) Write Protection Violation Source </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00225">225</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a3b09542f57db4ff8079f2eb7502fd8ae" name="a3b09542f57db4ff8079f2eb7502fd8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b09542f57db4ff8079f2eb7502fd8ae">&#9670;&#160;</a></span>QSPI_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QSPI_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00224">224</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
