--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.425 ns
From           : FLAGC
To             : SLWR~reg0
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 20.769 ns
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|dffpipe_d09:rs_brp|dffe9a[1]
To             : DEBUG_LED2
From Clock     : FPGA_CLK6IN
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.341 ns
From           : CDOUT_P
To             : Tx_q[0]
From Clock     : --
To Clock       : FPGA_CLK6IN
Failed Paths   : 0

Type           : Clock Setup: 'FPGA_CLK6IN'
Slack          : -6.766 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : 67.72 MHz ( period = 14.766 ns )
From           : frequency[3]
To             : SPI:Alex_SPI_Tx|SPI_data
From Clock     : FPGA_CLK6IN
To Clock       : FPGA_CLK6IN
Failed Paths   : 7804

Type           : Clock Setup: 'IFCLK'
Slack          : 3.638 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 73.77 MHz ( period = 13.556 ns )
From           : Rx_fifo_enable
To             : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6ae1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : 0.391 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]
To             : Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_ege1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram2|ram_block3a14~porta_address_reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Hold: 'FPGA_CLK6IN'
Slack          : 0.499 ns
Required Time  : 125.00 MHz ( period = 8.000 ns )
Actual Time    : N/A
From           : SPI:Alex_SPI_Tx|Tx_load_strobe
To             : SPI:Alex_SPI_Tx|Tx_load_strobe
From Clock     : FPGA_CLK6IN
To Clock       : FPGA_CLK6IN
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 7804

--------------------------------------------------------------------------------------

