<pre>name: hdlconvertor_p342
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Identifier `\a' doesn't map to any signal at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:5</a>!
</pre>