INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abuba/Desktop/Newest Website/POV_Project/VHDL Files/Addressable_Strips/Addressable_Strips.srcs/sim_1/new/CLK_Divider_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_Divider_TB'
