// Seed: 1626214273
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2[(1) : 1],
    id_3,
    id_4,
    id_5,
    id_6
);
  output tri0 id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  logic id_7;
  assign id_6 = id_7 || -1 << 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output reg id_1;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  always id_1 <= -1'b0;
  wire id_5[-1 : 1];
  always id_1 <= id_5;
  wire id_6, id_7;
endmodule
