{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585198370197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585198370209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 05:52:50 2020 " "Processing started: Thu Mar 26 05:52:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585198370209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198370209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198370209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585198371391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585198371391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDesign-rtl " "Found design unit 1: TopDesign-rtl" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585198388837 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585198388837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585198388918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decode_Data TopDesign.vhd(202) " "VHDL Process Statement warning at TopDesign.vhd(202): signal \"Decode_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585198388921 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decode_Data TopDesign.vhd(203) " "VHDL Process Statement warning at TopDesign.vhd(203): signal \"Decode_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585198388921 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decode_Data TopDesign.vhd(204) " "VHDL Process Statement warning at TopDesign.vhd(204): signal \"Decode_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585198388921 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decode_Data TopDesign.vhd(205) " "VHDL Process Statement warning at TopDesign.vhd(205): signal \"Decode_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585198388921 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decode_Data TopDesign.vhd(206) " "VHDL Process Statement warning at TopDesign.vhd(206): signal \"Decode_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585198388921 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decode_Data TopDesign.vhd(207) " "VHDL Process Statement warning at TopDesign.vhd(207): signal \"Decode_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585198388921 "|TopDesign"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Decode_Data TopDesign.vhd(208) " "VHDL Process Statement warning at TopDesign.vhd(208): signal \"Decode_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1585198388922 "|TopDesign"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[0\] TopDesign.vhd(211) " "Can't infer register for \"DRAM\[0\]\" at TopDesign.vhd(211) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585198388923 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[1\] TopDesign.vhd(211) " "Can't infer register for \"DRAM\[1\]\" at TopDesign.vhd(211) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585198388923 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[2\] TopDesign.vhd(211) " "Can't infer register for \"DRAM\[2\]\" at TopDesign.vhd(211) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585198388923 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[3\] TopDesign.vhd(211) " "Can't infer register for \"DRAM\[3\]\" at TopDesign.vhd(211) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585198388923 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[4\] TopDesign.vhd(211) " "Can't infer register for \"DRAM\[4\]\" at TopDesign.vhd(211) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585198388923 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[5\] TopDesign.vhd(211) " "Can't infer register for \"DRAM\[5\]\" at TopDesign.vhd(211) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585198388924 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[6\] TopDesign.vhd(211) " "Can't infer register for \"DRAM\[6\]\" at TopDesign.vhd(211) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585198388924 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[7\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388924 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[7\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[7\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388924 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[8\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388924 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[8\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[8\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388924 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[9\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388924 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[9\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[9\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388925 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[10\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388925 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[10\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[10\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388925 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[11\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388925 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[11\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[11\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388925 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[12\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388925 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[12\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[12\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388926 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[13\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388926 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[13\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[13\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388926 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[14\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388926 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[14\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[14\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388926 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[15\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[15\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388927 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[15\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[15\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388927 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[16\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[16\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388927 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[16\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[16\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388928 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[17\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[17\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388928 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[17\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[17\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388928 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[18\] TopDesign.vhd(211) " "Netlist error at TopDesign.vhd(211): can't infer register for DRAM\[18\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 211 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585198388929 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[18\] TopDesign.vhd(197) " "Inferred latch for \"DRAM\[18\]\" at TopDesign.vhd(197)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198388929 "|TopDesign"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585198388935 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585198389081 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 26 05:53:09 2020 " "Processing ended: Thu Mar 26 05:53:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585198389081 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585198389081 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585198389081 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585198389081 ""}
