// Seed: 2684663912
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    input id_7
    , id_20,
    input real id_8,
    output id_9,
    input id_10,
    input id_11,
    output logic id_12,
    output id_13,
    input id_14,
    input id_15,
    output id_16,
    output id_17,
    output id_18,
    output id_19
);
  logic id_21;
  logic id_22;
  logic id_23;
  initial id_21 = 1;
  logic id_24 = id_5;
  reg   id_25;
  always
    if (id_23) begin
      id_18 <= id_25;
      id_17 = 1;
    end
endmodule
