<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ECHO V3: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ECHO V3<span id="projectnumber">&#160;1.00.00</span>
   </div>
   <div id="projectbrief">ECHO Firmware</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('globals_x.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:</div>

<h3><a id="index_x" name="index_x"></a>- x -</h3><ul>
<li>xPSR_B_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga4d08285a9f764884ba4444752a7678ab">core_cm85.h</a></li>
<li>xPSR_B_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gad2648860e59d28e394d2d9e0bc80679d">core_cm85.h</a></li>
<li>xPSR_C_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">core_starmc1.h</a></li>
<li>xPSR_C_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">core_starmc1.h</a></li>
<li>xPSR_GE_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">core_starmc1.h</a></li>
<li>xPSR_GE_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">core_starmc1.h</a></li>
<li>xPSR_ICI_IT_1_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae98918458d70d79b32ce200b55ffe744">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae98918458d70d79b32ce200b55ffe744">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae98918458d70d79b32ce200b55ffe744">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae98918458d70d79b32ce200b55ffe744">core_sc300.h</a></li>
<li>xPSR_ICI_IT_1_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gafdcd08cbd7116d65ae1a5b8182dc55ae">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gafdcd08cbd7116d65ae1a5b8182dc55ae">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gafdcd08cbd7116d65ae1a5b8182dc55ae">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gafdcd08cbd7116d65ae1a5b8182dc55ae">core_sc300.h</a></li>
<li>xPSR_ICI_IT_2_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaa47c89b028499f8d9ebe6d554439a2b3">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaa47c89b028499f8d9ebe6d554439a2b3">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaa47c89b028499f8d9ebe6d554439a2b3">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaa47c89b028499f8d9ebe6d554439a2b3">core_sc300.h</a></li>
<li>xPSR_ICI_IT_2_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaffb36d1bb0280b1caafcf9b00f6a6da0">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaffb36d1bb0280b1caafcf9b00f6a6da0">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaffb36d1bb0280b1caafcf9b00f6a6da0">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaffb36d1bb0280b1caafcf9b00f6a6da0">core_sc300.h</a></li>
<li>xPSR_ISR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">core_starmc1.h</a></li>
<li>xPSR_ISR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">core_starmc1.h</a></li>
<li>xPSR_IT_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">core_starmc1.h</a></li>
<li>xPSR_IT_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">core_starmc1.h</a></li>
<li>xPSR_N_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">core_starmc1.h</a></li>
<li>xPSR_N_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">core_starmc1.h</a></li>
<li>xPSR_Q_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">core_starmc1.h</a></li>
<li>xPSR_Q_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">core_starmc1.h</a></li>
<li>xPSR_T_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">core_starmc1.h</a></li>
<li>xPSR_T_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">core_starmc1.h</a></li>
<li>xPSR_V_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">core_starmc1.h</a></li>
<li>xPSR_V_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">core_starmc1.h</a></li>
<li>xPSR_Z_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">core_starmc1.h</a></li>
<li>xPSR_Z_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_armv81mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_armv8mbl.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_armv8mml.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm0.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm0plus.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm1.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm23.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm3.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm33.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm35p.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm4.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm55.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm7.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_cm85.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_sc000.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_sc300.h</a>, <a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">core_starmc1.h</a></li>
<li>XSPI_ABR_ALTERNATE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ea3290232b1253fb6aa7dc0e538a503">stm32h563xx.h</a></li>
<li>XSPI_ABR_ALTERNATE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1d5b4344c61b0f7fe5e55d86f470e9e2">stm32h563xx.h</a></li>
<li>XSPI_ABR_ALTERNATE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1b140a9f304d3300979ddc67b1af4008">stm32h563xx.h</a></li>
<li>XSPI_AR_ADDRESS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga72345cda63166b2f460e6aee098c8e96">stm32h563xx.h</a></li>
<li>XSPI_AR_ADDRESS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga38d50e30a5b01e7bfae4ccdb0f7b888c">stm32h563xx.h</a></li>
<li>XSPI_AR_ADDRESS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga61a1b60c8c9f03710ac6c8bcd27a78d8">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9d23e301c5beb824c8688958e2c3cab0">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga212c47fd712cecd5a79d91e1b6b22bef">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaccd8ef2cb73f3eaca1f429687eb18c3b">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5ad5d4878d79beba1a1067b8527c1c1">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga135a7f5294b4fee81fc54f754a0af5b7">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab50a34555469c020a01d2d46f8172b98">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0f374d9a1754110b6fa7ed3a4fbce95c">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93138f4b86cc51e9c8fa9e1996accf04">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27c2ab0f26cd15f6951e510427afcd6b">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab7074c2522eb9d80d44f209bf5e89e50">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga12985c77bff2c24733255f1958ace7b7">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga420b5d16f72879bc4beed2024e3a1ae8">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga970d61aa9ce0418bb113b83d7cff8843">stm32h563xx.h</a></li>
<li>XSPI_CCR_ABSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaaee3fd17deda0f1db728aee49a250a82">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1acdc9c4f4948a26c0c4060798168673">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6d574908e4483466b49026b1611f1c46">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga124c881cdb9952e8e85d9a988f506de6">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga06eb92b383d83b61344abc3b1dfcf84b">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga050e26b3048674714c93bd2ba43c5752">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39f9a37fdf70bf6f1ef1a2774dbc1447">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7cf51ec709bfe935b161790850be4a8c">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8e55ade8288de4883be247249856296b">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d9ea1b00b70bd25f7ed5c7241d360e2">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad09a64cb25297599134bb43965770e4e">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04c7e06c9c78a9762f33ea14c7bf75e4">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4f58bcc8b187bb8cca7367ea0005bd8b">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga811422e7f29ee91b9463d4f5676625da">stm32h563xx.h</a></li>
<li>XSPI_CCR_ADSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga462241948caf28cb58e44aace8853cf4">stm32h563xx.h</a></li>
<li>XSPI_CCR_DDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga44b9f73a106290a01af1a77c208e5407">stm32h563xx.h</a></li>
<li>XSPI_CCR_DDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafdf011cc867fb83a370315918f688192">stm32h563xx.h</a></li>
<li>XSPI_CCR_DDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6f2eb7e6c2c65e601c9f09194a10585b">stm32h563xx.h</a></li>
<li>XSPI_CCR_DMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga85626504c56d040545de05b1efecb3e7">stm32h563xx.h</a></li>
<li>XSPI_CCR_DMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2def6072e812a78871df458a8e203934">stm32h563xx.h</a></li>
<li>XSPI_CCR_DMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6dba061a6b5be5bb3d3bf37190fe398e">stm32h563xx.h</a></li>
<li>XSPI_CCR_DMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa3017bf513a728cd20b7cbad7f5b0b3">stm32h563xx.h</a></li>
<li>XSPI_CCR_DMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7edd5850d5933232a41c5d937e85675a">stm32h563xx.h</a></li>
<li>XSPI_CCR_DMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabd5009f1190e47d93ddf086a428b589b">stm32h563xx.h</a></li>
<li>XSPI_CCR_DQSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga95c1effa1ff228b4e07d756dda674c68">stm32h563xx.h</a></li>
<li>XSPI_CCR_DQSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga78b2bdfc76a40496d80f9530bc4e6ad0">stm32h563xx.h</a></li>
<li>XSPI_CCR_DQSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafc1949ee322ae5b38f4643b3410dcd9d">stm32h563xx.h</a></li>
<li>XSPI_CCR_IDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabc7b7650e6708f7a89a0d1589a8f0d7c">stm32h563xx.h</a></li>
<li>XSPI_CCR_IDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga404367aba8835273b6921b5359a416d8">stm32h563xx.h</a></li>
<li>XSPI_CCR_IDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2eaa8535371704da4dfac2316b4f71d5">stm32h563xx.h</a></li>
<li>XSPI_CCR_IMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga15840d248b496c124b84177f40d7c4fd">stm32h563xx.h</a></li>
<li>XSPI_CCR_IMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14fd557bbf233ab6bdef9f617f5c0df0">stm32h563xx.h</a></li>
<li>XSPI_CCR_IMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1ba3b5319065a545adc087ee7e280314">stm32h563xx.h</a></li>
<li>XSPI_CCR_IMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6e2679ca5d9bcb40813cf321d619b260">stm32h563xx.h</a></li>
<li>XSPI_CCR_IMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51764d427ccbf4f57d263d1a9ce58ee7">stm32h563xx.h</a></li>
<li>XSPI_CCR_IMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga51bbb429ee80633c8d82db67ae77f697">stm32h563xx.h</a></li>
<li>XSPI_CCR_ISIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0ec4be634535837bab34eccd3f5c5f7b">stm32h563xx.h</a></li>
<li>XSPI_CCR_ISIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7676d3251ec6f467550b1c77a8135840">stm32h563xx.h</a></li>
<li>XSPI_CCR_ISIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac5672cbe08764a69429a27ff09d96d14">stm32h563xx.h</a></li>
<li>XSPI_CCR_ISIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9c6f1a838d53f28309a4eeb96434e23b">stm32h563xx.h</a></li>
<li>XSPI_CCR_ISIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac4a0338bcffacf61e9e3914bacdd56f">stm32h563xx.h</a></li>
<li>XSPI_CCR_SIOO&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad35f4f235b48d5f55cd7c699743dde0b">stm32h563xx.h</a></li>
<li>XSPI_CCR_SIOO_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga825a81509ba12ab079cc72db0a1d9c27">stm32h563xx.h</a></li>
<li>XSPI_CCR_SIOO_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4ca92264a36386cbca43478d57987800">stm32h563xx.h</a></li>
<li>XSPI_CR_ABORT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3dbd8d0b63cf0745c5fcf65650fceb50">stm32h563xx.h</a></li>
<li>XSPI_CR_ABORT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga061d96a83e6494479635f592b027748d">stm32h563xx.h</a></li>
<li>XSPI_CR_ABORT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga89759fd47beac128731279fb1690fab8">stm32h563xx.h</a></li>
<li>XSPI_CR_APMS&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6683fb0b81abc7885402af0fcbd7554d">stm32h563xx.h</a></li>
<li>XSPI_CR_APMS_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae72d32da79241b405b725a653d0dad10">stm32h563xx.h</a></li>
<li>XSPI_CR_APMS_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5de1e33bfc9384fb0ca5f898988c1f2a">stm32h563xx.h</a></li>
<li>XSPI_CR_DMAEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab5e74f403fed713745dae5b628eb722a">stm32h563xx.h</a></li>
<li>XSPI_CR_DMAEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga301aeee5f93b41a8a4e620d20315cddf">stm32h563xx.h</a></li>
<li>XSPI_CR_DMAEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac4114334fff0e1466331b1722a0f0ac2">stm32h563xx.h</a></li>
<li>XSPI_CR_DMM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9100c83b7e1c74de51ce2c4648daba47">stm32h563xx.h</a></li>
<li>XSPI_CR_DMM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5ef6d3f4343b23a483e0082771afc8e1">stm32h563xx.h</a></li>
<li>XSPI_CR_DMM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga54500425d6b6daaba0df7fb5fa7a3e5f">stm32h563xx.h</a></li>
<li>XSPI_CR_EN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9d3e95eb3855fcdab9646a9b1ce41d1f">stm32h563xx.h</a></li>
<li>XSPI_CR_EN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b2279c2f4bedaddd88a31ecd7c5b06c">stm32h563xx.h</a></li>
<li>XSPI_CR_EN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga917cd7b7508680dc1f8a429209f31c91">stm32h563xx.h</a></li>
<li>XSPI_CR_FMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga183d6966bc1084207cdaa50aec060769">stm32h563xx.h</a></li>
<li>XSPI_CR_FMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga586651dc2f3f1eb554572abb14373c44">stm32h563xx.h</a></li>
<li>XSPI_CR_FMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf246013ebd3bb8d9bc6d1aee53958af8">stm32h563xx.h</a></li>
<li>XSPI_CR_FMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8635b075e8dde78dafccf7da8b5cb69">stm32h563xx.h</a></li>
<li>XSPI_CR_FMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafa56f4d00e36d5b2f4d17c69cbd0d908">stm32h563xx.h</a></li>
<li>XSPI_CR_FTHRES&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga774ed887d562f8873cd89301c2659123">stm32h563xx.h</a></li>
<li>XSPI_CR_FTHRES_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab856d66ec73117facfcd6045b8c98171">stm32h563xx.h</a></li>
<li>XSPI_CR_FTHRES_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c8eca188a5b79d70a1062e5693349d6">stm32h563xx.h</a></li>
<li>XSPI_CR_FTIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeebf9dc58eff466680f3505568a6a3ca">stm32h563xx.h</a></li>
<li>XSPI_CR_FTIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3aad4f5ccecf1735d7e19595fa69273">stm32h563xx.h</a></li>
<li>XSPI_CR_FTIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga37cc6361945ba756b4e925790133d8f6">stm32h563xx.h</a></li>
<li>XSPI_CR_MSEL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadb454ae24083723fd4f27673a26f78da">stm32h563xx.h</a></li>
<li>XSPI_CR_MSEL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca2597aa03cd8f0a93017d0227669fcd">stm32h563xx.h</a></li>
<li>XSPI_CR_MSEL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0c9baac5305e73259089414e6477d7f0">stm32h563xx.h</a></li>
<li>XSPI_CR_PMM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8cb09663940b53df215ceb9b6416411b">stm32h563xx.h</a></li>
<li>XSPI_CR_PMM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga44222647cc3f5658ee84450d7de393cf">stm32h563xx.h</a></li>
<li>XSPI_CR_PMM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafb3d5bbc8f8807034a279609e6f483a0">stm32h563xx.h</a></li>
<li>XSPI_CR_SMIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0eb68b006ed0f05fa925ca167cc3c941">stm32h563xx.h</a></li>
<li>XSPI_CR_SMIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1390a037d9aa1b75ac68b1bc361fe412">stm32h563xx.h</a></li>
<li>XSPI_CR_SMIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga66fda28bd03a098368da6f64b8420e7d">stm32h563xx.h</a></li>
<li>XSPI_CR_TCEN&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga99c62f10057d198c5fa940c864536524">stm32h563xx.h</a></li>
<li>XSPI_CR_TCEN_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab81a011da126f947e78f42db01bfcbf4">stm32h563xx.h</a></li>
<li>XSPI_CR_TCEN_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab4d294103cd0433f40245da054acde47">stm32h563xx.h</a></li>
<li>XSPI_CR_TCIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga974c8f71b540d971425982335a35881e">stm32h563xx.h</a></li>
<li>XSPI_CR_TCIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga50d6468311be68176e3e2578f94cb2ec">stm32h563xx.h</a></li>
<li>XSPI_CR_TCIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70a2a6dfc3a1a6bb68690784b7410c04">stm32h563xx.h</a></li>
<li>XSPI_CR_TEIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0325df65bf280e6ef06aac1309febdb3">stm32h563xx.h</a></li>
<li>XSPI_CR_TEIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga414a34b3847d17b27126be990e86d1e3">stm32h563xx.h</a></li>
<li>XSPI_CR_TEIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac036196dc1cf1ea93fc57eba68c333b0">stm32h563xx.h</a></li>
<li>XSPI_CR_TOIE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b137f5a31d10c8d44436efe1bc6fdc7">stm32h563xx.h</a></li>
<li>XSPI_CR_TOIE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae7fc25171a1a606a68f09d64781a2c0">stm32h563xx.h</a></li>
<li>XSPI_CR_TOIE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b330c0f05fa8603f83330dea6c5b4fd">stm32h563xx.h</a></li>
<li>XSPI_DCR1_CKMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeee8e411357df6bb7e3b190b7adda198">stm32h563xx.h</a></li>
<li>XSPI_DCR1_CKMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac74ccc4f79e734e499ae7898ae2ec011">stm32h563xx.h</a></li>
<li>XSPI_DCR1_CKMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf535fe907352dbd3c99a2b60c9e7d14d">stm32h563xx.h</a></li>
<li>XSPI_DCR1_CSHT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga962c07c2da818866caa87d3e381b9c57">stm32h563xx.h</a></li>
<li>XSPI_DCR1_CSHT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaca88103c5b58bae714018cd6c123c692">stm32h563xx.h</a></li>
<li>XSPI_DCR1_CSHT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac17ef059811928a72bfcfd283601fc46">stm32h563xx.h</a></li>
<li>XSPI_DCR1_DEVSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga98a80f74d72f53cde1a184cf9a02f3f7">stm32h563xx.h</a></li>
<li>XSPI_DCR1_DEVSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6c7ac8d56f26cf1afd3149e629244440">stm32h563xx.h</a></li>
<li>XSPI_DCR1_DEVSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cfb3d3ada9c8e63be0cf59319a51a5d">stm32h563xx.h</a></li>
<li>XSPI_DCR1_DLYBYP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e73acd5a1b67949bc265e46504e130a">stm32h563xx.h</a></li>
<li>XSPI_DCR1_DLYBYP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ca418c96f4ea6e41de6035652482c5a">stm32h563xx.h</a></li>
<li>XSPI_DCR1_DLYBYP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae24e500b0eebba386346284696e5a8b">stm32h563xx.h</a></li>
<li>XSPI_DCR1_FRCK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47834cc39a32b35a08817aabac4c07dd">stm32h563xx.h</a></li>
<li>XSPI_DCR1_FRCK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4fd4510882233680625d107af72ada1b">stm32h563xx.h</a></li>
<li>XSPI_DCR1_FRCK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a3d66312b2eb9b6847873eaee9a5b5b">stm32h563xx.h</a></li>
<li>XSPI_DCR1_MTYP&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf6f35359e4b473e6728f526af1be1ca1">stm32h563xx.h</a></li>
<li>XSPI_DCR1_MTYP_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1f4bac081b5089066dbd1b93481d2178">stm32h563xx.h</a></li>
<li>XSPI_DCR1_MTYP_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14c597aa98d9920269a0a075a4b97fb0">stm32h563xx.h</a></li>
<li>XSPI_DCR1_MTYP_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga023d393c01e0ba1801118848f0a59300">stm32h563xx.h</a></li>
<li>XSPI_DCR1_MTYP_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga63ba23f08785bba1153869b737e05b1c">stm32h563xx.h</a></li>
<li>XSPI_DCR1_MTYP_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaae66b114bcf4b7754a24e1ef5e2560a9">stm32h563xx.h</a></li>
<li>XSPI_DCR2_PRESCALER&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga528bab187fc7436ba531de489f2a4c6c">stm32h563xx.h</a></li>
<li>XSPI_DCR2_PRESCALER_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5ac29db975c7032b066a9d3a2ff09641">stm32h563xx.h</a></li>
<li>XSPI_DCR2_PRESCALER_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga48eb87da1f6901486d0166acfcda95c6">stm32h563xx.h</a></li>
<li>XSPI_DCR2_WRAPSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a4cbac51c5997ec972879340dfe93e4">stm32h563xx.h</a></li>
<li>XSPI_DCR2_WRAPSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0b7fd11978675b8b924fd4cfb79eb4fb">stm32h563xx.h</a></li>
<li>XSPI_DCR2_WRAPSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga515563cdeb8abe6072c6c6b68cae2fcc">stm32h563xx.h</a></li>
<li>XSPI_DCR2_WRAPSIZE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36976cd091884c15addf1012fc4fe0d0">stm32h563xx.h</a></li>
<li>XSPI_DCR2_WRAPSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79dcfaa57fe7142774dbdf7cb37f36d5">stm32h563xx.h</a></li>
<li>XSPI_DCR2_WRAPSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad212d77669396b519e621e486d91fa13">stm32h563xx.h</a></li>
<li>XSPI_DCR3_CSBOUND&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5f063412725614247b828aac8e72ee43">stm32h563xx.h</a></li>
<li>XSPI_DCR3_CSBOUND_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa5554086c4a65e7fc09fb56511858a9d">stm32h563xx.h</a></li>
<li>XSPI_DCR3_CSBOUND_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad69bb7cdb95834e2c09fbf8c0f9b3d92">stm32h563xx.h</a></li>
<li>XSPI_DCR4_REFRESH&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeea5ef5aa05e4c6b7cd6c4f4c4413344">stm32h563xx.h</a></li>
<li>XSPI_DCR4_REFRESH_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad55bd95bfb27de525616bb7b45f728bd">stm32h563xx.h</a></li>
<li>XSPI_DCR4_REFRESH_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac4e70523c4298f3c3035491d538b3a5a">stm32h563xx.h</a></li>
<li>XSPI_DLR_DL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2158e5e25252a5e7b665283eb8c612e0">stm32h563xx.h</a></li>
<li>XSPI_DLR_DL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56dab7e36a4c701c2239b2155fbe6bd8">stm32h563xx.h</a></li>
<li>XSPI_DLR_DL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaba10516ffda38f70a18b5e0fd007b169">stm32h563xx.h</a></li>
<li>XSPI_DR_DATA&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafcf89ab084701f0487e2d3bfd69cb4ea">stm32h563xx.h</a></li>
<li>XSPI_DR_DATA_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga664e0ff0d2ddffccf42f090a90095fbc">stm32h563xx.h</a></li>
<li>XSPI_DR_DATA_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga947562babab90e7e7f6537404253d02f">stm32h563xx.h</a></li>
<li>XSPI_FCR_CSMF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga684a3ec2bb513622f4283f3549759eef">stm32h563xx.h</a></li>
<li>XSPI_FCR_CSMF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9da414e19393d0704df6bf7a8998be13">stm32h563xx.h</a></li>
<li>XSPI_FCR_CSMF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga47a8bf74577902986e2f8d10cdcd9c35">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9b1dcfca7167e0208443e4d51773c9f8">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e7bfc2348c4a6d9f4a69790b0560d59">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac613eb3f71ea1ddba414963a35d6eb76">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTEF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacf2cadc8eab2df9e97906ee67c36b18e">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTEF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6639cc763b65dbe386a68229aafb7472">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTEF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7a7d7c61325c7bdb461bf2f79bbb7092">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga81ddce8e57ad0cec1a7cacaba9e5b5b6">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga44a9bcf3f336c59cd4cf54d197e229d0">stm32h563xx.h</a></li>
<li>XSPI_FCR_CTOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1108636dc5958ed45a6aa84c678c5e21">stm32h563xx.h</a></li>
<li>XSPI_HLCR_LM&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab22c379f645cf77742ebd8a6d041e288">stm32h563xx.h</a></li>
<li>XSPI_HLCR_LM_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad4ff19d0d22ec3ddb2534d34b4bf5887">stm32h563xx.h</a></li>
<li>XSPI_HLCR_LM_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga204a3334c9abcdd00f3e6811268ae326">stm32h563xx.h</a></li>
<li>XSPI_HLCR_TACC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa5a2cadf6b2538e861958f1e9ceb625d">stm32h563xx.h</a></li>
<li>XSPI_HLCR_TACC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2cde73052be6ea257fd00299b8268b8b">stm32h563xx.h</a></li>
<li>XSPI_HLCR_TACC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac3b0b8d560448c696afc61f2fba6ba92">stm32h563xx.h</a></li>
<li>XSPI_HLCR_TRWR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga359efbd09d50bb0674c01b71f54e47d2">stm32h563xx.h</a></li>
<li>XSPI_HLCR_TRWR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5249435ab5675fdbfbaf4393420134a2">stm32h563xx.h</a></li>
<li>XSPI_HLCR_TRWR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafddf496ae1dbfc0530f0c2b14ae9b571">stm32h563xx.h</a></li>
<li>XSPI_HLCR_WZL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0b7eab2dda43b19dcbc63edd7ca6ce0">stm32h563xx.h</a></li>
<li>XSPI_HLCR_WZL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4929eab833be539667e9c7f256ad744a">stm32h563xx.h</a></li>
<li>XSPI_HLCR_WZL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6675ff3a1411dfaa077b37f56c1ee5b7">stm32h563xx.h</a></li>
<li>XSPI_IR_INSTRUCTION&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga869c6902b8737b026085b1c93a2abf72">stm32h563xx.h</a></li>
<li>XSPI_IR_INSTRUCTION_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeace38cfd96a22f32d1d577f3c60742a">stm32h563xx.h</a></li>
<li>XSPI_IR_INSTRUCTION_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0af68211a376fc173a73ff78d79039e8">stm32h563xx.h</a></li>
<li>XSPI_LPTR_TIMEOUT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6e026d43e8c6b0ef3e589945f7e8e8cf">stm32h563xx.h</a></li>
<li>XSPI_LPTR_TIMEOUT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacab74423c988b059abaa7c83c0e0703a">stm32h563xx.h</a></li>
<li>XSPI_LPTR_TIMEOUT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga842dae7b8f8370fb109d96d8b6d57448">stm32h563xx.h</a></li>
<li>XSPI_PIR_INTERVAL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga37dc928a2f6adca0512043239c589ae4">stm32h563xx.h</a></li>
<li>XSPI_PIR_INTERVAL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7d963d98794e7d1000a562b847b948b">stm32h563xx.h</a></li>
<li>XSPI_PIR_INTERVAL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga52d50f4dd6a7be0e72fa99a17dbd8be5">stm32h563xx.h</a></li>
<li>XSPI_PSMAR_MATCH&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36c78c4dc9b73ce8ac13b492600e6ad2">stm32h563xx.h</a></li>
<li>XSPI_PSMAR_MATCH_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga70812ac988abcca4638de119033704c2">stm32h563xx.h</a></li>
<li>XSPI_PSMAR_MATCH_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b04a161e78250a05727c7ce2cab22ab">stm32h563xx.h</a></li>
<li>XSPI_PSMKR_MASK&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga184b86f1c55d111b47cd75117b78c2c2">stm32h563xx.h</a></li>
<li>XSPI_PSMKR_MASK_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5c839499f16b8bea550217c33608453a">stm32h563xx.h</a></li>
<li>XSPI_PSMKR_MASK_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga076cb6dd4ecd82a833002886841ecd17">stm32h563xx.h</a></li>
<li>XSPI_SR_BUSY&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadbd95666f258e0758e2effc2beae9a1e">stm32h563xx.h</a></li>
<li>XSPI_SR_BUSY_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1d65437e019735d5c601a3e8656e7818">stm32h563xx.h</a></li>
<li>XSPI_SR_BUSY_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7d3d90cf7a3eb8fb27555146298b4094">stm32h563xx.h</a></li>
<li>XSPI_SR_FLEVEL&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa909e4a28b1e8a165164a1029d3cdab9">stm32h563xx.h</a></li>
<li>XSPI_SR_FLEVEL_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2f93e09c96a5a37fbdba130fea719c34">stm32h563xx.h</a></li>
<li>XSPI_SR_FLEVEL_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e19150a18a175e68113edf0a42d4a5b">stm32h563xx.h</a></li>
<li>XSPI_SR_FTF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe81b3ab3554bdcb57b41680b126a30f">stm32h563xx.h</a></li>
<li>XSPI_SR_FTF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga69fe1fd4fd0a79eb3c0a4e5cc3eeafc6">stm32h563xx.h</a></li>
<li>XSPI_SR_FTF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8da3f39aef4f97e404d78c681affeab5">stm32h563xx.h</a></li>
<li>XSPI_SR_SMF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc46681b012c34f29bb8b2e06d1b9a4a">stm32h563xx.h</a></li>
<li>XSPI_SR_SMF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gace99e70dfbd1747f01e18cd528357412">stm32h563xx.h</a></li>
<li>XSPI_SR_SMF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6cd442c7b6aa919eb8e8374358d243bd">stm32h563xx.h</a></li>
<li>XSPI_SR_TCF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga68a9ec2bf221f2854c402f19ff4e6ce5">stm32h563xx.h</a></li>
<li>XSPI_SR_TCF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1c227ab408db0a8e718ff764715fc1b2">stm32h563xx.h</a></li>
<li>XSPI_SR_TCF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5a4dc1c5616e6a26582cc27c6a576d27">stm32h563xx.h</a></li>
<li>XSPI_SR_TEF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga72053980c053bef4dfb166c739fb7a0c">stm32h563xx.h</a></li>
<li>XSPI_SR_TEF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga96889e0897957fd27476d3fc5fcafcf0">stm32h563xx.h</a></li>
<li>XSPI_SR_TEF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga430b20f87baf83dfdefb1e06cce4b81e">stm32h563xx.h</a></li>
<li>XSPI_SR_TOF&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf7fc44bb89a6621b8b5686613de20ec0">stm32h563xx.h</a></li>
<li>XSPI_SR_TOF_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90200cca2a677b674c9fd98082249328">stm32h563xx.h</a></li>
<li>XSPI_SR_TOF_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga39e5a1cc721e4d13939faaac289b9aa8">stm32h563xx.h</a></li>
<li>XSPI_TCR_DCYC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaffdb90eb35935a5d1354b06867c0a58c">stm32h563xx.h</a></li>
<li>XSPI_TCR_DCYC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa6e77f96b4127465053b4ec60e780e4d">stm32h563xx.h</a></li>
<li>XSPI_TCR_DCYC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad6ea82f5d5d26b61bbaf584d783fc42b">stm32h563xx.h</a></li>
<li>XSPI_TCR_DHQC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7f8713d87807fa440e5626f59b7470f5">stm32h563xx.h</a></li>
<li>XSPI_TCR_DHQC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga66f59d102e265ecd9fbfcc019a1e0004">stm32h563xx.h</a></li>
<li>XSPI_TCR_DHQC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1cd96c330bc03cd39f6c3b44bb5b0e18">stm32h563xx.h</a></li>
<li>XSPI_TCR_SSHIFT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa6cc33935869db95e2a478560398da81">stm32h563xx.h</a></li>
<li>XSPI_TCR_SSHIFT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b861a716ec8b23bb4189578186370dc">stm32h563xx.h</a></li>
<li>XSPI_TCR_SSHIFT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8df5eecbb4f714529deadb1a614bab9">stm32h563xx.h</a></li>
<li>XSPI_WABR_ALTERNATE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9aee3f0728d307283bb9cd28b08882e1">stm32h563xx.h</a></li>
<li>XSPI_WABR_ALTERNATE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef140840f85e2a0d18a80ffb34f488c7">stm32h563xx.h</a></li>
<li>XSPI_WABR_ALTERNATE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga42b878a7cbb376621cd8f4784db6c8d8">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07da22ae58a7a34b9be5bed1019354ca">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga140154d2999a5c976409c4627ba24bfe">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga25016e76631edeff7a4ce055e96a56b2">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga11e11b3d60388b10c9043d689285d011">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07610b3509715bdf1327f1d7fa618f5d">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0a60979b630eed80d79b07d5d77978d9">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2784cabeab47b1c525a3e3ca02ba86ce">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6236e2dfb94ac4d4b8800ef8d6dc22af">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8e85a1deea5c374d4a75ed177c1f081">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9486025c8e5dbed6255e28a58d9e34da">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6b0c3f6b4f4d675fe458a65af325a250">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa11a20896ca29bbbb23cb4264f73de61">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2d5da0805fb296aede3af0b33803eb4e">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ABSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga14b849f3c4999944a40c579e92d09009">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07917ac3d119afaea3470c25798b375d">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa8a074eec9c51818ec315838dc8c83f6">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf67a126007ee118e6d56408cc75376f8">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6ddd10be454fad2d17d09060e27fe037">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac9bf2416430f6bbe452c8bda1b9ec4f0">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga65671a15521684ce4390ea8e8af8c1a5">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga7e7ee8384eb61710b6a6b351f4e8d8e7">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5fd7ee56119596333bf34ff0bfa2e516">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3f8306a24ffa18bde500a24d74c1d1fb">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab192570625fb45d5e105a266c0f53d34">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacd3d6afa27228324b16243f8b73718f8">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga607f99e1e643a489b3eabc202142e38e">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga28cb0acea770e2b0b850ddcc011b5945">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ADSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad22947c45cbbfb7212ba1e78a022c9b3">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4b802094f1f36a962cb66a691f5cc249">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga56c2863cdee2597ba8cd11b75c28a605">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad0d0471949a2b4b9cd9ae249f7da6d33">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad164b4c60af2ef01b719c24eb471abe8">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga24ac4ee12b2870b684abc2d9d5d07d25">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac59dad73296179c7b0f9a1f19590c6a1">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga74515460b362e6ee2867f581fb516e4c">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2aee4059d1d4f980775efc1a125ea17c">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3e1c050668322d204bbd3e425fdca8fb">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DQSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacdd9f5a17e80430ff29af5aa8a77c73e">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DQSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga5de782f3f7985678d19eb919202b7edc">stm32h563xx.h</a></li>
<li>XSPI_WCCR_DQSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga79dc6d0bd3f027200de7b16c63a7a751">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga547fc47b0528c70c0538b37c4f539a85">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac182b741bd78b859f7c3a693b277d4cf">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga441d98b81afc297bbcede13e58f37324">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9cc52e4c6b13470fc8a4679e41d94868">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaafa43a0a90525276fadff17a27366b49">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2e4b8446679864dd64dd1f325be6ab1b">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga04ec6362d2f3426d6d061700b370f92c">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3f7747faeeb421b7107d746b87766be">stm32h563xx.h</a></li>
<li>XSPI_WCCR_IMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga345ce30cfc1aea07550f2a0e79e83892">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ISIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad54cd5a8ca483cab7d74373c77afeac7">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ISIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad7473d67413601dfe66555a20b94ca8a">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ISIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae2b06451d84c63b14701c069b3ae6027">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ISIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef6607be547888fb0df7adddf9810236">stm32h563xx.h</a></li>
<li>XSPI_WCCR_ISIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaa1103866eec65378a5c46df318dfd32f">stm32h563xx.h</a></li>
<li>XSPI_WIR_INSTRUCTION&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaababe396d44e3133548d3ceb1e73a7bc">stm32h563xx.h</a></li>
<li>XSPI_WIR_INSTRUCTION_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga60307771c341ff52652de2cda35485bc">stm32h563xx.h</a></li>
<li>XSPI_WIR_INSTRUCTION_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8860d688b541c2063ed67004b8159fe">stm32h563xx.h</a></li>
<li>XSPI_WPABR_ALTERNATE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf49a051aa562a06f4d7f0b91ae534900">stm32h563xx.h</a></li>
<li>XSPI_WPABR_ALTERNATE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga88073e22a27b55d5a5a515f8d3e76707">stm32h563xx.h</a></li>
<li>XSPI_WPABR_ALTERNATE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga738fa5edb3027e447a371d65298c0079">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad518e30b029ed0e264c16c2003fb9b6a">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a26b59ec5f2a660a82c1aec8a78110a">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9e84617e07b5e1082c08f1c5486bb1d5">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gabe692180f7f222dfe6c648dddd58b477">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0933a81fb7bf1722c02336fb602142ec">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9f3595db9f750be88fb84f89ceb964e8">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc2192f2df1802cdc7f5c82075750b95">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2a7ca4c1d117e5364c7f0d54153d1e60">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga27799c883d7b1be627f687335cfa64b2">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4a7ac2f59b60e5a71eab139e4ebba121">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8759b1470fb70e5a3f94df99efc6228">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf9bd35ac4d3fbc638a5154ba862da668">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga301e8c1517c7cbd080b2b9dab551ea8f">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ABSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3b23b243238baf4437e80bc4ffcc5412">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga909c7527d7c220593110fa4b94075534">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga786b3c05fae6ca326e2aced82b8256c8">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga77fbbce9499436b3ef08d94d96d531a8">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae6d76965a2ddcd4b5301c47746acc0cd">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gad3897af54deb4f6b5e47bbb5c62df661">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga6a78d7313a96e58f03322ef8c8c4286c">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga3a41fdb300d920d8c54c38d616286d29">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1a64bd736501653a04938eb020966759">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga845d5b7014505e57d4eb618e1c910958">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADSIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga07d56782c42d6c905f5e3e8c67b8c365">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADSIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga4ecb6322b0ba10cb5b7086dd30942dca">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADSIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf5df8e53a5b70107b849751929361ade">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADSIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaac01f84d86636ce1ecee2c1807338913">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ADSIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2ce3f9fd0195775fcbe87d51a282e885">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga054c55c3567298fcbb527c5f3d5f6f85">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab6af30eb79945f05ec5b6c8e41e1c1af">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae5af7823032b243916dc87503145d2ee">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab11476213e559ae3cab4626d9f102c34">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf3ebe267137e2b2dc54f76b54dbc96a9">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1a2ccd0a04e60dffb3847099701c16b9">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga647c01cb9829986ca1a9ae5d6d64506f">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga418fdf4a45f60f25a8034fe1171afd65">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga36c4125b76b5543822756de96e914ccc">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DQSE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga538b6ea0bfc30023293ef28011005ab4">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DQSE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga2bf75bff1568503f0dc6494c41b2d304">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_DQSE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga90c49f9cdb266ffcb4304cdab1b6033f">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IDTR&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gafba03d4d19e3b951a1e6e74390af5189">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IDTR_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaeccce0fe7978886a3e1e27914db491c4">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IDTR_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga038781fa38e8ee0c113649fe0d7d965a">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IMODE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab8af939d30d6bfa36091df4ac4b7a606">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IMODE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab226a1caa70875b7a54703d388a17341">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IMODE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga18415453c8039e8f437b4fd69aa4b976">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IMODE_2&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga0fdb2f3f9a9472990b44839ac791715f">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IMODE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae8703dbd162c535fd7c19eaedaa61395">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_IMODE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gade55a792dff9a88d50e4175f084b3616">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ISIZE&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1f3a9a56f1e8dbc250605aa3ac15a06c">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ISIZE_0&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gadc275fe499f0e80f76a9e36065aaf9f3">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ISIZE_1&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga1cc4141684c67996eedb85f4c8149f2f">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ISIZE_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga64785ba059516e5b08b6f6623989d024">stm32h563xx.h</a></li>
<li>XSPI_WPCCR_ISIZE_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf8a9fcb57581f1fbee79ba7f2bd1fa54">stm32h563xx.h</a></li>
<li>XSPI_WPIR_INSTRUCTION&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga967c918d86bc81693bd653acd8a452d9">stm32h563xx.h</a></li>
<li>XSPI_WPIR_INSTRUCTION_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gab15b0e709ccbf453ca3b2384ddb63031">stm32h563xx.h</a></li>
<li>XSPI_WPIR_INSTRUCTION_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac4fc3e11533f4166050d0482ea05e802">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_DCYC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gae027a5fed5f9887a067915264de43c16">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_DCYC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gacc29ae24676f21a43adefd2592b4092c">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_DCYC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga69a11cf1cd26acb434b050e985013471">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_DHQC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac5c2b7dbff6b2984413b0289399f5adf">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_DHQC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga8b38f9f2bee218eb97025fb5e71a1e54">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_DHQC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gac11a1503f926d19f18956c17760c2880">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_SSHIFT&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga93aeeabc04684ab8ae6ddbfd53bba6ae">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_SSHIFT_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga840551dd1d8aa70b3fa61bf820f4bab5">stm32h563xx.h</a></li>
<li>XSPI_WPTCR_SSHIFT_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga92070b2957f2110e5b3b0857f4ef29f7">stm32h563xx.h</a></li>
<li>XSPI_WTCR_DCYC&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaef5bcf2e9fe4835d83f23d519c99b014">stm32h563xx.h</a></li>
<li>XSPI_WTCR_DCYC_Msk&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#ga9dab3b037bd9d59468bc7bd5e5b5dcf6">stm32h563xx.h</a></li>
<li>XSPI_WTCR_DCYC_Pos&#160;:&#160;<a class="el" href="group___s_t_m32_h5xx___peripheral__declaration.html#gaf77eb4e37a3997f6e6a6e3c978416962">stm32h563xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
