# Day 20 â€“ SR and JK Flip-Flops

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-20_FlipFlops  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral (Edge-triggered)

---

## âœ… SR Flip-Flop

- Triggered on rising edge of clock
- Set, Reset, Hold, and Invalid state
- Used in simple sequential storage

## âœ… JK Flip-Flop

- Enhancement of SR Flip-Flop
- No invalid state
- Toggle functionality (J=1, K=1)
- Widely used in counters and FSMs

---

## ğŸ§ª Simulations

Tested using Verilog testbenches in Vivado  
Waveforms and RTL views are included

---

## ğŸ“‚ Files 
> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
