# do MIPSProcessor_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/imaustyn/intelFPGA_lite/18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/Quartus {/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/Quartus" /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v 
# -- Compiling module RAM32Bit
# 
# Top level modules:
# 	RAM32Bit
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib ProcessorClockEnabler
# vmap ProcessorClockEnabler ProcessorClockEnabler
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap ProcessorClockEnabler ProcessorClockEnabler 
# Modifying modelsim.ini
# vlog -sv -work ProcessorClockEnabler +incdir+/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis {/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work ProcessorClockEnabler "+incdir+/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis" /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v 
# -- Compiling module ProcessorClockEnabler
# 
# Top level modules:
# 	ProcessorClockEnabler
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work ProcessorClockEnabler +incdir+/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules {/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work ProcessorClockEnabler "+incdir+/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules" /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v 
# -- Compiling module ProcessorClockEnabler_altclkctrl_0_sub
# -- Compiling module ProcessorClockEnabler_altclkctrl_0
# 
# Top level modules:
# 	ProcessorClockEnabler_altclkctrl_0
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv 
# -- Compiling module SerialCommandProcessor
# ** Warning: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv(303): (vlog-2182) 'waitForTX' might be read before written in always_comb or always @* block.
# ** Warning: /home/imaustyn/Desktop/FPGAComputer/HDL/SerialCommandProcessor.sv(301): (vlog-2182) 'TXSource' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	SerialCommandProcessor
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv 
# -- Compiling module RS232
# 
# Top level modules:
# 	RS232
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv 
# -- Compiling package MemoryModesPackage
# -- Compiling package Memory_sv_unit
# -- Importing package MemoryModesPackage
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv 
# -- Compiling package BranchModesPackage
# -- Compiling package Branch_sv_unit
# -- Importing package BranchModesPackage
# -- Compiling module Branch
# 
# Top level modules:
# 	Branch
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv 
# -- Compiling package ALUFunctCodesPackage
# -- Compiling package ALU_sv_unit
# -- Importing package ALUFunctCodesPackage
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv 
# -- Compiling package MIPSInstructionPackage
# -- Compiling package ControlLinePackage
# -- Compiling package Control_sv_unit
# -- Importing package MIPSInstructionPackage
# -- Importing package ControlLinePackage
# -- Importing package ALUFunctCodesPackage
# -- Importing package MemoryModesPackage
# -- Importing package BranchModesPackage
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv 
# -- Compiling package Main_sv_unit
# -- Importing package MemoryModesPackage
# -- Compiling module Main
# 
# Top level modules:
# 	Main
# End time: 19:32:58 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/imaustyn/Desktop/FPGAComputer/HDL {/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:32:58 on Jul 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+/home/imaustyn/Desktop/FPGAComputer/HDL" /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv 
# -- Compiling package ProcessorPackage
# -- Compiling package Processor_sv_unit
# -- Importing package ProcessorPackage
# -- Importing package ControlLinePackage
# -- Importing package MemoryModesPackage
# -- Compiling module Processor
# -- Importing package BranchModesPackage
# 
# Top level modules:
# 	Processor
# End time: 19:32:59 on Jul 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim -i -l msim_transcript work.Memory -L altera_mf
# vsim -i -l msim_transcript work.Memory -L altera_mf 
# Start time: 19:33:18 on Jul 26,2018
# Loading sv_std.std
# Loading work.MemoryModesPackage
# Loading work.Memory_sv_unit
# Loading work.Memory
# Loading work.RAM32Bit
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(116): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_reg_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(117): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.byte_size.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(118): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(119): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(120): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(121): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(122): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.indata_reg_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(123): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(124): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(125): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(126): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(127): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(128): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(129): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(130): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(131): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(132): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.power_up_uninitialized.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(133): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.read_during_write_mode_port_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(134): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.read_during_write_mode_port_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(135): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(136): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(137): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(138): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(139): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(140): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# ** Error (suppressible): (vsim-10000) /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v(141): Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.wrcontrol_wraddress_reg_b.
#    Time: 0 ps  Iteration: 0  Instance: /Memory/ram File: /home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v
# Error loading design
# End time: 19:33:18 on Jul 26,2018, Elapsed time: 0:00:00
# Errors: 26, Warnings: 0
