###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =          140   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          152   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4956   # Number of read row buffer hits
num_reads_done                 =         5120   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         5120   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          168   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        30001   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        69999   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4972   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           59   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           66   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =           10   # Read request latency (cycles)
read_latency[100-119]          =         1227   # Read request latency (cycles)
read_latency[120-139]          =         1390   # Read request latency (cycles)
read_latency[140-159]          =         2127   # Read request latency (cycles)
read_latency[160-179]          =          138   # Read request latency (cycles)
read_latency[180-199]          =           63   # Read request latency (cycles)
read_latency[200-]             =          165   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  4.11648e+06   # Read energy
act_energy                     =        70560   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.35995e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.98007e+06   # Active standby energy rank.0
average_read_latency           =      148.354   # Average read request latency (cycles)
average_power                  =      110.481   # Average power (mW)
total_energy                   =  1.10481e+07   # Total energy (pJ)
average_interarrival           =      19.3209   # Average request interarrival latency (cycles)
average_bandwidth              =       3.2768   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =          137   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          151   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4847   # Number of read row buffer hits
num_reads_done                 =         5000   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         5008   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          165   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        28281   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        71719   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4910   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           57   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           65   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           13   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            1   # Read request latency (cycles)
read_latency[80-99]            =           12   # Read request latency (cycles)
read_latency[100-119]          =         1182   # Read request latency (cycles)
read_latency[120-139]          =         1346   # Read request latency (cycles)
read_latency[140-159]          =         2089   # Read request latency (cycles)
read_latency[160-179]          =          138   # Read request latency (cycles)
read_latency[180-199]          =           63   # Read request latency (cycles)
read_latency[200-]             =          169   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  4.02643e+06   # Read energy
act_energy                     =        69300   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.44251e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.86655e+06   # Active standby energy rank.0
average_read_latency           =      149.064   # Average read request latency (cycles)
average_power                  =      109.258   # Average power (mW)
total_energy                   =  1.09258e+07   # Total energy (pJ)
average_interarrival           =      19.7785   # Average request interarrival latency (cycles)
average_bandwidth              =          3.2   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
hbm_dual_cmds                  =          125   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          151   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4461   # Number of read row buffer hits
num_reads_done                 =         4608   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4608   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          151   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        26733   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        73267   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           51   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           59   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            1   # Read request latency (cycles)
read_latency[80-99]            =           20   # Read request latency (cycles)
read_latency[100-119]          =         1085   # Read request latency (cycles)
read_latency[120-139]          =         1241   # Read request latency (cycles)
read_latency[140-159]          =         1912   # Read request latency (cycles)
read_latency[160-179]          =          125   # Read request latency (cycles)
read_latency[180-199]          =           56   # Read request latency (cycles)
read_latency[200-]             =          168   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  3.70483e+06   # Read energy
act_energy                     =        63420   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.51682e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.76438e+06   # Active standby energy rank.0
average_read_latency           =       150.06   # Average read request latency (cycles)
average_power                  =      105.704   # Average power (mW)
total_energy                   =  1.05704e+07   # Total energy (pJ)
average_interarrival           =      19.7072   # Average request interarrival latency (cycles)
average_bandwidth              =      2.94912   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
hbm_dual_cmds                  =          125   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          153   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4460   # Number of read row buffer hits
num_reads_done                 =         4608   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4608   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          153   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        29872   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        70128   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           51   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           58   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            1   # Read request latency (cycles)
read_latency[80-99]            =           14   # Read request latency (cycles)
read_latency[100-119]          =         1061   # Read request latency (cycles)
read_latency[120-139]          =         1212   # Read request latency (cycles)
read_latency[140-159]          =         1918   # Read request latency (cycles)
read_latency[160-179]          =          138   # Read request latency (cycles)
read_latency[180-199]          =           60   # Read request latency (cycles)
read_latency[200-]             =          204   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  3.70483e+06   # Read energy
act_energy                     =        64260   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.36614e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.97155e+06   # Active standby energy rank.0
average_read_latency           =      153.291   # Average read request latency (cycles)
average_power                  =      106.278   # Average power (mW)
total_energy                   =  1.06278e+07   # Total energy (pJ)
average_interarrival           =      19.9744   # Average request interarrival latency (cycles)
average_bandwidth              =      2.94912   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
hbm_dual_cmds                  =          126   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          151   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4462   # Number of read row buffer hits
num_reads_done                 =         4608   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4608   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          151   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        29391   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        70609   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           51   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           59   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            3   # Read request latency (cycles)
read_latency[80-99]            =           18   # Read request latency (cycles)
read_latency[100-119]          =         1068   # Read request latency (cycles)
read_latency[120-139]          =         1207   # Read request latency (cycles)
read_latency[140-159]          =         1925   # Read request latency (cycles)
read_latency[160-179]          =          138   # Read request latency (cycles)
read_latency[180-199]          =           56   # Read request latency (cycles)
read_latency[200-]             =          193   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  3.70483e+06   # Read energy
act_energy                     =        63420   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.38923e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.93981e+06   # Active standby energy rank.0
average_read_latency           =      151.457   # Average read request latency (cycles)
average_power                  =      106.183   # Average power (mW)
total_energy                   =  1.06183e+07   # Total energy (pJ)
average_interarrival           =      20.2415   # Average request interarrival latency (cycles)
average_bandwidth              =      2.94912   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
hbm_dual_cmds                  =          126   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          151   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4461   # Number of read row buffer hits
num_reads_done                 =         4608   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4608   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          151   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        28977   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        71023   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           51   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           59   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            3   # Read request latency (cycles)
read_latency[80-99]            =           13   # Read request latency (cycles)
read_latency[100-119]          =         1073   # Read request latency (cycles)
read_latency[120-139]          =         1218   # Read request latency (cycles)
read_latency[140-159]          =         1925   # Read request latency (cycles)
read_latency[160-179]          =          138   # Read request latency (cycles)
read_latency[180-199]          =           56   # Read request latency (cycles)
read_latency[200-]             =          182   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  3.70483e+06   # Read energy
act_energy                     =        63420   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =   3.4091e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.91248e+06   # Active standby energy rank.0
average_read_latency           =      150.471   # Average read request latency (cycles)
average_power                  =      106.108   # Average power (mW)
total_energy                   =  1.06108e+07   # Total energy (pJ)
average_interarrival           =      20.5892   # Average request interarrival latency (cycles)
average_bandwidth              =      2.94912   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
hbm_dual_cmds                  =          126   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          154   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4461   # Number of read row buffer hits
num_reads_done                 =         4608   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4608   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          154   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        28565   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        71435   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           51   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           58   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           13   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =           15   # Read request latency (cycles)
read_latency[100-119]          =         1086   # Read request latency (cycles)
read_latency[120-139]          =         1196   # Read request latency (cycles)
read_latency[140-159]          =         1907   # Read request latency (cycles)
read_latency[160-179]          =          138   # Read request latency (cycles)
read_latency[180-199]          =           56   # Read request latency (cycles)
read_latency[200-]             =          210   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  3.70483e+06   # Read energy
act_energy                     =        64680   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.42888e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.88529e+06   # Active standby energy rank.0
average_read_latency           =      153.066   # Average read request latency (cycles)
average_power                  =      106.047   # Average power (mW)
total_energy                   =  1.06047e+07   # Total energy (pJ)
average_interarrival           =      20.8563   # Average request interarrival latency (cycles)
average_bandwidth              =      2.94912   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
hbm_dual_cmds                  =          126   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =          152   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4461   # Number of read row buffer hits
num_reads_done                 =         4608   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4608   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =          152   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        28009   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        71991   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           51   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           58   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            7   # Read request latency (cycles)
read_latency[100-119]          =         1102   # Read request latency (cycles)
read_latency[120-139]          =         1205   # Read request latency (cycles)
read_latency[140-159]          =         1917   # Read request latency (cycles)
read_latency[160-179]          =          151   # Read request latency (cycles)
read_latency[180-199]          =           63   # Read request latency (cycles)
read_latency[200-]             =          163   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =    1.521e+06   # Refresh energy
read_energy                    =  3.70483e+06   # Read energy
act_energy                     =        63840   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.45557e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.84859e+06   # Active standby energy rank.0
average_read_latency           =       149.66   # Average read request latency (cycles)
average_power                  =      105.938   # Average power (mW)
total_energy                   =  1.05938e+07   # Total energy (pJ)
average_interarrival           =      21.1235   # Average request interarrival latency (cycles)
average_bandwidth              =      2.94912   # Average bandwidth
