dont_use_io iocell 0 6
dont_use_io iocell 0 7
dont_use_io iocell 6 0
dont_use_io iocell 6 1
set_location "\PWM_1:PWMUDB:genblk8:stsreg\" statusicell 0 0 4 
set_location "\PWM_1:PWMUDB:status_2\" macrocell 0 0 0 1
set_location "\PWM_1:PWMUDB:sP16:pwmdp:u0\" datapathcell 1 0 2 
set_location "Net_246" macrocell 0 0 0 2
set_location "\PWM_1:PWMUDB:status_0\" macrocell 0 0 1 0
set_location "__ONE__" macrocell 1 1 0 0
set_location "\PWM_1:PWMUDB:sP16:pwmdp:u1\" datapathcell 0 0 2 
set_location "\PWM_1:PWMUDB:runmode_enable\" macrocell 0 0 0 0
set_location "\PWM_1:PWMUDB:prevCompare1\" macrocell 0 0 0 3
set_location "\CapSense:CSD_FFB\" p4csdcell -1 -1 0
set_location "\SPI_1:SCB\" m0s8scbcell -1 -1 0
set_io "mosi(0)" iocell 1 4
set_io "sclk(0)" iocell 1 7
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_location "\PWM_1:PWMUDB:genblk1:ctrlreg\" controlcell 0 0 6 
set_location "\CapSense:ISR\" interrupt -1 -1 16
set_location "ClockBlock" m0s8clockblockcell -1 -1 0
set_io "PWM(0)" iocell 0 0
set_location "\CapSense:IDAC2:cy_psoc4_idac\" p4csidac7cell -1 -1 0
set_io "LE(0)" iocell 1 5
set_io "\CapSense:Cmod(0)\" iocell 4 0
set_io "\CapSense:Sns(0)\" iocell 2 1
set_io "STR(0)" iocell 2 6
set_io "STG(0)" iocell 3 6
set_io "STB(0)" iocell 3 7
set_location "\CapSense:IDAC1:cy_psoc4_idac\" p4csidac8cell -1 -1 0
set_io "\CapSense:Sns(1)\" iocell 2 5
