@W: MT529 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Found inferred clock anda_plis_2|clk which controls 372 sequential elements including b2v_inst.dir_energia[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
