{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678408633290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678408633290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 18:37:13 2023 " "Processing started: Thu Mar 09 18:37:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678408633290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408633290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_ZHANG_David -c Lab3_ZHANG_David " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_ZHANG_David -c Lab3_ZHANG_David" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408633290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678408633774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678408633774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/src/rng.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/src/rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 RNG " "Found entity 1: RNG" {  } { { "../src/RNG.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/src/RNG.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/src/LoadRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/src/digitTimer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/src/decoder7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/src/decoder7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Seg " "Found entity 1: Decoder7Seg" {  } { { "../src/Decoder7Seg.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/src/Decoder7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../src/ButtonShaper.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/src/ButtonShaper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/src/adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/src/adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "../src/Adder4Bit.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/src/Adder4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMDISPLAY sumdisplay Lab3_ZHANG_David.v(13) " "Verilog HDL Declaration information at Lab3_ZHANG_David.v(13): object \"SUMDISPLAY\" differs only in case from object \"sumdisplay\" in the same scope" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678408640456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCORETENS scoreTens Lab3_ZHANG_David.v(13) " "Verilog HDL Declaration information at Lab3_ZHANG_David.v(13): object \"SCORETENS\" differs only in case from object \"scoreTens\" in the same scope" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678408640475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/lab3_zhang_david.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/lab3_zhang_david.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_ZHANG_David " "Found entity 1: Lab3_ZHANG_David" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab3_zhang_david/sim_mux/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab3_zhang_david/sim_mux/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../sim_mux/mux_2to1.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/sim_mux/mux_2to1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo100 " "Found entity 1: countTo100" {  } { { "countTo100.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo100.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo10 " "Found entity 1: countTo10" {  } { { "countTo10.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accesscontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file accesscontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccessController " "Found entity 1: AccessController" {  } { { "AccessController.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/AccessController.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1sectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file 1sectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecondTimer " "Found entity 1: oneSecondTimer" {  } { { "1secTimer.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/1secTimer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408640554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408640554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_ZHANG_David " "Elaborating entity \"Lab3_ZHANG_David\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678408640910 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AdderOutput Lab3_ZHANG_David.v(68) " "Verilog HDL Always Construct warning at Lab3_ZHANG_David.v(68): variable \"AdderOutput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1678408641021 "|Lab3_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Lab3_ZHANG_David.v(86) " "Verilog HDL assignment warning at Lab3_ZHANG_David.v(86): truncated value with size 7 to match size of target (4)" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641021 "|Lab3_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Lab3_ZHANG_David.v(87) " "Verilog HDL assignment warning at Lab3_ZHANG_David.v(87): truncated value with size 7 to match size of target (4)" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641021 "|Lab3_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab3_ZHANG_David.v(90) " "Verilog HDL assignment warning at Lab3_ZHANG_David.v(90): truncated value with size 32 to match size of target (7)" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641021 "|Lab3_ZHANG_David"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:BS1 " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:BS1\"" {  } { { "../Lab3_ZHANG_David.v" "BS1" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister LoadRegister:LR1 " "Elaborating entity \"LoadRegister\" for hierarchy \"LoadRegister:LR1\"" {  } { { "../Lab3_ZHANG_David.v" "LR1" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG RNG:RNGesus " "Elaborating entity \"RNG\" for hierarchy \"RNG:RNGesus\"" {  } { { "../Lab3_ZHANG_David.v" "RNGesus" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Seg Decoder7Seg:P1D " "Elaborating entity \"Decoder7Seg\" for hierarchy \"Decoder7Seg:P1D\"" {  } { { "../Lab3_ZHANG_David.v" "P1D" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:SUM " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:SUM\"" {  } { { "../Lab3_ZHANG_David.v" "SUM" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccessController AccessController:MASTER " "Elaborating entity \"AccessController\" for hierarchy \"AccessController:MASTER\"" {  } { { "../Lab3_ZHANG_David.v" "MASTER" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecondTimer oneSecondTimer:internalTimer " "Elaborating entity \"oneSecondTimer\" for hierarchy \"oneSecondTimer:internalTimer\"" {  } { { "../Lab3_ZHANG_David.v" "internalTimer" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1secTimer.v(24) " "Verilog HDL assignment warning at 1secTimer.v(24): truncated value with size 32 to match size of target (1)" {  } { { "1secTimer.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/1secTimer.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641225 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1secTimer.v(32) " "Verilog HDL assignment warning at 1secTimer.v(32): truncated value with size 32 to match size of target (1)" {  } { { "1secTimer.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/1secTimer.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641225 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1secTimer.v(53) " "Verilog HDL assignment warning at 1secTimer.v(53): truncated value with size 32 to match size of target (1)" {  } { { "1secTimer.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/1secTimer.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641225 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1secTimer.v(58) " "Verilog HDL assignment warning at 1secTimer.v(58): truncated value with size 32 to match size of target (1)" {  } { { "1secTimer.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/1secTimer.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641225 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo100 oneSecondTimer:internalTimer\|countTo100:counter " "Elaborating entity \"countTo100\" for hierarchy \"oneSecondTimer:internalTimer\|countTo100:counter\"" {  } { { "1secTimer.v" "counter" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/1secTimer.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(24) " "Verilog HDL assignment warning at countTo100.v(24): truncated value with size 32 to match size of target (1)" {  } { { "countTo100.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo100.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641248 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(32) " "Verilog HDL assignment warning at countTo100.v(32): truncated value with size 32 to match size of target (1)" {  } { { "countTo100.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo100.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641248 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(53) " "Verilog HDL assignment warning at countTo100.v(53): truncated value with size 32 to match size of target (1)" {  } { { "countTo100.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo100.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641248 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(58) " "Verilog HDL assignment warning at countTo100.v(58): truncated value with size 32 to match size of target (1)" {  } { { "countTo100.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo100.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641248 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo10 oneSecondTimer:internalTimer\|countTo100:counter\|countTo10:counter " "Elaborating entity \"countTo10\" for hierarchy \"oneSecondTimer:internalTimer\|countTo100:counter\|countTo10:counter\"" {  } { { "countTo100.v" "counter" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo100.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(22) " "Verilog HDL assignment warning at countTo10.v(22): truncated value with size 32 to match size of target (1)" {  } { { "countTo10.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo10.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641256 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(30) " "Verilog HDL assignment warning at countTo10.v(30): truncated value with size 32 to match size of target (1)" {  } { { "countTo10.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo10.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641256 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(46) " "Verilog HDL assignment warning at countTo10.v(46): truncated value with size 32 to match size of target (1)" {  } { { "countTo10.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo10.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641256 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(51) " "Verilog HDL assignment warning at countTo10.v(51): truncated value with size 32 to match size of target (1)" {  } { { "countTo10.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/countTo10.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678408641256 "|Lab3_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter|countTo10:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:OnesDigit " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:OnesDigit\"" {  } { { "../Lab3_ZHANG_David.v" "OnesDigit" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:scoreTens " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:scoreTens\"" {  } { { "../Lab3_ZHANG_David.v" "scoreTens" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408641282 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "../Lab3_ZHANG_David.v" "Mod0" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678408642799 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../Lab3_ZHANG_David.v" "Div0" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678408642799 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678408642799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408643229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643230 ""}  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678408643230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408643534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408643534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408643585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408643585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408643604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408643604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408643677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678408643677 ""}  } { { "../Lab3_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/Lab3_ZHANG_David.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678408643677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/ADD_Demos/Lab3_ZHANG_David/syn/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678408643708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408643708 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678408644245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678408644703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADD_Demos/Lab3_ZHANG_David/syn/output_files/Lab3_ZHANG_David.map.smsg " "Generated suppressed messages file D:/ADD_Demos/Lab3_ZHANG_David/syn/output_files/Lab3_ZHANG_David.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408645164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678408645796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678408645796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678408646499 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678408646499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678408646499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678408646499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678408646523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 18:37:26 2023 " "Processing ended: Thu Mar 09 18:37:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678408646523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678408646523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678408646523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678408646523 ""}
