read -sv run_verilog_mid/adder_32b_10_95_ffa4fb63c55332ab3511e59518182b3a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_95_ffa4fb63c55332ab3511e59518182b3a_yosys.v
