// Seed: 2657468386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  reg  id_8;
  wire id_9;
  wire id_10;
  always @(1'h0) begin
    $display(id_8);
    id_8 <= 1'b0 == id_8;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wand id_4;
  assign #1 id_1 = 1 ^ |id_4;
  wire id_5 = id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
