//interrupt vectors
jmp RESET 	; Reset Handler
jmp EXT_INT0 	; IRQ0 Handler
jmp EXT_INT1 	; IRQ1 Handler
jmp PCINT0 	; PCINT0 Handler
jmp PCINT1 	; PCINT1 Handler
jmp PCINT2 	; PCINT2 Handler
jmp WDT 		; Watchdog Timer Handler
jmp TIM2_COMPA	; Timer2 Compare A Handler
jmp TIM2_COMPB 	; Timer2 Compare B Handler
jmp TIM2_OVF 	; Timer2 Overflow Handler
jmp TIM1_CAPT 	; Timer1 Capture Handler
jmp TIM1_COMPA 	; Timer1 Compare A Handler
jmp TIM1_COMPB 	; Timer1 Compare B Handler
jmp TIM1_OVF 	; Timer1 Overflow Handler
jmp TIM0_COMPA 	; Timer0 Compare A Handler
jmp TIM0_COMPB	; Timer0 Compare B Handler
jmp TIM0_OVF 	; Timer0 Overflow Handler
jmp SPI_STC 	; SPI Transfer Complete Handler
jmp USART_RXC 	; USART, RX Complete Handler
jmp USART_UDRE 	; USART, UDR Empty Handler
jmp USART_TXC 	; USART, TX Complete Handler
jmp ADC 		; ADC Conversion Complete Handler
jmp EE_RDY 	; EEPROM Ready Handler
jmp ANA_COMP 	; Analog Comparator Handler
jmp TWI 		; 2-wire Serial Interface Handler
jmp SPM_RDY 	; Store Program Memory Ready Handler

.org 0x0034 RESET: 



	sei ; Enable interrupts



/*
// - Timer Zero 8Bit - ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
TCNT0 (0x0046) 	= timer 0 counter
TIMSK0 (0x006E)	= timer 0 match control 	(bit 2: watch OCIE0B )
				   							(bit 1: watch OCIE0A )
											(bit 0: watch overflow )
OCR0A (0x0047)	= timer 0 Compare Register A
OCR0B (0x0048)	= timer 0 Compare Register B
TIFR0 (0x0035)	= timer 1 flag register (bit 2: Compare B Match Flag)
										(bit 1: Compare A Match Flag)
										(bit 0: Overflow Flag)
TCCR0B (0x0045)	= timer 0 control register B    	(bit 7: force match with OCIE0A)
				    								(bit 6: force match with OCIE0B)
				    								(bit 5: - useless -)
				    								(bit 4: - useless -)
				    								(bit 3: - see below -)
				    								(bit 2, 1 and 0: clock select)
bit 2	| bit 1	| bit 0	|result
------------------------------------------------------------------------------------------------------------------------------------
   0	|   0	|   0	| No Source (Timer stopped (you can change it manually though))
   0	|   0	|   1	| Same as clock
   0	|   1	|   0	| clock/8
   0	|   1	|   1	| clock/64
   1	|   0	|   0	| clock/256
   1	|   0	|   1	| clock/1024
   1	|   1	|   0	| use external clock falling edge (Pin T0 -> PD4)
   1	|   1	|   1	| use external clock rising edge (Pin T0 -> PD4)

TCCR0A (0x0044)	= timer 0 control register A    	(bit 7 and 6: Output Compare Pin control (OC0A -> PD6))
														( - DDRD must be configured for input or output)
														( - 0 0: regular use, OC0A oblivious)
														( - 0 1: Toggle OC0A on Compare Match)
														( - 1 0: ClearOC0A on Compare Match)
														( - 1 1: Set OC0A on Compare Match)
												(bit 5 and 4: Output Compare Pin control (OC0B -> PD5))
														( - DDRD must be configured for input or output)
														( - 0 0: regular use, OC0A oblivious)
														( - 0 1: Toggle OC0A on Compare Match)
														( - 1 0: ClearOC0A on Compare Match)
														( - 1 1: Set OC0A on Compare Match)
				    							(bit 3: - useless -)
				    							(bit 2: - useless -)
							(with bit 3 of TCCR0B) these control how the timer counts
												(bit 1: )
				    							(bit 0: )
mode	| bit 3 | bit 1 | bit 0 | Timer/Counter Mode of Operation 	| Top 		| Update of OCRx at 	| TOV flag set on
-------------------------------------------------------------------------------------------------------------------------
   0	|   0	|   0	|   0	|	Normal							|   0xff	|   Immediate			|   Max		
   1	|   0	|   0	|   1	|	PWM, Phase Correct				|   0xff	|   Top					|   Bottom		
   2	|   0	|   1	|   0	|	Compare Match					|   OCRA	|   Immediate			|   Max		
   3	|   0	|   1	|   1	|	Fast PWM						|   0xff	|   Bottom				|   Max		
   4	|   1	|   0	|   0	|	- useless -						|    --		|      --				|    --	
   5	|   1	|   0	|   1	|	PWM, Phase Correct				|   OCRA	|   Top					|   Bottom		
   6	|   1	|   1	|   0	|	- useless -						|    --		|      --				|    --		
   7	|   1	|   1	|   1	|	Fast PWM						|   OCRA	|   Bottom				|   Top		


// - Timer One 16Bit - ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
TCNT1H (0x0085) = timer 1 counter High8
TCNT1L (0x0084) = timer 1 counter Low8
TIMSK1 (0x006F)	= timer 1 match control (bit 5: Enable Input Capture Interrupt (from different sources))
											(bit 2: watch OCIE0B )
											(bit 1: watch OCIE0A )
				    						(bit 0: watch overflow )
OCR1AH (0x0089)	= timer 1 Compare Register A High8
OCR1AL (0x0088)	= timer 1 Compare Register A Low8
OCR1BH (0x008B)	= timer 1 Compare Register B High8
OCR1BL (0x008A)	= timer 1 Compare Register B Low8
TIFR1 (0x0036)	= timer 1 flag register (bit 5: Input Capture Flag)
										(bit 2: Compare B Match Flag)
										(bit 1: Compare A Match Flag)
										(bit 0: Overflow Flag)
TCCR1A (0x0080)	= timer 1 control register A	(bit 7 and 6: Output Compare Pin control (OC1A -> PB1))
													( - DDRD must be configured for input or output)
													( - 0 0: regular use, OC1A oblivious)
													( - 0 1: Toggle OC1A on Compare Match)
													( - 1 0: ClearOC1A on Compare Match)
													( - 1 1: Set OC1A on Compare Match)
				    							(bit 5 and 4: Output Compare Pin control (OC1B -> PB2))
													( - DDRD must be configured for input or output)
													( - 0 0: regular use, OC1A oblivious)
													( - 0 1: Toggle OC1A on Compare Match)
													( - 1 0: ClearOC1A on Compare Match)
													( - 1 1: Set OC1A on Compare Match)
				    							(bit 3: - useless -)
				    							(bit 2: - useless -)
	(with bit 4 and 3 of TCCR1B) these control how the timer counts
				    							(bit 1: )
				    							(bit 0: )
mode	| bit 4	| bit 3 | bit 1 | bit 0 | Timer/Counter Mode of Operation 		| Top 			| Update of OCRx at 	| TOV flag set on
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   0	|   0	|   0	|   0	|   0	|	Normal								|   0xFFFF		|   Immediate			|   Max	
   1	|   0	|   0	|   0	|   1	|	PWM, Phase Correct, 8-bit			|   0x00FF		|   Top					|   Bottom
   2	|   0	|   0	|   1	|   0	|	PWM, Phase Correct, 9-bit			|   0x01FF		|   Top					|   Bottom
   3	|   0	|   0	|   1	|   1	|	PWM, Phase Correct, 10-bit			|   0x03FF		|   Top					|   Bottom
   4	|   0	|   1	|   0	|   0	|	Compare match						|   OCR1A		|   Immediate			|   Max
   5	|   0	|   1	|   0	|   1	|	Fast PWM, 8-bit						|   0x00FF		|   Bottom				|   Top
   6	|   0	|   1	|   1	|   0	|	Fast PWM, 9-bit						|   0x01FF		|   Bottom				|   Top
   7	|   0	|   1	|   1	|   1	|	Fast PWM, 10-bit					|   0x03FF		|   Bottom				|   Top
   8	|   1	|   0	|   0	|   0	|	PWM, Phase and Frequency Correct	|   ICR1		|   Bottom				|   Bottom
   9	|   1	|   0	|   0	|   1	|	PWM, Phase and Frequency Correct	|   OCR1A		|   Bottom				|   Bottom
   10	|   1	|   0	|   1	|   0	|	PWM, Phase Correct					|   ICR1		|   Top					|   Bottom
   11	|   1	|   0	|   1	|   1	|	PWM, Phase Correct					|   OCR1A		|   Top					|   Bottom
   12	|   1	|   1	|   0	|   0	|	Compare match						|   ICR1		|   Immediate			|   Max

TCCR1B (0x0081)	= timer 1 control register B	(bit 7: Input Capture Noise Canceler (filters input from ICP1 -> PB0))
													The filter function requires four successive equal valued samples of the ICP1 pin for 
													changing its output. The Input Capture is therefore delayed by four Oscillator cycles 
													when the noise canceler is enabled.
				    							(bit 6: Input Capture Edge Select)
													0 = falling
													1 = rising
				    							(bit 5: - useless -)
				    							(bit 4: - see above -)
				    							(bit 3: - see above -)
				    							(bit 2, 1 and 0: clock select)
bit 2	| bit 1	| bit 0	|result
------------------------------------------------------------------------------------------------------------------------------------
   0	|   0	|   0	| No Source (Timer stopped (you can change it manually though))
   0	|   0	|   1	| Same as clock
   0	|   1	|   0	| clock/8
   0	|   1	|   1	| clock/64
   1	|   0	|   0	| clock/256
   1	|   0	|   1	| clock/1024
   1	|   1	|   0	| use external clock falling edge (Pin T0 -> PD4)
   1	|   1	|   1	| use external clock rising edge (Pin T0 -> PD4)

TCCR1C (0x0082)	= timer 1 control register C	(bit 7: force match with OCIE1A)
					(bit 6: force match with OCIE1B)


// - Timer Two 8Bit - ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
Timer 2 is the same as Timer 0
TIMSK2	(0x0070)
OCR2B	(0x00B4)
OCR2A	(0x00B3)
TCNT2	(0x00B2)
TCCR2B	(0x00B1)
TCCR2A	(0x00B0)
TIFR2	(0x0037)


*/