	component fifo_decimation_4 is
		port (
			clk_clk                  : in  std_logic                     := 'X';             -- clk
			fifo_0_clk_out_clk       : in  std_logic                     := 'X';             -- clk
			fifo_0_in_writedata      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			fifo_0_in_write          : in  std_logic                     := 'X';             -- write
			fifo_0_in_waitrequest    : out std_logic;                                        -- waitrequest
			fifo_0_out_readdata      : out std_logic_vector(31 downto 0);                    -- readdata
			fifo_0_out_read          : in  std_logic                     := 'X';             -- read
			fifo_0_out_waitrequest   : out std_logic;                                        -- waitrequest
			fifo_0_reset_out_reset_n : in  std_logic                     := 'X';             -- reset_n
			reset_reset_n            : in  std_logic                     := 'X'              -- reset_n
		);
	end component fifo_decimation_4;

