```verilog
module top_module( 
    input a, b, cin,
    output cout, sum );

    assign sum = a ^ b ^ cin;       // Sum calculation
    assign cout = (a & b) | (b & cin) | (a & cin); // Carry-out calculation

endmodule
```