________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_b1_small.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'b1.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 1 LUT buffers.
[vpr] Sweeped away 1 nodes.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	1 LUTs of size 1
[vpr] 	1 LUTs of size 2
[vpr] 	1 LUTs of size 3
[vpr] 	0 LUTs of size 4
[vpr] 	3 of type input
[vpr] 	4 of type output
[vpr] 	0 of type latch
[vpr] 	3 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'b1.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 10, total nets: 6, total inputs: 3, total outputs: 4
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_b1_small.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
[vpr] Optimize this virtual clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.out:pf, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 1: cb.pf, type: clb
[vpr] 	..
[vpr] Passed route at end.
[vpr] Complex block 2: cb.out:pe, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 3: cb.pc, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 4: cb.pa, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 5: cb.pb, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 6: cb.out:pg, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 7: cb.out:pd, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 7, average # input + clock pins used: 0.571429, average # output pins used: 0.428571
[vpr] 	clb: # blocks: 1, average # input + clock pins used: 3, average # output pins used: 3
[vpr] Absorbed logical nets 0 out of 6 nets, 6 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_b1_small.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 6
[vpr] Netlist num_blocks: 8
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 1.
[vpr] Netlist inputs pins: 3
[vpr] Netlist output pins: 4
[vpr] 
[vpr] Auto-sizing FPGA at x = 3 y = 3
[vpr] Auto-sizing FPGA at x = 2 y = 2
[vpr] Auto-sizing FPGA at x = 1 y = 1
[vpr] FPGA auto-sized to x = 1 y = 1
[vpr] The circuit will be mapped into a 1 x 1 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      7	blocks of type: io
[vpr] 	Architecture 32	blocks of type: io
[vpr] 	Netlist      1	blocks of type: clb
[vpr] 	Architecture 1	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 7 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.03709 bb_cost: 0.12 td_cost: 9.89956e-10 delay_cost: 1.46447e-09
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.76884 0.96997     0.1200 1.2389e-09 1.3709e-09 2.0921e-10  0.7559  0.7333  0.0482  2.0000  1.000        15  0.950
[vpr] 0.73040 0.91717     0.1200 1.0208e-09 1.0666e-09 1.8968e-10  0.6875  0.9333  0.0785  2.0000  1.000        30  0.900
[vpr] 0.65736 1.01092     0.1200 9.0977e-10 1.3913e-09 1.3049e-10  0.7559  1.0000  0.0112  2.0000  1.000        45  0.500
[vpr] 0.32868 1.02551     0.1200 1.2817e-09 1.475e-09  1.9944e-10  0.7559  0.8667  0.0253  2.0000  1.000        60  0.900
[vpr] 0.29581 0.99431     0.1200 1.2983e-09 1.4583e-09 2.0921e-10  0.7559  0.7333  0.0126  2.0000  1.000        75  0.950
[vpr] 0.28102 0.92576     0.1200 1.1332e-09 1.2202e-09 2.0921e-10  0.7559  0.7333  0.0871  2.0000  1.000        90  0.950
[vpr] 0.26697 0.98293     0.1200 1.2684e-09 1.4153e-09 2.0921e-10  0.7559  0.9333  0.0354  2.0000  1.000       105  0.900
[vpr] 0.24027 0.96535     0.1200 1.2148e-09 1.3559e-09 2.0921e-10  0.7559  0.8000  0.0462  2.0000  1.000       120  0.900
[vpr] 0.21625 1.00019     0.1200 1.224e-09  1.3122e-09 1.8968e-10  0.6875  0.9333  0.0854  2.0000  1.000       135  0.900
[vpr] 0.19462 1.06131     0.1200 9.6766e-10 1.104e-09  1.2072e-10  0.6875  0.8667  0.0322  2.0000  1.000       150  0.900
[vpr] 0.17516 1.01952     0.1200 1.0081e-09 1.3631e-09 1.4025e-10  0.7559  1.0000  0.0250  2.0000  1.000       165  0.500
[vpr] 0.08758 0.93064     0.1200 1.0612e-09 1.1664e-09 1.9944e-10  0.7559  0.6000  0.0705  2.0000  1.000       180  0.950
[vpr] 0.08320 0.97911     0.1200 9.2725e-10 1.2078e-09 1.4025e-10  0.7559  0.7333  0.0278  2.0000  1.000       195  0.950
[vpr] 0.07904 1.04448     0.1200 9.34e-10   1.3559e-09 1.2072e-10  0.6875  0.8000  0.0275  2.0000  1.000       210  0.900
[vpr] 0.07114 0.86646     0.1200 8.844e-10  9.675e-10  1.9944e-10  0.7559  0.6000  0.0606  2.0000  1.000       225  0.950
[vpr] 0.06758 1.02386     0.1200 8.9275e-10 1.2355e-09 1.2072e-10  0.6875  0.8000  0.0169  2.0000  1.000       240  0.900
[vpr] 0.06082 0.98268     0.1200 8.533e-10  1.2321e-09 1.3049e-10  0.7559  0.8667  0.0087  2.0000  1.000       255  0.900
[vpr] 0.05474 0.99151     0.1200 1.3093e-09 1.3615e-09 1.9944e-10  0.6875  0.6667  0.0558  2.0000  1.000       270  0.950
[vpr] 0.05200 0.99359     0.1200 1.2964e-09 1.4455e-09 2.0921e-10  0.7559  0.7333  0.0433  2.0000  1.000       285  0.950
[vpr] 0.04940 0.96831     0.1200 9.0565e-10 1.0651e-09 1.4025e-10  0.7559  0.6667  0.0159  2.0000  1.000       300  0.950
[vpr] 0.04693 1.01027     0.1200 8.9574e-10 1.1889e-09 1.3049e-10  0.7559  0.6667  0.0108  2.0000  1.000       315  0.950
[vpr] 0.04459 0.98485     0.1200 1.2781e-09 1.4171e-09 2.0921e-10  0.7559  0.8667  0.0228  2.0000  1.000       330  0.900
[vpr] 0.04013 0.92732     0.1200 1.0457e-09 1.0978e-09 1.8968e-10  0.6875  0.4000  0.0803  2.0000  1.000       345  0.950
[vpr] 0.03812 0.98829     0.1200 8.1253e-10 9.4117e-10 1.3049e-10  0.7559  0.6667  0.0203  1.9200  1.560       360  0.950
[vpr] 0.03621 1.02008     0.1200 8.852e-10  1.3349e-09 1.2072e-10  0.6875  0.6000  0.0075  2.0000  1.000       375  0.950
[vpr] 0.03440 1.01699     0.1200 8.7902e-10 1.1502e-09 1.2072e-10  0.6875  0.4667  0.0204  2.0000  1.000       390  0.950
[vpr] 0.03268 0.90620     0.1200 9.9399e-10 1.0287e-09 1.8968e-10  0.6875  0.4000  0.0737  2.0000  1.000       405  0.950
[vpr] 0.03105 0.98725     0.1200 8.2981e-10 1.2019e-09 1.3049e-10  0.7559  0.7333  0.0182  1.9200  1.560       420  0.950
[vpr] 0.02950 1.02725     0.1200 1.2902e-09 1.4018e-09 1.8968e-10  0.6875  0.8000  0.0225  2.0000  1.000       435  0.900
[vpr] 0.02655 0.89797     0.1200 9.7384e-10 9.999e-10  1.8968e-10  0.6875  0.5333  0.0641  2.0000  1.000       450  0.950
[vpr] 0.02522 1.00848     0.1200 8.62e-10   1.0519e-09 1.2072e-10  0.6875  0.4667  0.0106  2.0000  1.000       465  0.950
[vpr] 0.02396 1.05202     0.1200 9.4907e-10 1.2718e-09 1.2072e-10  0.6875  0.6667  0.0509  2.0000  1.000       480  0.950
[vpr] 0.02276 0.98662     0.1200 1.3741e-09 1.4987e-09 2.1898e-10  0.7559  0.8000  0.0117  2.0000  1.000       495  0.900
[vpr] 0.02049 0.82288     0.1200 8.4292e-10 8.9388e-10 2.0921e-10  0.7559  0.4667  0.0128  2.0000  1.000       510  0.950
[vpr] 0.01946 1.01382     0.1200 8.7267e-10 1.182e-09  1.2072e-10  0.6875  0.6000  0.0104  2.0000  1.000       525  0.950
[vpr] 0.01849 0.93771     0.1200 1.0711e-09 1.1306e-09 1.8968e-10  0.6875  0.4667  0.0783  2.0000  1.000       540  0.950
[vpr] 0.01756 1.02063     0.1200 9.037e-10  1.2478e-09 1.3049e-10  0.7559  0.4667  0.0104  2.0000  1.000       555  0.950
[vpr] 0.01669 0.97371     0.1200 9.1645e-10 1.2099e-09 1.4025e-10  0.7559  0.6667  0.0287  2.0000  1.000       570  0.950
[vpr] 0.01585 0.86743     0.1200 8.9911e-10 9.14e-10   1.8968e-10  0.6875  0.4667  0.0585  2.0000  1.000       585  0.950
[vpr] 0.01506 1.00660     0.1200 8.5823e-10 1.0059e-09 1.2072e-10  0.6875  0.4000  0.0102  2.0000  1.000       600  0.950
[vpr] 0.01431 1.00348     0.1200 8.5201e-10 1.1898e-09 1.2072e-10  0.6875  0.4667  0.0024  1.9200  1.560       615  0.950
[vpr] 0.01359 0.96263     0.1200 1.1153e-09 1.2071e-09 1.8968e-10  0.6875  0.2667  0.0747  1.9712  1.202       630  0.950
[vpr] 0.01291 1.00002     0.1200 8.4508e-10 1.1347e-09 1.2072e-10  0.6875  0.3333  0.0000  1.6295  3.593       645  0.950
[vpr] 0.01227 0.95137     0.1200 8.9761e-10 9.9272e-10 1.8968e-10  0.6875  0.4667  0.0355  1.4557  4.810       660  0.950
[vpr] 0.01165 0.99316     0.1200 7.0275e-10 1.4371e-09 1.3049e-10  0.7559  0.3333  0.0153  1.4945  4.538       675  0.950
[vpr] 0.01107 0.91212     0.1200 9.2205e-10 9.8281e-10 1.9944e-10  0.6875  0.2667  0.0506  1.3351  5.654       690  0.950
[vpr] 0.01052 1.00000     0.1200 8.4504e-10 1.026e-09  1.2072e-10  0.6875  0.5333  0.0000  1.1037  7.274       705  0.950
[vpr] 0.00999 0.96323     0.1200 8.6955e-10 9.6571e-10 1.8968e-10  0.6875  0.2667  0.0245  1.2067  6.553       720  0.950
[vpr] 0.00949 1.00855     0.1200 8.6213e-10 1.1724e-09 1.2072e-10  0.6875  0.5333  0.0158  1.0000  8.000       735  0.950
[vpr] 0.00902 0.96384     0.1200 6.6903e-10 1.3375e-09 2.0921e-10  0.7559  0.4667  0.0129  1.0933  7.347       750  0.950
[vpr] 0.00857 1.00258     0.1200 9.3516e-10 1.357e-09  1.8968e-10  0.6875  0.4667  0.0032  1.1225  7.143       765  0.950
[vpr] 0.00814 0.98949     0.1200 9.1341e-10 9.1341e-10 1.8968e-10  0.6875  0.2667  0.0001  1.1524  6.933       780  0.950
[vpr] 0.00773 0.97329     0.1200 7.1024e-10 1.0078e-09 1.3049e-10  0.7559  0.7333  0.0115  1.0000  8.000       795  0.950
[vpr] 0.00734 0.94854     0.1200 9.9481e-10 1.1206e-09 1.9944e-10  0.6875  0.1333  0.0519  1.2933  5.947       810  0.950
[vpr] 0.00698 0.96961     0.1200 7.0289e-10 1.2433e-09 1.3049e-10  0.7559  0.6000  0.0114  1.0000  8.000       825  0.950
[vpr] 0.00663 0.95472     0.1200 8.4504e-10 8.4504e-10 1.8968e-10  0.6875  0.3333  0.0000  1.1600  6.880       840  0.950
[vpr] 0.00630 1.00000     0.1200 8.4504e-10 1.1782e-09 1.2072e-10  0.6875  0.4000  0.0000  1.0363  7.746       855  0.950
[vpr] 0.00598 0.96552     0.1200 8.4504e-10 8.4504e-10 1.8968e-10  0.6875  0.2000  0.0000  1.0000  8.000       870  0.950
[vpr] 0.00568 1.00000     0.1200 8.4504e-10 1.1996e-09 1.2072e-10  0.6875  0.4667  0.0000  1.0000  8.000       885  0.950
[vpr] 0.00540 0.94418     0.1200 9.3677e-10 1.0864e-09 1.9944e-10  0.6875  0.2667  0.0502  1.0267  7.813       900  0.950
[vpr] 0.00513 1.00000     0.1200 8.4504e-10 1.2498e-09 1.2072e-10  0.6875  0.5333  0.0000  1.0000  8.000       915  0.950
[vpr] 0.00487 1.00000     0.1200 1.0669e-09 1.3961e-09 1.9944e-10  0.6875  0.2667  0.0000  1.0933  7.347       930  0.950
[vpr] 0.00463 0.93098     0.1200 9.048e-10  1.0059e-09 1.9944e-10  0.6875  0.2000  0.0493  1.0000  8.000       945  0.950
[vpr] 0.00440 1.00000     0.1200 8.4504e-10 1.3448e-09 1.2072e-10  0.6875  0.2667  0.0000  1.0000  8.000       960  0.950
[vpr] 0.00418 0.99093     0.1200 1.0307e-09 1.3448e-09 1.9944e-10  0.6875  0.2667  0.0060  1.0000  8.000       975  0.950
[vpr] 0.00397 0.97126     0.1200 8.5653e-10 9.2549e-10 1.8968e-10  0.6875  0.4000  0.0141  1.0000  8.000       990  0.950
[vpr] 0.00377 1.00000     0.1200 8.4504e-10 1.1347e-09 1.2072e-10  0.6875  0.3333  0.0000  1.0000  8.000      1005  0.950
[vpr] 0.00358 1.00000     0.1200 9.1401e-10 1.3277e-09 1.8968e-10  0.6875  0.2667  0.0000  1.0000  8.000      1020  0.950
[vpr] 0.00340 1.00070     0.1200 9.154e-10  1.3375e-09 1.8968e-10  0.6875  0.4667  0.0018  1.0000  8.000      1035  0.950
[vpr] 0.00323 0.96392     0.1200 8.4504e-10 8.4504e-10 1.8968e-10  0.6875  0.4000  0.0002  1.0267  7.813      1050  0.950
[vpr] 0.00307 1.00000     0.1200 8.4504e-10 1.0059e-09 1.2072e-10  0.6875  0.4000  0.0000  1.0000  8.000      1065  0.950
[vpr] 0.00292 0.99976     0.1200 9.1353e-10 9.9627e-10 1.8968e-10  0.6875  0.3333  0.0000  1.0000  8.000      1080  0.950
[vpr] 0.00277 0.97299     0.1200 6.3476e-10 1.2978e-09 1.3049e-10  0.7559  0.4667  0.0133  1.0000  8.000      1095  0.950
[vpr] 0.00263 1.00000     0.1200 8.4504e-10 1.2685e-09 1.2072e-10  0.6875  0.4667  0.0000  1.0267  7.813      1110  0.950
[vpr] 0.00250 0.99710     0.1200 9.1486e-10 9.9627e-10 1.8968e-10  0.6875  0.3333  0.0016  1.0540  7.622      1125  0.950
[vpr] 0.00238 0.96582     0.1200 6.9529e-10 9.2549e-10 1.3049e-10  0.7559  0.4000  0.0000  1.0000  8.000      1140  0.950
[vpr] 0.00226 1.00000     0.1200 8.4504e-10 1.1209e-09 1.2072e-10  0.6875  0.4667  0.0000  1.0000  8.000      1155  0.950
[vpr] 0.00214 0.96392     0.1200 8.4504e-10 8.4504e-10 1.8968e-10  0.6875  0.1333  0.0002  1.0267  7.813      1170  0.950
[vpr] 0.00204 1.00000     0.1200 8.4504e-10 1.2205e-09 1.2072e-10  0.6875  0.6000  0.0000  1.0000  8.000      1185  0.950
[vpr] 0.00194 1.00000     0.1200 9.356e-10  1.3277e-09 1.8968e-10  0.6875  0.1333  0.0000  1.1600  6.880      1200  0.950
[vpr] 0.00184 0.97126     0.1200 8.5653e-10 9.2549e-10 1.8968e-10  0.6875  0.4000  0.0141  1.0000  8.000      1215  0.950
[vpr] 0.00175 1.00000     0.1200 8.4504e-10 1.2071e-09 1.2072e-10  0.6875  0.2667  0.0000  1.0000  8.000      1230  0.950
[vpr] 0.00166 0.97931     0.1200 8.7263e-10 1.0381e-09 1.8968e-10  0.6875  0.3333  0.0189  1.0000  8.000      1245  0.950
[vpr] 0.00158 1.00000     0.1200 8.4504e-10 1.0864e-09 1.2072e-10  0.6875  0.2667  0.0000  1.0000  8.000      1260  0.950
[vpr] 0.00150 1.00000     0.1200 8.4504e-10 1.3551e-09 1.2072e-10  0.6875  0.3333  0.0000  1.0000  8.000      1275  0.950
[vpr] 0.00142 0.93667     0.1200 9.1675e-10 1.0381e-09 1.9944e-10  0.6875  0.3333  0.0468  1.0000  8.000      1290  0.950
[vpr] 0.00135 1.00000     0.1200 8.4504e-10 9.8295e-10 1.2072e-10  0.6875  0.4667  0.0000  1.0000  8.000      1305  0.950
[vpr] 0.00128 1.00000     0.1200 8.4504e-10 1.2242e-09 1.2072e-10  0.6875  0.2667  0.0000  1.0267  7.813      1320  0.950
[vpr] 0.00122 0.95891     0.1200 9.6343e-10 1.1638e-09 1.9944e-10  0.6875  0.5333  0.0470  1.0000  8.000      1335  0.950
[vpr] 0.00116 1.00000     0.1200 8.4504e-10 1.1668e-09 1.2072e-10  0.6875  0.2000  0.0000  1.0933  7.347      1350  0.950
[vpr] 0.00110 0.97701     0.1200 8.6803e-10 1.0059e-09 1.8968e-10  0.6875  0.2000  0.0199  1.0000  8.000      1365  0.950
[vpr] 0.00105 1.00000     0.1200 8.4504e-10 1.1284e-09 1.2072e-10  0.6875  0.6000  0.0000  1.0000  8.000      1380  0.950
[vpr] 0.00099 1.00000     0.1200 8.4504e-10 1.1829e-09 1.2072e-10  0.6875  0.6667  0.0000  1.1600  6.880      1395  0.950
[vpr] 0.00094 1.00000     0.1200 8.4504e-10 1.2191e-09 1.2072e-10  0.6875  0.4667  0.0000  1.4229  5.039      1410  0.950
[vpr] 0.00090 1.00000     0.1200 8.4504e-10 1.2473e-09 1.2072e-10  0.6875  0.4000  0.0000  1.4609  4.774      1425  0.950
[vpr] 0.00085 1.00000     0.1200 8.4504e-10 1.2433e-09 1.2072e-10  0.6875  0.6000  0.0000  1.4024  5.183      1440  0.950
[vpr] 0.00000 0.95597     0.1200 1.0919e-09 1.2312e-09 1.9944e-10          0.3333  0.0576  1.6268  3.612      1455
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 12
[vpr] bb_cost recomputed from scratch: 0.12
[vpr] timing_cost recomputed from scratch: 8.4504e-10
[vpr] delay_cost recomputed from scratch: 8.4504e-10
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 1463
[vpr] 
[vpr] Placement estimated critical path delay: 0.68749 ns
[vpr] Placement cost: 0.852869, bb_cost: 0.12, td_cost: 8.4504e-10, delay_cost: 8.4504e-10
[vpr] Placement total # of swap attempts: 1463
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 27, total available wire length 112, ratio 0.241071
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 0.68749 ns
[vpr] Successfully routed after 1 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: -1, high: 28, current: 14
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 27, total available wire length 56, ratio 0.482143
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 0.68749 ns
[vpr] Successfully routed after 1 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: -1, high: 14, current: 8
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] WARNING(2): Empty heap occurred in get_heap_head.
[vpr] WARNING(3): Some blocks are impossible to connect in this architecture.
[vpr] Cannot route net #4 (pg) to sink #1 -- no possible path.
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 8, high: 14, current: 12
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] WARNING(4): Empty heap occurred in get_heap_head.
[vpr] WARNING(5): Some blocks are impossible to connect in this architecture.
[vpr] Cannot route net #4 (pg) to sink #1 -- no possible path.
[vpr] Routing failed.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -74592
[vpr] Best routing used a channel width factor of 14.
[vpr] 
[vpr] Average number of bends per net: 3.50000  Maximum # of bends: 9
[vpr] 
[vpr] Number of routed nets (nonglobal): 6
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 27, average net length: 4.50000
[vpr] 	Maximum net length: 10
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 27, average wire segments per net: 4.50000
[vpr] 	Maximum segments used by a net: 10
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0       7  7.0000       14
[vpr]                        1       7  7.0000       14
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0       6  6.0000       14
[vpr]                        1       7  7.0000       14
[vpr] 
[vpr] Total tracks in x-direction: 28, in y-direction: 28
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 14813.4
[vpr] 	Total used logic block area: 14813.4
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 4221.64, per logic tile: 4221.64
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.482
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.482
[vpr] 
[vpr] Nets on critical path: 2 normal, 0 global.
[vpr] Total logic delay: 4.0581e-10 (s), total net delay: 8.9701e-10 (s)
[vpr] Final critical path: 1.30282 ns, f_max: 767.566 MHz
[vpr] 
[vpr] Least slack in design: -1.30282 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_b1_small.toro.snoitpo'...
Writing xml file 'vpr_b1_small.toro.xml'...
Writing blif file 'vpr_b1_small.toro.blif'...
Writing architecture file 'vpr_b1_small.toro.arch'...
Writing fabric file 'vpr_b1_small.toro.fabric'...
Writing circuit file 'vpr_b1_small.toro.circuit'...
Writing laff file 'vpr_b1_small.toro.laff'...
Exiting...
