$date
	Thu Jun 25 21:14:53 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$scope module dut $end
$var wire 32 ! axiOut_data [31:0] $end
$var wire 1 " axiOut_last $end
$var wire 4 # axiOut_strb [3:0] $end
$var wire 1 $ sys_clk $end
$var wire 1 % sys_rst $end
$var reg 32 & axiIn_data [31:0] $end
$var reg 1 ' axiIn_last $end
$var reg 1 ( axiIn_ready $end
$var reg 4 ) axiIn_strb [3:0] $end
$var reg 1 * axiIn_valid $end
$var reg 1 + axiOut_ready $end
$var reg 1 , axiOut_valid $end
$var reg 1 - dummy_d $end
$var reg 1 . dummy_s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
b0 )
0(
0'
b0 &
1%
0$
b0 #
0"
b0 !
$end
#5000
0%
1$
#10000
0$
#15000
1$
#20000
0$
#25000
1*
1$
#30000
0$
#35000
1,
1(
1+
1$
#40000
0$
#45000
1$
#50000
0$
#55000
0(
0,
0+
0*
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
