set_min_delay 30 -from core_clock -fall_from clk* -fall_through net1 -to pin1 -rise_to adder1 -fall_to clk1 -probe -reset_path
