int F_1 ( unsigned int V_1 , struct V_2 * V_3 )\r\n{\r\nT_1 * V_4 ;\r\nchar V_5 [ 64 ] ;\r\nunsigned int V_6 , V_7 ;\r\nunsigned int V_8 = 0xffffff ;\r\nunsigned int V_9 , V_10 ;\r\nint V_11 = - V_12 ;\r\nV_3 -> V_13 = V_14 ;\r\nV_3 -> V_15 = V_8 ;\r\nV_3 -> V_16 = V_8 ;\r\nV_3 -> V_17 = V_8 ;\r\nV_3 -> V_18 = 0 ;\r\nV_4 = fopen ( L_1 , L_2 ) ;\r\nif ( ! V_4 )\r\nreturn - V_19 ;\r\nwhile ( ! feof ( V_4 ) ) {\r\nif ( ! fgets ( V_5 , 64 , V_4 ) )\r\ncontinue;\r\nV_5 [ 63 - 1 ] = '\0' ;\r\nif ( ! strncmp ( V_5 , L_3 , 12 ) )\r\nsscanf ( V_5 , L_4 , & V_6 ) ;\r\nif ( V_6 != V_1 )\r\ncontinue;\r\nif ( ! strncmp ( V_5 , L_5 , 9 ) ) {\r\nfor ( V_7 = 1 ; V_7 < V_20 ; V_7 ++ ) {\r\nif ( strstr ( V_5 , V_21 [ V_7 ] ) )\r\nV_3 -> V_13 = V_7 ;\r\n}\r\n} else if ( ! strncmp ( V_5 , L_6 , 13 ) ) {\r\nsscanf ( V_5 , L_7 ,\r\n& V_3 -> V_15 ) ;\r\n} else if ( ! strncmp ( V_5 , L_8 , 9 ) ) {\r\nsscanf ( V_5 , L_9 ,\r\n& V_3 -> V_16 ) ;\r\n} else if ( ! strncmp ( V_5 , L_10 , 10 ) ) {\r\nsscanf ( V_5 , L_11 ,\r\n& V_3 -> V_17 ) ;\r\nif ( V_3 -> V_13 == V_14 ||\r\nV_3 -> V_15 == V_8 ||\r\nV_3 -> V_16 == V_8 ||\r\nV_3 -> V_17 == V_8 ) {\r\nV_11 = - V_12 ;\r\ngoto V_22;\r\n}\r\nV_11 = 0 ;\r\ngoto V_22;\r\n}\r\n}\r\nV_11 = - V_23 ;\r\nV_22:\r\nfclose ( V_4 ) ;\r\nif ( V_3 -> V_13 != V_24 &&\r\nV_3 -> V_13 != V_25 )\r\nreturn V_11 ;\r\nV_9 = F_2 ( 0 ) ;\r\nV_10 = F_2 ( 0x80000000 ) ;\r\nif ( V_10 >= 0x80000007 &&\r\n( F_3 ( 0x80000007 ) & ( 1 << 8 ) ) )\r\nV_3 -> V_18 |= V_26 ;\r\nif ( V_9 >= 6 && ( F_4 ( 6 ) & 0x1 ) )\r\nV_3 -> V_18 |= V_27 ;\r\nif ( V_3 -> V_13 == V_24 ) {\r\nif ( V_10 >= 0x80000007 &&\r\n( F_3 ( 0x80000007 ) & ( 1 << 9 ) ) )\r\nV_3 -> V_18 |= V_28 ;\r\n}\r\nif ( V_3 -> V_13 == V_25 ) {\r\nif ( V_9 >= 6 &&\r\n( F_2 ( 6 ) & ( 1 << 1 ) ) )\r\nV_3 -> V_18 |= V_29 ;\r\n}\r\nif ( V_3 -> V_13 == V_25 ) {\r\nif ( V_9 >= 6 && ( F_4 ( 6 ) & ( 1 << 3 ) ) )\r\nV_3 -> V_18 |= V_30 ;\r\nif ( V_3 -> V_15 == 6 ) {\r\nswitch ( V_3 -> V_16 ) {\r\ncase 0x1A :\r\ncase 0x1E :\r\ncase 0x1F :\r\ncase 0x25 :\r\ncase 0x2C :\r\nV_3 -> V_18 |= V_31 ;\r\nbreak;\r\ncase 0x2A :\r\ncase 0x2D :\r\ncase 0x3A :\r\ncase 0x3E :\r\nV_3 -> V_18 |= V_31 ;\r\nV_3 -> V_18 |= V_32 ;\r\nbreak;\r\ncase 0x2E :\r\ncase 0x2F :\r\ndefault:\r\nbreak;\r\n}\r\n}\r\n}\r\nreturn V_11 ;\r\n}
