<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="$Date$" rcs.revision="$Revision$" description.file="arm_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="interconnect_module_usage_view_arm schema_instance"/>
   <schema name="Interconnect_module_usage_view_arm">
      <interface kind="use" schema="Extended_geometric_tolerance_arm"/>
      <interface kind="use" schema="Functional_assignment_to_part_arm"/>
      <interface kind="use" schema="Functional_usage_view_arm"/>
      <type name="cavity_reference_select">
         <select selectitems="Interconnect_module_primary_surface Interconnect_module_secondary_surface"/>
      </type>
      <entity name="Interconnect_module_cavity_surface" supertypes="Interconnect_module_surface_feature">
         <explicit name="reference_surface">
            <typename name="cavity_reference_select"/>
         </explicit>
         <where label="WR1" expression="SELF :&lt;&gt;: reference_surface"/>
         <where label="WR2" expression="SIZEOF(QUERY(ucur &lt;* USEDIN(SELF,&#10;            'PART_FEATURE_LOCATION_ARM.USAGE_CONCEPT_USAGE_RELATIONSHIP.' +&#10;            'ASSOCIATED_USAGE') | NOT&#10;            ('PART_TEMPLATE_EXTENSION_ARM.PLANAR_CLOSED_PATH_SHAPE_MODEL_WITH_PARAMETERS' IN TYPEOF(ucur.associated_shape_definition))&#10;            )) = 0"/>
      </entity>
      <entity name="Interconnect_module_cutout_segment_surface" supertypes="Interconnect_module_surface_feature">
         <explicit name="composed_surface">
            <typename name="Interconnect_module_cutout_surface"/>
         </explicit>
         <explicit name="start_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <explicit name="end_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <where label="WR1" expression="start_vertex :&lt;&gt;: end_vertex"/>
         <where label="WR2" expression="SIZEOF(QUERY(ucur &lt;* USEDIN(SELF,&#10;            'PART_FEATURE_LOCATION_ARM.USAGE_CONCEPT_USAGE_RELATIONSHIP.' +&#10;            'ASSOCIATED_USAGE') | NOT&#10;            (('PART_TEMPLATE_EXTENSION_ARM.PLANAR_PATH_SHAPE_MODEL_WITH_PARAMETERS' IN TYPEOF(ucur.associated_shape_definition)) AND NOT&#10;            ('PART_TEMPLATE_EXTENSION_ARM.PLANAR_CLOSED_PATH_SHAPE_MODEL_WITH_PARAMETERS' IN TYPEOF(ucur.associated_shape_definition)))            &#10;            )) = 0"/>
      </entity>
      <entity name="Interconnect_module_cutout_surface" supertypes="Interconnect_module_surface_feature">
         <where label="WR1" expression="SIZEOF(QUERY(ucur &lt;* USEDIN(SELF,&#10;         'PART_FEATURE_LOCATION_ARM.USAGE_CONCEPT_USAGE_RELATIONSHIP.' +&#10;         'ASSOCIATED_USAGE') | NOT&#10;         ('PART_TEMPLATE_EXTENSION_ARM.PLANAR_CLOSED_PATH_SHAPE_MODEL_WITH_PARAMETERS' IN&#10;         TYPEOF(ucur.associated_shape_definition)))) = 0"/>
      </entity>
      <entity name="Interconnect_module_edge_segment_surface" supertypes="Interconnect_module_surface_feature">
         <explicit name="composed_surface">
            <typename name="Interconnect_module_edge_surface"/>
         </explicit>
         <explicit name="start_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <explicit name="end_vertex">
            <typename name="Edge_segment_vertex"/>
         </explicit>
         <where label="WR1" expression="start_vertex :&lt;&gt;: end_vertex"/>
         <where label="WR2" expression="SIZEOF(QUERY(ucur &lt;* USEDIN(SELF,&#10;            'PART_FEATURE_LOCATION_ARM.USAGE_CONCEPT_USAGE_RELATIONSHIP.' +&#10;            'ASSOCIATED_USAGE') | NOT&#10;            (('PART_TEMPLATE_EXTENSION_ARM.PLANAR_PATH_SHAPE_MODEL_WITH_PARAMETERS' IN TYPEOF(ucur.associated_shape_definition)) AND NOT&#10;            ('PART_TEMPLATE_EXTENSION_ARM.PLANAR_CLOSED_PATH_SHAPE_MODEL_WITH_PARAMETERS' IN TYPEOF(ucur.associated_shape_definition)))            &#10;            )) = 0"/>
      </entity>
      <entity name="Interconnect_module_edge_surface" supertypes="Interconnect_module_surface_feature">
         <where label="WR1" expression="SIZEOF(QUERY(ucur &lt;* USEDIN(SELF,&#10;         'PART_FEATURE_LOCATION_ARM.USAGE_CONCEPT_USAGE_RELATIONSHIP.' +&#10;         'ASSOCIATED_USAGE') | NOT&#10;         ('PART_TEMPLATE_EXTENSION_ARM.PLANAR_CLOSED_PATH_SHAPE_MODEL_WITH_PARAMETERS' IN&#10;         TYPEOF(ucur.associated_shape_definition)))) = 0"/>
      </entity>
      <entity name="Interconnect_module_interface_terminal" supertypes="Interconnect_module_terminal"/>
      <entity name="Interconnect_module_primary_surface" supertypes="Interconnect_module_surface_feature"/>
      <entity name="Interconnect_module_secondary_surface" supertypes="Interconnect_module_surface_feature"/>
      <entity name="Interconnect_module_surface_feature" abstract.supertype="YES" supertypes="Part_feature" super.expression="ONEOF (Interconnect_module_cavity_surface, Interconnect_module_cutout_segment_surface, Interconnect_module_cutout_surface, Interconnect_module_secondary_surface, Interconnect_module_primary_surface, Interconnect_module_edge_surface, Interconnect_module_edge_segment_surface)">
         <explicit name="associated_definition">
            <typename name="Interconnect_module_usage_view"/>
            <redeclaration entity-ref="Part_feature"/>
         </explicit>
      </entity>
      <entity name="Interconnect_module_terminal" supertypes="Part_terminal Shape_feature">
         <explicit name="connection_area" optional="YES">
            <aggregate type="SET" lower="1" upper="?"/>
            <typename name="Connection_zone_in_usage_view"/>
            <redeclaration entity-ref="Shape_feature"/>
         </explicit>
         <explicit name="associated_definition">
            <typename name="Interconnect_module_usage_view"/>
            <redeclaration entity-ref="Part_feature"/>
         </explicit>
      </entity>
      <entity name="Interconnect_module_terminal_surface_constituent_relationship" supertypes="Shape_element_constituent_relationship">
         <explicit name="relating">
            <typename name="Interconnect_module_surface_feature"/>
            <redeclaration entity-ref="Shape_element_relationship"/>
         </explicit>
         <explicit name="related">
            <typename name="Interconnect_module_terminal"/>
            <redeclaration entity-ref="Shape_element_relationship"/>
         </explicit>
      </entity>
      <entity name="Interconnect_module_usage_view" supertypes="Part_usage_view" super.expression="Pcb_usage_view">
         <explicit name="thickness_over_dielectric_requirement" optional="YES">
            <typename name="Length_tolerance_characteristic"/>
         </explicit>
         <explicit name="thickness_over_metal_requirement" optional="YES">
            <typename name="Length_tolerance_characteristic"/>
         </explicit>
         <explicit name="measurement_condition" optional="YES">
            <typename name="Restraint_condition"/>
         </explicit>
         <explicit name="located_thickness_requirement" optional="YES">
            <aggregate type="SET" lower="1" upper="?"/>
            <typename name="Located_interconnect_module_thickness_requirement"/>
         </explicit>
         <explicit name="implemented_function" optional="YES">
            <typename name="Functional_unit_usage_view"/>
         </explicit>
         <where label="WR1" expression="SIZEOF(QUERY(pf &lt;* USEDIN(SELF,&#10; 'INTERCONNECT_MODULE_USAGE_VIEW_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE.ASSOCIATED_DEFINITION') | ('INTERCONNECT_MODULE_USAGE_VIEW_ARM.' + 'INTERCONNECT_MODULE_PRIMARY_SURFACE' IN TYPEOF(pf)))) &lt;= 1"/>
         <where label="WR2" expression="SIZEOF(QUERY(pf &lt;* USEDIN(SELF,&#10; 'INTERCONNECT_MODULE_USAGE_VIEW_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE.ASSOCIATED_DEFINITION') | ('INTERCONNECT_MODULE_USAGE_VIEW_ARM.' + 'INTERCONNECT_MODULE_SECONDARY_SURFACE' IN TYPEOF(pf)))) &lt;= 1"/>
         <where label="WR3" expression="SIZEOF(QUERY(pf &lt;* USEDIN(SELF,&#10; 'INTERCONNECT_MODULE_USAGE_VIEW_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE.ASSOCIATED_DEFINITION') | ('INTERCONNECT_MODULE_USAGE_VIEW_ARM.' + 'INTERCONNECT_MODULE_EDGE_SURFACE' IN TYPEOF(pf)))) &lt;= 1"/>
         <where label="WR4" expression="EXISTS(thickness_over_metal_requirement) OR EXISTS(thickness_over_dielectric_requirement)"/>
         <where label="WR5" expression="NOT EXISTS(SELF\Product_view_definition.additional_characterization)"/>
      </entity>
      <entity name="Located_interconnect_module_thickness_requirement">
         <explicit name="reference_location">
            <typename name="Axis_placement"/>
         </explicit>
         <explicit name="thickness_requirement">
            <typename name="Length_tolerance_characteristic"/>
         </explicit>
         <inverse name="design" entity="Interconnect_module_usage_view" attribute="located_thickness_requirement">
            <inverse.aggregate type="SET" lower="1" upper="?"/>
         </inverse>
         <unique label="UR1">
            <unique.attribute attribute="design"/>
            <unique.attribute attribute="reference_location"/>
         </unique>
      </entity>
      <entity name="Pcb_usage_view" supertypes="Interconnect_module_usage_view"/>
   </schema>
</express>
