{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698838864804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698838864804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 19:41:04 2023 " "Processing started: Wed Nov 01 19:41:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698838864804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698838864804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp04_lxy -c exp04_lxy " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp04_lxy -c exp04_lxy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698838864804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698838864945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 exp04_lxy.v(19) " "Verilog HDL Expression warning at exp04_lxy.v(19): truncated literal to match 13 bits" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1698838864960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp04_lxy.v 6 6 " "Found 6 design units, including 6 entities, in source file exp04_lxy.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp04_lxy " "Found entity 1: exp04_lxy" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""} { "Info" "ISGN_ENTITY_NAME" "2 devender " "Found entity 2: devender" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""} { "Info" "ISGN_ENTITY_NAME" "3 state " "Found entity 3: state" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""} { "Info" "ISGN_ENTITY_NAME" "4 scan " "Found entity 4: scan" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""} { "Info" "ISGN_ENTITY_NAME" "5 read " "Found entity 5: read" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""} { "Info" "ISGN_ENTITY_NAME" "6 decoder4_7 " "Found entity 6: decoder4_7" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp04_lxy_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exp04_lxy_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp04_lxy_tb " "Found entity 1: exp04_lxy_tb" {  } { { "exp04_lxy_tb.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698838864960 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp04_lxy " "Elaborating entity \"exp04_lxy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698838864976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devender devender:devender_1 " "Elaborating entity \"devender\" for hierarchy \"devender:devender_1\"" {  } { { "exp04_lxy.v" "devender_1" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698838864976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 exp04_lxy.v(24) " "Verilog HDL assignment warning at exp04_lxy.v(24): truncated value with size 32 to match size of target (13)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|devender:devender_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state state:state_1 " "Elaborating entity \"state\" for hierarchy \"state:state_1\"" {  } { { "exp04_lxy.v" "state_1" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698838864976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 exp04_lxy.v(35) " "Verilog HDL assignment warning at exp04_lxy.v(35): truncated value with size 32 to match size of target (3)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|state:state_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan scan:scan_1 " "Elaborating entity \"scan\" for hierarchy \"scan:scan_1\"" {  } { { "exp04_lxy.v" "scan_1" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698838864976 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exp04_lxy.v(42) " "Verilog HDL Case Statement warning at exp04_lxy.v(42): incomplete case statement has no default case item" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|scan:scan_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "scan_code exp04_lxy.v(41) " "Verilog HDL Always Construct warning at exp04_lxy.v(41): inferring latch(es) for variable \"scan_code\", which holds its previous value in one or more paths through the always construct" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|scan:scan_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scan_code\[0\] exp04_lxy.v(41) " "Inferred latch for \"scan_code\[0\]\" at exp04_lxy.v(41)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|scan:scan_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scan_code\[1\] exp04_lxy.v(41) " "Inferred latch for \"scan_code\[1\]\" at exp04_lxy.v(41)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|scan:scan_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scan_code\[2\] exp04_lxy.v(41) " "Inferred latch for \"scan_code\[2\]\" at exp04_lxy.v(41)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|scan:scan_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scan_code\[3\] exp04_lxy.v(41) " "Inferred latch for \"scan_code\[3\]\" at exp04_lxy.v(41)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864976 "|exp04_lxy|scan:scan_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read read:read_1 " "Elaborating entity \"read\" for hierarchy \"read:read_1\"" {  } { { "exp04_lxy.v" "read_1" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698838864976 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_code exp04_lxy.v(57) " "Verilog HDL Always Construct warning at exp04_lxy.v(57): variable \"read_code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1698838864991 "|exp04_lxy|read:read_1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "exp04_lxy.v(57) " "Verilog HDL Case Statement warning at exp04_lxy.v(57): incomplete case statement has no default case item" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1698838864991 "|exp04_lxy|read:read_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out exp04_lxy.v(56) " "Verilog HDL Always Construct warning at exp04_lxy.v(56): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1698838864991 "|exp04_lxy|read:read_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] exp04_lxy.v(56) " "Inferred latch for \"data_out\[0\]\" at exp04_lxy.v(56)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864991 "|exp04_lxy|read:read_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] exp04_lxy.v(56) " "Inferred latch for \"data_out\[1\]\" at exp04_lxy.v(56)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864991 "|exp04_lxy|read:read_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] exp04_lxy.v(56) " "Inferred latch for \"data_out\[2\]\" at exp04_lxy.v(56)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864991 "|exp04_lxy|read:read_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] exp04_lxy.v(56) " "Inferred latch for \"data_out\[3\]\" at exp04_lxy.v(56)" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1698838864991 "|exp04_lxy|read:read_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_7 decoder4_7:decoder4_7_1 " "Elaborating entity \"decoder4_7\" for hierarchy \"decoder4_7:decoder4_7_1\"" {  } { { "exp04_lxy.v" "decoder4_7_1" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698838864991 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "read:read_1\|data_out\[0\] " "Latch read:read_1\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state:state_1\|st\[0\] " "Ports D and ENA on the latch are fed by the same signal state:state_1\|st\[0\]" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698838865195 ""}  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698838865195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "read:read_1\|data_out\[1\] " "Latch read:read_1\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state:state_1\|st\[0\] " "Ports D and ENA on the latch are fed by the same signal state:state_1\|st\[0\]" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698838865195 ""}  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698838865195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "read:read_1\|data_out\[2\] " "Latch read:read_1\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA read_code\[0\] " "Ports D and ENA on the latch are fed by the same signal read_code\[0\]" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698838865195 ""}  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698838865195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "read:read_1\|data_out\[3\] " "Latch read:read_1\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state:state_1\|st\[0\] " "Ports D and ENA on the latch are fed by the same signal state:state_1\|st\[0\]" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1698838865195 ""}  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1698838865195 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698838865210 "|exp04_lxy|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "exp04_lxy.v" "" { Text "C:/Users/Administrator/Desktop/exp04_lxy/exp04_lxy.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698838865210 "|exp04_lxy|on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698838865210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698838865257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698838865382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698838865382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698838865398 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698838865398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698838865398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698838865398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698838865413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 19:41:05 2023 " "Processing ended: Wed Nov 01 19:41:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698838865413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698838865413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698838865413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698838865413 ""}
