
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.059114    0.158359    0.241575    0.241575 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.158359    0.000000    0.241575 ^ _131_/A (sg13g2_inv_1)
     3    0.010193    0.051411    0.065538    0.307113 v _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051411    0.000000    0.307113 v _162_/A (sg13g2_nor2_1)
     4    0.013221    0.084764    0.082864    0.389977 ^ _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.084764    0.000000    0.389977 ^ _164_/B (sg13g2_nand2_1)
     4    0.011678    0.087278    0.075732    0.465709 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087278    0.000000    0.465709 v _179_/B (sg13g2_and2_1)
     1    0.003197    0.020190    0.071014    0.536723 v _179_/X (sg13g2_and2_1)
                                                         _127_ (net)
                      0.020190    0.000000    0.536723 v _180_/B2 (sg13g2_a221oi_1)
     1    0.003189    0.074015    0.083395    0.620117 ^ _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.074015    0.000000    0.620117 ^ _196_/C (sg13g2_nor4_1)
     1    0.003267    0.045462    0.042208    0.662326 v _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.045462    0.000000    0.662326 v _214_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.432748    0.337001    0.999327 ^ _214_/Y (sg13g2_a21oi_1)
                                                         sine_out[0] (net)
                      0.432748    0.000000    0.999327 ^ sine_out[0] (out)
                                              0.999327   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.999327   data arrival time
---------------------------------------------------------------------------------------------
                                              2.850673   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _284_/CLK (sg13g2_dfrbpq_1)
    18    0.066327    0.141840    0.236619    0.236619 v _284_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.141840    0.000000    0.236619 v _193_/A2 (sg13g2_o21ai_1)
     5    0.016317    0.143302    0.156798    0.393417 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.143302    0.000000    0.393417 ^ _203_/B (sg13g2_nand2b_1)
     3    0.009471    0.061813    0.081809    0.475226 v _203_/Y (sg13g2_nand2b_1)
                                                         _032_ (net)
                      0.061813    0.000000    0.475226 v _237_/B (sg13g2_nand2b_1)
     2    0.006853    0.036875    0.042696    0.517922 ^ _237_/Y (sg13g2_nand2b_1)
                                                         _064_ (net)
                      0.036875    0.000000    0.517922 ^ _244_/C (sg13g2_nand3_1)
     1    0.003228    0.041471    0.054508    0.572430 v _244_/Y (sg13g2_nand3_1)
                                                         _071_ (net)
                      0.041471    0.000000    0.572430 v _248_/A2 (sg13g2_a221oi_1)
     1    0.003145    0.074130    0.096529    0.668959 ^ _248_/Y (sg13g2_a221oi_1)
                                                         _075_ (net)
                      0.074130    0.000000    0.668959 ^ _249_/A1 (sg13g2_mux2_1)
     1    0.003500    0.024969    0.075960    0.744919 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.024969    0.000000    0.744919 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.080000    0.326508    0.250350    0.995269 v _250_/Y (sg13g2_o21ai_1)
                                                         sine_out[2] (net)
                      0.326508    0.000000    0.995269 v sine_out[2] (out)
                                              0.995269   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.995269   data arrival time
---------------------------------------------------------------------------------------------
                                              2.854731   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.059114    0.158359    0.241575    0.241575 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.158359    0.000000    0.241575 ^ _171_/A (sg13g2_xnor2_1)
     3    0.010093    0.093178    0.104839    0.346414 ^ _171_/Y (sg13g2_xnor2_1)
                                                         _119_ (net)
                      0.093178    0.000000    0.346414 ^ _191_/A2 (sg13g2_o21ai_1)
     2    0.006248    0.059723    0.060802    0.407215 v _191_/Y (sg13g2_o21ai_1)
                                                         _020_ (net)
                      0.059723    0.000000    0.407215 v _192_/B1 (sg13g2_a21oi_1)
     2    0.006600    0.061352    0.064308    0.471524 ^ _192_/Y (sg13g2_a21oi_1)
                                                         _021_ (net)
                      0.061352    0.000000    0.471524 ^ _215_/A2 (sg13g2_a22oi_1)
     1    0.003338    0.065749    0.054773    0.526296 v _215_/Y (sg13g2_a22oi_1)
                                                         _043_ (net)
                      0.065749    0.000000    0.526296 v _222_/A2 (sg13g2_o21ai_1)
     1    0.003144    0.053868    0.065318    0.591614 ^ _222_/Y (sg13g2_o21ai_1)
                                                         _050_ (net)
                      0.053868    0.000000    0.591614 ^ _223_/B1 (sg13g2_a21oi_1)
     1    0.002979    0.033124    0.027732    0.619346 v _223_/Y (sg13g2_a21oi_1)
                                                         _051_ (net)
                      0.033124    0.000000    0.619346 v _233_/B1 (sg13g2_a21oi_1)
     1    0.080000    0.432557    0.328332    0.947677 ^ _233_/Y (sg13g2_a21oi_1)
                                                         sine_out[1] (net)
                      0.432557    0.000000    0.947677 ^ sine_out[1] (out)
                                              0.947677   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.947677   data arrival time
---------------------------------------------------------------------------------------------
                                              2.902323   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.057691    0.124117    0.223828    0.223828 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.124117    0.000000    0.223828 v _170_/A (sg13g2_nor2_1)
     7    0.022718    0.140642    0.142452    0.366280 ^ _170_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.140642    0.000000    0.366280 ^ _238_/A (sg13g2_nor2b_1)
     3    0.009584    0.048282    0.062203    0.428483 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.048282    0.000000    0.428483 v _253_/C (sg13g2_nor3_1)
     1    0.080000    0.641121    0.484294    0.912777 ^ _253_/Y (sg13g2_nor3_1)
                                                         sine_out[4] (net)
                      0.641121    0.000000    0.912777 ^ sine_out[4] (out)
                                              0.912777   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.912777   data arrival time
---------------------------------------------------------------------------------------------
                                              2.937223   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _284_/CLK (sg13g2_dfrbpq_1)
    18    0.066327    0.141840    0.236619    0.236619 v _284_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.141840    0.000000    0.236619 v _193_/A2 (sg13g2_o21ai_1)
     5    0.016317    0.143302    0.156798    0.393417 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.143302    0.000000    0.393417 ^ _251_/A (sg13g2_nand2_1)
     3    0.009618    0.067343    0.082550    0.475967 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.067343    0.000000    0.475967 v _267_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.525647    0.415013    0.890979 ^ _267_/Y (sg13g2_o21ai_1)
                                                         sine_out[14] (net)
                      0.525647    0.000000    0.890979 ^ sine_out[14] (out)
                                              0.890979   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.890979   data arrival time
---------------------------------------------------------------------------------------------
                                              2.959021   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.057691    0.124117    0.223828    0.223828 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.124117    0.000000    0.223828 v _131_/A (sg13g2_inv_1)
     3    0.010142    0.051443    0.059112    0.282939 ^ _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051443    0.000000    0.282939 ^ _162_/A (sg13g2_nor2_1)
     4    0.012332    0.040373    0.049369    0.332309 v _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.040373    0.000000    0.332309 v _254_/C (sg13g2_and3_1)
     2    0.006242    0.025996    0.065647    0.397955 v _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.025996    0.000000    0.397955 v _255_/C (sg13g2_nor3_1)
     1    0.080000    0.641121    0.475794    0.873750 ^ _255_/Y (sg13g2_nor3_1)
                                                         sine_out[5] (net)
                      0.641121    0.000000    0.873750 ^ sine_out[5] (out)
                                              0.873750   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.873750   data arrival time
---------------------------------------------------------------------------------------------
                                              2.976250   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _284_/CLK (sg13g2_dfrbpq_1)
    18    0.066327    0.141840    0.236619    0.236619 v _284_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.141840    0.000000    0.236619 v _193_/A2 (sg13g2_o21ai_1)
     5    0.016317    0.143302    0.156798    0.393417 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.143302    0.000000    0.393417 ^ _251_/A (sg13g2_nand2_1)
     3    0.009618    0.067343    0.082550    0.475967 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.067343    0.000000    0.475967 v _259_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.433872    0.344875    0.820842 ^ _259_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.433872    0.000000    0.820842 ^ sine_out[9] (out)
                                              0.820842   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.820842   data arrival time
---------------------------------------------------------------------------------------------
                                              3.029158   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _284_/CLK (sg13g2_dfrbpq_1)
    18    0.066327    0.141840    0.236619    0.236619 v _284_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.141840    0.000000    0.236619 v _193_/A2 (sg13g2_o21ai_1)
     5    0.016317    0.143302    0.156798    0.393417 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.143302    0.000000    0.393417 ^ _251_/A (sg13g2_nand2_1)
     3    0.009618    0.067343    0.082550    0.475967 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.067343    0.000000    0.475967 v _252_/B (sg13g2_nor2_1)
     1    0.080000    0.422550    0.334756    0.810723 ^ _252_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.422550    0.000000    0.810723 ^ sine_out[3] (out)
                                              0.810723   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.810723   data arrival time
---------------------------------------------------------------------------------------------
                                              3.039277   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _287_/CLK (sg13g2_dfrbpq_1)
    25    0.082035    0.174154    0.259835    0.259835 v _287_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.174154    0.000000    0.259835 v _156_/A (sg13g2_or2_1)
     4    0.013442    0.042426    0.122247    0.382083 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.042426    0.000000    0.382083 v _271_/A2 (sg13g2_o21ai_1)
     1    0.080000    0.526618    0.403824    0.785907 ^ _271_/Y (sg13g2_o21ai_1)
                                                         sine_out[17] (net)
                      0.526618    0.000000    0.785907 ^ sine_out[17] (out)
                                              0.785907   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.785907   data arrival time
---------------------------------------------------------------------------------------------
                                              3.064093   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.059114    0.158359    0.241575    0.241575 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.158359    0.000000    0.241575 ^ _170_/A (sg13g2_nor2_1)
     7    0.021402    0.082447    0.109482    0.351057 v _170_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.082447    0.000000    0.351057 v _238_/A (sg13g2_nor2b_1)
     3    0.010027    0.074371    0.077142    0.428198 ^ _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.074371    0.000000    0.428198 ^ _239_/B1 (sg13g2_o21ai_1)
     2    0.006400    0.057140    0.052279    0.480477 v _239_/Y (sg13g2_o21ai_1)
                                                         _066_ (net)
                      0.057140    0.000000    0.480477 v _260_/C (sg13g2_nand3b_1)
     1    0.003338    0.031744    0.038752    0.519229 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.031744    0.000000    0.519229 ^ _261_/B (sg13g2_nand2_1)
     1    0.080000    0.315917    0.254258    0.773487 v _261_/Y (sg13g2_nand2_1)
                                                         sine_out[10] (net)
                      0.315917    0.000000    0.773487 v sine_out[10] (out)
                                              0.773487   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.773487   data arrival time
---------------------------------------------------------------------------------------------
                                              3.076513   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.057691    0.124117    0.223828    0.223828 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.124117    0.000000    0.223828 v _170_/A (sg13g2_nor2_1)
     7    0.022718    0.140642    0.142452    0.366280 ^ _170_/Y (sg13g2_nor2_1)
                                                         _118_ (net)
                      0.140642    0.000000    0.366280 ^ _238_/A (sg13g2_nor2b_1)
     3    0.009584    0.048282    0.062203    0.428483 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.048282    0.000000    0.428483 v _257_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.432929    0.338016    0.766499 ^ _257_/Y (sg13g2_a21oi_1)
                                                         sine_out[7] (net)
                      0.432929    0.000000    0.766499 ^ sine_out[7] (out)
                                              0.766499   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.766499   data arrival time
---------------------------------------------------------------------------------------------
                                              3.083501   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.059114    0.158359    0.241575    0.241575 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.158359    0.000000    0.241575 ^ _131_/A (sg13g2_inv_1)
     3    0.010193    0.051411    0.065538    0.307113 v _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051411    0.000000    0.307113 v _162_/A (sg13g2_nor2_1)
     4    0.013221    0.084764    0.082864    0.389977 ^ _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.084764    0.000000    0.389977 ^ _164_/B (sg13g2_nand2_1)
     4    0.011678    0.087278    0.075732    0.465709 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087278    0.000000    0.465709 v _165_/A (sg13g2_inv_1)
     1    0.003337    0.027654    0.032272    0.497981 ^ _165_/Y (sg13g2_inv_1)
                                                         _114_ (net)
                      0.027654    0.000000    0.497981 ^ _266_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.322581    0.260038    0.758019 v _266_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.322581    0.000000    0.758019 v sine_out[13] (out)
                                              0.758019   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.758019   data arrival time
---------------------------------------------------------------------------------------------
                                              3.091980   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.059114    0.158359    0.241575    0.241575 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.158359    0.000000    0.241575 ^ _131_/A (sg13g2_inv_1)
     3    0.010193    0.051411    0.065538    0.307113 v _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051411    0.000000    0.307113 v _162_/A (sg13g2_nor2_1)
     4    0.013221    0.084764    0.082864    0.389977 ^ _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.084764    0.000000    0.389977 ^ _254_/C (sg13g2_and3_1)
     2    0.006526    0.035838    0.101642    0.491619 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.035838    0.000000    0.491619 ^ _258_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.342679    0.263441    0.755060 v _258_/Y (sg13g2_a21oi_1)
                                                         sine_out[8] (net)
                      0.342679    0.000000    0.755060 v sine_out[8] (out)
                                              0.755060   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.755060   data arrival time
---------------------------------------------------------------------------------------------
                                              3.094940   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.057691    0.124117    0.223828    0.223828 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.124117    0.000000    0.223828 v _131_/A (sg13g2_inv_1)
     3    0.010142    0.051443    0.059112    0.282939 ^ _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051443    0.000000    0.282939 ^ _162_/A (sg13g2_nor2_1)
     4    0.012332    0.040373    0.049369    0.332309 v _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.040373    0.000000    0.332309 v _169_/B (sg13g2_nand2_1)
     1    0.003387    0.038266    0.029342    0.361651 ^ _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.038266    0.000000    0.361651 ^ _264_/B (sg13g2_nand2b_1)
     2    0.006579    0.040774    0.048365    0.410016 v _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.040774    0.000000    0.410016 v _265_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.433872    0.335314    0.745331 ^ _265_/Y (sg13g2_a21oi_1)
                                                         sine_out[12] (net)
                      0.433872    0.000000    0.745331 ^ sine_out[12] (out)
                                              0.745331   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.745331   data arrival time
---------------------------------------------------------------------------------------------
                                              3.104670   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.057691    0.124117    0.223828    0.223828 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.124117    0.000000    0.223828 v _131_/A (sg13g2_inv_1)
     3    0.010142    0.051443    0.059112    0.282939 ^ _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051443    0.000000    0.282939 ^ _162_/A (sg13g2_nor2_1)
     4    0.012332    0.040373    0.049369    0.332309 v _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.040373    0.000000    0.332309 v _169_/B (sg13g2_nand2_1)
     1    0.003387    0.038266    0.029342    0.361651 ^ _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.038266    0.000000    0.361651 ^ _264_/B (sg13g2_nand2b_1)
     2    0.006579    0.040774    0.048365    0.410016 v _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.040774    0.000000    0.410016 v _270_/A1 (sg13g2_a21oi_1)
     1    0.080000    0.432517    0.329156    0.739172 ^ _270_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.432517    0.000000    0.739172 ^ sine_out[16] (out)
                                              0.739172   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.739172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.110828   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _287_/CLK (sg13g2_dfrbpq_1)
    25    0.082035    0.174154    0.259835    0.259835 v _287_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.174154    0.000000    0.259835 v _155_/A (sg13g2_nor2_1)
     3    0.009677    0.080635    0.092788    0.352624 ^ _155_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.080635    0.000000    0.352624 ^ _262_/A1 (sg13g2_a21oi_1)
     1    0.003013    0.039442    0.054113    0.406737 v _262_/Y (sg13g2_a21oi_1)
                                                         _080_ (net)
                      0.039442    0.000000    0.406737 v _263_/B (sg13g2_nor2_1)
     1    0.080000    0.423229    0.322463    0.729200 ^ _263_/Y (sg13g2_nor2_1)
                                                         sine_out[11] (net)
                      0.423229    0.000000    0.729200 ^ sine_out[11] (out)
                                              0.729200   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.729200   data arrival time
---------------------------------------------------------------------------------------------
                                              3.120800   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _287_/CLK (sg13g2_dfrbpq_1)
    25    0.082035    0.174154    0.259835    0.259835 v _287_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.174154    0.000000    0.259835 v _156_/A (sg13g2_or2_1)
     4    0.013442    0.042426    0.122247    0.382083 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.042426    0.000000    0.382083 v _256_/A2 (sg13g2_a21oi_1)
     1    0.080000    0.432929    0.335909    0.717991 ^ _256_/Y (sg13g2_a21oi_1)
                                                         sine_out[6] (net)
                      0.432929    0.000000    0.717991 ^ sine_out[6] (out)
                                              0.717991   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.717991   data arrival time
---------------------------------------------------------------------------------------------
                                              3.132009   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.059114    0.158359    0.241575    0.241575 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.158359    0.000000    0.241575 ^ _131_/A (sg13g2_inv_1)
     3    0.010193    0.051411    0.065538    0.307113 v _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051411    0.000000    0.307113 v _162_/A (sg13g2_nor2_1)
     4    0.013221    0.084764    0.082864    0.389977 ^ _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.084764    0.000000    0.389977 ^ _164_/B (sg13g2_nand2_1)
     4    0.011678    0.087278    0.075732    0.465709 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087278    0.000000    0.465709 v _268_/A2 (sg13g2_a21o_1)
     1    0.080000    0.174355    0.218151    0.683860 v _268_/X (sg13g2_a21o_1)
                                                         sine_out[15] (net)
                      0.174355    0.000000    0.683860 v sine_out[15] (out)
                                              0.683860   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.683860   data arrival time
---------------------------------------------------------------------------------------------
                                              3.166140   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.083101    0.220220    0.283810    0.283810 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.220220    0.000000    0.283810 ^ _129_/A (sg13g2_inv_1)
     2    0.086117    0.214912    0.252774    0.536584 v _129_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.214912    0.000000    0.536584 v signB (out)
                                              0.536584   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.536584   data arrival time
---------------------------------------------------------------------------------------------
                                              3.313416   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.083101    0.220220    0.283810    0.283810 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.220220    0.000000    0.283810 ^ sign (out)
                                              0.283810   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.283810   data arrival time
---------------------------------------------------------------------------------------------
                                              3.566190   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _292_/CLK (sg13g2_dfrbpq_1)
    13    0.057983    0.155446    0.239583    0.239583 ^ _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.155446    0.000000    0.239583 ^ _141_/A (sg13g2_xnor2_1)
     2    0.008763    0.064423    0.094675    0.334257 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.064423    0.000000    0.334257 v _142_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091230    0.095290    0.429547 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.091230    0.000000    0.429547 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065853    0.081581    0.511128 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.065853    0.000000    0.511128 v _146_/A1 (sg13g2_o21ai_1)
     2    0.009431    0.091472    0.098346    0.609474 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.091472    0.000000    0.609474 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.008760    0.062141    0.077950    0.687424 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.062141    0.000000    0.687424 v _150_/A2 (sg13g2_o21ai_1)
     1    0.006136    0.071179    0.078593    0.766017 ^ _150_/Y (sg13g2_o21ai_1)
                                                         _101_ (net)
                      0.071179    0.000000    0.766017 ^ _152_/A (sg13g2_xnor2_1)
     1    0.001496    0.038344    0.067524    0.833541 ^ _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.038344    0.000000    0.833541 ^ _290_/D (sg13g2_dfrbpq_1)
                                              0.833541   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                 -0.071441    4.778560   library setup time
                                              4.778560   data required time
---------------------------------------------------------------------------------------------
                                              4.778560   data required time
                                             -0.833541   data arrival time
---------------------------------------------------------------------------------------------
                                              3.945019   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _292_/CLK (sg13g2_dfrbpq_1)
    13    0.057983    0.155446    0.239583    0.239583 ^ _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.155446    0.000000    0.239583 ^ _141_/A (sg13g2_xnor2_1)
     2    0.008763    0.064423    0.094675    0.334257 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.064423    0.000000    0.334257 v _142_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091230    0.095290    0.429547 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.091230    0.000000    0.429547 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065853    0.081581    0.511128 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.065853    0.000000    0.511128 v _146_/A1 (sg13g2_o21ai_1)
     2    0.009431    0.091472    0.098346    0.609474 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.091472    0.000000    0.609474 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.008760    0.062141    0.077950    0.687424 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.062141    0.000000    0.687424 v _149_/B (sg13g2_xor2_1)
     1    0.001523    0.033155    0.068886    0.756311 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.033155    0.000000    0.756311 v _289_/D (sg13g2_dfrbpq_1)
                                              0.756311   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                 -0.057134    4.792867   library setup time
                                              4.792867   data required time
---------------------------------------------------------------------------------------------
                                              4.792867   data required time
                                             -0.756311   data arrival time
---------------------------------------------------------------------------------------------
                                              4.036556   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _292_/CLK (sg13g2_dfrbpq_1)
    13    0.057983    0.155446    0.239583    0.239583 ^ _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.155446    0.000000    0.239583 ^ _141_/A (sg13g2_xnor2_1)
     2    0.008763    0.064423    0.094675    0.334257 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.064423    0.000000    0.334257 v _142_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091230    0.095290    0.429547 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.091230    0.000000    0.429547 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065853    0.081581    0.511128 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.065853    0.000000    0.511128 v _146_/A1 (sg13g2_o21ai_1)
     2    0.009431    0.091472    0.098346    0.609474 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.091472    0.000000    0.609474 ^ _275_/A (sg13g2_xor2_1)
     1    0.001496    0.034559    0.078863    0.688337 ^ _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034559    0.000000    0.688337 ^ _288_/D (sg13g2_dfrbpq_1)
                                              0.688337   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _288_/CLK (sg13g2_dfrbpq_1)
                                 -0.070534    4.779466   library setup time
                                              4.779466   data required time
---------------------------------------------------------------------------------------------
                                              4.779466   data required time
                                             -0.688337   data arrival time
---------------------------------------------------------------------------------------------
                                              4.091129   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _286_/CLK (sg13g2_dfrbpq_1)
    16    0.059114    0.158359    0.241575    0.241575 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.158359    0.000000    0.241575 ^ _131_/A (sg13g2_inv_1)
     3    0.010193    0.051411    0.065538    0.307113 v _131_/Y (sg13g2_inv_1)
                                                         _085_ (net)
                      0.051411    0.000000    0.307113 v _162_/A (sg13g2_nor2_1)
     4    0.013221    0.084764    0.082864    0.389977 ^ _162_/Y (sg13g2_nor2_1)
                                                         _111_ (net)
                      0.084764    0.000000    0.389977 ^ _164_/B (sg13g2_nand2_1)
     4    0.011678    0.087278    0.075732    0.465709 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.087278    0.000000    0.465709 v _166_/C (sg13g2_nor3_1)
     2    0.006522    0.086657    0.086742    0.552450 ^ _166_/Y (sg13g2_nor3_1)
                                                         _115_ (net)
                      0.086657    0.000000    0.552450 ^ _167_/A2 (sg13g2_a21oi_1)
     1    0.003013    0.048591    0.056577    0.609027 v _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.048591    0.000000    0.609027 v _168_/B (sg13g2_nor2_1)
     1    0.001496    0.027034    0.032727    0.641754 ^ _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.027034    0.000000    0.641754 ^ _292_/D (sg13g2_dfrbpq_1)
                                              0.641754   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                 -0.068731    4.781269   library setup time
                                              4.781269   data required time
---------------------------------------------------------------------------------------------
                                              4.781269   data required time
                                             -0.641754   data arrival time
---------------------------------------------------------------------------------------------
                                              4.139515   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.083101    0.220220    0.283810    0.283810 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         sign (net)
                      0.220220    0.000000    0.283810 ^ _129_/A (sg13g2_inv_1)
     2    0.086117    0.214912    0.252774    0.536584 v _129_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.214912    0.000000    0.536584 v _159_/A (sg13g2_xnor2_1)
     1    0.001523    0.046100    0.100915    0.637499 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.046100    0.000000    0.637499 v _291_/D (sg13g2_dfrbpq_1)
                                              0.637499   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                 -0.060607    4.789392   library setup time
                                              4.789392   data required time
---------------------------------------------------------------------------------------------
                                              4.789392   data required time
                                             -0.637499   data arrival time
---------------------------------------------------------------------------------------------
                                              4.151894   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _292_/CLK (sg13g2_dfrbpq_1)
    13    0.057983    0.155446    0.239583    0.239583 ^ _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.155446    0.000000    0.239583 ^ _141_/A (sg13g2_xnor2_1)
     2    0.008763    0.064423    0.094675    0.334257 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.064423    0.000000    0.334257 v _142_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091230    0.095290    0.429547 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.091230    0.000000    0.429547 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.009798    0.065853    0.081581    0.511128 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.065853    0.000000    0.511128 v _274_/A (sg13g2_xor2_1)
     1    0.001523    0.037977    0.072136    0.583264 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.037977    0.000000    0.583264 v _287_/D (sg13g2_dfrbpq_1)
                                              0.583264   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _287_/CLK (sg13g2_dfrbpq_1)
                                 -0.058428    4.791573   library setup time
                                              4.791573   data required time
---------------------------------------------------------------------------------------------
                                              4.791573   data required time
                                             -0.583264   data arrival time
---------------------------------------------------------------------------------------------
                                              4.208309   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _292_/CLK (sg13g2_dfrbpq_1)
    13    0.057983    0.155446    0.239583    0.239583 ^ _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.155446    0.000000    0.239583 ^ _141_/A (sg13g2_xnor2_1)
     2    0.008763    0.064423    0.094675    0.334257 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.064423    0.000000    0.334257 v _142_/A2 (sg13g2_o21ai_1)
     2    0.009431    0.091230    0.095290    0.429547 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.091230    0.000000    0.429547 ^ _273_/A (sg13g2_xor2_1)
     1    0.001496    0.034534    0.078774    0.508322 ^ _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.034534    0.000000    0.508322 ^ _286_/D (sg13g2_dfrbpq_1)
                                              0.508322   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                 -0.070528    4.779472   library setup time
                                              4.779472   data required time
---------------------------------------------------------------------------------------------
                                              4.779472   data required time
                                             -0.508322   data arrival time
---------------------------------------------------------------------------------------------
                                              4.271150   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _292_/CLK (sg13g2_dfrbpq_1)
    13    0.057983    0.155446    0.239583    0.239583 ^ _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.155446    0.000000    0.239583 ^ _141_/A (sg13g2_xnor2_1)
     2    0.009276    0.089179    0.102451    0.342033 ^ _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.089179    0.000000    0.342033 ^ _272_/B (sg13g2_xnor2_1)
     1    0.001496    0.048460    0.071892    0.413925 ^ _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.048460    0.000000    0.413925 ^ _285_/D (sg13g2_dfrbpq_1)
                                              0.413925   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                 -0.073864    4.776136   library setup time
                                              4.776136   data required time
---------------------------------------------------------------------------------------------
                                              4.776136   data required time
                                             -0.413925   data arrival time
---------------------------------------------------------------------------------------------
                                              4.362211   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.100000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.100000    0.000000    0.000000 ^ _284_/CLK (sg13g2_dfrbpq_1)
    18    0.068620    0.182867    0.258320    0.258320 ^ _284_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.182867    0.000000    0.258320 ^ _133_/A (sg13g2_inv_1)
     4    0.011492    0.058653    0.074562    0.332882 v _133_/Y (sg13g2_inv_1)
                                                         DPATH.SUM.ha_0.S (net)
                      0.058653    0.000000    0.332882 v _284_/D (sg13g2_dfrbpq_1)
                                              0.332882   data arrival time

                      0.100000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                              4.850000 ^ _284_/CLK (sg13g2_dfrbpq_1)
                                 -0.063976    4.786024   library setup time
                                              4.786024   data required time
---------------------------------------------------------------------------------------------
                                              4.786024   data required time
                                             -0.332882   data arrival time
---------------------------------------------------------------------------------------------
                                              4.453142   slack (MET)



