$date
	Tue Sep 14 14:38:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_adder $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 2 & case_number [1:0] $end
$var reg 1 ' clk $end
$var reg 3 ( tk [2:0] $end
$var integer 32 ) file [31:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000000000000000000000011 )
b0 (
0'
bx &
x%
x$
x#
x"
x!
$end
#5
1"
1!
1%
1$
1#
b0 &
1'
#10
b1 (
0'
#15
0!
1'
0$
b1 &
#20
b10 (
0'
#25
0"
1'
0%
0#
b10 &
#30
b11 (
0'
#35
1!
1'
1$
b11 &
#40
b100 (
0'
#45
1'
bx &
#50
0'
#55
1'
#60
0'
#65
1'
