
exoboat-bootloader-testapp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006824  080201c4  080201c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080269e8  080269e8  000169e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08026a00  08026a00  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08026a00  08026a00  00016a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026a08  08026a08  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026a08  08026a08  00016a08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08026a0c  08026a0c  00016a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08026a10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c0  2000000c  08026a1c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006cc  08026a1c  000206cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015cf7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030f5  00000000  00000000  00035d33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001100  00000000  00000000  00038e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fd8  00000000  00000000  00039f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024363  00000000  00000000  0003af00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148ea  00000000  00000000  0005f263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1f5d  00000000  00000000  00073b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00145aaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046cc  00000000  00000000  00145afc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080201c4 <__do_global_dtors_aux>:
 80201c4:	b510      	push	{r4, lr}
 80201c6:	4c05      	ldr	r4, [pc, #20]	; (80201dc <__do_global_dtors_aux+0x18>)
 80201c8:	7823      	ldrb	r3, [r4, #0]
 80201ca:	b933      	cbnz	r3, 80201da <__do_global_dtors_aux+0x16>
 80201cc:	4b04      	ldr	r3, [pc, #16]	; (80201e0 <__do_global_dtors_aux+0x1c>)
 80201ce:	b113      	cbz	r3, 80201d6 <__do_global_dtors_aux+0x12>
 80201d0:	4804      	ldr	r0, [pc, #16]	; (80201e4 <__do_global_dtors_aux+0x20>)
 80201d2:	f3af 8000 	nop.w
 80201d6:	2301      	movs	r3, #1
 80201d8:	7023      	strb	r3, [r4, #0]
 80201da:	bd10      	pop	{r4, pc}
 80201dc:	2000000c 	.word	0x2000000c
 80201e0:	00000000 	.word	0x00000000
 80201e4:	080269d0 	.word	0x080269d0

080201e8 <frame_dummy>:
 80201e8:	b508      	push	{r3, lr}
 80201ea:	4b03      	ldr	r3, [pc, #12]	; (80201f8 <frame_dummy+0x10>)
 80201ec:	b11b      	cbz	r3, 80201f6 <frame_dummy+0xe>
 80201ee:	4903      	ldr	r1, [pc, #12]	; (80201fc <frame_dummy+0x14>)
 80201f0:	4803      	ldr	r0, [pc, #12]	; (8020200 <frame_dummy+0x18>)
 80201f2:	f3af 8000 	nop.w
 80201f6:	bd08      	pop	{r3, pc}
 80201f8:	00000000 	.word	0x00000000
 80201fc:	20000010 	.word	0x20000010
 8020200:	080269d0 	.word	0x080269d0

08020204 <__aeabi_uldivmod>:
 8020204:	b953      	cbnz	r3, 802021c <__aeabi_uldivmod+0x18>
 8020206:	b94a      	cbnz	r2, 802021c <__aeabi_uldivmod+0x18>
 8020208:	2900      	cmp	r1, #0
 802020a:	bf08      	it	eq
 802020c:	2800      	cmpeq	r0, #0
 802020e:	bf1c      	itt	ne
 8020210:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8020214:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8020218:	f000 b974 	b.w	8020504 <__aeabi_idiv0>
 802021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8020220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020224:	f000 f806 	bl	8020234 <__udivmoddi4>
 8020228:	f8dd e004 	ldr.w	lr, [sp, #4]
 802022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020230:	b004      	add	sp, #16
 8020232:	4770      	bx	lr

08020234 <__udivmoddi4>:
 8020234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020238:	9d08      	ldr	r5, [sp, #32]
 802023a:	4604      	mov	r4, r0
 802023c:	468e      	mov	lr, r1
 802023e:	2b00      	cmp	r3, #0
 8020240:	d14d      	bne.n	80202de <__udivmoddi4+0xaa>
 8020242:	428a      	cmp	r2, r1
 8020244:	4694      	mov	ip, r2
 8020246:	d969      	bls.n	802031c <__udivmoddi4+0xe8>
 8020248:	fab2 f282 	clz	r2, r2
 802024c:	b152      	cbz	r2, 8020264 <__udivmoddi4+0x30>
 802024e:	fa01 f302 	lsl.w	r3, r1, r2
 8020252:	f1c2 0120 	rsb	r1, r2, #32
 8020256:	fa20 f101 	lsr.w	r1, r0, r1
 802025a:	fa0c fc02 	lsl.w	ip, ip, r2
 802025e:	ea41 0e03 	orr.w	lr, r1, r3
 8020262:	4094      	lsls	r4, r2
 8020264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8020268:	0c21      	lsrs	r1, r4, #16
 802026a:	fbbe f6f8 	udiv	r6, lr, r8
 802026e:	fa1f f78c 	uxth.w	r7, ip
 8020272:	fb08 e316 	mls	r3, r8, r6, lr
 8020276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 802027a:	fb06 f107 	mul.w	r1, r6, r7
 802027e:	4299      	cmp	r1, r3
 8020280:	d90a      	bls.n	8020298 <__udivmoddi4+0x64>
 8020282:	eb1c 0303 	adds.w	r3, ip, r3
 8020286:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 802028a:	f080 811f 	bcs.w	80204cc <__udivmoddi4+0x298>
 802028e:	4299      	cmp	r1, r3
 8020290:	f240 811c 	bls.w	80204cc <__udivmoddi4+0x298>
 8020294:	3e02      	subs	r6, #2
 8020296:	4463      	add	r3, ip
 8020298:	1a5b      	subs	r3, r3, r1
 802029a:	b2a4      	uxth	r4, r4
 802029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80202a0:	fb08 3310 	mls	r3, r8, r0, r3
 80202a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80202a8:	fb00 f707 	mul.w	r7, r0, r7
 80202ac:	42a7      	cmp	r7, r4
 80202ae:	d90a      	bls.n	80202c6 <__udivmoddi4+0x92>
 80202b0:	eb1c 0404 	adds.w	r4, ip, r4
 80202b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80202b8:	f080 810a 	bcs.w	80204d0 <__udivmoddi4+0x29c>
 80202bc:	42a7      	cmp	r7, r4
 80202be:	f240 8107 	bls.w	80204d0 <__udivmoddi4+0x29c>
 80202c2:	4464      	add	r4, ip
 80202c4:	3802      	subs	r0, #2
 80202c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80202ca:	1be4      	subs	r4, r4, r7
 80202cc:	2600      	movs	r6, #0
 80202ce:	b11d      	cbz	r5, 80202d8 <__udivmoddi4+0xa4>
 80202d0:	40d4      	lsrs	r4, r2
 80202d2:	2300      	movs	r3, #0
 80202d4:	e9c5 4300 	strd	r4, r3, [r5]
 80202d8:	4631      	mov	r1, r6
 80202da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80202de:	428b      	cmp	r3, r1
 80202e0:	d909      	bls.n	80202f6 <__udivmoddi4+0xc2>
 80202e2:	2d00      	cmp	r5, #0
 80202e4:	f000 80ef 	beq.w	80204c6 <__udivmoddi4+0x292>
 80202e8:	2600      	movs	r6, #0
 80202ea:	e9c5 0100 	strd	r0, r1, [r5]
 80202ee:	4630      	mov	r0, r6
 80202f0:	4631      	mov	r1, r6
 80202f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80202f6:	fab3 f683 	clz	r6, r3
 80202fa:	2e00      	cmp	r6, #0
 80202fc:	d14a      	bne.n	8020394 <__udivmoddi4+0x160>
 80202fe:	428b      	cmp	r3, r1
 8020300:	d302      	bcc.n	8020308 <__udivmoddi4+0xd4>
 8020302:	4282      	cmp	r2, r0
 8020304:	f200 80f9 	bhi.w	80204fa <__udivmoddi4+0x2c6>
 8020308:	1a84      	subs	r4, r0, r2
 802030a:	eb61 0303 	sbc.w	r3, r1, r3
 802030e:	2001      	movs	r0, #1
 8020310:	469e      	mov	lr, r3
 8020312:	2d00      	cmp	r5, #0
 8020314:	d0e0      	beq.n	80202d8 <__udivmoddi4+0xa4>
 8020316:	e9c5 4e00 	strd	r4, lr, [r5]
 802031a:	e7dd      	b.n	80202d8 <__udivmoddi4+0xa4>
 802031c:	b902      	cbnz	r2, 8020320 <__udivmoddi4+0xec>
 802031e:	deff      	udf	#255	; 0xff
 8020320:	fab2 f282 	clz	r2, r2
 8020324:	2a00      	cmp	r2, #0
 8020326:	f040 8092 	bne.w	802044e <__udivmoddi4+0x21a>
 802032a:	eba1 010c 	sub.w	r1, r1, ip
 802032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8020332:	fa1f fe8c 	uxth.w	lr, ip
 8020336:	2601      	movs	r6, #1
 8020338:	0c20      	lsrs	r0, r4, #16
 802033a:	fbb1 f3f7 	udiv	r3, r1, r7
 802033e:	fb07 1113 	mls	r1, r7, r3, r1
 8020342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8020346:	fb0e f003 	mul.w	r0, lr, r3
 802034a:	4288      	cmp	r0, r1
 802034c:	d908      	bls.n	8020360 <__udivmoddi4+0x12c>
 802034e:	eb1c 0101 	adds.w	r1, ip, r1
 8020352:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8020356:	d202      	bcs.n	802035e <__udivmoddi4+0x12a>
 8020358:	4288      	cmp	r0, r1
 802035a:	f200 80cb 	bhi.w	80204f4 <__udivmoddi4+0x2c0>
 802035e:	4643      	mov	r3, r8
 8020360:	1a09      	subs	r1, r1, r0
 8020362:	b2a4      	uxth	r4, r4
 8020364:	fbb1 f0f7 	udiv	r0, r1, r7
 8020368:	fb07 1110 	mls	r1, r7, r0, r1
 802036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8020370:	fb0e fe00 	mul.w	lr, lr, r0
 8020374:	45a6      	cmp	lr, r4
 8020376:	d908      	bls.n	802038a <__udivmoddi4+0x156>
 8020378:	eb1c 0404 	adds.w	r4, ip, r4
 802037c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8020380:	d202      	bcs.n	8020388 <__udivmoddi4+0x154>
 8020382:	45a6      	cmp	lr, r4
 8020384:	f200 80bb 	bhi.w	80204fe <__udivmoddi4+0x2ca>
 8020388:	4608      	mov	r0, r1
 802038a:	eba4 040e 	sub.w	r4, r4, lr
 802038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8020392:	e79c      	b.n	80202ce <__udivmoddi4+0x9a>
 8020394:	f1c6 0720 	rsb	r7, r6, #32
 8020398:	40b3      	lsls	r3, r6
 802039a:	fa22 fc07 	lsr.w	ip, r2, r7
 802039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80203a2:	fa20 f407 	lsr.w	r4, r0, r7
 80203a6:	fa01 f306 	lsl.w	r3, r1, r6
 80203aa:	431c      	orrs	r4, r3
 80203ac:	40f9      	lsrs	r1, r7
 80203ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80203b2:	fa00 f306 	lsl.w	r3, r0, r6
 80203b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80203ba:	0c20      	lsrs	r0, r4, #16
 80203bc:	fa1f fe8c 	uxth.w	lr, ip
 80203c0:	fb09 1118 	mls	r1, r9, r8, r1
 80203c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80203c8:	fb08 f00e 	mul.w	r0, r8, lr
 80203cc:	4288      	cmp	r0, r1
 80203ce:	fa02 f206 	lsl.w	r2, r2, r6
 80203d2:	d90b      	bls.n	80203ec <__udivmoddi4+0x1b8>
 80203d4:	eb1c 0101 	adds.w	r1, ip, r1
 80203d8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80203dc:	f080 8088 	bcs.w	80204f0 <__udivmoddi4+0x2bc>
 80203e0:	4288      	cmp	r0, r1
 80203e2:	f240 8085 	bls.w	80204f0 <__udivmoddi4+0x2bc>
 80203e6:	f1a8 0802 	sub.w	r8, r8, #2
 80203ea:	4461      	add	r1, ip
 80203ec:	1a09      	subs	r1, r1, r0
 80203ee:	b2a4      	uxth	r4, r4
 80203f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80203f4:	fb09 1110 	mls	r1, r9, r0, r1
 80203f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80203fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8020400:	458e      	cmp	lr, r1
 8020402:	d908      	bls.n	8020416 <__udivmoddi4+0x1e2>
 8020404:	eb1c 0101 	adds.w	r1, ip, r1
 8020408:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 802040c:	d26c      	bcs.n	80204e8 <__udivmoddi4+0x2b4>
 802040e:	458e      	cmp	lr, r1
 8020410:	d96a      	bls.n	80204e8 <__udivmoddi4+0x2b4>
 8020412:	3802      	subs	r0, #2
 8020414:	4461      	add	r1, ip
 8020416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 802041a:	fba0 9402 	umull	r9, r4, r0, r2
 802041e:	eba1 010e 	sub.w	r1, r1, lr
 8020422:	42a1      	cmp	r1, r4
 8020424:	46c8      	mov	r8, r9
 8020426:	46a6      	mov	lr, r4
 8020428:	d356      	bcc.n	80204d8 <__udivmoddi4+0x2a4>
 802042a:	d053      	beq.n	80204d4 <__udivmoddi4+0x2a0>
 802042c:	b15d      	cbz	r5, 8020446 <__udivmoddi4+0x212>
 802042e:	ebb3 0208 	subs.w	r2, r3, r8
 8020432:	eb61 010e 	sbc.w	r1, r1, lr
 8020436:	fa01 f707 	lsl.w	r7, r1, r7
 802043a:	fa22 f306 	lsr.w	r3, r2, r6
 802043e:	40f1      	lsrs	r1, r6
 8020440:	431f      	orrs	r7, r3
 8020442:	e9c5 7100 	strd	r7, r1, [r5]
 8020446:	2600      	movs	r6, #0
 8020448:	4631      	mov	r1, r6
 802044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802044e:	f1c2 0320 	rsb	r3, r2, #32
 8020452:	40d8      	lsrs	r0, r3
 8020454:	fa0c fc02 	lsl.w	ip, ip, r2
 8020458:	fa21 f303 	lsr.w	r3, r1, r3
 802045c:	4091      	lsls	r1, r2
 802045e:	4301      	orrs	r1, r0
 8020460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8020464:	fa1f fe8c 	uxth.w	lr, ip
 8020468:	fbb3 f0f7 	udiv	r0, r3, r7
 802046c:	fb07 3610 	mls	r6, r7, r0, r3
 8020470:	0c0b      	lsrs	r3, r1, #16
 8020472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8020476:	fb00 f60e 	mul.w	r6, r0, lr
 802047a:	429e      	cmp	r6, r3
 802047c:	fa04 f402 	lsl.w	r4, r4, r2
 8020480:	d908      	bls.n	8020494 <__udivmoddi4+0x260>
 8020482:	eb1c 0303 	adds.w	r3, ip, r3
 8020486:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 802048a:	d22f      	bcs.n	80204ec <__udivmoddi4+0x2b8>
 802048c:	429e      	cmp	r6, r3
 802048e:	d92d      	bls.n	80204ec <__udivmoddi4+0x2b8>
 8020490:	3802      	subs	r0, #2
 8020492:	4463      	add	r3, ip
 8020494:	1b9b      	subs	r3, r3, r6
 8020496:	b289      	uxth	r1, r1
 8020498:	fbb3 f6f7 	udiv	r6, r3, r7
 802049c:	fb07 3316 	mls	r3, r7, r6, r3
 80204a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80204a4:	fb06 f30e 	mul.w	r3, r6, lr
 80204a8:	428b      	cmp	r3, r1
 80204aa:	d908      	bls.n	80204be <__udivmoddi4+0x28a>
 80204ac:	eb1c 0101 	adds.w	r1, ip, r1
 80204b0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80204b4:	d216      	bcs.n	80204e4 <__udivmoddi4+0x2b0>
 80204b6:	428b      	cmp	r3, r1
 80204b8:	d914      	bls.n	80204e4 <__udivmoddi4+0x2b0>
 80204ba:	3e02      	subs	r6, #2
 80204bc:	4461      	add	r1, ip
 80204be:	1ac9      	subs	r1, r1, r3
 80204c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80204c4:	e738      	b.n	8020338 <__udivmoddi4+0x104>
 80204c6:	462e      	mov	r6, r5
 80204c8:	4628      	mov	r0, r5
 80204ca:	e705      	b.n	80202d8 <__udivmoddi4+0xa4>
 80204cc:	4606      	mov	r6, r0
 80204ce:	e6e3      	b.n	8020298 <__udivmoddi4+0x64>
 80204d0:	4618      	mov	r0, r3
 80204d2:	e6f8      	b.n	80202c6 <__udivmoddi4+0x92>
 80204d4:	454b      	cmp	r3, r9
 80204d6:	d2a9      	bcs.n	802042c <__udivmoddi4+0x1f8>
 80204d8:	ebb9 0802 	subs.w	r8, r9, r2
 80204dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80204e0:	3801      	subs	r0, #1
 80204e2:	e7a3      	b.n	802042c <__udivmoddi4+0x1f8>
 80204e4:	4646      	mov	r6, r8
 80204e6:	e7ea      	b.n	80204be <__udivmoddi4+0x28a>
 80204e8:	4620      	mov	r0, r4
 80204ea:	e794      	b.n	8020416 <__udivmoddi4+0x1e2>
 80204ec:	4640      	mov	r0, r8
 80204ee:	e7d1      	b.n	8020494 <__udivmoddi4+0x260>
 80204f0:	46d0      	mov	r8, sl
 80204f2:	e77b      	b.n	80203ec <__udivmoddi4+0x1b8>
 80204f4:	3b02      	subs	r3, #2
 80204f6:	4461      	add	r1, ip
 80204f8:	e732      	b.n	8020360 <__udivmoddi4+0x12c>
 80204fa:	4630      	mov	r0, r6
 80204fc:	e709      	b.n	8020312 <__udivmoddi4+0xde>
 80204fe:	4464      	add	r4, ip
 8020500:	3802      	subs	r0, #2
 8020502:	e742      	b.n	802038a <__udivmoddi4+0x156>

08020504 <__aeabi_idiv0>:
 8020504:	4770      	bx	lr
 8020506:	bf00      	nop

08020508 <cpu_delay>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static inline void cpu_delay(unsigned long long ticks)
{
 8020508:	b4b0      	push	{r4, r5, r7}
 802050a:	b085      	sub	sp, #20
 802050c:	af00      	add	r7, sp, #0
 802050e:	e9c7 0100 	strd	r0, r1, [r7]
    volatile unsigned long long t = ticks;
 8020512:	e9d7 2300 	ldrd	r2, r3, [r7]
 8020516:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while (t) t=t-1;
 802051a:	e006      	b.n	802052a <cpu_delay+0x22>
 802051c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8020520:	1e54      	subs	r4, r2, #1
 8020522:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
 8020526:	e9c7 4502 	strd	r4, r5, [r7, #8]
 802052a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802052e:	4313      	orrs	r3, r2
 8020530:	d1f4      	bne.n	802051c <cpu_delay+0x14>
}
 8020532:	bf00      	nop
 8020534:	bf00      	nop
 8020536:	3714      	adds	r7, #20
 8020538:	46bd      	mov	sp, r7
 802053a:	bcb0      	pop	{r4, r5, r7}
 802053c:	4770      	bx	lr
	...

08020540 <main>:
  * @brief  The application entry point.
  * @retval int
  */
void Delay_ms(volatile int time_ms);
int main(void)
{
 8020540:	b580      	push	{r7, lr}
 8020542:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8020544:	f000 fa7c 	bl	8020a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8020548:	f000 f81e 	bl	8020588 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  SCB->VTOR = 0x08020000;
 802054c:	4b0a      	ldr	r3, [pc, #40]	; (8020578 <main+0x38>)
 802054e:	4a0b      	ldr	r2, [pc, #44]	; (802057c <main+0x3c>)
 8020550:	609a      	str	r2, [r3, #8]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8020552:	f000 f8f7 	bl	8020744 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8020556:	f000 f8a3 	bl	80206a0 <MX_USART2_UART_Init>
  MX_DMA_Init();
 802055a:	f000 f8cb 	bl	80206f4 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 802055e:	f000 f87f 	bl	8020660 <MX_SDIO_SD_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_1|GPIO_PIN_4);
 8020562:	2112      	movs	r1, #18
 8020564:	4806      	ldr	r0, [pc, #24]	; (8020580 <main+0x40>)
 8020566:	f000 ff48 	bl	80213fa <HAL_GPIO_TogglePin>
	  //HAL_Delay(500);
	  cpu_delay(2000000);
 802056a:	4806      	ldr	r0, [pc, #24]	; (8020584 <main+0x44>)
 802056c:	f04f 0100 	mov.w	r1, #0
 8020570:	f7ff ffca 	bl	8020508 <cpu_delay>
	  HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_1|GPIO_PIN_4);
 8020574:	e7f5      	b.n	8020562 <main+0x22>
 8020576:	bf00      	nop
 8020578:	e000ed00 	.word	0xe000ed00
 802057c:	08020000 	.word	0x08020000
 8020580:	40020000 	.word	0x40020000
 8020584:	001e8480 	.word	0x001e8480

08020588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8020588:	b580      	push	{r7, lr}
 802058a:	b094      	sub	sp, #80	; 0x50
 802058c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 802058e:	f107 031c 	add.w	r3, r7, #28
 8020592:	2234      	movs	r2, #52	; 0x34
 8020594:	2100      	movs	r1, #0
 8020596:	4618      	mov	r0, r3
 8020598:	f006 fa12 	bl	80269c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 802059c:	f107 0308 	add.w	r3, r7, #8
 80205a0:	2200      	movs	r2, #0
 80205a2:	601a      	str	r2, [r3, #0]
 80205a4:	605a      	str	r2, [r3, #4]
 80205a6:	609a      	str	r2, [r3, #8]
 80205a8:	60da      	str	r2, [r3, #12]
 80205aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80205ac:	2300      	movs	r3, #0
 80205ae:	607b      	str	r3, [r7, #4]
 80205b0:	4b29      	ldr	r3, [pc, #164]	; (8020658 <SystemClock_Config+0xd0>)
 80205b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80205b4:	4a28      	ldr	r2, [pc, #160]	; (8020658 <SystemClock_Config+0xd0>)
 80205b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80205ba:	6413      	str	r3, [r2, #64]	; 0x40
 80205bc:	4b26      	ldr	r3, [pc, #152]	; (8020658 <SystemClock_Config+0xd0>)
 80205be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80205c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80205c4:	607b      	str	r3, [r7, #4]
 80205c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80205c8:	2300      	movs	r3, #0
 80205ca:	603b      	str	r3, [r7, #0]
 80205cc:	4b23      	ldr	r3, [pc, #140]	; (802065c <SystemClock_Config+0xd4>)
 80205ce:	681b      	ldr	r3, [r3, #0]
 80205d0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80205d4:	4a21      	ldr	r2, [pc, #132]	; (802065c <SystemClock_Config+0xd4>)
 80205d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80205da:	6013      	str	r3, [r2, #0]
 80205dc:	4b1f      	ldr	r3, [pc, #124]	; (802065c <SystemClock_Config+0xd4>)
 80205de:	681b      	ldr	r3, [r3, #0]
 80205e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80205e4:	603b      	str	r3, [r7, #0]
 80205e6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80205e8:	2301      	movs	r3, #1
 80205ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80205ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80205f0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80205f2:	2302      	movs	r3, #2
 80205f4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80205f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80205fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80205fc:	2304      	movs	r3, #4
 80205fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8020600:	2348      	movs	r3, #72	; 0x48
 8020602:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8020604:	2302      	movs	r3, #2
 8020606:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8020608:	2303      	movs	r3, #3
 802060a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 802060c:	2302      	movs	r3, #2
 802060e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8020610:	f107 031c 	add.w	r3, r7, #28
 8020614:	4618      	mov	r0, r3
 8020616:	f002 fae9 	bl	8022bec <HAL_RCC_OscConfig>
 802061a:	4603      	mov	r3, r0
 802061c:	2b00      	cmp	r3, #0
 802061e:	d001      	beq.n	8020624 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8020620:	f000 f90a 	bl	8020838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8020624:	230f      	movs	r3, #15
 8020626:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8020628:	2302      	movs	r3, #2
 802062a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 802062c:	2300      	movs	r3, #0
 802062e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8020630:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8020634:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8020636:	2300      	movs	r3, #0
 8020638:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 802063a:	f107 0308 	add.w	r3, r7, #8
 802063e:	2102      	movs	r1, #2
 8020640:	4618      	mov	r0, r3
 8020642:	f001 ff89 	bl	8022558 <HAL_RCC_ClockConfig>
 8020646:	4603      	mov	r3, r0
 8020648:	2b00      	cmp	r3, #0
 802064a:	d001      	beq.n	8020650 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 802064c:	f000 f8f4 	bl	8020838 <Error_Handler>
  }
}
 8020650:	bf00      	nop
 8020652:	3750      	adds	r7, #80	; 0x50
 8020654:	46bd      	mov	sp, r7
 8020656:	bd80      	pop	{r7, pc}
 8020658:	40023800 	.word	0x40023800
 802065c:	40007000 	.word	0x40007000

08020660 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8020660:	b480      	push	{r7}
 8020662:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8020664:	4b0c      	ldr	r3, [pc, #48]	; (8020698 <MX_SDIO_SD_Init+0x38>)
 8020666:	4a0d      	ldr	r2, [pc, #52]	; (802069c <MX_SDIO_SD_Init+0x3c>)
 8020668:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 802066a:	4b0b      	ldr	r3, [pc, #44]	; (8020698 <MX_SDIO_SD_Init+0x38>)
 802066c:	2200      	movs	r2, #0
 802066e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8020670:	4b09      	ldr	r3, [pc, #36]	; (8020698 <MX_SDIO_SD_Init+0x38>)
 8020672:	2200      	movs	r2, #0
 8020674:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8020676:	4b08      	ldr	r3, [pc, #32]	; (8020698 <MX_SDIO_SD_Init+0x38>)
 8020678:	2200      	movs	r2, #0
 802067a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 802067c:	4b06      	ldr	r3, [pc, #24]	; (8020698 <MX_SDIO_SD_Init+0x38>)
 802067e:	2200      	movs	r2, #0
 8020680:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8020682:	4b05      	ldr	r3, [pc, #20]	; (8020698 <MX_SDIO_SD_Init+0x38>)
 8020684:	2200      	movs	r2, #0
 8020686:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8020688:	4b03      	ldr	r3, [pc, #12]	; (8020698 <MX_SDIO_SD_Init+0x38>)
 802068a:	2200      	movs	r2, #0
 802068c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 802068e:	bf00      	nop
 8020690:	46bd      	mov	sp, r7
 8020692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020696:	4770      	bx	lr
 8020698:	20000028 	.word	0x20000028
 802069c:	40012c00 	.word	0x40012c00

080206a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80206a0:	b580      	push	{r7, lr}
 80206a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80206a4:	4b11      	ldr	r3, [pc, #68]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206a6:	4a12      	ldr	r2, [pc, #72]	; (80206f0 <MX_USART2_UART_Init+0x50>)
 80206a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80206aa:	4b10      	ldr	r3, [pc, #64]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80206b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80206b2:	4b0e      	ldr	r3, [pc, #56]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206b4:	2200      	movs	r2, #0
 80206b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80206b8:	4b0c      	ldr	r3, [pc, #48]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206ba:	2200      	movs	r2, #0
 80206bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80206be:	4b0b      	ldr	r3, [pc, #44]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206c0:	2200      	movs	r2, #0
 80206c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80206c4:	4b09      	ldr	r3, [pc, #36]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206c6:	220c      	movs	r2, #12
 80206c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80206ca:	4b08      	ldr	r3, [pc, #32]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206cc:	2200      	movs	r2, #0
 80206ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80206d0:	4b06      	ldr	r3, [pc, #24]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206d2:	2200      	movs	r2, #0
 80206d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80206d6:	4805      	ldr	r0, [pc, #20]	; (80206ec <MX_USART2_UART_Init+0x4c>)
 80206d8:	f003 f802 	bl	80236e0 <HAL_UART_Init>
 80206dc:	4603      	mov	r3, r0
 80206de:	2b00      	cmp	r3, #0
 80206e0:	d001      	beq.n	80206e6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80206e2:	f000 f8a9 	bl	8020838 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80206e6:	bf00      	nop
 80206e8:	bd80      	pop	{r7, pc}
 80206ea:	bf00      	nop
 80206ec:	2000016c 	.word	0x2000016c
 80206f0:	40004400 	.word	0x40004400

080206f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80206f4:	b580      	push	{r7, lr}
 80206f6:	b082      	sub	sp, #8
 80206f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80206fa:	2300      	movs	r3, #0
 80206fc:	607b      	str	r3, [r7, #4]
 80206fe:	4b10      	ldr	r3, [pc, #64]	; (8020740 <MX_DMA_Init+0x4c>)
 8020700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020702:	4a0f      	ldr	r2, [pc, #60]	; (8020740 <MX_DMA_Init+0x4c>)
 8020704:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8020708:	6313      	str	r3, [r2, #48]	; 0x30
 802070a:	4b0d      	ldr	r3, [pc, #52]	; (8020740 <MX_DMA_Init+0x4c>)
 802070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802070e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8020712:	607b      	str	r3, [r7, #4]
 8020714:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8020716:	2200      	movs	r2, #0
 8020718:	2100      	movs	r1, #0
 802071a:	203b      	movs	r0, #59	; 0x3b
 802071c:	f000 fadd 	bl	8020cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8020720:	203b      	movs	r0, #59	; 0x3b
 8020722:	f000 faf6 	bl	8020d12 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8020726:	2200      	movs	r2, #0
 8020728:	2100      	movs	r1, #0
 802072a:	2045      	movs	r0, #69	; 0x45
 802072c:	f000 fad5 	bl	8020cda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8020730:	2045      	movs	r0, #69	; 0x45
 8020732:	f000 faee 	bl	8020d12 <HAL_NVIC_EnableIRQ>

}
 8020736:	bf00      	nop
 8020738:	3708      	adds	r7, #8
 802073a:	46bd      	mov	sp, r7
 802073c:	bd80      	pop	{r7, pc}
 802073e:	bf00      	nop
 8020740:	40023800 	.word	0x40023800

08020744 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8020744:	b580      	push	{r7, lr}
 8020746:	b08a      	sub	sp, #40	; 0x28
 8020748:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802074a:	f107 0314 	add.w	r3, r7, #20
 802074e:	2200      	movs	r2, #0
 8020750:	601a      	str	r2, [r3, #0]
 8020752:	605a      	str	r2, [r3, #4]
 8020754:	609a      	str	r2, [r3, #8]
 8020756:	60da      	str	r2, [r3, #12]
 8020758:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 802075a:	2300      	movs	r3, #0
 802075c:	613b      	str	r3, [r7, #16]
 802075e:	4b34      	ldr	r3, [pc, #208]	; (8020830 <MX_GPIO_Init+0xec>)
 8020760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020762:	4a33      	ldr	r2, [pc, #204]	; (8020830 <MX_GPIO_Init+0xec>)
 8020764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020768:	6313      	str	r3, [r2, #48]	; 0x30
 802076a:	4b31      	ldr	r3, [pc, #196]	; (8020830 <MX_GPIO_Init+0xec>)
 802076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802076e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8020772:	613b      	str	r3, [r7, #16]
 8020774:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8020776:	2300      	movs	r3, #0
 8020778:	60fb      	str	r3, [r7, #12]
 802077a:	4b2d      	ldr	r3, [pc, #180]	; (8020830 <MX_GPIO_Init+0xec>)
 802077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802077e:	4a2c      	ldr	r2, [pc, #176]	; (8020830 <MX_GPIO_Init+0xec>)
 8020780:	f043 0301 	orr.w	r3, r3, #1
 8020784:	6313      	str	r3, [r2, #48]	; 0x30
 8020786:	4b2a      	ldr	r3, [pc, #168]	; (8020830 <MX_GPIO_Init+0xec>)
 8020788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802078a:	f003 0301 	and.w	r3, r3, #1
 802078e:	60fb      	str	r3, [r7, #12]
 8020790:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8020792:	2300      	movs	r3, #0
 8020794:	60bb      	str	r3, [r7, #8]
 8020796:	4b26      	ldr	r3, [pc, #152]	; (8020830 <MX_GPIO_Init+0xec>)
 8020798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802079a:	4a25      	ldr	r2, [pc, #148]	; (8020830 <MX_GPIO_Init+0xec>)
 802079c:	f043 0302 	orr.w	r3, r3, #2
 80207a0:	6313      	str	r3, [r2, #48]	; 0x30
 80207a2:	4b23      	ldr	r3, [pc, #140]	; (8020830 <MX_GPIO_Init+0xec>)
 80207a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80207a6:	f003 0302 	and.w	r3, r3, #2
 80207aa:	60bb      	str	r3, [r7, #8]
 80207ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80207ae:	2300      	movs	r3, #0
 80207b0:	607b      	str	r3, [r7, #4]
 80207b2:	4b1f      	ldr	r3, [pc, #124]	; (8020830 <MX_GPIO_Init+0xec>)
 80207b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80207b6:	4a1e      	ldr	r2, [pc, #120]	; (8020830 <MX_GPIO_Init+0xec>)
 80207b8:	f043 0304 	orr.w	r3, r3, #4
 80207bc:	6313      	str	r3, [r2, #48]	; 0x30
 80207be:	4b1c      	ldr	r3, [pc, #112]	; (8020830 <MX_GPIO_Init+0xec>)
 80207c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80207c2:	f003 0304 	and.w	r3, r3, #4
 80207c6:	607b      	str	r3, [r7, #4]
 80207c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80207ca:	2300      	movs	r3, #0
 80207cc:	603b      	str	r3, [r7, #0]
 80207ce:	4b18      	ldr	r3, [pc, #96]	; (8020830 <MX_GPIO_Init+0xec>)
 80207d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80207d2:	4a17      	ldr	r2, [pc, #92]	; (8020830 <MX_GPIO_Init+0xec>)
 80207d4:	f043 0308 	orr.w	r3, r3, #8
 80207d8:	6313      	str	r3, [r2, #48]	; 0x30
 80207da:	4b15      	ldr	r3, [pc, #84]	; (8020830 <MX_GPIO_Init+0xec>)
 80207dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80207de:	f003 0308 	and.w	r3, r3, #8
 80207e2:	603b      	str	r3, [r7, #0]
 80207e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RedLed_Pin|BlueLed_Pin, GPIO_PIN_RESET);
 80207e6:	2200      	movs	r2, #0
 80207e8:	2112      	movs	r1, #18
 80207ea:	4812      	ldr	r0, [pc, #72]	; (8020834 <MX_GPIO_Init+0xf0>)
 80207ec:	f000 fdec 	bl	80213c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BootMode_Pin PA15 */
  GPIO_InitStruct.Pin = BootMode_Pin|GPIO_PIN_15;
 80207f0:	f248 0301 	movw	r3, #32769	; 0x8001
 80207f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80207f6:	2300      	movs	r3, #0
 80207f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80207fa:	2300      	movs	r3, #0
 80207fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80207fe:	f107 0314 	add.w	r3, r7, #20
 8020802:	4619      	mov	r1, r3
 8020804:	480b      	ldr	r0, [pc, #44]	; (8020834 <MX_GPIO_Init+0xf0>)
 8020806:	f000 fc4b 	bl	80210a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RedLed_Pin BlueLed_Pin */
  GPIO_InitStruct.Pin = RedLed_Pin|BlueLed_Pin;
 802080a:	2312      	movs	r3, #18
 802080c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 802080e:	2301      	movs	r3, #1
 8020810:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020812:	2300      	movs	r3, #0
 8020814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8020816:	2300      	movs	r3, #0
 8020818:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802081a:	f107 0314 	add.w	r3, r7, #20
 802081e:	4619      	mov	r1, r3
 8020820:	4804      	ldr	r0, [pc, #16]	; (8020834 <MX_GPIO_Init+0xf0>)
 8020822:	f000 fc3d 	bl	80210a0 <HAL_GPIO_Init>

}
 8020826:	bf00      	nop
 8020828:	3728      	adds	r7, #40	; 0x28
 802082a:	46bd      	mov	sp, r7
 802082c:	bd80      	pop	{r7, pc}
 802082e:	bf00      	nop
 8020830:	40023800 	.word	0x40023800
 8020834:	40020000 	.word	0x40020000

08020838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8020838:	b480      	push	{r7}
 802083a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 802083c:	b672      	cpsid	i
}
 802083e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8020840:	e7fe      	b.n	8020840 <Error_Handler+0x8>
	...

08020844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8020844:	b480      	push	{r7}
 8020846:	b083      	sub	sp, #12
 8020848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802084a:	2300      	movs	r3, #0
 802084c:	607b      	str	r3, [r7, #4]
 802084e:	4b10      	ldr	r3, [pc, #64]	; (8020890 <HAL_MspInit+0x4c>)
 8020850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020852:	4a0f      	ldr	r2, [pc, #60]	; (8020890 <HAL_MspInit+0x4c>)
 8020854:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8020858:	6453      	str	r3, [r2, #68]	; 0x44
 802085a:	4b0d      	ldr	r3, [pc, #52]	; (8020890 <HAL_MspInit+0x4c>)
 802085c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802085e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8020862:	607b      	str	r3, [r7, #4]
 8020864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8020866:	2300      	movs	r3, #0
 8020868:	603b      	str	r3, [r7, #0]
 802086a:	4b09      	ldr	r3, [pc, #36]	; (8020890 <HAL_MspInit+0x4c>)
 802086c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802086e:	4a08      	ldr	r2, [pc, #32]	; (8020890 <HAL_MspInit+0x4c>)
 8020870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8020874:	6413      	str	r3, [r2, #64]	; 0x40
 8020876:	4b06      	ldr	r3, [pc, #24]	; (8020890 <HAL_MspInit+0x4c>)
 8020878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802087a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802087e:	603b      	str	r3, [r7, #0]
 8020880:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8020882:	bf00      	nop
 8020884:	370c      	adds	r7, #12
 8020886:	46bd      	mov	sp, r7
 8020888:	f85d 7b04 	ldr.w	r7, [sp], #4
 802088c:	4770      	bx	lr
 802088e:	bf00      	nop
 8020890:	40023800 	.word	0x40023800

08020894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8020894:	b580      	push	{r7, lr}
 8020896:	b08a      	sub	sp, #40	; 0x28
 8020898:	af00      	add	r7, sp, #0
 802089a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802089c:	f107 0314 	add.w	r3, r7, #20
 80208a0:	2200      	movs	r2, #0
 80208a2:	601a      	str	r2, [r3, #0]
 80208a4:	605a      	str	r2, [r3, #4]
 80208a6:	609a      	str	r2, [r3, #8]
 80208a8:	60da      	str	r2, [r3, #12]
 80208aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80208ac:	687b      	ldr	r3, [r7, #4]
 80208ae:	681b      	ldr	r3, [r3, #0]
 80208b0:	4a19      	ldr	r2, [pc, #100]	; (8020918 <HAL_UART_MspInit+0x84>)
 80208b2:	4293      	cmp	r3, r2
 80208b4:	d12b      	bne.n	802090e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80208b6:	2300      	movs	r3, #0
 80208b8:	613b      	str	r3, [r7, #16]
 80208ba:	4b18      	ldr	r3, [pc, #96]	; (802091c <HAL_UART_MspInit+0x88>)
 80208bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80208be:	4a17      	ldr	r2, [pc, #92]	; (802091c <HAL_UART_MspInit+0x88>)
 80208c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80208c4:	6413      	str	r3, [r2, #64]	; 0x40
 80208c6:	4b15      	ldr	r3, [pc, #84]	; (802091c <HAL_UART_MspInit+0x88>)
 80208c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80208ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80208ce:	613b      	str	r3, [r7, #16]
 80208d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80208d2:	2300      	movs	r3, #0
 80208d4:	60fb      	str	r3, [r7, #12]
 80208d6:	4b11      	ldr	r3, [pc, #68]	; (802091c <HAL_UART_MspInit+0x88>)
 80208d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80208da:	4a10      	ldr	r2, [pc, #64]	; (802091c <HAL_UART_MspInit+0x88>)
 80208dc:	f043 0301 	orr.w	r3, r3, #1
 80208e0:	6313      	str	r3, [r2, #48]	; 0x30
 80208e2:	4b0e      	ldr	r3, [pc, #56]	; (802091c <HAL_UART_MspInit+0x88>)
 80208e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80208e6:	f003 0301 	and.w	r3, r3, #1
 80208ea:	60fb      	str	r3, [r7, #12]
 80208ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80208ee:	230c      	movs	r3, #12
 80208f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80208f2:	2302      	movs	r3, #2
 80208f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80208f6:	2300      	movs	r3, #0
 80208f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80208fa:	2303      	movs	r3, #3
 80208fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80208fe:	2307      	movs	r3, #7
 8020900:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8020902:	f107 0314 	add.w	r3, r7, #20
 8020906:	4619      	mov	r1, r3
 8020908:	4805      	ldr	r0, [pc, #20]	; (8020920 <HAL_UART_MspInit+0x8c>)
 802090a:	f000 fbc9 	bl	80210a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 802090e:	bf00      	nop
 8020910:	3728      	adds	r7, #40	; 0x28
 8020912:	46bd      	mov	sp, r7
 8020914:	bd80      	pop	{r7, pc}
 8020916:	bf00      	nop
 8020918:	40004400 	.word	0x40004400
 802091c:	40023800 	.word	0x40023800
 8020920:	40020000 	.word	0x40020000

08020924 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8020924:	b480      	push	{r7}
 8020926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8020928:	e7fe      	b.n	8020928 <NMI_Handler+0x4>

0802092a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802092a:	b480      	push	{r7}
 802092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 802092e:	e7fe      	b.n	802092e <HardFault_Handler+0x4>

08020930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8020930:	b480      	push	{r7}
 8020932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8020934:	e7fe      	b.n	8020934 <MemManage_Handler+0x4>

08020936 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8020936:	b480      	push	{r7}
 8020938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802093a:	e7fe      	b.n	802093a <BusFault_Handler+0x4>

0802093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 802093c:	b480      	push	{r7}
 802093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8020940:	e7fe      	b.n	8020940 <UsageFault_Handler+0x4>

08020942 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8020942:	b480      	push	{r7}
 8020944:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8020946:	bf00      	nop
 8020948:	46bd      	mov	sp, r7
 802094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802094e:	4770      	bx	lr

08020950 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8020950:	b480      	push	{r7}
 8020952:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8020954:	bf00      	nop
 8020956:	46bd      	mov	sp, r7
 8020958:	f85d 7b04 	ldr.w	r7, [sp], #4
 802095c:	4770      	bx	lr

0802095e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 802095e:	b480      	push	{r7}
 8020960:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8020962:	bf00      	nop
 8020964:	46bd      	mov	sp, r7
 8020966:	f85d 7b04 	ldr.w	r7, [sp], #4
 802096a:	4770      	bx	lr

0802096c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 802096c:	b580      	push	{r7, lr}
 802096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8020970:	f000 f8b8 	bl	8020ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8020974:	bf00      	nop
 8020976:	bd80      	pop	{r7, pc}

08020978 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8020978:	b580      	push	{r7, lr}
 802097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 802097c:	4802      	ldr	r0, [pc, #8]	; (8020988 <SDIO_IRQHandler+0x10>)
 802097e:	f002 fbd3 	bl	8023128 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8020982:	bf00      	nop
 8020984:	bd80      	pop	{r7, pc}
 8020986:	bf00      	nop
 8020988:	20000028 	.word	0x20000028

0802098c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 802098c:	b580      	push	{r7, lr}
 802098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8020990:	4802      	ldr	r0, [pc, #8]	; (802099c <DMA2_Stream3_IRQHandler+0x10>)
 8020992:	f000 f9fb 	bl	8020d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8020996:	bf00      	nop
 8020998:	bd80      	pop	{r7, pc}
 802099a:	bf00      	nop
 802099c:	200000ac 	.word	0x200000ac

080209a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80209a0:	b580      	push	{r7, lr}
 80209a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80209a4:	4802      	ldr	r0, [pc, #8]	; (80209b0 <OTG_FS_IRQHandler+0x10>)
 80209a6:	f000 fd42 	bl	802142e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80209aa:	bf00      	nop
 80209ac:	bd80      	pop	{r7, pc}
 80209ae:	bf00      	nop
 80209b0:	200001c0 	.word	0x200001c0

080209b4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80209b4:	b580      	push	{r7, lr}
 80209b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80209b8:	4802      	ldr	r0, [pc, #8]	; (80209c4 <DMA2_Stream6_IRQHandler+0x10>)
 80209ba:	f000 f9e7 	bl	8020d8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80209be:	bf00      	nop
 80209c0:	bd80      	pop	{r7, pc}
 80209c2:	bf00      	nop
 80209c4:	2000010c 	.word	0x2000010c

080209c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80209c8:	b480      	push	{r7}
 80209ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80209cc:	4b06      	ldr	r3, [pc, #24]	; (80209e8 <SystemInit+0x20>)
 80209ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80209d2:	4a05      	ldr	r2, [pc, #20]	; (80209e8 <SystemInit+0x20>)
 80209d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80209d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80209dc:	bf00      	nop
 80209de:	46bd      	mov	sp, r7
 80209e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80209e4:	4770      	bx	lr
 80209e6:	bf00      	nop
 80209e8:	e000ed00 	.word	0xe000ed00

080209ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80209ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8020a24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80209f0:	480d      	ldr	r0, [pc, #52]	; (8020a28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80209f2:	490e      	ldr	r1, [pc, #56]	; (8020a2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80209f4:	4a0e      	ldr	r2, [pc, #56]	; (8020a30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80209f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80209f8:	e002      	b.n	8020a00 <LoopCopyDataInit>

080209fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80209fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80209fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80209fe:	3304      	adds	r3, #4

08020a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8020a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8020a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8020a04:	d3f9      	bcc.n	80209fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8020a06:	4a0b      	ldr	r2, [pc, #44]	; (8020a34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8020a08:	4c0b      	ldr	r4, [pc, #44]	; (8020a38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8020a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8020a0c:	e001      	b.n	8020a12 <LoopFillZerobss>

08020a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8020a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8020a10:	3204      	adds	r2, #4

08020a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8020a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8020a14:	d3fb      	bcc.n	8020a0e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8020a16:	f7ff ffd7 	bl	80209c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8020a1a:	f005 ffad 	bl	8026978 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8020a1e:	f7ff fd8f 	bl	8020540 <main>
  bx  lr    
 8020a22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8020a24:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8020a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8020a2c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8020a30:	08026a10 	.word	0x08026a10
  ldr r2, =_sbss
 8020a34:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8020a38:	200006cc 	.word	0x200006cc

08020a3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8020a3c:	e7fe      	b.n	8020a3c <ADC_IRQHandler>
	...

08020a40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8020a40:	b580      	push	{r7, lr}
 8020a42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8020a44:	4b0e      	ldr	r3, [pc, #56]	; (8020a80 <HAL_Init+0x40>)
 8020a46:	681b      	ldr	r3, [r3, #0]
 8020a48:	4a0d      	ldr	r2, [pc, #52]	; (8020a80 <HAL_Init+0x40>)
 8020a4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8020a4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8020a50:	4b0b      	ldr	r3, [pc, #44]	; (8020a80 <HAL_Init+0x40>)
 8020a52:	681b      	ldr	r3, [r3, #0]
 8020a54:	4a0a      	ldr	r2, [pc, #40]	; (8020a80 <HAL_Init+0x40>)
 8020a56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8020a5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8020a5c:	4b08      	ldr	r3, [pc, #32]	; (8020a80 <HAL_Init+0x40>)
 8020a5e:	681b      	ldr	r3, [r3, #0]
 8020a60:	4a07      	ldr	r2, [pc, #28]	; (8020a80 <HAL_Init+0x40>)
 8020a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8020a66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8020a68:	2003      	movs	r0, #3
 8020a6a:	f000 f92b 	bl	8020cc4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8020a6e:	2000      	movs	r0, #0
 8020a70:	f000 f808 	bl	8020a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8020a74:	f7ff fee6 	bl	8020844 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8020a78:	2300      	movs	r3, #0
}
 8020a7a:	4618      	mov	r0, r3
 8020a7c:	bd80      	pop	{r7, pc}
 8020a7e:	bf00      	nop
 8020a80:	40023c00 	.word	0x40023c00

08020a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8020a84:	b580      	push	{r7, lr}
 8020a86:	b082      	sub	sp, #8
 8020a88:	af00      	add	r7, sp, #0
 8020a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8020a8c:	4b12      	ldr	r3, [pc, #72]	; (8020ad8 <HAL_InitTick+0x54>)
 8020a8e:	681a      	ldr	r2, [r3, #0]
 8020a90:	4b12      	ldr	r3, [pc, #72]	; (8020adc <HAL_InitTick+0x58>)
 8020a92:	781b      	ldrb	r3, [r3, #0]
 8020a94:	4619      	mov	r1, r3
 8020a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8020a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8020a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8020aa2:	4618      	mov	r0, r3
 8020aa4:	f000 f943 	bl	8020d2e <HAL_SYSTICK_Config>
 8020aa8:	4603      	mov	r3, r0
 8020aaa:	2b00      	cmp	r3, #0
 8020aac:	d001      	beq.n	8020ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8020aae:	2301      	movs	r3, #1
 8020ab0:	e00e      	b.n	8020ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8020ab2:	687b      	ldr	r3, [r7, #4]
 8020ab4:	2b0f      	cmp	r3, #15
 8020ab6:	d80a      	bhi.n	8020ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8020ab8:	2200      	movs	r2, #0
 8020aba:	6879      	ldr	r1, [r7, #4]
 8020abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020ac0:	f000 f90b 	bl	8020cda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8020ac4:	4a06      	ldr	r2, [pc, #24]	; (8020ae0 <HAL_InitTick+0x5c>)
 8020ac6:	687b      	ldr	r3, [r7, #4]
 8020ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8020aca:	2300      	movs	r3, #0
 8020acc:	e000      	b.n	8020ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8020ace:	2301      	movs	r3, #1
}
 8020ad0:	4618      	mov	r0, r3
 8020ad2:	3708      	adds	r7, #8
 8020ad4:	46bd      	mov	sp, r7
 8020ad6:	bd80      	pop	{r7, pc}
 8020ad8:	20000000 	.word	0x20000000
 8020adc:	20000008 	.word	0x20000008
 8020ae0:	20000004 	.word	0x20000004

08020ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8020ae4:	b480      	push	{r7}
 8020ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8020ae8:	4b06      	ldr	r3, [pc, #24]	; (8020b04 <HAL_IncTick+0x20>)
 8020aea:	781b      	ldrb	r3, [r3, #0]
 8020aec:	461a      	mov	r2, r3
 8020aee:	4b06      	ldr	r3, [pc, #24]	; (8020b08 <HAL_IncTick+0x24>)
 8020af0:	681b      	ldr	r3, [r3, #0]
 8020af2:	4413      	add	r3, r2
 8020af4:	4a04      	ldr	r2, [pc, #16]	; (8020b08 <HAL_IncTick+0x24>)
 8020af6:	6013      	str	r3, [r2, #0]
}
 8020af8:	bf00      	nop
 8020afa:	46bd      	mov	sp, r7
 8020afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b00:	4770      	bx	lr
 8020b02:	bf00      	nop
 8020b04:	20000008 	.word	0x20000008
 8020b08:	200001b0 	.word	0x200001b0

08020b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8020b0c:	b480      	push	{r7}
 8020b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8020b10:	4b03      	ldr	r3, [pc, #12]	; (8020b20 <HAL_GetTick+0x14>)
 8020b12:	681b      	ldr	r3, [r3, #0]
}
 8020b14:	4618      	mov	r0, r3
 8020b16:	46bd      	mov	sp, r7
 8020b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b1c:	4770      	bx	lr
 8020b1e:	bf00      	nop
 8020b20:	200001b0 	.word	0x200001b0

08020b24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020b24:	b480      	push	{r7}
 8020b26:	b085      	sub	sp, #20
 8020b28:	af00      	add	r7, sp, #0
 8020b2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8020b2c:	687b      	ldr	r3, [r7, #4]
 8020b2e:	f003 0307 	and.w	r3, r3, #7
 8020b32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8020b34:	4b0c      	ldr	r3, [pc, #48]	; (8020b68 <__NVIC_SetPriorityGrouping+0x44>)
 8020b36:	68db      	ldr	r3, [r3, #12]
 8020b38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8020b3a:	68ba      	ldr	r2, [r7, #8]
 8020b3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8020b40:	4013      	ands	r3, r2
 8020b42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8020b44:	68fb      	ldr	r3, [r7, #12]
 8020b46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8020b48:	68bb      	ldr	r3, [r7, #8]
 8020b4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8020b4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8020b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8020b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8020b56:	4a04      	ldr	r2, [pc, #16]	; (8020b68 <__NVIC_SetPriorityGrouping+0x44>)
 8020b58:	68bb      	ldr	r3, [r7, #8]
 8020b5a:	60d3      	str	r3, [r2, #12]
}
 8020b5c:	bf00      	nop
 8020b5e:	3714      	adds	r7, #20
 8020b60:	46bd      	mov	sp, r7
 8020b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b66:	4770      	bx	lr
 8020b68:	e000ed00 	.word	0xe000ed00

08020b6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8020b6c:	b480      	push	{r7}
 8020b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8020b70:	4b04      	ldr	r3, [pc, #16]	; (8020b84 <__NVIC_GetPriorityGrouping+0x18>)
 8020b72:	68db      	ldr	r3, [r3, #12]
 8020b74:	0a1b      	lsrs	r3, r3, #8
 8020b76:	f003 0307 	and.w	r3, r3, #7
}
 8020b7a:	4618      	mov	r0, r3
 8020b7c:	46bd      	mov	sp, r7
 8020b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b82:	4770      	bx	lr
 8020b84:	e000ed00 	.word	0xe000ed00

08020b88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8020b88:	b480      	push	{r7}
 8020b8a:	b083      	sub	sp, #12
 8020b8c:	af00      	add	r7, sp, #0
 8020b8e:	4603      	mov	r3, r0
 8020b90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8020b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020b96:	2b00      	cmp	r3, #0
 8020b98:	db0b      	blt.n	8020bb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8020b9a:	79fb      	ldrb	r3, [r7, #7]
 8020b9c:	f003 021f 	and.w	r2, r3, #31
 8020ba0:	4907      	ldr	r1, [pc, #28]	; (8020bc0 <__NVIC_EnableIRQ+0x38>)
 8020ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020ba6:	095b      	lsrs	r3, r3, #5
 8020ba8:	2001      	movs	r0, #1
 8020baa:	fa00 f202 	lsl.w	r2, r0, r2
 8020bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8020bb2:	bf00      	nop
 8020bb4:	370c      	adds	r7, #12
 8020bb6:	46bd      	mov	sp, r7
 8020bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020bbc:	4770      	bx	lr
 8020bbe:	bf00      	nop
 8020bc0:	e000e100 	.word	0xe000e100

08020bc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8020bc4:	b480      	push	{r7}
 8020bc6:	b083      	sub	sp, #12
 8020bc8:	af00      	add	r7, sp, #0
 8020bca:	4603      	mov	r3, r0
 8020bcc:	6039      	str	r1, [r7, #0]
 8020bce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8020bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020bd4:	2b00      	cmp	r3, #0
 8020bd6:	db0a      	blt.n	8020bee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8020bd8:	683b      	ldr	r3, [r7, #0]
 8020bda:	b2da      	uxtb	r2, r3
 8020bdc:	490c      	ldr	r1, [pc, #48]	; (8020c10 <__NVIC_SetPriority+0x4c>)
 8020bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020be2:	0112      	lsls	r2, r2, #4
 8020be4:	b2d2      	uxtb	r2, r2
 8020be6:	440b      	add	r3, r1
 8020be8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8020bec:	e00a      	b.n	8020c04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8020bee:	683b      	ldr	r3, [r7, #0]
 8020bf0:	b2da      	uxtb	r2, r3
 8020bf2:	4908      	ldr	r1, [pc, #32]	; (8020c14 <__NVIC_SetPriority+0x50>)
 8020bf4:	79fb      	ldrb	r3, [r7, #7]
 8020bf6:	f003 030f 	and.w	r3, r3, #15
 8020bfa:	3b04      	subs	r3, #4
 8020bfc:	0112      	lsls	r2, r2, #4
 8020bfe:	b2d2      	uxtb	r2, r2
 8020c00:	440b      	add	r3, r1
 8020c02:	761a      	strb	r2, [r3, #24]
}
 8020c04:	bf00      	nop
 8020c06:	370c      	adds	r7, #12
 8020c08:	46bd      	mov	sp, r7
 8020c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c0e:	4770      	bx	lr
 8020c10:	e000e100 	.word	0xe000e100
 8020c14:	e000ed00 	.word	0xe000ed00

08020c18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8020c18:	b480      	push	{r7}
 8020c1a:	b089      	sub	sp, #36	; 0x24
 8020c1c:	af00      	add	r7, sp, #0
 8020c1e:	60f8      	str	r0, [r7, #12]
 8020c20:	60b9      	str	r1, [r7, #8]
 8020c22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8020c24:	68fb      	ldr	r3, [r7, #12]
 8020c26:	f003 0307 	and.w	r3, r3, #7
 8020c2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8020c2c:	69fb      	ldr	r3, [r7, #28]
 8020c2e:	f1c3 0307 	rsb	r3, r3, #7
 8020c32:	2b04      	cmp	r3, #4
 8020c34:	bf28      	it	cs
 8020c36:	2304      	movcs	r3, #4
 8020c38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8020c3a:	69fb      	ldr	r3, [r7, #28]
 8020c3c:	3304      	adds	r3, #4
 8020c3e:	2b06      	cmp	r3, #6
 8020c40:	d902      	bls.n	8020c48 <NVIC_EncodePriority+0x30>
 8020c42:	69fb      	ldr	r3, [r7, #28]
 8020c44:	3b03      	subs	r3, #3
 8020c46:	e000      	b.n	8020c4a <NVIC_EncodePriority+0x32>
 8020c48:	2300      	movs	r3, #0
 8020c4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020c4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8020c50:	69bb      	ldr	r3, [r7, #24]
 8020c52:	fa02 f303 	lsl.w	r3, r2, r3
 8020c56:	43da      	mvns	r2, r3
 8020c58:	68bb      	ldr	r3, [r7, #8]
 8020c5a:	401a      	ands	r2, r3
 8020c5c:	697b      	ldr	r3, [r7, #20]
 8020c5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8020c60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8020c64:	697b      	ldr	r3, [r7, #20]
 8020c66:	fa01 f303 	lsl.w	r3, r1, r3
 8020c6a:	43d9      	mvns	r1, r3
 8020c6c:	687b      	ldr	r3, [r7, #4]
 8020c6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020c70:	4313      	orrs	r3, r2
         );
}
 8020c72:	4618      	mov	r0, r3
 8020c74:	3724      	adds	r7, #36	; 0x24
 8020c76:	46bd      	mov	sp, r7
 8020c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c7c:	4770      	bx	lr
	...

08020c80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8020c80:	b580      	push	{r7, lr}
 8020c82:	b082      	sub	sp, #8
 8020c84:	af00      	add	r7, sp, #0
 8020c86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8020c88:	687b      	ldr	r3, [r7, #4]
 8020c8a:	3b01      	subs	r3, #1
 8020c8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8020c90:	d301      	bcc.n	8020c96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8020c92:	2301      	movs	r3, #1
 8020c94:	e00f      	b.n	8020cb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8020c96:	4a0a      	ldr	r2, [pc, #40]	; (8020cc0 <SysTick_Config+0x40>)
 8020c98:	687b      	ldr	r3, [r7, #4]
 8020c9a:	3b01      	subs	r3, #1
 8020c9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8020c9e:	210f      	movs	r1, #15
 8020ca0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020ca4:	f7ff ff8e 	bl	8020bc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8020ca8:	4b05      	ldr	r3, [pc, #20]	; (8020cc0 <SysTick_Config+0x40>)
 8020caa:	2200      	movs	r2, #0
 8020cac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8020cae:	4b04      	ldr	r3, [pc, #16]	; (8020cc0 <SysTick_Config+0x40>)
 8020cb0:	2207      	movs	r2, #7
 8020cb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8020cb4:	2300      	movs	r3, #0
}
 8020cb6:	4618      	mov	r0, r3
 8020cb8:	3708      	adds	r7, #8
 8020cba:	46bd      	mov	sp, r7
 8020cbc:	bd80      	pop	{r7, pc}
 8020cbe:	bf00      	nop
 8020cc0:	e000e010 	.word	0xe000e010

08020cc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020cc4:	b580      	push	{r7, lr}
 8020cc6:	b082      	sub	sp, #8
 8020cc8:	af00      	add	r7, sp, #0
 8020cca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8020ccc:	6878      	ldr	r0, [r7, #4]
 8020cce:	f7ff ff29 	bl	8020b24 <__NVIC_SetPriorityGrouping>
}
 8020cd2:	bf00      	nop
 8020cd4:	3708      	adds	r7, #8
 8020cd6:	46bd      	mov	sp, r7
 8020cd8:	bd80      	pop	{r7, pc}

08020cda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8020cda:	b580      	push	{r7, lr}
 8020cdc:	b086      	sub	sp, #24
 8020cde:	af00      	add	r7, sp, #0
 8020ce0:	4603      	mov	r3, r0
 8020ce2:	60b9      	str	r1, [r7, #8]
 8020ce4:	607a      	str	r2, [r7, #4]
 8020ce6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8020ce8:	2300      	movs	r3, #0
 8020cea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8020cec:	f7ff ff3e 	bl	8020b6c <__NVIC_GetPriorityGrouping>
 8020cf0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8020cf2:	687a      	ldr	r2, [r7, #4]
 8020cf4:	68b9      	ldr	r1, [r7, #8]
 8020cf6:	6978      	ldr	r0, [r7, #20]
 8020cf8:	f7ff ff8e 	bl	8020c18 <NVIC_EncodePriority>
 8020cfc:	4602      	mov	r2, r0
 8020cfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020d02:	4611      	mov	r1, r2
 8020d04:	4618      	mov	r0, r3
 8020d06:	f7ff ff5d 	bl	8020bc4 <__NVIC_SetPriority>
}
 8020d0a:	bf00      	nop
 8020d0c:	3718      	adds	r7, #24
 8020d0e:	46bd      	mov	sp, r7
 8020d10:	bd80      	pop	{r7, pc}

08020d12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8020d12:	b580      	push	{r7, lr}
 8020d14:	b082      	sub	sp, #8
 8020d16:	af00      	add	r7, sp, #0
 8020d18:	4603      	mov	r3, r0
 8020d1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8020d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020d20:	4618      	mov	r0, r3
 8020d22:	f7ff ff31 	bl	8020b88 <__NVIC_EnableIRQ>
}
 8020d26:	bf00      	nop
 8020d28:	3708      	adds	r7, #8
 8020d2a:	46bd      	mov	sp, r7
 8020d2c:	bd80      	pop	{r7, pc}

08020d2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8020d2e:	b580      	push	{r7, lr}
 8020d30:	b082      	sub	sp, #8
 8020d32:	af00      	add	r7, sp, #0
 8020d34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8020d36:	6878      	ldr	r0, [r7, #4]
 8020d38:	f7ff ffa2 	bl	8020c80 <SysTick_Config>
 8020d3c:	4603      	mov	r3, r0
}
 8020d3e:	4618      	mov	r0, r3
 8020d40:	3708      	adds	r7, #8
 8020d42:	46bd      	mov	sp, r7
 8020d44:	bd80      	pop	{r7, pc}

08020d46 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8020d46:	b480      	push	{r7}
 8020d48:	b083      	sub	sp, #12
 8020d4a:	af00      	add	r7, sp, #0
 8020d4c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8020d4e:	687b      	ldr	r3, [r7, #4]
 8020d50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8020d54:	b2db      	uxtb	r3, r3
 8020d56:	2b02      	cmp	r3, #2
 8020d58:	d004      	beq.n	8020d64 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8020d5a:	687b      	ldr	r3, [r7, #4]
 8020d5c:	2280      	movs	r2, #128	; 0x80
 8020d5e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8020d60:	2301      	movs	r3, #1
 8020d62:	e00c      	b.n	8020d7e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8020d64:	687b      	ldr	r3, [r7, #4]
 8020d66:	2205      	movs	r2, #5
 8020d68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8020d6c:	687b      	ldr	r3, [r7, #4]
 8020d6e:	681b      	ldr	r3, [r3, #0]
 8020d70:	681a      	ldr	r2, [r3, #0]
 8020d72:	687b      	ldr	r3, [r7, #4]
 8020d74:	681b      	ldr	r3, [r3, #0]
 8020d76:	f022 0201 	bic.w	r2, r2, #1
 8020d7a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8020d7c:	2300      	movs	r3, #0
}
 8020d7e:	4618      	mov	r0, r3
 8020d80:	370c      	adds	r7, #12
 8020d82:	46bd      	mov	sp, r7
 8020d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d88:	4770      	bx	lr
	...

08020d8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8020d8c:	b580      	push	{r7, lr}
 8020d8e:	b086      	sub	sp, #24
 8020d90:	af00      	add	r7, sp, #0
 8020d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8020d94:	2300      	movs	r3, #0
 8020d96:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8020d98:	4b8e      	ldr	r3, [pc, #568]	; (8020fd4 <HAL_DMA_IRQHandler+0x248>)
 8020d9a:	681b      	ldr	r3, [r3, #0]
 8020d9c:	4a8e      	ldr	r2, [pc, #568]	; (8020fd8 <HAL_DMA_IRQHandler+0x24c>)
 8020d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8020da2:	0a9b      	lsrs	r3, r3, #10
 8020da4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8020da6:	687b      	ldr	r3, [r7, #4]
 8020da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8020daa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8020dac:	693b      	ldr	r3, [r7, #16]
 8020dae:	681b      	ldr	r3, [r3, #0]
 8020db0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8020db2:	687b      	ldr	r3, [r7, #4]
 8020db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020db6:	2208      	movs	r2, #8
 8020db8:	409a      	lsls	r2, r3
 8020dba:	68fb      	ldr	r3, [r7, #12]
 8020dbc:	4013      	ands	r3, r2
 8020dbe:	2b00      	cmp	r3, #0
 8020dc0:	d01a      	beq.n	8020df8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8020dc2:	687b      	ldr	r3, [r7, #4]
 8020dc4:	681b      	ldr	r3, [r3, #0]
 8020dc6:	681b      	ldr	r3, [r3, #0]
 8020dc8:	f003 0304 	and.w	r3, r3, #4
 8020dcc:	2b00      	cmp	r3, #0
 8020dce:	d013      	beq.n	8020df8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8020dd0:	687b      	ldr	r3, [r7, #4]
 8020dd2:	681b      	ldr	r3, [r3, #0]
 8020dd4:	681a      	ldr	r2, [r3, #0]
 8020dd6:	687b      	ldr	r3, [r7, #4]
 8020dd8:	681b      	ldr	r3, [r3, #0]
 8020dda:	f022 0204 	bic.w	r2, r2, #4
 8020dde:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8020de0:	687b      	ldr	r3, [r7, #4]
 8020de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020de4:	2208      	movs	r2, #8
 8020de6:	409a      	lsls	r2, r3
 8020de8:	693b      	ldr	r3, [r7, #16]
 8020dea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8020dec:	687b      	ldr	r3, [r7, #4]
 8020dee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020df0:	f043 0201 	orr.w	r2, r3, #1
 8020df4:	687b      	ldr	r3, [r7, #4]
 8020df6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8020df8:	687b      	ldr	r3, [r7, #4]
 8020dfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020dfc:	2201      	movs	r2, #1
 8020dfe:	409a      	lsls	r2, r3
 8020e00:	68fb      	ldr	r3, [r7, #12]
 8020e02:	4013      	ands	r3, r2
 8020e04:	2b00      	cmp	r3, #0
 8020e06:	d012      	beq.n	8020e2e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8020e08:	687b      	ldr	r3, [r7, #4]
 8020e0a:	681b      	ldr	r3, [r3, #0]
 8020e0c:	695b      	ldr	r3, [r3, #20]
 8020e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8020e12:	2b00      	cmp	r3, #0
 8020e14:	d00b      	beq.n	8020e2e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8020e16:	687b      	ldr	r3, [r7, #4]
 8020e18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020e1a:	2201      	movs	r2, #1
 8020e1c:	409a      	lsls	r2, r3
 8020e1e:	693b      	ldr	r3, [r7, #16]
 8020e20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8020e22:	687b      	ldr	r3, [r7, #4]
 8020e24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020e26:	f043 0202 	orr.w	r2, r3, #2
 8020e2a:	687b      	ldr	r3, [r7, #4]
 8020e2c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8020e2e:	687b      	ldr	r3, [r7, #4]
 8020e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020e32:	2204      	movs	r2, #4
 8020e34:	409a      	lsls	r2, r3
 8020e36:	68fb      	ldr	r3, [r7, #12]
 8020e38:	4013      	ands	r3, r2
 8020e3a:	2b00      	cmp	r3, #0
 8020e3c:	d012      	beq.n	8020e64 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8020e3e:	687b      	ldr	r3, [r7, #4]
 8020e40:	681b      	ldr	r3, [r3, #0]
 8020e42:	681b      	ldr	r3, [r3, #0]
 8020e44:	f003 0302 	and.w	r3, r3, #2
 8020e48:	2b00      	cmp	r3, #0
 8020e4a:	d00b      	beq.n	8020e64 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8020e4c:	687b      	ldr	r3, [r7, #4]
 8020e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020e50:	2204      	movs	r2, #4
 8020e52:	409a      	lsls	r2, r3
 8020e54:	693b      	ldr	r3, [r7, #16]
 8020e56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8020e58:	687b      	ldr	r3, [r7, #4]
 8020e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020e5c:	f043 0204 	orr.w	r2, r3, #4
 8020e60:	687b      	ldr	r3, [r7, #4]
 8020e62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8020e64:	687b      	ldr	r3, [r7, #4]
 8020e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020e68:	2210      	movs	r2, #16
 8020e6a:	409a      	lsls	r2, r3
 8020e6c:	68fb      	ldr	r3, [r7, #12]
 8020e6e:	4013      	ands	r3, r2
 8020e70:	2b00      	cmp	r3, #0
 8020e72:	d043      	beq.n	8020efc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8020e74:	687b      	ldr	r3, [r7, #4]
 8020e76:	681b      	ldr	r3, [r3, #0]
 8020e78:	681b      	ldr	r3, [r3, #0]
 8020e7a:	f003 0308 	and.w	r3, r3, #8
 8020e7e:	2b00      	cmp	r3, #0
 8020e80:	d03c      	beq.n	8020efc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8020e82:	687b      	ldr	r3, [r7, #4]
 8020e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020e86:	2210      	movs	r2, #16
 8020e88:	409a      	lsls	r2, r3
 8020e8a:	693b      	ldr	r3, [r7, #16]
 8020e8c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8020e8e:	687b      	ldr	r3, [r7, #4]
 8020e90:	681b      	ldr	r3, [r3, #0]
 8020e92:	681b      	ldr	r3, [r3, #0]
 8020e94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8020e98:	2b00      	cmp	r3, #0
 8020e9a:	d018      	beq.n	8020ece <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8020e9c:	687b      	ldr	r3, [r7, #4]
 8020e9e:	681b      	ldr	r3, [r3, #0]
 8020ea0:	681b      	ldr	r3, [r3, #0]
 8020ea2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8020ea6:	2b00      	cmp	r3, #0
 8020ea8:	d108      	bne.n	8020ebc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8020eaa:	687b      	ldr	r3, [r7, #4]
 8020eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020eae:	2b00      	cmp	r3, #0
 8020eb0:	d024      	beq.n	8020efc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8020eb2:	687b      	ldr	r3, [r7, #4]
 8020eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020eb6:	6878      	ldr	r0, [r7, #4]
 8020eb8:	4798      	blx	r3
 8020eba:	e01f      	b.n	8020efc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8020ebc:	687b      	ldr	r3, [r7, #4]
 8020ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8020ec0:	2b00      	cmp	r3, #0
 8020ec2:	d01b      	beq.n	8020efc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8020ec4:	687b      	ldr	r3, [r7, #4]
 8020ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8020ec8:	6878      	ldr	r0, [r7, #4]
 8020eca:	4798      	blx	r3
 8020ecc:	e016      	b.n	8020efc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8020ece:	687b      	ldr	r3, [r7, #4]
 8020ed0:	681b      	ldr	r3, [r3, #0]
 8020ed2:	681b      	ldr	r3, [r3, #0]
 8020ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8020ed8:	2b00      	cmp	r3, #0
 8020eda:	d107      	bne.n	8020eec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8020edc:	687b      	ldr	r3, [r7, #4]
 8020ede:	681b      	ldr	r3, [r3, #0]
 8020ee0:	681a      	ldr	r2, [r3, #0]
 8020ee2:	687b      	ldr	r3, [r7, #4]
 8020ee4:	681b      	ldr	r3, [r3, #0]
 8020ee6:	f022 0208 	bic.w	r2, r2, #8
 8020eea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8020eec:	687b      	ldr	r3, [r7, #4]
 8020eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020ef0:	2b00      	cmp	r3, #0
 8020ef2:	d003      	beq.n	8020efc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8020ef4:	687b      	ldr	r3, [r7, #4]
 8020ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020ef8:	6878      	ldr	r0, [r7, #4]
 8020efa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8020efc:	687b      	ldr	r3, [r7, #4]
 8020efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020f00:	2220      	movs	r2, #32
 8020f02:	409a      	lsls	r2, r3
 8020f04:	68fb      	ldr	r3, [r7, #12]
 8020f06:	4013      	ands	r3, r2
 8020f08:	2b00      	cmp	r3, #0
 8020f0a:	f000 808f 	beq.w	802102c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8020f0e:	687b      	ldr	r3, [r7, #4]
 8020f10:	681b      	ldr	r3, [r3, #0]
 8020f12:	681b      	ldr	r3, [r3, #0]
 8020f14:	f003 0310 	and.w	r3, r3, #16
 8020f18:	2b00      	cmp	r3, #0
 8020f1a:	f000 8087 	beq.w	802102c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8020f1e:	687b      	ldr	r3, [r7, #4]
 8020f20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020f22:	2220      	movs	r2, #32
 8020f24:	409a      	lsls	r2, r3
 8020f26:	693b      	ldr	r3, [r7, #16]
 8020f28:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8020f2a:	687b      	ldr	r3, [r7, #4]
 8020f2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8020f30:	b2db      	uxtb	r3, r3
 8020f32:	2b05      	cmp	r3, #5
 8020f34:	d136      	bne.n	8020fa4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8020f36:	687b      	ldr	r3, [r7, #4]
 8020f38:	681b      	ldr	r3, [r3, #0]
 8020f3a:	681a      	ldr	r2, [r3, #0]
 8020f3c:	687b      	ldr	r3, [r7, #4]
 8020f3e:	681b      	ldr	r3, [r3, #0]
 8020f40:	f022 0216 	bic.w	r2, r2, #22
 8020f44:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8020f46:	687b      	ldr	r3, [r7, #4]
 8020f48:	681b      	ldr	r3, [r3, #0]
 8020f4a:	695a      	ldr	r2, [r3, #20]
 8020f4c:	687b      	ldr	r3, [r7, #4]
 8020f4e:	681b      	ldr	r3, [r3, #0]
 8020f50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8020f54:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8020f56:	687b      	ldr	r3, [r7, #4]
 8020f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020f5a:	2b00      	cmp	r3, #0
 8020f5c:	d103      	bne.n	8020f66 <HAL_DMA_IRQHandler+0x1da>
 8020f5e:	687b      	ldr	r3, [r7, #4]
 8020f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8020f62:	2b00      	cmp	r3, #0
 8020f64:	d007      	beq.n	8020f76 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8020f66:	687b      	ldr	r3, [r7, #4]
 8020f68:	681b      	ldr	r3, [r3, #0]
 8020f6a:	681a      	ldr	r2, [r3, #0]
 8020f6c:	687b      	ldr	r3, [r7, #4]
 8020f6e:	681b      	ldr	r3, [r3, #0]
 8020f70:	f022 0208 	bic.w	r2, r2, #8
 8020f74:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8020f76:	687b      	ldr	r3, [r7, #4]
 8020f78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020f7a:	223f      	movs	r2, #63	; 0x3f
 8020f7c:	409a      	lsls	r2, r3
 8020f7e:	693b      	ldr	r3, [r7, #16]
 8020f80:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8020f82:	687b      	ldr	r3, [r7, #4]
 8020f84:	2201      	movs	r2, #1
 8020f86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8020f8a:	687b      	ldr	r3, [r7, #4]
 8020f8c:	2200      	movs	r2, #0
 8020f8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8020f92:	687b      	ldr	r3, [r7, #4]
 8020f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8020f96:	2b00      	cmp	r3, #0
 8020f98:	d07e      	beq.n	8021098 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8020f9a:	687b      	ldr	r3, [r7, #4]
 8020f9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8020f9e:	6878      	ldr	r0, [r7, #4]
 8020fa0:	4798      	blx	r3
        }
        return;
 8020fa2:	e079      	b.n	8021098 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8020fa4:	687b      	ldr	r3, [r7, #4]
 8020fa6:	681b      	ldr	r3, [r3, #0]
 8020fa8:	681b      	ldr	r3, [r3, #0]
 8020faa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8020fae:	2b00      	cmp	r3, #0
 8020fb0:	d01d      	beq.n	8020fee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8020fb2:	687b      	ldr	r3, [r7, #4]
 8020fb4:	681b      	ldr	r3, [r3, #0]
 8020fb6:	681b      	ldr	r3, [r3, #0]
 8020fb8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8020fbc:	2b00      	cmp	r3, #0
 8020fbe:	d10d      	bne.n	8020fdc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8020fc0:	687b      	ldr	r3, [r7, #4]
 8020fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020fc4:	2b00      	cmp	r3, #0
 8020fc6:	d031      	beq.n	802102c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8020fc8:	687b      	ldr	r3, [r7, #4]
 8020fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020fcc:	6878      	ldr	r0, [r7, #4]
 8020fce:	4798      	blx	r3
 8020fd0:	e02c      	b.n	802102c <HAL_DMA_IRQHandler+0x2a0>
 8020fd2:	bf00      	nop
 8020fd4:	20000000 	.word	0x20000000
 8020fd8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8020fdc:	687b      	ldr	r3, [r7, #4]
 8020fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8020fe0:	2b00      	cmp	r3, #0
 8020fe2:	d023      	beq.n	802102c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8020fe4:	687b      	ldr	r3, [r7, #4]
 8020fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8020fe8:	6878      	ldr	r0, [r7, #4]
 8020fea:	4798      	blx	r3
 8020fec:	e01e      	b.n	802102c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8020fee:	687b      	ldr	r3, [r7, #4]
 8020ff0:	681b      	ldr	r3, [r3, #0]
 8020ff2:	681b      	ldr	r3, [r3, #0]
 8020ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8020ff8:	2b00      	cmp	r3, #0
 8020ffa:	d10f      	bne.n	802101c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8020ffc:	687b      	ldr	r3, [r7, #4]
 8020ffe:	681b      	ldr	r3, [r3, #0]
 8021000:	681a      	ldr	r2, [r3, #0]
 8021002:	687b      	ldr	r3, [r7, #4]
 8021004:	681b      	ldr	r3, [r3, #0]
 8021006:	f022 0210 	bic.w	r2, r2, #16
 802100a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 802100c:	687b      	ldr	r3, [r7, #4]
 802100e:	2201      	movs	r2, #1
 8021010:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8021014:	687b      	ldr	r3, [r7, #4]
 8021016:	2200      	movs	r2, #0
 8021018:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 802101c:	687b      	ldr	r3, [r7, #4]
 802101e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8021020:	2b00      	cmp	r3, #0
 8021022:	d003      	beq.n	802102c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8021024:	687b      	ldr	r3, [r7, #4]
 8021026:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8021028:	6878      	ldr	r0, [r7, #4]
 802102a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 802102c:	687b      	ldr	r3, [r7, #4]
 802102e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021030:	2b00      	cmp	r3, #0
 8021032:	d032      	beq.n	802109a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8021034:	687b      	ldr	r3, [r7, #4]
 8021036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8021038:	f003 0301 	and.w	r3, r3, #1
 802103c:	2b00      	cmp	r3, #0
 802103e:	d022      	beq.n	8021086 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8021040:	687b      	ldr	r3, [r7, #4]
 8021042:	2205      	movs	r2, #5
 8021044:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8021048:	687b      	ldr	r3, [r7, #4]
 802104a:	681b      	ldr	r3, [r3, #0]
 802104c:	681a      	ldr	r2, [r3, #0]
 802104e:	687b      	ldr	r3, [r7, #4]
 8021050:	681b      	ldr	r3, [r3, #0]
 8021052:	f022 0201 	bic.w	r2, r2, #1
 8021056:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8021058:	68bb      	ldr	r3, [r7, #8]
 802105a:	3301      	adds	r3, #1
 802105c:	60bb      	str	r3, [r7, #8]
 802105e:	697a      	ldr	r2, [r7, #20]
 8021060:	429a      	cmp	r2, r3
 8021062:	d307      	bcc.n	8021074 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8021064:	687b      	ldr	r3, [r7, #4]
 8021066:	681b      	ldr	r3, [r3, #0]
 8021068:	681b      	ldr	r3, [r3, #0]
 802106a:	f003 0301 	and.w	r3, r3, #1
 802106e:	2b00      	cmp	r3, #0
 8021070:	d1f2      	bne.n	8021058 <HAL_DMA_IRQHandler+0x2cc>
 8021072:	e000      	b.n	8021076 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8021074:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8021076:	687b      	ldr	r3, [r7, #4]
 8021078:	2201      	movs	r2, #1
 802107a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 802107e:	687b      	ldr	r3, [r7, #4]
 8021080:	2200      	movs	r2, #0
 8021082:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8021086:	687b      	ldr	r3, [r7, #4]
 8021088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 802108a:	2b00      	cmp	r3, #0
 802108c:	d005      	beq.n	802109a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 802108e:	687b      	ldr	r3, [r7, #4]
 8021090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8021092:	6878      	ldr	r0, [r7, #4]
 8021094:	4798      	blx	r3
 8021096:	e000      	b.n	802109a <HAL_DMA_IRQHandler+0x30e>
        return;
 8021098:	bf00      	nop
    }
  }
}
 802109a:	3718      	adds	r7, #24
 802109c:	46bd      	mov	sp, r7
 802109e:	bd80      	pop	{r7, pc}

080210a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80210a0:	b480      	push	{r7}
 80210a2:	b089      	sub	sp, #36	; 0x24
 80210a4:	af00      	add	r7, sp, #0
 80210a6:	6078      	str	r0, [r7, #4]
 80210a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80210aa:	2300      	movs	r3, #0
 80210ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80210ae:	2300      	movs	r3, #0
 80210b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80210b2:	2300      	movs	r3, #0
 80210b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80210b6:	2300      	movs	r3, #0
 80210b8:	61fb      	str	r3, [r7, #28]
 80210ba:	e165      	b.n	8021388 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80210bc:	2201      	movs	r2, #1
 80210be:	69fb      	ldr	r3, [r7, #28]
 80210c0:	fa02 f303 	lsl.w	r3, r2, r3
 80210c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80210c6:	683b      	ldr	r3, [r7, #0]
 80210c8:	681b      	ldr	r3, [r3, #0]
 80210ca:	697a      	ldr	r2, [r7, #20]
 80210cc:	4013      	ands	r3, r2
 80210ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80210d0:	693a      	ldr	r2, [r7, #16]
 80210d2:	697b      	ldr	r3, [r7, #20]
 80210d4:	429a      	cmp	r2, r3
 80210d6:	f040 8154 	bne.w	8021382 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80210da:	683b      	ldr	r3, [r7, #0]
 80210dc:	685b      	ldr	r3, [r3, #4]
 80210de:	f003 0303 	and.w	r3, r3, #3
 80210e2:	2b01      	cmp	r3, #1
 80210e4:	d005      	beq.n	80210f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80210e6:	683b      	ldr	r3, [r7, #0]
 80210e8:	685b      	ldr	r3, [r3, #4]
 80210ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80210ee:	2b02      	cmp	r3, #2
 80210f0:	d130      	bne.n	8021154 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80210f2:	687b      	ldr	r3, [r7, #4]
 80210f4:	689b      	ldr	r3, [r3, #8]
 80210f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80210f8:	69fb      	ldr	r3, [r7, #28]
 80210fa:	005b      	lsls	r3, r3, #1
 80210fc:	2203      	movs	r2, #3
 80210fe:	fa02 f303 	lsl.w	r3, r2, r3
 8021102:	43db      	mvns	r3, r3
 8021104:	69ba      	ldr	r2, [r7, #24]
 8021106:	4013      	ands	r3, r2
 8021108:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 802110a:	683b      	ldr	r3, [r7, #0]
 802110c:	68da      	ldr	r2, [r3, #12]
 802110e:	69fb      	ldr	r3, [r7, #28]
 8021110:	005b      	lsls	r3, r3, #1
 8021112:	fa02 f303 	lsl.w	r3, r2, r3
 8021116:	69ba      	ldr	r2, [r7, #24]
 8021118:	4313      	orrs	r3, r2
 802111a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 802111c:	687b      	ldr	r3, [r7, #4]
 802111e:	69ba      	ldr	r2, [r7, #24]
 8021120:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8021122:	687b      	ldr	r3, [r7, #4]
 8021124:	685b      	ldr	r3, [r3, #4]
 8021126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8021128:	2201      	movs	r2, #1
 802112a:	69fb      	ldr	r3, [r7, #28]
 802112c:	fa02 f303 	lsl.w	r3, r2, r3
 8021130:	43db      	mvns	r3, r3
 8021132:	69ba      	ldr	r2, [r7, #24]
 8021134:	4013      	ands	r3, r2
 8021136:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8021138:	683b      	ldr	r3, [r7, #0]
 802113a:	685b      	ldr	r3, [r3, #4]
 802113c:	091b      	lsrs	r3, r3, #4
 802113e:	f003 0201 	and.w	r2, r3, #1
 8021142:	69fb      	ldr	r3, [r7, #28]
 8021144:	fa02 f303 	lsl.w	r3, r2, r3
 8021148:	69ba      	ldr	r2, [r7, #24]
 802114a:	4313      	orrs	r3, r2
 802114c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802114e:	687b      	ldr	r3, [r7, #4]
 8021150:	69ba      	ldr	r2, [r7, #24]
 8021152:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8021154:	683b      	ldr	r3, [r7, #0]
 8021156:	685b      	ldr	r3, [r3, #4]
 8021158:	f003 0303 	and.w	r3, r3, #3
 802115c:	2b03      	cmp	r3, #3
 802115e:	d017      	beq.n	8021190 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8021160:	687b      	ldr	r3, [r7, #4]
 8021162:	68db      	ldr	r3, [r3, #12]
 8021164:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8021166:	69fb      	ldr	r3, [r7, #28]
 8021168:	005b      	lsls	r3, r3, #1
 802116a:	2203      	movs	r2, #3
 802116c:	fa02 f303 	lsl.w	r3, r2, r3
 8021170:	43db      	mvns	r3, r3
 8021172:	69ba      	ldr	r2, [r7, #24]
 8021174:	4013      	ands	r3, r2
 8021176:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8021178:	683b      	ldr	r3, [r7, #0]
 802117a:	689a      	ldr	r2, [r3, #8]
 802117c:	69fb      	ldr	r3, [r7, #28]
 802117e:	005b      	lsls	r3, r3, #1
 8021180:	fa02 f303 	lsl.w	r3, r2, r3
 8021184:	69ba      	ldr	r2, [r7, #24]
 8021186:	4313      	orrs	r3, r2
 8021188:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 802118a:	687b      	ldr	r3, [r7, #4]
 802118c:	69ba      	ldr	r2, [r7, #24]
 802118e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8021190:	683b      	ldr	r3, [r7, #0]
 8021192:	685b      	ldr	r3, [r3, #4]
 8021194:	f003 0303 	and.w	r3, r3, #3
 8021198:	2b02      	cmp	r3, #2
 802119a:	d123      	bne.n	80211e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 802119c:	69fb      	ldr	r3, [r7, #28]
 802119e:	08da      	lsrs	r2, r3, #3
 80211a0:	687b      	ldr	r3, [r7, #4]
 80211a2:	3208      	adds	r2, #8
 80211a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80211a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80211aa:	69fb      	ldr	r3, [r7, #28]
 80211ac:	f003 0307 	and.w	r3, r3, #7
 80211b0:	009b      	lsls	r3, r3, #2
 80211b2:	220f      	movs	r2, #15
 80211b4:	fa02 f303 	lsl.w	r3, r2, r3
 80211b8:	43db      	mvns	r3, r3
 80211ba:	69ba      	ldr	r2, [r7, #24]
 80211bc:	4013      	ands	r3, r2
 80211be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80211c0:	683b      	ldr	r3, [r7, #0]
 80211c2:	691a      	ldr	r2, [r3, #16]
 80211c4:	69fb      	ldr	r3, [r7, #28]
 80211c6:	f003 0307 	and.w	r3, r3, #7
 80211ca:	009b      	lsls	r3, r3, #2
 80211cc:	fa02 f303 	lsl.w	r3, r2, r3
 80211d0:	69ba      	ldr	r2, [r7, #24]
 80211d2:	4313      	orrs	r3, r2
 80211d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80211d6:	69fb      	ldr	r3, [r7, #28]
 80211d8:	08da      	lsrs	r2, r3, #3
 80211da:	687b      	ldr	r3, [r7, #4]
 80211dc:	3208      	adds	r2, #8
 80211de:	69b9      	ldr	r1, [r7, #24]
 80211e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80211e4:	687b      	ldr	r3, [r7, #4]
 80211e6:	681b      	ldr	r3, [r3, #0]
 80211e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80211ea:	69fb      	ldr	r3, [r7, #28]
 80211ec:	005b      	lsls	r3, r3, #1
 80211ee:	2203      	movs	r2, #3
 80211f0:	fa02 f303 	lsl.w	r3, r2, r3
 80211f4:	43db      	mvns	r3, r3
 80211f6:	69ba      	ldr	r2, [r7, #24]
 80211f8:	4013      	ands	r3, r2
 80211fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80211fc:	683b      	ldr	r3, [r7, #0]
 80211fe:	685b      	ldr	r3, [r3, #4]
 8021200:	f003 0203 	and.w	r2, r3, #3
 8021204:	69fb      	ldr	r3, [r7, #28]
 8021206:	005b      	lsls	r3, r3, #1
 8021208:	fa02 f303 	lsl.w	r3, r2, r3
 802120c:	69ba      	ldr	r2, [r7, #24]
 802120e:	4313      	orrs	r3, r2
 8021210:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8021212:	687b      	ldr	r3, [r7, #4]
 8021214:	69ba      	ldr	r2, [r7, #24]
 8021216:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8021218:	683b      	ldr	r3, [r7, #0]
 802121a:	685b      	ldr	r3, [r3, #4]
 802121c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8021220:	2b00      	cmp	r3, #0
 8021222:	f000 80ae 	beq.w	8021382 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8021226:	2300      	movs	r3, #0
 8021228:	60fb      	str	r3, [r7, #12]
 802122a:	4b5d      	ldr	r3, [pc, #372]	; (80213a0 <HAL_GPIO_Init+0x300>)
 802122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802122e:	4a5c      	ldr	r2, [pc, #368]	; (80213a0 <HAL_GPIO_Init+0x300>)
 8021230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8021234:	6453      	str	r3, [r2, #68]	; 0x44
 8021236:	4b5a      	ldr	r3, [pc, #360]	; (80213a0 <HAL_GPIO_Init+0x300>)
 8021238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 802123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802123e:	60fb      	str	r3, [r7, #12]
 8021240:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8021242:	4a58      	ldr	r2, [pc, #352]	; (80213a4 <HAL_GPIO_Init+0x304>)
 8021244:	69fb      	ldr	r3, [r7, #28]
 8021246:	089b      	lsrs	r3, r3, #2
 8021248:	3302      	adds	r3, #2
 802124a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802124e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8021250:	69fb      	ldr	r3, [r7, #28]
 8021252:	f003 0303 	and.w	r3, r3, #3
 8021256:	009b      	lsls	r3, r3, #2
 8021258:	220f      	movs	r2, #15
 802125a:	fa02 f303 	lsl.w	r3, r2, r3
 802125e:	43db      	mvns	r3, r3
 8021260:	69ba      	ldr	r2, [r7, #24]
 8021262:	4013      	ands	r3, r2
 8021264:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8021266:	687b      	ldr	r3, [r7, #4]
 8021268:	4a4f      	ldr	r2, [pc, #316]	; (80213a8 <HAL_GPIO_Init+0x308>)
 802126a:	4293      	cmp	r3, r2
 802126c:	d025      	beq.n	80212ba <HAL_GPIO_Init+0x21a>
 802126e:	687b      	ldr	r3, [r7, #4]
 8021270:	4a4e      	ldr	r2, [pc, #312]	; (80213ac <HAL_GPIO_Init+0x30c>)
 8021272:	4293      	cmp	r3, r2
 8021274:	d01f      	beq.n	80212b6 <HAL_GPIO_Init+0x216>
 8021276:	687b      	ldr	r3, [r7, #4]
 8021278:	4a4d      	ldr	r2, [pc, #308]	; (80213b0 <HAL_GPIO_Init+0x310>)
 802127a:	4293      	cmp	r3, r2
 802127c:	d019      	beq.n	80212b2 <HAL_GPIO_Init+0x212>
 802127e:	687b      	ldr	r3, [r7, #4]
 8021280:	4a4c      	ldr	r2, [pc, #304]	; (80213b4 <HAL_GPIO_Init+0x314>)
 8021282:	4293      	cmp	r3, r2
 8021284:	d013      	beq.n	80212ae <HAL_GPIO_Init+0x20e>
 8021286:	687b      	ldr	r3, [r7, #4]
 8021288:	4a4b      	ldr	r2, [pc, #300]	; (80213b8 <HAL_GPIO_Init+0x318>)
 802128a:	4293      	cmp	r3, r2
 802128c:	d00d      	beq.n	80212aa <HAL_GPIO_Init+0x20a>
 802128e:	687b      	ldr	r3, [r7, #4]
 8021290:	4a4a      	ldr	r2, [pc, #296]	; (80213bc <HAL_GPIO_Init+0x31c>)
 8021292:	4293      	cmp	r3, r2
 8021294:	d007      	beq.n	80212a6 <HAL_GPIO_Init+0x206>
 8021296:	687b      	ldr	r3, [r7, #4]
 8021298:	4a49      	ldr	r2, [pc, #292]	; (80213c0 <HAL_GPIO_Init+0x320>)
 802129a:	4293      	cmp	r3, r2
 802129c:	d101      	bne.n	80212a2 <HAL_GPIO_Init+0x202>
 802129e:	2306      	movs	r3, #6
 80212a0:	e00c      	b.n	80212bc <HAL_GPIO_Init+0x21c>
 80212a2:	2307      	movs	r3, #7
 80212a4:	e00a      	b.n	80212bc <HAL_GPIO_Init+0x21c>
 80212a6:	2305      	movs	r3, #5
 80212a8:	e008      	b.n	80212bc <HAL_GPIO_Init+0x21c>
 80212aa:	2304      	movs	r3, #4
 80212ac:	e006      	b.n	80212bc <HAL_GPIO_Init+0x21c>
 80212ae:	2303      	movs	r3, #3
 80212b0:	e004      	b.n	80212bc <HAL_GPIO_Init+0x21c>
 80212b2:	2302      	movs	r3, #2
 80212b4:	e002      	b.n	80212bc <HAL_GPIO_Init+0x21c>
 80212b6:	2301      	movs	r3, #1
 80212b8:	e000      	b.n	80212bc <HAL_GPIO_Init+0x21c>
 80212ba:	2300      	movs	r3, #0
 80212bc:	69fa      	ldr	r2, [r7, #28]
 80212be:	f002 0203 	and.w	r2, r2, #3
 80212c2:	0092      	lsls	r2, r2, #2
 80212c4:	4093      	lsls	r3, r2
 80212c6:	69ba      	ldr	r2, [r7, #24]
 80212c8:	4313      	orrs	r3, r2
 80212ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80212cc:	4935      	ldr	r1, [pc, #212]	; (80213a4 <HAL_GPIO_Init+0x304>)
 80212ce:	69fb      	ldr	r3, [r7, #28]
 80212d0:	089b      	lsrs	r3, r3, #2
 80212d2:	3302      	adds	r3, #2
 80212d4:	69ba      	ldr	r2, [r7, #24]
 80212d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80212da:	4b3a      	ldr	r3, [pc, #232]	; (80213c4 <HAL_GPIO_Init+0x324>)
 80212dc:	689b      	ldr	r3, [r3, #8]
 80212de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80212e0:	693b      	ldr	r3, [r7, #16]
 80212e2:	43db      	mvns	r3, r3
 80212e4:	69ba      	ldr	r2, [r7, #24]
 80212e6:	4013      	ands	r3, r2
 80212e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80212ea:	683b      	ldr	r3, [r7, #0]
 80212ec:	685b      	ldr	r3, [r3, #4]
 80212ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80212f2:	2b00      	cmp	r3, #0
 80212f4:	d003      	beq.n	80212fe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80212f6:	69ba      	ldr	r2, [r7, #24]
 80212f8:	693b      	ldr	r3, [r7, #16]
 80212fa:	4313      	orrs	r3, r2
 80212fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80212fe:	4a31      	ldr	r2, [pc, #196]	; (80213c4 <HAL_GPIO_Init+0x324>)
 8021300:	69bb      	ldr	r3, [r7, #24]
 8021302:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8021304:	4b2f      	ldr	r3, [pc, #188]	; (80213c4 <HAL_GPIO_Init+0x324>)
 8021306:	68db      	ldr	r3, [r3, #12]
 8021308:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802130a:	693b      	ldr	r3, [r7, #16]
 802130c:	43db      	mvns	r3, r3
 802130e:	69ba      	ldr	r2, [r7, #24]
 8021310:	4013      	ands	r3, r2
 8021312:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8021314:	683b      	ldr	r3, [r7, #0]
 8021316:	685b      	ldr	r3, [r3, #4]
 8021318:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 802131c:	2b00      	cmp	r3, #0
 802131e:	d003      	beq.n	8021328 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8021320:	69ba      	ldr	r2, [r7, #24]
 8021322:	693b      	ldr	r3, [r7, #16]
 8021324:	4313      	orrs	r3, r2
 8021326:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8021328:	4a26      	ldr	r2, [pc, #152]	; (80213c4 <HAL_GPIO_Init+0x324>)
 802132a:	69bb      	ldr	r3, [r7, #24]
 802132c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 802132e:	4b25      	ldr	r3, [pc, #148]	; (80213c4 <HAL_GPIO_Init+0x324>)
 8021330:	685b      	ldr	r3, [r3, #4]
 8021332:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8021334:	693b      	ldr	r3, [r7, #16]
 8021336:	43db      	mvns	r3, r3
 8021338:	69ba      	ldr	r2, [r7, #24]
 802133a:	4013      	ands	r3, r2
 802133c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 802133e:	683b      	ldr	r3, [r7, #0]
 8021340:	685b      	ldr	r3, [r3, #4]
 8021342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8021346:	2b00      	cmp	r3, #0
 8021348:	d003      	beq.n	8021352 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 802134a:	69ba      	ldr	r2, [r7, #24]
 802134c:	693b      	ldr	r3, [r7, #16]
 802134e:	4313      	orrs	r3, r2
 8021350:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8021352:	4a1c      	ldr	r2, [pc, #112]	; (80213c4 <HAL_GPIO_Init+0x324>)
 8021354:	69bb      	ldr	r3, [r7, #24]
 8021356:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8021358:	4b1a      	ldr	r3, [pc, #104]	; (80213c4 <HAL_GPIO_Init+0x324>)
 802135a:	681b      	ldr	r3, [r3, #0]
 802135c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 802135e:	693b      	ldr	r3, [r7, #16]
 8021360:	43db      	mvns	r3, r3
 8021362:	69ba      	ldr	r2, [r7, #24]
 8021364:	4013      	ands	r3, r2
 8021366:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8021368:	683b      	ldr	r3, [r7, #0]
 802136a:	685b      	ldr	r3, [r3, #4]
 802136c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8021370:	2b00      	cmp	r3, #0
 8021372:	d003      	beq.n	802137c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8021374:	69ba      	ldr	r2, [r7, #24]
 8021376:	693b      	ldr	r3, [r7, #16]
 8021378:	4313      	orrs	r3, r2
 802137a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 802137c:	4a11      	ldr	r2, [pc, #68]	; (80213c4 <HAL_GPIO_Init+0x324>)
 802137e:	69bb      	ldr	r3, [r7, #24]
 8021380:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8021382:	69fb      	ldr	r3, [r7, #28]
 8021384:	3301      	adds	r3, #1
 8021386:	61fb      	str	r3, [r7, #28]
 8021388:	69fb      	ldr	r3, [r7, #28]
 802138a:	2b0f      	cmp	r3, #15
 802138c:	f67f ae96 	bls.w	80210bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8021390:	bf00      	nop
 8021392:	bf00      	nop
 8021394:	3724      	adds	r7, #36	; 0x24
 8021396:	46bd      	mov	sp, r7
 8021398:	f85d 7b04 	ldr.w	r7, [sp], #4
 802139c:	4770      	bx	lr
 802139e:	bf00      	nop
 80213a0:	40023800 	.word	0x40023800
 80213a4:	40013800 	.word	0x40013800
 80213a8:	40020000 	.word	0x40020000
 80213ac:	40020400 	.word	0x40020400
 80213b0:	40020800 	.word	0x40020800
 80213b4:	40020c00 	.word	0x40020c00
 80213b8:	40021000 	.word	0x40021000
 80213bc:	40021400 	.word	0x40021400
 80213c0:	40021800 	.word	0x40021800
 80213c4:	40013c00 	.word	0x40013c00

080213c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80213c8:	b480      	push	{r7}
 80213ca:	b083      	sub	sp, #12
 80213cc:	af00      	add	r7, sp, #0
 80213ce:	6078      	str	r0, [r7, #4]
 80213d0:	460b      	mov	r3, r1
 80213d2:	807b      	strh	r3, [r7, #2]
 80213d4:	4613      	mov	r3, r2
 80213d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80213d8:	787b      	ldrb	r3, [r7, #1]
 80213da:	2b00      	cmp	r3, #0
 80213dc:	d003      	beq.n	80213e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80213de:	887a      	ldrh	r2, [r7, #2]
 80213e0:	687b      	ldr	r3, [r7, #4]
 80213e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80213e4:	e003      	b.n	80213ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80213e6:	887b      	ldrh	r3, [r7, #2]
 80213e8:	041a      	lsls	r2, r3, #16
 80213ea:	687b      	ldr	r3, [r7, #4]
 80213ec:	619a      	str	r2, [r3, #24]
}
 80213ee:	bf00      	nop
 80213f0:	370c      	adds	r7, #12
 80213f2:	46bd      	mov	sp, r7
 80213f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80213f8:	4770      	bx	lr

080213fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80213fa:	b480      	push	{r7}
 80213fc:	b085      	sub	sp, #20
 80213fe:	af00      	add	r7, sp, #0
 8021400:	6078      	str	r0, [r7, #4]
 8021402:	460b      	mov	r3, r1
 8021404:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8021406:	687b      	ldr	r3, [r7, #4]
 8021408:	695b      	ldr	r3, [r3, #20]
 802140a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 802140c:	887a      	ldrh	r2, [r7, #2]
 802140e:	68fb      	ldr	r3, [r7, #12]
 8021410:	4013      	ands	r3, r2
 8021412:	041a      	lsls	r2, r3, #16
 8021414:	68fb      	ldr	r3, [r7, #12]
 8021416:	43d9      	mvns	r1, r3
 8021418:	887b      	ldrh	r3, [r7, #2]
 802141a:	400b      	ands	r3, r1
 802141c:	431a      	orrs	r2, r3
 802141e:	687b      	ldr	r3, [r7, #4]
 8021420:	619a      	str	r2, [r3, #24]
}
 8021422:	bf00      	nop
 8021424:	3714      	adds	r7, #20
 8021426:	46bd      	mov	sp, r7
 8021428:	f85d 7b04 	ldr.w	r7, [sp], #4
 802142c:	4770      	bx	lr

0802142e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 802142e:	b590      	push	{r4, r7, lr}
 8021430:	b08d      	sub	sp, #52	; 0x34
 8021432:	af00      	add	r7, sp, #0
 8021434:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8021436:	687b      	ldr	r3, [r7, #4]
 8021438:	681b      	ldr	r3, [r3, #0]
 802143a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802143c:	6a3b      	ldr	r3, [r7, #32]
 802143e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8021440:	687b      	ldr	r3, [r7, #4]
 8021442:	681b      	ldr	r3, [r3, #0]
 8021444:	4618      	mov	r0, r3
 8021446:	f003 fd96 	bl	8024f76 <USB_GetMode>
 802144a:	4603      	mov	r3, r0
 802144c:	2b00      	cmp	r3, #0
 802144e:	f040 84b7 	bne.w	8021dc0 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8021452:	687b      	ldr	r3, [r7, #4]
 8021454:	681b      	ldr	r3, [r3, #0]
 8021456:	4618      	mov	r0, r3
 8021458:	f003 fcfa 	bl	8024e50 <USB_ReadInterrupts>
 802145c:	4603      	mov	r3, r0
 802145e:	2b00      	cmp	r3, #0
 8021460:	f000 84ad 	beq.w	8021dbe <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8021464:	69fb      	ldr	r3, [r7, #28]
 8021466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802146a:	689b      	ldr	r3, [r3, #8]
 802146c:	0a1b      	lsrs	r3, r3, #8
 802146e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8021472:	687b      	ldr	r3, [r7, #4]
 8021474:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8021478:	687b      	ldr	r3, [r7, #4]
 802147a:	681b      	ldr	r3, [r3, #0]
 802147c:	4618      	mov	r0, r3
 802147e:	f003 fce7 	bl	8024e50 <USB_ReadInterrupts>
 8021482:	4603      	mov	r3, r0
 8021484:	f003 0302 	and.w	r3, r3, #2
 8021488:	2b02      	cmp	r3, #2
 802148a:	d107      	bne.n	802149c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 802148c:	687b      	ldr	r3, [r7, #4]
 802148e:	681b      	ldr	r3, [r3, #0]
 8021490:	695a      	ldr	r2, [r3, #20]
 8021492:	687b      	ldr	r3, [r7, #4]
 8021494:	681b      	ldr	r3, [r3, #0]
 8021496:	f002 0202 	and.w	r2, r2, #2
 802149a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 802149c:	687b      	ldr	r3, [r7, #4]
 802149e:	681b      	ldr	r3, [r3, #0]
 80214a0:	4618      	mov	r0, r3
 80214a2:	f003 fcd5 	bl	8024e50 <USB_ReadInterrupts>
 80214a6:	4603      	mov	r3, r0
 80214a8:	f003 0310 	and.w	r3, r3, #16
 80214ac:	2b10      	cmp	r3, #16
 80214ae:	d161      	bne.n	8021574 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80214b0:	687b      	ldr	r3, [r7, #4]
 80214b2:	681b      	ldr	r3, [r3, #0]
 80214b4:	699a      	ldr	r2, [r3, #24]
 80214b6:	687b      	ldr	r3, [r7, #4]
 80214b8:	681b      	ldr	r3, [r3, #0]
 80214ba:	f022 0210 	bic.w	r2, r2, #16
 80214be:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80214c0:	6a3b      	ldr	r3, [r7, #32]
 80214c2:	6a1b      	ldr	r3, [r3, #32]
 80214c4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80214c6:	69bb      	ldr	r3, [r7, #24]
 80214c8:	f003 020f 	and.w	r2, r3, #15
 80214cc:	4613      	mov	r3, r2
 80214ce:	00db      	lsls	r3, r3, #3
 80214d0:	4413      	add	r3, r2
 80214d2:	009b      	lsls	r3, r3, #2
 80214d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80214d8:	687a      	ldr	r2, [r7, #4]
 80214da:	4413      	add	r3, r2
 80214dc:	3304      	adds	r3, #4
 80214de:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80214e0:	69bb      	ldr	r3, [r7, #24]
 80214e2:	0c5b      	lsrs	r3, r3, #17
 80214e4:	f003 030f 	and.w	r3, r3, #15
 80214e8:	2b02      	cmp	r3, #2
 80214ea:	d124      	bne.n	8021536 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80214ec:	69ba      	ldr	r2, [r7, #24]
 80214ee:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80214f2:	4013      	ands	r3, r2
 80214f4:	2b00      	cmp	r3, #0
 80214f6:	d035      	beq.n	8021564 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80214f8:	697b      	ldr	r3, [r7, #20]
 80214fa:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80214fc:	69bb      	ldr	r3, [r7, #24]
 80214fe:	091b      	lsrs	r3, r3, #4
 8021500:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8021502:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8021506:	b29b      	uxth	r3, r3
 8021508:	461a      	mov	r2, r3
 802150a:	6a38      	ldr	r0, [r7, #32]
 802150c:	f003 fb4e 	bl	8024bac <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8021510:	697b      	ldr	r3, [r7, #20]
 8021512:	691a      	ldr	r2, [r3, #16]
 8021514:	69bb      	ldr	r3, [r7, #24]
 8021516:	091b      	lsrs	r3, r3, #4
 8021518:	f3c3 030a 	ubfx	r3, r3, #0, #11
 802151c:	441a      	add	r2, r3
 802151e:	697b      	ldr	r3, [r7, #20]
 8021520:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8021522:	697b      	ldr	r3, [r7, #20]
 8021524:	6a1a      	ldr	r2, [r3, #32]
 8021526:	69bb      	ldr	r3, [r7, #24]
 8021528:	091b      	lsrs	r3, r3, #4
 802152a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 802152e:	441a      	add	r2, r3
 8021530:	697b      	ldr	r3, [r7, #20]
 8021532:	621a      	str	r2, [r3, #32]
 8021534:	e016      	b.n	8021564 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8021536:	69bb      	ldr	r3, [r7, #24]
 8021538:	0c5b      	lsrs	r3, r3, #17
 802153a:	f003 030f 	and.w	r3, r3, #15
 802153e:	2b06      	cmp	r3, #6
 8021540:	d110      	bne.n	8021564 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8021542:	687b      	ldr	r3, [r7, #4]
 8021544:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8021548:	2208      	movs	r2, #8
 802154a:	4619      	mov	r1, r3
 802154c:	6a38      	ldr	r0, [r7, #32]
 802154e:	f003 fb2d 	bl	8024bac <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8021552:	697b      	ldr	r3, [r7, #20]
 8021554:	6a1a      	ldr	r2, [r3, #32]
 8021556:	69bb      	ldr	r3, [r7, #24]
 8021558:	091b      	lsrs	r3, r3, #4
 802155a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 802155e:	441a      	add	r2, r3
 8021560:	697b      	ldr	r3, [r7, #20]
 8021562:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8021564:	687b      	ldr	r3, [r7, #4]
 8021566:	681b      	ldr	r3, [r3, #0]
 8021568:	699a      	ldr	r2, [r3, #24]
 802156a:	687b      	ldr	r3, [r7, #4]
 802156c:	681b      	ldr	r3, [r3, #0]
 802156e:	f042 0210 	orr.w	r2, r2, #16
 8021572:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8021574:	687b      	ldr	r3, [r7, #4]
 8021576:	681b      	ldr	r3, [r3, #0]
 8021578:	4618      	mov	r0, r3
 802157a:	f003 fc69 	bl	8024e50 <USB_ReadInterrupts>
 802157e:	4603      	mov	r3, r0
 8021580:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8021584:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8021588:	f040 80a7 	bne.w	80216da <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 802158c:	2300      	movs	r3, #0
 802158e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8021590:	687b      	ldr	r3, [r7, #4]
 8021592:	681b      	ldr	r3, [r3, #0]
 8021594:	4618      	mov	r0, r3
 8021596:	f003 fc6e 	bl	8024e76 <USB_ReadDevAllOutEpInterrupt>
 802159a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 802159c:	e099      	b.n	80216d2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 802159e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80215a0:	f003 0301 	and.w	r3, r3, #1
 80215a4:	2b00      	cmp	r3, #0
 80215a6:	f000 808e 	beq.w	80216c6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80215aa:	687b      	ldr	r3, [r7, #4]
 80215ac:	681b      	ldr	r3, [r3, #0]
 80215ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80215b0:	b2d2      	uxtb	r2, r2
 80215b2:	4611      	mov	r1, r2
 80215b4:	4618      	mov	r0, r3
 80215b6:	f003 fc92 	bl	8024ede <USB_ReadDevOutEPInterrupt>
 80215ba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80215bc:	693b      	ldr	r3, [r7, #16]
 80215be:	f003 0301 	and.w	r3, r3, #1
 80215c2:	2b00      	cmp	r3, #0
 80215c4:	d00c      	beq.n	80215e0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80215c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80215c8:	015a      	lsls	r2, r3, #5
 80215ca:	69fb      	ldr	r3, [r7, #28]
 80215cc:	4413      	add	r3, r2
 80215ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80215d2:	461a      	mov	r2, r3
 80215d4:	2301      	movs	r3, #1
 80215d6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80215d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80215da:	6878      	ldr	r0, [r7, #4]
 80215dc:	f000 fe8e 	bl	80222fc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80215e0:	693b      	ldr	r3, [r7, #16]
 80215e2:	f003 0308 	and.w	r3, r3, #8
 80215e6:	2b00      	cmp	r3, #0
 80215e8:	d00c      	beq.n	8021604 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80215ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80215ec:	015a      	lsls	r2, r3, #5
 80215ee:	69fb      	ldr	r3, [r7, #28]
 80215f0:	4413      	add	r3, r2
 80215f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80215f6:	461a      	mov	r2, r3
 80215f8:	2308      	movs	r3, #8
 80215fa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80215fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80215fe:	6878      	ldr	r0, [r7, #4]
 8021600:	f000 ff64 	bl	80224cc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8021604:	693b      	ldr	r3, [r7, #16]
 8021606:	f003 0310 	and.w	r3, r3, #16
 802160a:	2b00      	cmp	r3, #0
 802160c:	d008      	beq.n	8021620 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 802160e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021610:	015a      	lsls	r2, r3, #5
 8021612:	69fb      	ldr	r3, [r7, #28]
 8021614:	4413      	add	r3, r2
 8021616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802161a:	461a      	mov	r2, r3
 802161c:	2310      	movs	r3, #16
 802161e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8021620:	693b      	ldr	r3, [r7, #16]
 8021622:	f003 0302 	and.w	r3, r3, #2
 8021626:	2b00      	cmp	r3, #0
 8021628:	d030      	beq.n	802168c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 802162a:	6a3b      	ldr	r3, [r7, #32]
 802162c:	695b      	ldr	r3, [r3, #20]
 802162e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021632:	2b80      	cmp	r3, #128	; 0x80
 8021634:	d109      	bne.n	802164a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8021636:	69fb      	ldr	r3, [r7, #28]
 8021638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802163c:	685b      	ldr	r3, [r3, #4]
 802163e:	69fa      	ldr	r2, [r7, #28]
 8021640:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021644:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8021648:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 802164a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802164c:	4613      	mov	r3, r2
 802164e:	00db      	lsls	r3, r3, #3
 8021650:	4413      	add	r3, r2
 8021652:	009b      	lsls	r3, r3, #2
 8021654:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8021658:	687a      	ldr	r2, [r7, #4]
 802165a:	4413      	add	r3, r2
 802165c:	3304      	adds	r3, #4
 802165e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8021660:	697b      	ldr	r3, [r7, #20]
 8021662:	78db      	ldrb	r3, [r3, #3]
 8021664:	2b01      	cmp	r3, #1
 8021666:	d108      	bne.n	802167a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8021668:	697b      	ldr	r3, [r7, #20]
 802166a:	2200      	movs	r2, #0
 802166c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 802166e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021670:	b2db      	uxtb	r3, r3
 8021672:	4619      	mov	r1, r3
 8021674:	6878      	ldr	r0, [r7, #4]
 8021676:	f004 ffd3 	bl	8026620 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 802167a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802167c:	015a      	lsls	r2, r3, #5
 802167e:	69fb      	ldr	r3, [r7, #28]
 8021680:	4413      	add	r3, r2
 8021682:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8021686:	461a      	mov	r2, r3
 8021688:	2302      	movs	r3, #2
 802168a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 802168c:	693b      	ldr	r3, [r7, #16]
 802168e:	f003 0320 	and.w	r3, r3, #32
 8021692:	2b00      	cmp	r3, #0
 8021694:	d008      	beq.n	80216a8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8021696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021698:	015a      	lsls	r2, r3, #5
 802169a:	69fb      	ldr	r3, [r7, #28]
 802169c:	4413      	add	r3, r2
 802169e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80216a2:	461a      	mov	r2, r3
 80216a4:	2320      	movs	r3, #32
 80216a6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80216a8:	693b      	ldr	r3, [r7, #16]
 80216aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80216ae:	2b00      	cmp	r3, #0
 80216b0:	d009      	beq.n	80216c6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80216b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80216b4:	015a      	lsls	r2, r3, #5
 80216b6:	69fb      	ldr	r3, [r7, #28]
 80216b8:	4413      	add	r3, r2
 80216ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80216be:	461a      	mov	r2, r3
 80216c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80216c4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80216c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80216c8:	3301      	adds	r3, #1
 80216ca:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80216cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80216ce:	085b      	lsrs	r3, r3, #1
 80216d0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80216d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80216d4:	2b00      	cmp	r3, #0
 80216d6:	f47f af62 	bne.w	802159e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80216da:	687b      	ldr	r3, [r7, #4]
 80216dc:	681b      	ldr	r3, [r3, #0]
 80216de:	4618      	mov	r0, r3
 80216e0:	f003 fbb6 	bl	8024e50 <USB_ReadInterrupts>
 80216e4:	4603      	mov	r3, r0
 80216e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80216ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80216ee:	f040 80db 	bne.w	80218a8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80216f2:	687b      	ldr	r3, [r7, #4]
 80216f4:	681b      	ldr	r3, [r3, #0]
 80216f6:	4618      	mov	r0, r3
 80216f8:	f003 fbd7 	bl	8024eaa <USB_ReadDevAllInEpInterrupt>
 80216fc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80216fe:	2300      	movs	r3, #0
 8021700:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8021702:	e0cd      	b.n	80218a0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8021704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021706:	f003 0301 	and.w	r3, r3, #1
 802170a:	2b00      	cmp	r3, #0
 802170c:	f000 80c2 	beq.w	8021894 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8021710:	687b      	ldr	r3, [r7, #4]
 8021712:	681b      	ldr	r3, [r3, #0]
 8021714:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021716:	b2d2      	uxtb	r2, r2
 8021718:	4611      	mov	r1, r2
 802171a:	4618      	mov	r0, r3
 802171c:	f003 fbfd 	bl	8024f1a <USB_ReadDevInEPInterrupt>
 8021720:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8021722:	693b      	ldr	r3, [r7, #16]
 8021724:	f003 0301 	and.w	r3, r3, #1
 8021728:	2b00      	cmp	r3, #0
 802172a:	d057      	beq.n	80217dc <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 802172c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 802172e:	f003 030f 	and.w	r3, r3, #15
 8021732:	2201      	movs	r2, #1
 8021734:	fa02 f303 	lsl.w	r3, r2, r3
 8021738:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 802173a:	69fb      	ldr	r3, [r7, #28]
 802173c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021740:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8021742:	68fb      	ldr	r3, [r7, #12]
 8021744:	43db      	mvns	r3, r3
 8021746:	69f9      	ldr	r1, [r7, #28]
 8021748:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802174c:	4013      	ands	r3, r2
 802174e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8021750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021752:	015a      	lsls	r2, r3, #5
 8021754:	69fb      	ldr	r3, [r7, #28]
 8021756:	4413      	add	r3, r2
 8021758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802175c:	461a      	mov	r2, r3
 802175e:	2301      	movs	r3, #1
 8021760:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8021762:	687b      	ldr	r3, [r7, #4]
 8021764:	691b      	ldr	r3, [r3, #16]
 8021766:	2b01      	cmp	r3, #1
 8021768:	d132      	bne.n	80217d0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 802176a:	6879      	ldr	r1, [r7, #4]
 802176c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 802176e:	4613      	mov	r3, r2
 8021770:	00db      	lsls	r3, r3, #3
 8021772:	4413      	add	r3, r2
 8021774:	009b      	lsls	r3, r3, #2
 8021776:	440b      	add	r3, r1
 8021778:	334c      	adds	r3, #76	; 0x4c
 802177a:	6819      	ldr	r1, [r3, #0]
 802177c:	6878      	ldr	r0, [r7, #4]
 802177e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021780:	4613      	mov	r3, r2
 8021782:	00db      	lsls	r3, r3, #3
 8021784:	4413      	add	r3, r2
 8021786:	009b      	lsls	r3, r3, #2
 8021788:	4403      	add	r3, r0
 802178a:	3348      	adds	r3, #72	; 0x48
 802178c:	681b      	ldr	r3, [r3, #0]
 802178e:	4419      	add	r1, r3
 8021790:	6878      	ldr	r0, [r7, #4]
 8021792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021794:	4613      	mov	r3, r2
 8021796:	00db      	lsls	r3, r3, #3
 8021798:	4413      	add	r3, r2
 802179a:	009b      	lsls	r3, r3, #2
 802179c:	4403      	add	r3, r0
 802179e:	334c      	adds	r3, #76	; 0x4c
 80217a0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80217a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80217a4:	2b00      	cmp	r3, #0
 80217a6:	d113      	bne.n	80217d0 <HAL_PCD_IRQHandler+0x3a2>
 80217a8:	6879      	ldr	r1, [r7, #4]
 80217aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80217ac:	4613      	mov	r3, r2
 80217ae:	00db      	lsls	r3, r3, #3
 80217b0:	4413      	add	r3, r2
 80217b2:	009b      	lsls	r3, r3, #2
 80217b4:	440b      	add	r3, r1
 80217b6:	3354      	adds	r3, #84	; 0x54
 80217b8:	681b      	ldr	r3, [r3, #0]
 80217ba:	2b00      	cmp	r3, #0
 80217bc:	d108      	bne.n	80217d0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80217be:	687b      	ldr	r3, [r7, #4]
 80217c0:	6818      	ldr	r0, [r3, #0]
 80217c2:	687b      	ldr	r3, [r7, #4]
 80217c4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80217c8:	461a      	mov	r2, r3
 80217ca:	2101      	movs	r1, #1
 80217cc:	f003 fc04 	bl	8024fd8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80217d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80217d2:	b2db      	uxtb	r3, r3
 80217d4:	4619      	mov	r1, r3
 80217d6:	6878      	ldr	r0, [r7, #4]
 80217d8:	f004 fe9e 	bl	8026518 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80217dc:	693b      	ldr	r3, [r7, #16]
 80217de:	f003 0308 	and.w	r3, r3, #8
 80217e2:	2b00      	cmp	r3, #0
 80217e4:	d008      	beq.n	80217f8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80217e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80217e8:	015a      	lsls	r2, r3, #5
 80217ea:	69fb      	ldr	r3, [r7, #28]
 80217ec:	4413      	add	r3, r2
 80217ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80217f2:	461a      	mov	r2, r3
 80217f4:	2308      	movs	r3, #8
 80217f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80217f8:	693b      	ldr	r3, [r7, #16]
 80217fa:	f003 0310 	and.w	r3, r3, #16
 80217fe:	2b00      	cmp	r3, #0
 8021800:	d008      	beq.n	8021814 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8021802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021804:	015a      	lsls	r2, r3, #5
 8021806:	69fb      	ldr	r3, [r7, #28]
 8021808:	4413      	add	r3, r2
 802180a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802180e:	461a      	mov	r2, r3
 8021810:	2310      	movs	r3, #16
 8021812:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8021814:	693b      	ldr	r3, [r7, #16]
 8021816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 802181a:	2b00      	cmp	r3, #0
 802181c:	d008      	beq.n	8021830 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 802181e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021820:	015a      	lsls	r2, r3, #5
 8021822:	69fb      	ldr	r3, [r7, #28]
 8021824:	4413      	add	r3, r2
 8021826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802182a:	461a      	mov	r2, r3
 802182c:	2340      	movs	r3, #64	; 0x40
 802182e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8021830:	693b      	ldr	r3, [r7, #16]
 8021832:	f003 0302 	and.w	r3, r3, #2
 8021836:	2b00      	cmp	r3, #0
 8021838:	d023      	beq.n	8021882 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 802183a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802183c:	6a38      	ldr	r0, [r7, #32]
 802183e:	f002 fc4d 	bl	80240dc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8021842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021844:	4613      	mov	r3, r2
 8021846:	00db      	lsls	r3, r3, #3
 8021848:	4413      	add	r3, r2
 802184a:	009b      	lsls	r3, r3, #2
 802184c:	3338      	adds	r3, #56	; 0x38
 802184e:	687a      	ldr	r2, [r7, #4]
 8021850:	4413      	add	r3, r2
 8021852:	3304      	adds	r3, #4
 8021854:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8021856:	697b      	ldr	r3, [r7, #20]
 8021858:	78db      	ldrb	r3, [r3, #3]
 802185a:	2b01      	cmp	r3, #1
 802185c:	d108      	bne.n	8021870 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 802185e:	697b      	ldr	r3, [r7, #20]
 8021860:	2200      	movs	r2, #0
 8021862:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8021864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021866:	b2db      	uxtb	r3, r3
 8021868:	4619      	mov	r1, r3
 802186a:	6878      	ldr	r0, [r7, #4]
 802186c:	f004 feea 	bl	8026644 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8021870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021872:	015a      	lsls	r2, r3, #5
 8021874:	69fb      	ldr	r3, [r7, #28]
 8021876:	4413      	add	r3, r2
 8021878:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802187c:	461a      	mov	r2, r3
 802187e:	2302      	movs	r3, #2
 8021880:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8021882:	693b      	ldr	r3, [r7, #16]
 8021884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021888:	2b00      	cmp	r3, #0
 802188a:	d003      	beq.n	8021894 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 802188c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 802188e:	6878      	ldr	r0, [r7, #4]
 8021890:	f000 fca6 	bl	80221e0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8021894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021896:	3301      	adds	r3, #1
 8021898:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 802189a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802189c:	085b      	lsrs	r3, r3, #1
 802189e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80218a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80218a2:	2b00      	cmp	r3, #0
 80218a4:	f47f af2e 	bne.w	8021704 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80218a8:	687b      	ldr	r3, [r7, #4]
 80218aa:	681b      	ldr	r3, [r3, #0]
 80218ac:	4618      	mov	r0, r3
 80218ae:	f003 facf 	bl	8024e50 <USB_ReadInterrupts>
 80218b2:	4603      	mov	r3, r0
 80218b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80218b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80218bc:	d122      	bne.n	8021904 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80218be:	69fb      	ldr	r3, [r7, #28]
 80218c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80218c4:	685b      	ldr	r3, [r3, #4]
 80218c6:	69fa      	ldr	r2, [r7, #28]
 80218c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80218cc:	f023 0301 	bic.w	r3, r3, #1
 80218d0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80218d2:	687b      	ldr	r3, [r7, #4]
 80218d4:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80218d8:	2b01      	cmp	r3, #1
 80218da:	d108      	bne.n	80218ee <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80218dc:	687b      	ldr	r3, [r7, #4]
 80218de:	2200      	movs	r2, #0
 80218e0:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80218e4:	2100      	movs	r1, #0
 80218e6:	6878      	ldr	r0, [r7, #4]
 80218e8:	f004 ffcc 	bl	8026884 <HAL_PCDEx_LPM_Callback>
 80218ec:	e002      	b.n	80218f4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80218ee:	6878      	ldr	r0, [r7, #4]
 80218f0:	f004 fe88 	bl	8026604 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80218f4:	687b      	ldr	r3, [r7, #4]
 80218f6:	681b      	ldr	r3, [r3, #0]
 80218f8:	695a      	ldr	r2, [r3, #20]
 80218fa:	687b      	ldr	r3, [r7, #4]
 80218fc:	681b      	ldr	r3, [r3, #0]
 80218fe:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8021902:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8021904:	687b      	ldr	r3, [r7, #4]
 8021906:	681b      	ldr	r3, [r3, #0]
 8021908:	4618      	mov	r0, r3
 802190a:	f003 faa1 	bl	8024e50 <USB_ReadInterrupts>
 802190e:	4603      	mov	r3, r0
 8021910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8021914:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8021918:	d112      	bne.n	8021940 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 802191a:	69fb      	ldr	r3, [r7, #28]
 802191c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021920:	689b      	ldr	r3, [r3, #8]
 8021922:	f003 0301 	and.w	r3, r3, #1
 8021926:	2b01      	cmp	r3, #1
 8021928:	d102      	bne.n	8021930 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 802192a:	6878      	ldr	r0, [r7, #4]
 802192c:	f004 fe44 	bl	80265b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8021930:	687b      	ldr	r3, [r7, #4]
 8021932:	681b      	ldr	r3, [r3, #0]
 8021934:	695a      	ldr	r2, [r3, #20]
 8021936:	687b      	ldr	r3, [r7, #4]
 8021938:	681b      	ldr	r3, [r3, #0]
 802193a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 802193e:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8021940:	687b      	ldr	r3, [r7, #4]
 8021942:	681b      	ldr	r3, [r3, #0]
 8021944:	4618      	mov	r0, r3
 8021946:	f003 fa83 	bl	8024e50 <USB_ReadInterrupts>
 802194a:	4603      	mov	r3, r0
 802194c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8021950:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8021954:	d121      	bne.n	802199a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8021956:	687b      	ldr	r3, [r7, #4]
 8021958:	681b      	ldr	r3, [r3, #0]
 802195a:	695a      	ldr	r2, [r3, #20]
 802195c:	687b      	ldr	r3, [r7, #4]
 802195e:	681b      	ldr	r3, [r3, #0]
 8021960:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8021964:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8021966:	687b      	ldr	r3, [r7, #4]
 8021968:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 802196c:	2b00      	cmp	r3, #0
 802196e:	d111      	bne.n	8021994 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8021970:	687b      	ldr	r3, [r7, #4]
 8021972:	2201      	movs	r2, #1
 8021974:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8021978:	687b      	ldr	r3, [r7, #4]
 802197a:	681b      	ldr	r3, [r3, #0]
 802197c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 802197e:	089b      	lsrs	r3, r3, #2
 8021980:	f003 020f 	and.w	r2, r3, #15
 8021984:	687b      	ldr	r3, [r7, #4]
 8021986:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 802198a:	2101      	movs	r1, #1
 802198c:	6878      	ldr	r0, [r7, #4]
 802198e:	f004 ff79 	bl	8026884 <HAL_PCDEx_LPM_Callback>
 8021992:	e002      	b.n	802199a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8021994:	6878      	ldr	r0, [r7, #4]
 8021996:	f004 fe0f 	bl	80265b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 802199a:	687b      	ldr	r3, [r7, #4]
 802199c:	681b      	ldr	r3, [r3, #0]
 802199e:	4618      	mov	r0, r3
 80219a0:	f003 fa56 	bl	8024e50 <USB_ReadInterrupts>
 80219a4:	4603      	mov	r3, r0
 80219a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80219aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80219ae:	f040 80b7 	bne.w	8021b20 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80219b2:	69fb      	ldr	r3, [r7, #28]
 80219b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80219b8:	685b      	ldr	r3, [r3, #4]
 80219ba:	69fa      	ldr	r2, [r7, #28]
 80219bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80219c0:	f023 0301 	bic.w	r3, r3, #1
 80219c4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80219c6:	687b      	ldr	r3, [r7, #4]
 80219c8:	681b      	ldr	r3, [r3, #0]
 80219ca:	2110      	movs	r1, #16
 80219cc:	4618      	mov	r0, r3
 80219ce:	f002 fb85 	bl	80240dc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80219d2:	2300      	movs	r3, #0
 80219d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80219d6:	e046      	b.n	8021a66 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80219d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80219da:	015a      	lsls	r2, r3, #5
 80219dc:	69fb      	ldr	r3, [r7, #28]
 80219de:	4413      	add	r3, r2
 80219e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80219e4:	461a      	mov	r2, r3
 80219e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80219ea:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80219ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80219ee:	015a      	lsls	r2, r3, #5
 80219f0:	69fb      	ldr	r3, [r7, #28]
 80219f2:	4413      	add	r3, r2
 80219f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80219f8:	681b      	ldr	r3, [r3, #0]
 80219fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80219fc:	0151      	lsls	r1, r2, #5
 80219fe:	69fa      	ldr	r2, [r7, #28]
 8021a00:	440a      	add	r2, r1
 8021a02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8021a06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8021a0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8021a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a0e:	015a      	lsls	r2, r3, #5
 8021a10:	69fb      	ldr	r3, [r7, #28]
 8021a12:	4413      	add	r3, r2
 8021a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8021a18:	461a      	mov	r2, r3
 8021a1a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8021a1e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8021a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a22:	015a      	lsls	r2, r3, #5
 8021a24:	69fb      	ldr	r3, [r7, #28]
 8021a26:	4413      	add	r3, r2
 8021a28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8021a2c:	681b      	ldr	r3, [r3, #0]
 8021a2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021a30:	0151      	lsls	r1, r2, #5
 8021a32:	69fa      	ldr	r2, [r7, #28]
 8021a34:	440a      	add	r2, r1
 8021a36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8021a3a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8021a3e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8021a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a42:	015a      	lsls	r2, r3, #5
 8021a44:	69fb      	ldr	r3, [r7, #28]
 8021a46:	4413      	add	r3, r2
 8021a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8021a4c:	681b      	ldr	r3, [r3, #0]
 8021a4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021a50:	0151      	lsls	r1, r2, #5
 8021a52:	69fa      	ldr	r2, [r7, #28]
 8021a54:	440a      	add	r2, r1
 8021a56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8021a5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8021a5e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8021a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021a62:	3301      	adds	r3, #1
 8021a64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021a66:	687b      	ldr	r3, [r7, #4]
 8021a68:	685b      	ldr	r3, [r3, #4]
 8021a6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021a6c:	429a      	cmp	r2, r3
 8021a6e:	d3b3      	bcc.n	80219d8 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8021a70:	69fb      	ldr	r3, [r7, #28]
 8021a72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021a76:	69db      	ldr	r3, [r3, #28]
 8021a78:	69fa      	ldr	r2, [r7, #28]
 8021a7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021a7e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8021a82:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8021a84:	687b      	ldr	r3, [r7, #4]
 8021a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021a88:	2b00      	cmp	r3, #0
 8021a8a:	d016      	beq.n	8021aba <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8021a8c:	69fb      	ldr	r3, [r7, #28]
 8021a8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8021a96:	69fa      	ldr	r2, [r7, #28]
 8021a98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021a9c:	f043 030b 	orr.w	r3, r3, #11
 8021aa0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8021aa4:	69fb      	ldr	r3, [r7, #28]
 8021aa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8021aac:	69fa      	ldr	r2, [r7, #28]
 8021aae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021ab2:	f043 030b 	orr.w	r3, r3, #11
 8021ab6:	6453      	str	r3, [r2, #68]	; 0x44
 8021ab8:	e015      	b.n	8021ae6 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8021aba:	69fb      	ldr	r3, [r7, #28]
 8021abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021ac0:	695b      	ldr	r3, [r3, #20]
 8021ac2:	69fa      	ldr	r2, [r7, #28]
 8021ac4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021ac8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8021acc:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8021ad0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8021ad2:	69fb      	ldr	r3, [r7, #28]
 8021ad4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021ad8:	691b      	ldr	r3, [r3, #16]
 8021ada:	69fa      	ldr	r2, [r7, #28]
 8021adc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021ae0:	f043 030b 	orr.w	r3, r3, #11
 8021ae4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8021ae6:	69fb      	ldr	r3, [r7, #28]
 8021ae8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021aec:	681b      	ldr	r3, [r3, #0]
 8021aee:	69fa      	ldr	r2, [r7, #28]
 8021af0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021af4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8021af8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8021afa:	687b      	ldr	r3, [r7, #4]
 8021afc:	6818      	ldr	r0, [r3, #0]
 8021afe:	687b      	ldr	r3, [r7, #4]
 8021b00:	691b      	ldr	r3, [r3, #16]
 8021b02:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8021b04:	687b      	ldr	r3, [r7, #4]
 8021b06:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8021b0a:	461a      	mov	r2, r3
 8021b0c:	f003 fa64 	bl	8024fd8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8021b10:	687b      	ldr	r3, [r7, #4]
 8021b12:	681b      	ldr	r3, [r3, #0]
 8021b14:	695a      	ldr	r2, [r3, #20]
 8021b16:	687b      	ldr	r3, [r7, #4]
 8021b18:	681b      	ldr	r3, [r3, #0]
 8021b1a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8021b1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8021b20:	687b      	ldr	r3, [r7, #4]
 8021b22:	681b      	ldr	r3, [r3, #0]
 8021b24:	4618      	mov	r0, r3
 8021b26:	f003 f993 	bl	8024e50 <USB_ReadInterrupts>
 8021b2a:	4603      	mov	r3, r0
 8021b2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8021b30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8021b34:	d124      	bne.n	8021b80 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8021b36:	687b      	ldr	r3, [r7, #4]
 8021b38:	681b      	ldr	r3, [r3, #0]
 8021b3a:	4618      	mov	r0, r3
 8021b3c:	f003 fa29 	bl	8024f92 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8021b40:	687b      	ldr	r3, [r7, #4]
 8021b42:	681b      	ldr	r3, [r3, #0]
 8021b44:	4618      	mov	r0, r3
 8021b46:	f002 fafd 	bl	8024144 <USB_GetDevSpeed>
 8021b4a:	4603      	mov	r3, r0
 8021b4c:	461a      	mov	r2, r3
 8021b4e:	687b      	ldr	r3, [r7, #4]
 8021b50:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8021b52:	687b      	ldr	r3, [r7, #4]
 8021b54:	681c      	ldr	r4, [r3, #0]
 8021b56:	f000 fde5 	bl	8022724 <HAL_RCC_GetHCLKFreq>
 8021b5a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8021b5c:	687b      	ldr	r3, [r7, #4]
 8021b5e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8021b60:	b2db      	uxtb	r3, r3
 8021b62:	461a      	mov	r2, r3
 8021b64:	4620      	mov	r0, r4
 8021b66:	f002 fa17 	bl	8023f98 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8021b6a:	6878      	ldr	r0, [r7, #4]
 8021b6c:	f004 fcfc 	bl	8026568 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8021b70:	687b      	ldr	r3, [r7, #4]
 8021b72:	681b      	ldr	r3, [r3, #0]
 8021b74:	695a      	ldr	r2, [r3, #20]
 8021b76:	687b      	ldr	r3, [r7, #4]
 8021b78:	681b      	ldr	r3, [r3, #0]
 8021b7a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8021b7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8021b80:	687b      	ldr	r3, [r7, #4]
 8021b82:	681b      	ldr	r3, [r3, #0]
 8021b84:	4618      	mov	r0, r3
 8021b86:	f003 f963 	bl	8024e50 <USB_ReadInterrupts>
 8021b8a:	4603      	mov	r3, r0
 8021b8c:	f003 0308 	and.w	r3, r3, #8
 8021b90:	2b08      	cmp	r3, #8
 8021b92:	d10a      	bne.n	8021baa <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8021b94:	6878      	ldr	r0, [r7, #4]
 8021b96:	f004 fcd9 	bl	802654c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8021b9a:	687b      	ldr	r3, [r7, #4]
 8021b9c:	681b      	ldr	r3, [r3, #0]
 8021b9e:	695a      	ldr	r2, [r3, #20]
 8021ba0:	687b      	ldr	r3, [r7, #4]
 8021ba2:	681b      	ldr	r3, [r3, #0]
 8021ba4:	f002 0208 	and.w	r2, r2, #8
 8021ba8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8021baa:	687b      	ldr	r3, [r7, #4]
 8021bac:	681b      	ldr	r3, [r3, #0]
 8021bae:	4618      	mov	r0, r3
 8021bb0:	f003 f94e 	bl	8024e50 <USB_ReadInterrupts>
 8021bb4:	4603      	mov	r3, r0
 8021bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021bba:	2b80      	cmp	r3, #128	; 0x80
 8021bbc:	d122      	bne.n	8021c04 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8021bbe:	6a3b      	ldr	r3, [r7, #32]
 8021bc0:	699b      	ldr	r3, [r3, #24]
 8021bc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8021bc6:	6a3b      	ldr	r3, [r7, #32]
 8021bc8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8021bca:	2301      	movs	r3, #1
 8021bcc:	627b      	str	r3, [r7, #36]	; 0x24
 8021bce:	e014      	b.n	8021bfa <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8021bd0:	6879      	ldr	r1, [r7, #4]
 8021bd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021bd4:	4613      	mov	r3, r2
 8021bd6:	00db      	lsls	r3, r3, #3
 8021bd8:	4413      	add	r3, r2
 8021bda:	009b      	lsls	r3, r3, #2
 8021bdc:	440b      	add	r3, r1
 8021bde:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8021be2:	781b      	ldrb	r3, [r3, #0]
 8021be4:	2b01      	cmp	r3, #1
 8021be6:	d105      	bne.n	8021bf4 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8021be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021bea:	b2db      	uxtb	r3, r3
 8021bec:	4619      	mov	r1, r3
 8021bee:	6878      	ldr	r0, [r7, #4]
 8021bf0:	f000 fac5 	bl	802217e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8021bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021bf6:	3301      	adds	r3, #1
 8021bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8021bfa:	687b      	ldr	r3, [r7, #4]
 8021bfc:	685b      	ldr	r3, [r3, #4]
 8021bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021c00:	429a      	cmp	r2, r3
 8021c02:	d3e5      	bcc.n	8021bd0 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8021c04:	687b      	ldr	r3, [r7, #4]
 8021c06:	681b      	ldr	r3, [r3, #0]
 8021c08:	4618      	mov	r0, r3
 8021c0a:	f003 f921 	bl	8024e50 <USB_ReadInterrupts>
 8021c0e:	4603      	mov	r3, r0
 8021c10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8021c14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8021c18:	d13b      	bne.n	8021c92 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8021c1a:	2301      	movs	r3, #1
 8021c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8021c1e:	e02b      	b.n	8021c78 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8021c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c22:	015a      	lsls	r2, r3, #5
 8021c24:	69fb      	ldr	r3, [r7, #28]
 8021c26:	4413      	add	r3, r2
 8021c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8021c2c:	681b      	ldr	r3, [r3, #0]
 8021c2e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8021c30:	6879      	ldr	r1, [r7, #4]
 8021c32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021c34:	4613      	mov	r3, r2
 8021c36:	00db      	lsls	r3, r3, #3
 8021c38:	4413      	add	r3, r2
 8021c3a:	009b      	lsls	r3, r3, #2
 8021c3c:	440b      	add	r3, r1
 8021c3e:	3340      	adds	r3, #64	; 0x40
 8021c40:	781b      	ldrb	r3, [r3, #0]
 8021c42:	2b01      	cmp	r3, #1
 8021c44:	d115      	bne.n	8021c72 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8021c46:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8021c48:	2b00      	cmp	r3, #0
 8021c4a:	da12      	bge.n	8021c72 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8021c4c:	6879      	ldr	r1, [r7, #4]
 8021c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021c50:	4613      	mov	r3, r2
 8021c52:	00db      	lsls	r3, r3, #3
 8021c54:	4413      	add	r3, r2
 8021c56:	009b      	lsls	r3, r3, #2
 8021c58:	440b      	add	r3, r1
 8021c5a:	333f      	adds	r3, #63	; 0x3f
 8021c5c:	2201      	movs	r2, #1
 8021c5e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8021c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c62:	b2db      	uxtb	r3, r3
 8021c64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8021c68:	b2db      	uxtb	r3, r3
 8021c6a:	4619      	mov	r1, r3
 8021c6c:	6878      	ldr	r0, [r7, #4]
 8021c6e:	f000 fa86 	bl	802217e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8021c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021c74:	3301      	adds	r3, #1
 8021c76:	627b      	str	r3, [r7, #36]	; 0x24
 8021c78:	687b      	ldr	r3, [r7, #4]
 8021c7a:	685b      	ldr	r3, [r3, #4]
 8021c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021c7e:	429a      	cmp	r2, r3
 8021c80:	d3ce      	bcc.n	8021c20 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8021c82:	687b      	ldr	r3, [r7, #4]
 8021c84:	681b      	ldr	r3, [r3, #0]
 8021c86:	695a      	ldr	r2, [r3, #20]
 8021c88:	687b      	ldr	r3, [r7, #4]
 8021c8a:	681b      	ldr	r3, [r3, #0]
 8021c8c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8021c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8021c92:	687b      	ldr	r3, [r7, #4]
 8021c94:	681b      	ldr	r3, [r3, #0]
 8021c96:	4618      	mov	r0, r3
 8021c98:	f003 f8da 	bl	8024e50 <USB_ReadInterrupts>
 8021c9c:	4603      	mov	r3, r0
 8021c9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8021ca2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8021ca6:	d155      	bne.n	8021d54 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8021ca8:	2301      	movs	r3, #1
 8021caa:	627b      	str	r3, [r7, #36]	; 0x24
 8021cac:	e045      	b.n	8021d3a <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8021cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021cb0:	015a      	lsls	r2, r3, #5
 8021cb2:	69fb      	ldr	r3, [r7, #28]
 8021cb4:	4413      	add	r3, r2
 8021cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8021cba:	681b      	ldr	r3, [r3, #0]
 8021cbc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8021cbe:	6879      	ldr	r1, [r7, #4]
 8021cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021cc2:	4613      	mov	r3, r2
 8021cc4:	00db      	lsls	r3, r3, #3
 8021cc6:	4413      	add	r3, r2
 8021cc8:	009b      	lsls	r3, r3, #2
 8021cca:	440b      	add	r3, r1
 8021ccc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8021cd0:	781b      	ldrb	r3, [r3, #0]
 8021cd2:	2b01      	cmp	r3, #1
 8021cd4:	d12e      	bne.n	8021d34 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8021cd6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8021cd8:	2b00      	cmp	r3, #0
 8021cda:	da2b      	bge.n	8021d34 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8021cdc:	69bb      	ldr	r3, [r7, #24]
 8021cde:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8021ce2:	687b      	ldr	r3, [r7, #4]
 8021ce4:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8021ce8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8021cec:	429a      	cmp	r2, r3
 8021cee:	d121      	bne.n	8021d34 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8021cf0:	6879      	ldr	r1, [r7, #4]
 8021cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021cf4:	4613      	mov	r3, r2
 8021cf6:	00db      	lsls	r3, r3, #3
 8021cf8:	4413      	add	r3, r2
 8021cfa:	009b      	lsls	r3, r3, #2
 8021cfc:	440b      	add	r3, r1
 8021cfe:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8021d02:	2201      	movs	r2, #1
 8021d04:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8021d06:	6a3b      	ldr	r3, [r7, #32]
 8021d08:	699b      	ldr	r3, [r3, #24]
 8021d0a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8021d0e:	6a3b      	ldr	r3, [r7, #32]
 8021d10:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8021d12:	6a3b      	ldr	r3, [r7, #32]
 8021d14:	695b      	ldr	r3, [r3, #20]
 8021d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8021d1a:	2b00      	cmp	r3, #0
 8021d1c:	d10a      	bne.n	8021d34 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8021d1e:	69fb      	ldr	r3, [r7, #28]
 8021d20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8021d24:	685b      	ldr	r3, [r3, #4]
 8021d26:	69fa      	ldr	r2, [r7, #28]
 8021d28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8021d2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8021d30:	6053      	str	r3, [r2, #4]
            break;
 8021d32:	e007      	b.n	8021d44 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8021d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021d36:	3301      	adds	r3, #1
 8021d38:	627b      	str	r3, [r7, #36]	; 0x24
 8021d3a:	687b      	ldr	r3, [r7, #4]
 8021d3c:	685b      	ldr	r3, [r3, #4]
 8021d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021d40:	429a      	cmp	r2, r3
 8021d42:	d3b4      	bcc.n	8021cae <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8021d44:	687b      	ldr	r3, [r7, #4]
 8021d46:	681b      	ldr	r3, [r3, #0]
 8021d48:	695a      	ldr	r2, [r3, #20]
 8021d4a:	687b      	ldr	r3, [r7, #4]
 8021d4c:	681b      	ldr	r3, [r3, #0]
 8021d4e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8021d52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8021d54:	687b      	ldr	r3, [r7, #4]
 8021d56:	681b      	ldr	r3, [r3, #0]
 8021d58:	4618      	mov	r0, r3
 8021d5a:	f003 f879 	bl	8024e50 <USB_ReadInterrupts>
 8021d5e:	4603      	mov	r3, r0
 8021d60:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8021d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8021d68:	d10a      	bne.n	8021d80 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8021d6a:	6878      	ldr	r0, [r7, #4]
 8021d6c:	f004 fc7c 	bl	8026668 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8021d70:	687b      	ldr	r3, [r7, #4]
 8021d72:	681b      	ldr	r3, [r3, #0]
 8021d74:	695a      	ldr	r2, [r3, #20]
 8021d76:	687b      	ldr	r3, [r7, #4]
 8021d78:	681b      	ldr	r3, [r3, #0]
 8021d7a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8021d7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8021d80:	687b      	ldr	r3, [r7, #4]
 8021d82:	681b      	ldr	r3, [r3, #0]
 8021d84:	4618      	mov	r0, r3
 8021d86:	f003 f863 	bl	8024e50 <USB_ReadInterrupts>
 8021d8a:	4603      	mov	r3, r0
 8021d8c:	f003 0304 	and.w	r3, r3, #4
 8021d90:	2b04      	cmp	r3, #4
 8021d92:	d115      	bne.n	8021dc0 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8021d94:	687b      	ldr	r3, [r7, #4]
 8021d96:	681b      	ldr	r3, [r3, #0]
 8021d98:	685b      	ldr	r3, [r3, #4]
 8021d9a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8021d9c:	69bb      	ldr	r3, [r7, #24]
 8021d9e:	f003 0304 	and.w	r3, r3, #4
 8021da2:	2b00      	cmp	r3, #0
 8021da4:	d002      	beq.n	8021dac <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8021da6:	6878      	ldr	r0, [r7, #4]
 8021da8:	f004 fc6c 	bl	8026684 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8021dac:	687b      	ldr	r3, [r7, #4]
 8021dae:	681b      	ldr	r3, [r3, #0]
 8021db0:	6859      	ldr	r1, [r3, #4]
 8021db2:	687b      	ldr	r3, [r7, #4]
 8021db4:	681b      	ldr	r3, [r3, #0]
 8021db6:	69ba      	ldr	r2, [r7, #24]
 8021db8:	430a      	orrs	r2, r1
 8021dba:	605a      	str	r2, [r3, #4]
 8021dbc:	e000      	b.n	8021dc0 <HAL_PCD_IRQHandler+0x992>
      return;
 8021dbe:	bf00      	nop
    }
  }
}
 8021dc0:	3734      	adds	r7, #52	; 0x34
 8021dc2:	46bd      	mov	sp, r7
 8021dc4:	bd90      	pop	{r4, r7, pc}

08021dc6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8021dc6:	b580      	push	{r7, lr}
 8021dc8:	b082      	sub	sp, #8
 8021dca:	af00      	add	r7, sp, #0
 8021dcc:	6078      	str	r0, [r7, #4]
 8021dce:	460b      	mov	r3, r1
 8021dd0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8021dd2:	687b      	ldr	r3, [r7, #4]
 8021dd4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8021dd8:	2b01      	cmp	r3, #1
 8021dda:	d101      	bne.n	8021de0 <HAL_PCD_SetAddress+0x1a>
 8021ddc:	2302      	movs	r3, #2
 8021dde:	e013      	b.n	8021e08 <HAL_PCD_SetAddress+0x42>
 8021de0:	687b      	ldr	r3, [r7, #4]
 8021de2:	2201      	movs	r2, #1
 8021de4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8021de8:	687b      	ldr	r3, [r7, #4]
 8021dea:	78fa      	ldrb	r2, [r7, #3]
 8021dec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8021df0:	687b      	ldr	r3, [r7, #4]
 8021df2:	681b      	ldr	r3, [r3, #0]
 8021df4:	78fa      	ldrb	r2, [r7, #3]
 8021df6:	4611      	mov	r1, r2
 8021df8:	4618      	mov	r0, r3
 8021dfa:	f003 f803 	bl	8024e04 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8021dfe:	687b      	ldr	r3, [r7, #4]
 8021e00:	2200      	movs	r2, #0
 8021e02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8021e06:	2300      	movs	r3, #0
}
 8021e08:	4618      	mov	r0, r3
 8021e0a:	3708      	adds	r7, #8
 8021e0c:	46bd      	mov	sp, r7
 8021e0e:	bd80      	pop	{r7, pc}

08021e10 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8021e10:	b580      	push	{r7, lr}
 8021e12:	b084      	sub	sp, #16
 8021e14:	af00      	add	r7, sp, #0
 8021e16:	6078      	str	r0, [r7, #4]
 8021e18:	4608      	mov	r0, r1
 8021e1a:	4611      	mov	r1, r2
 8021e1c:	461a      	mov	r2, r3
 8021e1e:	4603      	mov	r3, r0
 8021e20:	70fb      	strb	r3, [r7, #3]
 8021e22:	460b      	mov	r3, r1
 8021e24:	803b      	strh	r3, [r7, #0]
 8021e26:	4613      	mov	r3, r2
 8021e28:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8021e2a:	2300      	movs	r3, #0
 8021e2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8021e2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8021e32:	2b00      	cmp	r3, #0
 8021e34:	da0f      	bge.n	8021e56 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8021e36:	78fb      	ldrb	r3, [r7, #3]
 8021e38:	f003 020f 	and.w	r2, r3, #15
 8021e3c:	4613      	mov	r3, r2
 8021e3e:	00db      	lsls	r3, r3, #3
 8021e40:	4413      	add	r3, r2
 8021e42:	009b      	lsls	r3, r3, #2
 8021e44:	3338      	adds	r3, #56	; 0x38
 8021e46:	687a      	ldr	r2, [r7, #4]
 8021e48:	4413      	add	r3, r2
 8021e4a:	3304      	adds	r3, #4
 8021e4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8021e4e:	68fb      	ldr	r3, [r7, #12]
 8021e50:	2201      	movs	r2, #1
 8021e52:	705a      	strb	r2, [r3, #1]
 8021e54:	e00f      	b.n	8021e76 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8021e56:	78fb      	ldrb	r3, [r7, #3]
 8021e58:	f003 020f 	and.w	r2, r3, #15
 8021e5c:	4613      	mov	r3, r2
 8021e5e:	00db      	lsls	r3, r3, #3
 8021e60:	4413      	add	r3, r2
 8021e62:	009b      	lsls	r3, r3, #2
 8021e64:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8021e68:	687a      	ldr	r2, [r7, #4]
 8021e6a:	4413      	add	r3, r2
 8021e6c:	3304      	adds	r3, #4
 8021e6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8021e70:	68fb      	ldr	r3, [r7, #12]
 8021e72:	2200      	movs	r2, #0
 8021e74:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8021e76:	78fb      	ldrb	r3, [r7, #3]
 8021e78:	f003 030f 	and.w	r3, r3, #15
 8021e7c:	b2da      	uxtb	r2, r3
 8021e7e:	68fb      	ldr	r3, [r7, #12]
 8021e80:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8021e82:	883a      	ldrh	r2, [r7, #0]
 8021e84:	68fb      	ldr	r3, [r7, #12]
 8021e86:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8021e88:	68fb      	ldr	r3, [r7, #12]
 8021e8a:	78ba      	ldrb	r2, [r7, #2]
 8021e8c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8021e8e:	68fb      	ldr	r3, [r7, #12]
 8021e90:	785b      	ldrb	r3, [r3, #1]
 8021e92:	2b00      	cmp	r3, #0
 8021e94:	d004      	beq.n	8021ea0 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8021e96:	68fb      	ldr	r3, [r7, #12]
 8021e98:	781b      	ldrb	r3, [r3, #0]
 8021e9a:	b29a      	uxth	r2, r3
 8021e9c:	68fb      	ldr	r3, [r7, #12]
 8021e9e:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8021ea0:	78bb      	ldrb	r3, [r7, #2]
 8021ea2:	2b02      	cmp	r3, #2
 8021ea4:	d102      	bne.n	8021eac <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8021ea6:	68fb      	ldr	r3, [r7, #12]
 8021ea8:	2200      	movs	r2, #0
 8021eaa:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8021eac:	687b      	ldr	r3, [r7, #4]
 8021eae:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8021eb2:	2b01      	cmp	r3, #1
 8021eb4:	d101      	bne.n	8021eba <HAL_PCD_EP_Open+0xaa>
 8021eb6:	2302      	movs	r3, #2
 8021eb8:	e00e      	b.n	8021ed8 <HAL_PCD_EP_Open+0xc8>
 8021eba:	687b      	ldr	r3, [r7, #4]
 8021ebc:	2201      	movs	r2, #1
 8021ebe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8021ec2:	687b      	ldr	r3, [r7, #4]
 8021ec4:	681b      	ldr	r3, [r3, #0]
 8021ec6:	68f9      	ldr	r1, [r7, #12]
 8021ec8:	4618      	mov	r0, r3
 8021eca:	f002 f960 	bl	802418e <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8021ece:	687b      	ldr	r3, [r7, #4]
 8021ed0:	2200      	movs	r2, #0
 8021ed2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8021ed6:	7afb      	ldrb	r3, [r7, #11]
}
 8021ed8:	4618      	mov	r0, r3
 8021eda:	3710      	adds	r7, #16
 8021edc:	46bd      	mov	sp, r7
 8021ede:	bd80      	pop	{r7, pc}

08021ee0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8021ee0:	b580      	push	{r7, lr}
 8021ee2:	b086      	sub	sp, #24
 8021ee4:	af00      	add	r7, sp, #0
 8021ee6:	60f8      	str	r0, [r7, #12]
 8021ee8:	607a      	str	r2, [r7, #4]
 8021eea:	603b      	str	r3, [r7, #0]
 8021eec:	460b      	mov	r3, r1
 8021eee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8021ef0:	7afb      	ldrb	r3, [r7, #11]
 8021ef2:	f003 020f 	and.w	r2, r3, #15
 8021ef6:	4613      	mov	r3, r2
 8021ef8:	00db      	lsls	r3, r3, #3
 8021efa:	4413      	add	r3, r2
 8021efc:	009b      	lsls	r3, r3, #2
 8021efe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8021f02:	68fa      	ldr	r2, [r7, #12]
 8021f04:	4413      	add	r3, r2
 8021f06:	3304      	adds	r3, #4
 8021f08:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8021f0a:	697b      	ldr	r3, [r7, #20]
 8021f0c:	687a      	ldr	r2, [r7, #4]
 8021f0e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8021f10:	697b      	ldr	r3, [r7, #20]
 8021f12:	683a      	ldr	r2, [r7, #0]
 8021f14:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8021f16:	697b      	ldr	r3, [r7, #20]
 8021f18:	2200      	movs	r2, #0
 8021f1a:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8021f1c:	697b      	ldr	r3, [r7, #20]
 8021f1e:	2200      	movs	r2, #0
 8021f20:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8021f22:	7afb      	ldrb	r3, [r7, #11]
 8021f24:	f003 030f 	and.w	r3, r3, #15
 8021f28:	b2da      	uxtb	r2, r3
 8021f2a:	697b      	ldr	r3, [r7, #20]
 8021f2c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8021f2e:	68fb      	ldr	r3, [r7, #12]
 8021f30:	691b      	ldr	r3, [r3, #16]
 8021f32:	2b01      	cmp	r3, #1
 8021f34:	d102      	bne.n	8021f3c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8021f36:	687a      	ldr	r2, [r7, #4]
 8021f38:	697b      	ldr	r3, [r7, #20]
 8021f3a:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8021f3c:	7afb      	ldrb	r3, [r7, #11]
 8021f3e:	f003 030f 	and.w	r3, r3, #15
 8021f42:	2b00      	cmp	r3, #0
 8021f44:	d109      	bne.n	8021f5a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8021f46:	68fb      	ldr	r3, [r7, #12]
 8021f48:	6818      	ldr	r0, [r3, #0]
 8021f4a:	68fb      	ldr	r3, [r7, #12]
 8021f4c:	691b      	ldr	r3, [r3, #16]
 8021f4e:	b2db      	uxtb	r3, r3
 8021f50:	461a      	mov	r2, r3
 8021f52:	6979      	ldr	r1, [r7, #20]
 8021f54:	f002 fbea 	bl	802472c <USB_EP0StartXfer>
 8021f58:	e008      	b.n	8021f6c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8021f5a:	68fb      	ldr	r3, [r7, #12]
 8021f5c:	6818      	ldr	r0, [r3, #0]
 8021f5e:	68fb      	ldr	r3, [r7, #12]
 8021f60:	691b      	ldr	r3, [r3, #16]
 8021f62:	b2db      	uxtb	r3, r3
 8021f64:	461a      	mov	r2, r3
 8021f66:	6979      	ldr	r1, [r7, #20]
 8021f68:	f002 f998 	bl	802429c <USB_EPStartXfer>
  }

  return HAL_OK;
 8021f6c:	2300      	movs	r3, #0
}
 8021f6e:	4618      	mov	r0, r3
 8021f70:	3718      	adds	r7, #24
 8021f72:	46bd      	mov	sp, r7
 8021f74:	bd80      	pop	{r7, pc}

08021f76 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8021f76:	b580      	push	{r7, lr}
 8021f78:	b086      	sub	sp, #24
 8021f7a:	af00      	add	r7, sp, #0
 8021f7c:	60f8      	str	r0, [r7, #12]
 8021f7e:	607a      	str	r2, [r7, #4]
 8021f80:	603b      	str	r3, [r7, #0]
 8021f82:	460b      	mov	r3, r1
 8021f84:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8021f86:	7afb      	ldrb	r3, [r7, #11]
 8021f88:	f003 020f 	and.w	r2, r3, #15
 8021f8c:	4613      	mov	r3, r2
 8021f8e:	00db      	lsls	r3, r3, #3
 8021f90:	4413      	add	r3, r2
 8021f92:	009b      	lsls	r3, r3, #2
 8021f94:	3338      	adds	r3, #56	; 0x38
 8021f96:	68fa      	ldr	r2, [r7, #12]
 8021f98:	4413      	add	r3, r2
 8021f9a:	3304      	adds	r3, #4
 8021f9c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8021f9e:	697b      	ldr	r3, [r7, #20]
 8021fa0:	687a      	ldr	r2, [r7, #4]
 8021fa2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8021fa4:	697b      	ldr	r3, [r7, #20]
 8021fa6:	683a      	ldr	r2, [r7, #0]
 8021fa8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8021faa:	697b      	ldr	r3, [r7, #20]
 8021fac:	2200      	movs	r2, #0
 8021fae:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8021fb0:	697b      	ldr	r3, [r7, #20]
 8021fb2:	2201      	movs	r2, #1
 8021fb4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8021fb6:	7afb      	ldrb	r3, [r7, #11]
 8021fb8:	f003 030f 	and.w	r3, r3, #15
 8021fbc:	b2da      	uxtb	r2, r3
 8021fbe:	697b      	ldr	r3, [r7, #20]
 8021fc0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8021fc2:	68fb      	ldr	r3, [r7, #12]
 8021fc4:	691b      	ldr	r3, [r3, #16]
 8021fc6:	2b01      	cmp	r3, #1
 8021fc8:	d102      	bne.n	8021fd0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8021fca:	687a      	ldr	r2, [r7, #4]
 8021fcc:	697b      	ldr	r3, [r7, #20]
 8021fce:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8021fd0:	7afb      	ldrb	r3, [r7, #11]
 8021fd2:	f003 030f 	and.w	r3, r3, #15
 8021fd6:	2b00      	cmp	r3, #0
 8021fd8:	d109      	bne.n	8021fee <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8021fda:	68fb      	ldr	r3, [r7, #12]
 8021fdc:	6818      	ldr	r0, [r3, #0]
 8021fde:	68fb      	ldr	r3, [r7, #12]
 8021fe0:	691b      	ldr	r3, [r3, #16]
 8021fe2:	b2db      	uxtb	r3, r3
 8021fe4:	461a      	mov	r2, r3
 8021fe6:	6979      	ldr	r1, [r7, #20]
 8021fe8:	f002 fba0 	bl	802472c <USB_EP0StartXfer>
 8021fec:	e008      	b.n	8022000 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8021fee:	68fb      	ldr	r3, [r7, #12]
 8021ff0:	6818      	ldr	r0, [r3, #0]
 8021ff2:	68fb      	ldr	r3, [r7, #12]
 8021ff4:	691b      	ldr	r3, [r3, #16]
 8021ff6:	b2db      	uxtb	r3, r3
 8021ff8:	461a      	mov	r2, r3
 8021ffa:	6979      	ldr	r1, [r7, #20]
 8021ffc:	f002 f94e 	bl	802429c <USB_EPStartXfer>
  }

  return HAL_OK;
 8022000:	2300      	movs	r3, #0
}
 8022002:	4618      	mov	r0, r3
 8022004:	3718      	adds	r7, #24
 8022006:	46bd      	mov	sp, r7
 8022008:	bd80      	pop	{r7, pc}

0802200a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 802200a:	b580      	push	{r7, lr}
 802200c:	b084      	sub	sp, #16
 802200e:	af00      	add	r7, sp, #0
 8022010:	6078      	str	r0, [r7, #4]
 8022012:	460b      	mov	r3, r1
 8022014:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8022016:	78fb      	ldrb	r3, [r7, #3]
 8022018:	f003 020f 	and.w	r2, r3, #15
 802201c:	687b      	ldr	r3, [r7, #4]
 802201e:	685b      	ldr	r3, [r3, #4]
 8022020:	429a      	cmp	r2, r3
 8022022:	d901      	bls.n	8022028 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8022024:	2301      	movs	r3, #1
 8022026:	e050      	b.n	80220ca <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8022028:	f997 3003 	ldrsb.w	r3, [r7, #3]
 802202c:	2b00      	cmp	r3, #0
 802202e:	da0f      	bge.n	8022050 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8022030:	78fb      	ldrb	r3, [r7, #3]
 8022032:	f003 020f 	and.w	r2, r3, #15
 8022036:	4613      	mov	r3, r2
 8022038:	00db      	lsls	r3, r3, #3
 802203a:	4413      	add	r3, r2
 802203c:	009b      	lsls	r3, r3, #2
 802203e:	3338      	adds	r3, #56	; 0x38
 8022040:	687a      	ldr	r2, [r7, #4]
 8022042:	4413      	add	r3, r2
 8022044:	3304      	adds	r3, #4
 8022046:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8022048:	68fb      	ldr	r3, [r7, #12]
 802204a:	2201      	movs	r2, #1
 802204c:	705a      	strb	r2, [r3, #1]
 802204e:	e00d      	b.n	802206c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8022050:	78fa      	ldrb	r2, [r7, #3]
 8022052:	4613      	mov	r3, r2
 8022054:	00db      	lsls	r3, r3, #3
 8022056:	4413      	add	r3, r2
 8022058:	009b      	lsls	r3, r3, #2
 802205a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 802205e:	687a      	ldr	r2, [r7, #4]
 8022060:	4413      	add	r3, r2
 8022062:	3304      	adds	r3, #4
 8022064:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8022066:	68fb      	ldr	r3, [r7, #12]
 8022068:	2200      	movs	r2, #0
 802206a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 802206c:	68fb      	ldr	r3, [r7, #12]
 802206e:	2201      	movs	r2, #1
 8022070:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8022072:	78fb      	ldrb	r3, [r7, #3]
 8022074:	f003 030f 	and.w	r3, r3, #15
 8022078:	b2da      	uxtb	r2, r3
 802207a:	68fb      	ldr	r3, [r7, #12]
 802207c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 802207e:	687b      	ldr	r3, [r7, #4]
 8022080:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8022084:	2b01      	cmp	r3, #1
 8022086:	d101      	bne.n	802208c <HAL_PCD_EP_SetStall+0x82>
 8022088:	2302      	movs	r3, #2
 802208a:	e01e      	b.n	80220ca <HAL_PCD_EP_SetStall+0xc0>
 802208c:	687b      	ldr	r3, [r7, #4]
 802208e:	2201      	movs	r2, #1
 8022090:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8022094:	687b      	ldr	r3, [r7, #4]
 8022096:	681b      	ldr	r3, [r3, #0]
 8022098:	68f9      	ldr	r1, [r7, #12]
 802209a:	4618      	mov	r0, r3
 802209c:	f002 fdde 	bl	8024c5c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80220a0:	78fb      	ldrb	r3, [r7, #3]
 80220a2:	f003 030f 	and.w	r3, r3, #15
 80220a6:	2b00      	cmp	r3, #0
 80220a8:	d10a      	bne.n	80220c0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80220aa:	687b      	ldr	r3, [r7, #4]
 80220ac:	6818      	ldr	r0, [r3, #0]
 80220ae:	687b      	ldr	r3, [r7, #4]
 80220b0:	691b      	ldr	r3, [r3, #16]
 80220b2:	b2d9      	uxtb	r1, r3
 80220b4:	687b      	ldr	r3, [r7, #4]
 80220b6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80220ba:	461a      	mov	r2, r3
 80220bc:	f002 ff8c 	bl	8024fd8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80220c0:	687b      	ldr	r3, [r7, #4]
 80220c2:	2200      	movs	r2, #0
 80220c4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80220c8:	2300      	movs	r3, #0
}
 80220ca:	4618      	mov	r0, r3
 80220cc:	3710      	adds	r7, #16
 80220ce:	46bd      	mov	sp, r7
 80220d0:	bd80      	pop	{r7, pc}

080220d2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80220d2:	b580      	push	{r7, lr}
 80220d4:	b084      	sub	sp, #16
 80220d6:	af00      	add	r7, sp, #0
 80220d8:	6078      	str	r0, [r7, #4]
 80220da:	460b      	mov	r3, r1
 80220dc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80220de:	78fb      	ldrb	r3, [r7, #3]
 80220e0:	f003 020f 	and.w	r2, r3, #15
 80220e4:	687b      	ldr	r3, [r7, #4]
 80220e6:	685b      	ldr	r3, [r3, #4]
 80220e8:	429a      	cmp	r2, r3
 80220ea:	d901      	bls.n	80220f0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80220ec:	2301      	movs	r3, #1
 80220ee:	e042      	b.n	8022176 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80220f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80220f4:	2b00      	cmp	r3, #0
 80220f6:	da0f      	bge.n	8022118 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80220f8:	78fb      	ldrb	r3, [r7, #3]
 80220fa:	f003 020f 	and.w	r2, r3, #15
 80220fe:	4613      	mov	r3, r2
 8022100:	00db      	lsls	r3, r3, #3
 8022102:	4413      	add	r3, r2
 8022104:	009b      	lsls	r3, r3, #2
 8022106:	3338      	adds	r3, #56	; 0x38
 8022108:	687a      	ldr	r2, [r7, #4]
 802210a:	4413      	add	r3, r2
 802210c:	3304      	adds	r3, #4
 802210e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8022110:	68fb      	ldr	r3, [r7, #12]
 8022112:	2201      	movs	r2, #1
 8022114:	705a      	strb	r2, [r3, #1]
 8022116:	e00f      	b.n	8022138 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8022118:	78fb      	ldrb	r3, [r7, #3]
 802211a:	f003 020f 	and.w	r2, r3, #15
 802211e:	4613      	mov	r3, r2
 8022120:	00db      	lsls	r3, r3, #3
 8022122:	4413      	add	r3, r2
 8022124:	009b      	lsls	r3, r3, #2
 8022126:	f503 731e 	add.w	r3, r3, #632	; 0x278
 802212a:	687a      	ldr	r2, [r7, #4]
 802212c:	4413      	add	r3, r2
 802212e:	3304      	adds	r3, #4
 8022130:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8022132:	68fb      	ldr	r3, [r7, #12]
 8022134:	2200      	movs	r2, #0
 8022136:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8022138:	68fb      	ldr	r3, [r7, #12]
 802213a:	2200      	movs	r2, #0
 802213c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 802213e:	78fb      	ldrb	r3, [r7, #3]
 8022140:	f003 030f 	and.w	r3, r3, #15
 8022144:	b2da      	uxtb	r2, r3
 8022146:	68fb      	ldr	r3, [r7, #12]
 8022148:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 802214a:	687b      	ldr	r3, [r7, #4]
 802214c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8022150:	2b01      	cmp	r3, #1
 8022152:	d101      	bne.n	8022158 <HAL_PCD_EP_ClrStall+0x86>
 8022154:	2302      	movs	r3, #2
 8022156:	e00e      	b.n	8022176 <HAL_PCD_EP_ClrStall+0xa4>
 8022158:	687b      	ldr	r3, [r7, #4]
 802215a:	2201      	movs	r2, #1
 802215c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8022160:	687b      	ldr	r3, [r7, #4]
 8022162:	681b      	ldr	r3, [r3, #0]
 8022164:	68f9      	ldr	r1, [r7, #12]
 8022166:	4618      	mov	r0, r3
 8022168:	f002 fde6 	bl	8024d38 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 802216c:	687b      	ldr	r3, [r7, #4]
 802216e:	2200      	movs	r2, #0
 8022170:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8022174:	2300      	movs	r3, #0
}
 8022176:	4618      	mov	r0, r3
 8022178:	3710      	adds	r7, #16
 802217a:	46bd      	mov	sp, r7
 802217c:	bd80      	pop	{r7, pc}

0802217e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 802217e:	b580      	push	{r7, lr}
 8022180:	b084      	sub	sp, #16
 8022182:	af00      	add	r7, sp, #0
 8022184:	6078      	str	r0, [r7, #4]
 8022186:	460b      	mov	r3, r1
 8022188:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 802218a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 802218e:	2b00      	cmp	r3, #0
 8022190:	da0c      	bge.n	80221ac <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8022192:	78fb      	ldrb	r3, [r7, #3]
 8022194:	f003 020f 	and.w	r2, r3, #15
 8022198:	4613      	mov	r3, r2
 802219a:	00db      	lsls	r3, r3, #3
 802219c:	4413      	add	r3, r2
 802219e:	009b      	lsls	r3, r3, #2
 80221a0:	3338      	adds	r3, #56	; 0x38
 80221a2:	687a      	ldr	r2, [r7, #4]
 80221a4:	4413      	add	r3, r2
 80221a6:	3304      	adds	r3, #4
 80221a8:	60fb      	str	r3, [r7, #12]
 80221aa:	e00c      	b.n	80221c6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80221ac:	78fb      	ldrb	r3, [r7, #3]
 80221ae:	f003 020f 	and.w	r2, r3, #15
 80221b2:	4613      	mov	r3, r2
 80221b4:	00db      	lsls	r3, r3, #3
 80221b6:	4413      	add	r3, r2
 80221b8:	009b      	lsls	r3, r3, #2
 80221ba:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80221be:	687a      	ldr	r2, [r7, #4]
 80221c0:	4413      	add	r3, r2
 80221c2:	3304      	adds	r3, #4
 80221c4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80221c6:	687b      	ldr	r3, [r7, #4]
 80221c8:	681b      	ldr	r3, [r3, #0]
 80221ca:	68f9      	ldr	r1, [r7, #12]
 80221cc:	4618      	mov	r0, r3
 80221ce:	f002 fc05 	bl	80249dc <USB_EPStopXfer>
 80221d2:	4603      	mov	r3, r0
 80221d4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80221d6:	7afb      	ldrb	r3, [r7, #11]
}
 80221d8:	4618      	mov	r0, r3
 80221da:	3710      	adds	r7, #16
 80221dc:	46bd      	mov	sp, r7
 80221de:	bd80      	pop	{r7, pc}

080221e0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80221e0:	b580      	push	{r7, lr}
 80221e2:	b08a      	sub	sp, #40	; 0x28
 80221e4:	af02      	add	r7, sp, #8
 80221e6:	6078      	str	r0, [r7, #4]
 80221e8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80221ea:	687b      	ldr	r3, [r7, #4]
 80221ec:	681b      	ldr	r3, [r3, #0]
 80221ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80221f0:	697b      	ldr	r3, [r7, #20]
 80221f2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80221f4:	683a      	ldr	r2, [r7, #0]
 80221f6:	4613      	mov	r3, r2
 80221f8:	00db      	lsls	r3, r3, #3
 80221fa:	4413      	add	r3, r2
 80221fc:	009b      	lsls	r3, r3, #2
 80221fe:	3338      	adds	r3, #56	; 0x38
 8022200:	687a      	ldr	r2, [r7, #4]
 8022202:	4413      	add	r3, r2
 8022204:	3304      	adds	r3, #4
 8022206:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8022208:	68fb      	ldr	r3, [r7, #12]
 802220a:	6a1a      	ldr	r2, [r3, #32]
 802220c:	68fb      	ldr	r3, [r7, #12]
 802220e:	699b      	ldr	r3, [r3, #24]
 8022210:	429a      	cmp	r2, r3
 8022212:	d901      	bls.n	8022218 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8022214:	2301      	movs	r3, #1
 8022216:	e06c      	b.n	80222f2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8022218:	68fb      	ldr	r3, [r7, #12]
 802221a:	699a      	ldr	r2, [r3, #24]
 802221c:	68fb      	ldr	r3, [r7, #12]
 802221e:	6a1b      	ldr	r3, [r3, #32]
 8022220:	1ad3      	subs	r3, r2, r3
 8022222:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8022224:	68fb      	ldr	r3, [r7, #12]
 8022226:	68db      	ldr	r3, [r3, #12]
 8022228:	69fa      	ldr	r2, [r7, #28]
 802222a:	429a      	cmp	r2, r3
 802222c:	d902      	bls.n	8022234 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 802222e:	68fb      	ldr	r3, [r7, #12]
 8022230:	68db      	ldr	r3, [r3, #12]
 8022232:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8022234:	69fb      	ldr	r3, [r7, #28]
 8022236:	3303      	adds	r3, #3
 8022238:	089b      	lsrs	r3, r3, #2
 802223a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 802223c:	e02b      	b.n	8022296 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 802223e:	68fb      	ldr	r3, [r7, #12]
 8022240:	699a      	ldr	r2, [r3, #24]
 8022242:	68fb      	ldr	r3, [r7, #12]
 8022244:	6a1b      	ldr	r3, [r3, #32]
 8022246:	1ad3      	subs	r3, r2, r3
 8022248:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 802224a:	68fb      	ldr	r3, [r7, #12]
 802224c:	68db      	ldr	r3, [r3, #12]
 802224e:	69fa      	ldr	r2, [r7, #28]
 8022250:	429a      	cmp	r2, r3
 8022252:	d902      	bls.n	802225a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8022254:	68fb      	ldr	r3, [r7, #12]
 8022256:	68db      	ldr	r3, [r3, #12]
 8022258:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 802225a:	69fb      	ldr	r3, [r7, #28]
 802225c:	3303      	adds	r3, #3
 802225e:	089b      	lsrs	r3, r3, #2
 8022260:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8022262:	68fb      	ldr	r3, [r7, #12]
 8022264:	6919      	ldr	r1, [r3, #16]
 8022266:	683b      	ldr	r3, [r7, #0]
 8022268:	b2da      	uxtb	r2, r3
 802226a:	69fb      	ldr	r3, [r7, #28]
 802226c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 802226e:	687b      	ldr	r3, [r7, #4]
 8022270:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8022272:	b2db      	uxtb	r3, r3
 8022274:	9300      	str	r3, [sp, #0]
 8022276:	4603      	mov	r3, r0
 8022278:	6978      	ldr	r0, [r7, #20]
 802227a:	f002 fc59 	bl	8024b30 <USB_WritePacket>

    ep->xfer_buff  += len;
 802227e:	68fb      	ldr	r3, [r7, #12]
 8022280:	691a      	ldr	r2, [r3, #16]
 8022282:	69fb      	ldr	r3, [r7, #28]
 8022284:	441a      	add	r2, r3
 8022286:	68fb      	ldr	r3, [r7, #12]
 8022288:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 802228a:	68fb      	ldr	r3, [r7, #12]
 802228c:	6a1a      	ldr	r2, [r3, #32]
 802228e:	69fb      	ldr	r3, [r7, #28]
 8022290:	441a      	add	r2, r3
 8022292:	68fb      	ldr	r3, [r7, #12]
 8022294:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8022296:	683b      	ldr	r3, [r7, #0]
 8022298:	015a      	lsls	r2, r3, #5
 802229a:	693b      	ldr	r3, [r7, #16]
 802229c:	4413      	add	r3, r2
 802229e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80222a2:	699b      	ldr	r3, [r3, #24]
 80222a4:	b29b      	uxth	r3, r3
 80222a6:	69ba      	ldr	r2, [r7, #24]
 80222a8:	429a      	cmp	r2, r3
 80222aa:	d809      	bhi.n	80222c0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80222ac:	68fb      	ldr	r3, [r7, #12]
 80222ae:	6a1a      	ldr	r2, [r3, #32]
 80222b0:	68fb      	ldr	r3, [r7, #12]
 80222b2:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80222b4:	429a      	cmp	r2, r3
 80222b6:	d203      	bcs.n	80222c0 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80222b8:	68fb      	ldr	r3, [r7, #12]
 80222ba:	699b      	ldr	r3, [r3, #24]
 80222bc:	2b00      	cmp	r3, #0
 80222be:	d1be      	bne.n	802223e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80222c0:	68fb      	ldr	r3, [r7, #12]
 80222c2:	699a      	ldr	r2, [r3, #24]
 80222c4:	68fb      	ldr	r3, [r7, #12]
 80222c6:	6a1b      	ldr	r3, [r3, #32]
 80222c8:	429a      	cmp	r2, r3
 80222ca:	d811      	bhi.n	80222f0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80222cc:	683b      	ldr	r3, [r7, #0]
 80222ce:	f003 030f 	and.w	r3, r3, #15
 80222d2:	2201      	movs	r2, #1
 80222d4:	fa02 f303 	lsl.w	r3, r2, r3
 80222d8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80222da:	693b      	ldr	r3, [r7, #16]
 80222dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80222e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80222e2:	68bb      	ldr	r3, [r7, #8]
 80222e4:	43db      	mvns	r3, r3
 80222e6:	6939      	ldr	r1, [r7, #16]
 80222e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80222ec:	4013      	ands	r3, r2
 80222ee:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80222f0:	2300      	movs	r3, #0
}
 80222f2:	4618      	mov	r0, r3
 80222f4:	3720      	adds	r7, #32
 80222f6:	46bd      	mov	sp, r7
 80222f8:	bd80      	pop	{r7, pc}
	...

080222fc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80222fc:	b580      	push	{r7, lr}
 80222fe:	b088      	sub	sp, #32
 8022300:	af00      	add	r7, sp, #0
 8022302:	6078      	str	r0, [r7, #4]
 8022304:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8022306:	687b      	ldr	r3, [r7, #4]
 8022308:	681b      	ldr	r3, [r3, #0]
 802230a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802230c:	69fb      	ldr	r3, [r7, #28]
 802230e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8022310:	69fb      	ldr	r3, [r7, #28]
 8022312:	333c      	adds	r3, #60	; 0x3c
 8022314:	3304      	adds	r3, #4
 8022316:	681b      	ldr	r3, [r3, #0]
 8022318:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 802231a:	683b      	ldr	r3, [r7, #0]
 802231c:	015a      	lsls	r2, r3, #5
 802231e:	69bb      	ldr	r3, [r7, #24]
 8022320:	4413      	add	r3, r2
 8022322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8022326:	689b      	ldr	r3, [r3, #8]
 8022328:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 802232a:	687b      	ldr	r3, [r7, #4]
 802232c:	691b      	ldr	r3, [r3, #16]
 802232e:	2b01      	cmp	r3, #1
 8022330:	d17b      	bne.n	802242a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8022332:	693b      	ldr	r3, [r7, #16]
 8022334:	f003 0308 	and.w	r3, r3, #8
 8022338:	2b00      	cmp	r3, #0
 802233a:	d015      	beq.n	8022368 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 802233c:	697b      	ldr	r3, [r7, #20]
 802233e:	4a61      	ldr	r2, [pc, #388]	; (80224c4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8022340:	4293      	cmp	r3, r2
 8022342:	f240 80b9 	bls.w	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8022346:	693b      	ldr	r3, [r7, #16]
 8022348:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 802234c:	2b00      	cmp	r3, #0
 802234e:	f000 80b3 	beq.w	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8022352:	683b      	ldr	r3, [r7, #0]
 8022354:	015a      	lsls	r2, r3, #5
 8022356:	69bb      	ldr	r3, [r7, #24]
 8022358:	4413      	add	r3, r2
 802235a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802235e:	461a      	mov	r2, r3
 8022360:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8022364:	6093      	str	r3, [r2, #8]
 8022366:	e0a7      	b.n	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8022368:	693b      	ldr	r3, [r7, #16]
 802236a:	f003 0320 	and.w	r3, r3, #32
 802236e:	2b00      	cmp	r3, #0
 8022370:	d009      	beq.n	8022386 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8022372:	683b      	ldr	r3, [r7, #0]
 8022374:	015a      	lsls	r2, r3, #5
 8022376:	69bb      	ldr	r3, [r7, #24]
 8022378:	4413      	add	r3, r2
 802237a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802237e:	461a      	mov	r2, r3
 8022380:	2320      	movs	r3, #32
 8022382:	6093      	str	r3, [r2, #8]
 8022384:	e098      	b.n	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8022386:	693b      	ldr	r3, [r7, #16]
 8022388:	f003 0328 	and.w	r3, r3, #40	; 0x28
 802238c:	2b00      	cmp	r3, #0
 802238e:	f040 8093 	bne.w	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8022392:	697b      	ldr	r3, [r7, #20]
 8022394:	4a4b      	ldr	r2, [pc, #300]	; (80224c4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8022396:	4293      	cmp	r3, r2
 8022398:	d90f      	bls.n	80223ba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 802239a:	693b      	ldr	r3, [r7, #16]
 802239c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80223a0:	2b00      	cmp	r3, #0
 80223a2:	d00a      	beq.n	80223ba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80223a4:	683b      	ldr	r3, [r7, #0]
 80223a6:	015a      	lsls	r2, r3, #5
 80223a8:	69bb      	ldr	r3, [r7, #24]
 80223aa:	4413      	add	r3, r2
 80223ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80223b0:	461a      	mov	r2, r3
 80223b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80223b6:	6093      	str	r3, [r2, #8]
 80223b8:	e07e      	b.n	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80223ba:	683a      	ldr	r2, [r7, #0]
 80223bc:	4613      	mov	r3, r2
 80223be:	00db      	lsls	r3, r3, #3
 80223c0:	4413      	add	r3, r2
 80223c2:	009b      	lsls	r3, r3, #2
 80223c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80223c8:	687a      	ldr	r2, [r7, #4]
 80223ca:	4413      	add	r3, r2
 80223cc:	3304      	adds	r3, #4
 80223ce:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80223d0:	68fb      	ldr	r3, [r7, #12]
 80223d2:	69da      	ldr	r2, [r3, #28]
 80223d4:	683b      	ldr	r3, [r7, #0]
 80223d6:	0159      	lsls	r1, r3, #5
 80223d8:	69bb      	ldr	r3, [r7, #24]
 80223da:	440b      	add	r3, r1
 80223dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80223e0:	691b      	ldr	r3, [r3, #16]
 80223e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80223e6:	1ad2      	subs	r2, r2, r3
 80223e8:	68fb      	ldr	r3, [r7, #12]
 80223ea:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80223ec:	683b      	ldr	r3, [r7, #0]
 80223ee:	2b00      	cmp	r3, #0
 80223f0:	d114      	bne.n	802241c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80223f2:	68fb      	ldr	r3, [r7, #12]
 80223f4:	699b      	ldr	r3, [r3, #24]
 80223f6:	2b00      	cmp	r3, #0
 80223f8:	d109      	bne.n	802240e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80223fa:	687b      	ldr	r3, [r7, #4]
 80223fc:	6818      	ldr	r0, [r3, #0]
 80223fe:	687b      	ldr	r3, [r7, #4]
 8022400:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8022404:	461a      	mov	r2, r3
 8022406:	2101      	movs	r1, #1
 8022408:	f002 fde6 	bl	8024fd8 <USB_EP0_OutStart>
 802240c:	e006      	b.n	802241c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 802240e:	68fb      	ldr	r3, [r7, #12]
 8022410:	691a      	ldr	r2, [r3, #16]
 8022412:	68fb      	ldr	r3, [r7, #12]
 8022414:	6a1b      	ldr	r3, [r3, #32]
 8022416:	441a      	add	r2, r3
 8022418:	68fb      	ldr	r3, [r7, #12]
 802241a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 802241c:	683b      	ldr	r3, [r7, #0]
 802241e:	b2db      	uxtb	r3, r3
 8022420:	4619      	mov	r1, r3
 8022422:	6878      	ldr	r0, [r7, #4]
 8022424:	f004 f85d 	bl	80264e2 <HAL_PCD_DataOutStageCallback>
 8022428:	e046      	b.n	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 802242a:	697b      	ldr	r3, [r7, #20]
 802242c:	4a26      	ldr	r2, [pc, #152]	; (80224c8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 802242e:	4293      	cmp	r3, r2
 8022430:	d124      	bne.n	802247c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8022432:	693b      	ldr	r3, [r7, #16]
 8022434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8022438:	2b00      	cmp	r3, #0
 802243a:	d00a      	beq.n	8022452 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 802243c:	683b      	ldr	r3, [r7, #0]
 802243e:	015a      	lsls	r2, r3, #5
 8022440:	69bb      	ldr	r3, [r7, #24]
 8022442:	4413      	add	r3, r2
 8022444:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8022448:	461a      	mov	r2, r3
 802244a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802244e:	6093      	str	r3, [r2, #8]
 8022450:	e032      	b.n	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8022452:	693b      	ldr	r3, [r7, #16]
 8022454:	f003 0320 	and.w	r3, r3, #32
 8022458:	2b00      	cmp	r3, #0
 802245a:	d008      	beq.n	802246e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 802245c:	683b      	ldr	r3, [r7, #0]
 802245e:	015a      	lsls	r2, r3, #5
 8022460:	69bb      	ldr	r3, [r7, #24]
 8022462:	4413      	add	r3, r2
 8022464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8022468:	461a      	mov	r2, r3
 802246a:	2320      	movs	r3, #32
 802246c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 802246e:	683b      	ldr	r3, [r7, #0]
 8022470:	b2db      	uxtb	r3, r3
 8022472:	4619      	mov	r1, r3
 8022474:	6878      	ldr	r0, [r7, #4]
 8022476:	f004 f834 	bl	80264e2 <HAL_PCD_DataOutStageCallback>
 802247a:	e01d      	b.n	80224b8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 802247c:	683b      	ldr	r3, [r7, #0]
 802247e:	2b00      	cmp	r3, #0
 8022480:	d114      	bne.n	80224ac <PCD_EP_OutXfrComplete_int+0x1b0>
 8022482:	6879      	ldr	r1, [r7, #4]
 8022484:	683a      	ldr	r2, [r7, #0]
 8022486:	4613      	mov	r3, r2
 8022488:	00db      	lsls	r3, r3, #3
 802248a:	4413      	add	r3, r2
 802248c:	009b      	lsls	r3, r3, #2
 802248e:	440b      	add	r3, r1
 8022490:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8022494:	681b      	ldr	r3, [r3, #0]
 8022496:	2b00      	cmp	r3, #0
 8022498:	d108      	bne.n	80224ac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 802249a:	687b      	ldr	r3, [r7, #4]
 802249c:	6818      	ldr	r0, [r3, #0]
 802249e:	687b      	ldr	r3, [r7, #4]
 80224a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80224a4:	461a      	mov	r2, r3
 80224a6:	2100      	movs	r1, #0
 80224a8:	f002 fd96 	bl	8024fd8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80224ac:	683b      	ldr	r3, [r7, #0]
 80224ae:	b2db      	uxtb	r3, r3
 80224b0:	4619      	mov	r1, r3
 80224b2:	6878      	ldr	r0, [r7, #4]
 80224b4:	f004 f815 	bl	80264e2 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80224b8:	2300      	movs	r3, #0
}
 80224ba:	4618      	mov	r0, r3
 80224bc:	3720      	adds	r7, #32
 80224be:	46bd      	mov	sp, r7
 80224c0:	bd80      	pop	{r7, pc}
 80224c2:	bf00      	nop
 80224c4:	4f54300a 	.word	0x4f54300a
 80224c8:	4f54310a 	.word	0x4f54310a

080224cc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80224cc:	b580      	push	{r7, lr}
 80224ce:	b086      	sub	sp, #24
 80224d0:	af00      	add	r7, sp, #0
 80224d2:	6078      	str	r0, [r7, #4]
 80224d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80224d6:	687b      	ldr	r3, [r7, #4]
 80224d8:	681b      	ldr	r3, [r3, #0]
 80224da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80224dc:	697b      	ldr	r3, [r7, #20]
 80224de:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80224e0:	697b      	ldr	r3, [r7, #20]
 80224e2:	333c      	adds	r3, #60	; 0x3c
 80224e4:	3304      	adds	r3, #4
 80224e6:	681b      	ldr	r3, [r3, #0]
 80224e8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80224ea:	683b      	ldr	r3, [r7, #0]
 80224ec:	015a      	lsls	r2, r3, #5
 80224ee:	693b      	ldr	r3, [r7, #16]
 80224f0:	4413      	add	r3, r2
 80224f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80224f6:	689b      	ldr	r3, [r3, #8]
 80224f8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80224fa:	68fb      	ldr	r3, [r7, #12]
 80224fc:	4a15      	ldr	r2, [pc, #84]	; (8022554 <PCD_EP_OutSetupPacket_int+0x88>)
 80224fe:	4293      	cmp	r3, r2
 8022500:	d90e      	bls.n	8022520 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8022502:	68bb      	ldr	r3, [r7, #8]
 8022504:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8022508:	2b00      	cmp	r3, #0
 802250a:	d009      	beq.n	8022520 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 802250c:	683b      	ldr	r3, [r7, #0]
 802250e:	015a      	lsls	r2, r3, #5
 8022510:	693b      	ldr	r3, [r7, #16]
 8022512:	4413      	add	r3, r2
 8022514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8022518:	461a      	mov	r2, r3
 802251a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 802251e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8022520:	6878      	ldr	r0, [r7, #4]
 8022522:	f003 ffcc 	bl	80264be <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8022526:	68fb      	ldr	r3, [r7, #12]
 8022528:	4a0a      	ldr	r2, [pc, #40]	; (8022554 <PCD_EP_OutSetupPacket_int+0x88>)
 802252a:	4293      	cmp	r3, r2
 802252c:	d90c      	bls.n	8022548 <PCD_EP_OutSetupPacket_int+0x7c>
 802252e:	687b      	ldr	r3, [r7, #4]
 8022530:	691b      	ldr	r3, [r3, #16]
 8022532:	2b01      	cmp	r3, #1
 8022534:	d108      	bne.n	8022548 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8022536:	687b      	ldr	r3, [r7, #4]
 8022538:	6818      	ldr	r0, [r3, #0]
 802253a:	687b      	ldr	r3, [r7, #4]
 802253c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8022540:	461a      	mov	r2, r3
 8022542:	2101      	movs	r1, #1
 8022544:	f002 fd48 	bl	8024fd8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8022548:	2300      	movs	r3, #0
}
 802254a:	4618      	mov	r0, r3
 802254c:	3718      	adds	r7, #24
 802254e:	46bd      	mov	sp, r7
 8022550:	bd80      	pop	{r7, pc}
 8022552:	bf00      	nop
 8022554:	4f54300a 	.word	0x4f54300a

08022558 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8022558:	b580      	push	{r7, lr}
 802255a:	b084      	sub	sp, #16
 802255c:	af00      	add	r7, sp, #0
 802255e:	6078      	str	r0, [r7, #4]
 8022560:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8022562:	687b      	ldr	r3, [r7, #4]
 8022564:	2b00      	cmp	r3, #0
 8022566:	d101      	bne.n	802256c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8022568:	2301      	movs	r3, #1
 802256a:	e0cc      	b.n	8022706 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 802256c:	4b68      	ldr	r3, [pc, #416]	; (8022710 <HAL_RCC_ClockConfig+0x1b8>)
 802256e:	681b      	ldr	r3, [r3, #0]
 8022570:	f003 030f 	and.w	r3, r3, #15
 8022574:	683a      	ldr	r2, [r7, #0]
 8022576:	429a      	cmp	r2, r3
 8022578:	d90c      	bls.n	8022594 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802257a:	4b65      	ldr	r3, [pc, #404]	; (8022710 <HAL_RCC_ClockConfig+0x1b8>)
 802257c:	683a      	ldr	r2, [r7, #0]
 802257e:	b2d2      	uxtb	r2, r2
 8022580:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8022582:	4b63      	ldr	r3, [pc, #396]	; (8022710 <HAL_RCC_ClockConfig+0x1b8>)
 8022584:	681b      	ldr	r3, [r3, #0]
 8022586:	f003 030f 	and.w	r3, r3, #15
 802258a:	683a      	ldr	r2, [r7, #0]
 802258c:	429a      	cmp	r2, r3
 802258e:	d001      	beq.n	8022594 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8022590:	2301      	movs	r3, #1
 8022592:	e0b8      	b.n	8022706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8022594:	687b      	ldr	r3, [r7, #4]
 8022596:	681b      	ldr	r3, [r3, #0]
 8022598:	f003 0302 	and.w	r3, r3, #2
 802259c:	2b00      	cmp	r3, #0
 802259e:	d020      	beq.n	80225e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80225a0:	687b      	ldr	r3, [r7, #4]
 80225a2:	681b      	ldr	r3, [r3, #0]
 80225a4:	f003 0304 	and.w	r3, r3, #4
 80225a8:	2b00      	cmp	r3, #0
 80225aa:	d005      	beq.n	80225b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80225ac:	4b59      	ldr	r3, [pc, #356]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80225ae:	689b      	ldr	r3, [r3, #8]
 80225b0:	4a58      	ldr	r2, [pc, #352]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80225b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80225b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80225b8:	687b      	ldr	r3, [r7, #4]
 80225ba:	681b      	ldr	r3, [r3, #0]
 80225bc:	f003 0308 	and.w	r3, r3, #8
 80225c0:	2b00      	cmp	r3, #0
 80225c2:	d005      	beq.n	80225d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80225c4:	4b53      	ldr	r3, [pc, #332]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80225c6:	689b      	ldr	r3, [r3, #8]
 80225c8:	4a52      	ldr	r2, [pc, #328]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80225ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80225ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80225d0:	4b50      	ldr	r3, [pc, #320]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80225d2:	689b      	ldr	r3, [r3, #8]
 80225d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80225d8:	687b      	ldr	r3, [r7, #4]
 80225da:	689b      	ldr	r3, [r3, #8]
 80225dc:	494d      	ldr	r1, [pc, #308]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80225de:	4313      	orrs	r3, r2
 80225e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80225e2:	687b      	ldr	r3, [r7, #4]
 80225e4:	681b      	ldr	r3, [r3, #0]
 80225e6:	f003 0301 	and.w	r3, r3, #1
 80225ea:	2b00      	cmp	r3, #0
 80225ec:	d044      	beq.n	8022678 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80225ee:	687b      	ldr	r3, [r7, #4]
 80225f0:	685b      	ldr	r3, [r3, #4]
 80225f2:	2b01      	cmp	r3, #1
 80225f4:	d107      	bne.n	8022606 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80225f6:	4b47      	ldr	r3, [pc, #284]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80225f8:	681b      	ldr	r3, [r3, #0]
 80225fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80225fe:	2b00      	cmp	r3, #0
 8022600:	d119      	bne.n	8022636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022602:	2301      	movs	r3, #1
 8022604:	e07f      	b.n	8022706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8022606:	687b      	ldr	r3, [r7, #4]
 8022608:	685b      	ldr	r3, [r3, #4]
 802260a:	2b02      	cmp	r3, #2
 802260c:	d003      	beq.n	8022616 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 802260e:	687b      	ldr	r3, [r7, #4]
 8022610:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8022612:	2b03      	cmp	r3, #3
 8022614:	d107      	bne.n	8022626 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8022616:	4b3f      	ldr	r3, [pc, #252]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 8022618:	681b      	ldr	r3, [r3, #0]
 802261a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802261e:	2b00      	cmp	r3, #0
 8022620:	d109      	bne.n	8022636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022622:	2301      	movs	r3, #1
 8022624:	e06f      	b.n	8022706 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022626:	4b3b      	ldr	r3, [pc, #236]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 8022628:	681b      	ldr	r3, [r3, #0]
 802262a:	f003 0302 	and.w	r3, r3, #2
 802262e:	2b00      	cmp	r3, #0
 8022630:	d101      	bne.n	8022636 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022632:	2301      	movs	r3, #1
 8022634:	e067      	b.n	8022706 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8022636:	4b37      	ldr	r3, [pc, #220]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 8022638:	689b      	ldr	r3, [r3, #8]
 802263a:	f023 0203 	bic.w	r2, r3, #3
 802263e:	687b      	ldr	r3, [r7, #4]
 8022640:	685b      	ldr	r3, [r3, #4]
 8022642:	4934      	ldr	r1, [pc, #208]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 8022644:	4313      	orrs	r3, r2
 8022646:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8022648:	f7fe fa60 	bl	8020b0c <HAL_GetTick>
 802264c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 802264e:	e00a      	b.n	8022666 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8022650:	f7fe fa5c 	bl	8020b0c <HAL_GetTick>
 8022654:	4602      	mov	r2, r0
 8022656:	68fb      	ldr	r3, [r7, #12]
 8022658:	1ad3      	subs	r3, r2, r3
 802265a:	f241 3288 	movw	r2, #5000	; 0x1388
 802265e:	4293      	cmp	r3, r2
 8022660:	d901      	bls.n	8022666 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8022662:	2303      	movs	r3, #3
 8022664:	e04f      	b.n	8022706 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8022666:	4b2b      	ldr	r3, [pc, #172]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 8022668:	689b      	ldr	r3, [r3, #8]
 802266a:	f003 020c 	and.w	r2, r3, #12
 802266e:	687b      	ldr	r3, [r7, #4]
 8022670:	685b      	ldr	r3, [r3, #4]
 8022672:	009b      	lsls	r3, r3, #2
 8022674:	429a      	cmp	r2, r3
 8022676:	d1eb      	bne.n	8022650 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8022678:	4b25      	ldr	r3, [pc, #148]	; (8022710 <HAL_RCC_ClockConfig+0x1b8>)
 802267a:	681b      	ldr	r3, [r3, #0]
 802267c:	f003 030f 	and.w	r3, r3, #15
 8022680:	683a      	ldr	r2, [r7, #0]
 8022682:	429a      	cmp	r2, r3
 8022684:	d20c      	bcs.n	80226a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022686:	4b22      	ldr	r3, [pc, #136]	; (8022710 <HAL_RCC_ClockConfig+0x1b8>)
 8022688:	683a      	ldr	r2, [r7, #0]
 802268a:	b2d2      	uxtb	r2, r2
 802268c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 802268e:	4b20      	ldr	r3, [pc, #128]	; (8022710 <HAL_RCC_ClockConfig+0x1b8>)
 8022690:	681b      	ldr	r3, [r3, #0]
 8022692:	f003 030f 	and.w	r3, r3, #15
 8022696:	683a      	ldr	r2, [r7, #0]
 8022698:	429a      	cmp	r2, r3
 802269a:	d001      	beq.n	80226a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 802269c:	2301      	movs	r3, #1
 802269e:	e032      	b.n	8022706 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80226a0:	687b      	ldr	r3, [r7, #4]
 80226a2:	681b      	ldr	r3, [r3, #0]
 80226a4:	f003 0304 	and.w	r3, r3, #4
 80226a8:	2b00      	cmp	r3, #0
 80226aa:	d008      	beq.n	80226be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80226ac:	4b19      	ldr	r3, [pc, #100]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80226ae:	689b      	ldr	r3, [r3, #8]
 80226b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80226b4:	687b      	ldr	r3, [r7, #4]
 80226b6:	68db      	ldr	r3, [r3, #12]
 80226b8:	4916      	ldr	r1, [pc, #88]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80226ba:	4313      	orrs	r3, r2
 80226bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80226be:	687b      	ldr	r3, [r7, #4]
 80226c0:	681b      	ldr	r3, [r3, #0]
 80226c2:	f003 0308 	and.w	r3, r3, #8
 80226c6:	2b00      	cmp	r3, #0
 80226c8:	d009      	beq.n	80226de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80226ca:	4b12      	ldr	r3, [pc, #72]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80226cc:	689b      	ldr	r3, [r3, #8]
 80226ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80226d2:	687b      	ldr	r3, [r7, #4]
 80226d4:	691b      	ldr	r3, [r3, #16]
 80226d6:	00db      	lsls	r3, r3, #3
 80226d8:	490e      	ldr	r1, [pc, #56]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80226da:	4313      	orrs	r3, r2
 80226dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80226de:	f000 f855 	bl	802278c <HAL_RCC_GetSysClockFreq>
 80226e2:	4602      	mov	r2, r0
 80226e4:	4b0b      	ldr	r3, [pc, #44]	; (8022714 <HAL_RCC_ClockConfig+0x1bc>)
 80226e6:	689b      	ldr	r3, [r3, #8]
 80226e8:	091b      	lsrs	r3, r3, #4
 80226ea:	f003 030f 	and.w	r3, r3, #15
 80226ee:	490a      	ldr	r1, [pc, #40]	; (8022718 <HAL_RCC_ClockConfig+0x1c0>)
 80226f0:	5ccb      	ldrb	r3, [r1, r3]
 80226f2:	fa22 f303 	lsr.w	r3, r2, r3
 80226f6:	4a09      	ldr	r2, [pc, #36]	; (802271c <HAL_RCC_ClockConfig+0x1c4>)
 80226f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80226fa:	4b09      	ldr	r3, [pc, #36]	; (8022720 <HAL_RCC_ClockConfig+0x1c8>)
 80226fc:	681b      	ldr	r3, [r3, #0]
 80226fe:	4618      	mov	r0, r3
 8022700:	f7fe f9c0 	bl	8020a84 <HAL_InitTick>

  return HAL_OK;
 8022704:	2300      	movs	r3, #0
}
 8022706:	4618      	mov	r0, r3
 8022708:	3710      	adds	r7, #16
 802270a:	46bd      	mov	sp, r7
 802270c:	bd80      	pop	{r7, pc}
 802270e:	bf00      	nop
 8022710:	40023c00 	.word	0x40023c00
 8022714:	40023800 	.word	0x40023800
 8022718:	080269e8 	.word	0x080269e8
 802271c:	20000000 	.word	0x20000000
 8022720:	20000004 	.word	0x20000004

08022724 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8022724:	b480      	push	{r7}
 8022726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8022728:	4b03      	ldr	r3, [pc, #12]	; (8022738 <HAL_RCC_GetHCLKFreq+0x14>)
 802272a:	681b      	ldr	r3, [r3, #0]
}
 802272c:	4618      	mov	r0, r3
 802272e:	46bd      	mov	sp, r7
 8022730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022734:	4770      	bx	lr
 8022736:	bf00      	nop
 8022738:	20000000 	.word	0x20000000

0802273c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 802273c:	b580      	push	{r7, lr}
 802273e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8022740:	f7ff fff0 	bl	8022724 <HAL_RCC_GetHCLKFreq>
 8022744:	4602      	mov	r2, r0
 8022746:	4b05      	ldr	r3, [pc, #20]	; (802275c <HAL_RCC_GetPCLK1Freq+0x20>)
 8022748:	689b      	ldr	r3, [r3, #8]
 802274a:	0a9b      	lsrs	r3, r3, #10
 802274c:	f003 0307 	and.w	r3, r3, #7
 8022750:	4903      	ldr	r1, [pc, #12]	; (8022760 <HAL_RCC_GetPCLK1Freq+0x24>)
 8022752:	5ccb      	ldrb	r3, [r1, r3]
 8022754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8022758:	4618      	mov	r0, r3
 802275a:	bd80      	pop	{r7, pc}
 802275c:	40023800 	.word	0x40023800
 8022760:	080269f8 	.word	0x080269f8

08022764 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8022764:	b580      	push	{r7, lr}
 8022766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8022768:	f7ff ffdc 	bl	8022724 <HAL_RCC_GetHCLKFreq>
 802276c:	4602      	mov	r2, r0
 802276e:	4b05      	ldr	r3, [pc, #20]	; (8022784 <HAL_RCC_GetPCLK2Freq+0x20>)
 8022770:	689b      	ldr	r3, [r3, #8]
 8022772:	0b5b      	lsrs	r3, r3, #13
 8022774:	f003 0307 	and.w	r3, r3, #7
 8022778:	4903      	ldr	r1, [pc, #12]	; (8022788 <HAL_RCC_GetPCLK2Freq+0x24>)
 802277a:	5ccb      	ldrb	r3, [r1, r3]
 802277c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8022780:	4618      	mov	r0, r3
 8022782:	bd80      	pop	{r7, pc}
 8022784:	40023800 	.word	0x40023800
 8022788:	080269f8 	.word	0x080269f8

0802278c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 802278c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8022790:	b0ae      	sub	sp, #184	; 0xb8
 8022792:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8022794:	2300      	movs	r3, #0
 8022796:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 802279a:	2300      	movs	r3, #0
 802279c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80227a0:	2300      	movs	r3, #0
 80227a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80227a6:	2300      	movs	r3, #0
 80227a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80227ac:	2300      	movs	r3, #0
 80227ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80227b2:	4bcb      	ldr	r3, [pc, #812]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 80227b4:	689b      	ldr	r3, [r3, #8]
 80227b6:	f003 030c 	and.w	r3, r3, #12
 80227ba:	2b0c      	cmp	r3, #12
 80227bc:	f200 8206 	bhi.w	8022bcc <HAL_RCC_GetSysClockFreq+0x440>
 80227c0:	a201      	add	r2, pc, #4	; (adr r2, 80227c8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80227c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80227c6:	bf00      	nop
 80227c8:	080227fd 	.word	0x080227fd
 80227cc:	08022bcd 	.word	0x08022bcd
 80227d0:	08022bcd 	.word	0x08022bcd
 80227d4:	08022bcd 	.word	0x08022bcd
 80227d8:	08022805 	.word	0x08022805
 80227dc:	08022bcd 	.word	0x08022bcd
 80227e0:	08022bcd 	.word	0x08022bcd
 80227e4:	08022bcd 	.word	0x08022bcd
 80227e8:	0802280d 	.word	0x0802280d
 80227ec:	08022bcd 	.word	0x08022bcd
 80227f0:	08022bcd 	.word	0x08022bcd
 80227f4:	08022bcd 	.word	0x08022bcd
 80227f8:	080229fd 	.word	0x080229fd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80227fc:	4bb9      	ldr	r3, [pc, #740]	; (8022ae4 <HAL_RCC_GetSysClockFreq+0x358>)
 80227fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8022802:	e1e7      	b.n	8022bd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8022804:	4bb8      	ldr	r3, [pc, #736]	; (8022ae8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8022806:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 802280a:	e1e3      	b.n	8022bd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 802280c:	4bb4      	ldr	r3, [pc, #720]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 802280e:	685b      	ldr	r3, [r3, #4]
 8022810:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8022814:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8022818:	4bb1      	ldr	r3, [pc, #708]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 802281a:	685b      	ldr	r3, [r3, #4]
 802281c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8022820:	2b00      	cmp	r3, #0
 8022822:	d071      	beq.n	8022908 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8022824:	4bae      	ldr	r3, [pc, #696]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 8022826:	685b      	ldr	r3, [r3, #4]
 8022828:	099b      	lsrs	r3, r3, #6
 802282a:	2200      	movs	r2, #0
 802282c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8022830:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8022834:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8022838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802283c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8022840:	2300      	movs	r3, #0
 8022842:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8022846:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 802284a:	4622      	mov	r2, r4
 802284c:	462b      	mov	r3, r5
 802284e:	f04f 0000 	mov.w	r0, #0
 8022852:	f04f 0100 	mov.w	r1, #0
 8022856:	0159      	lsls	r1, r3, #5
 8022858:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 802285c:	0150      	lsls	r0, r2, #5
 802285e:	4602      	mov	r2, r0
 8022860:	460b      	mov	r3, r1
 8022862:	4621      	mov	r1, r4
 8022864:	1a51      	subs	r1, r2, r1
 8022866:	6439      	str	r1, [r7, #64]	; 0x40
 8022868:	4629      	mov	r1, r5
 802286a:	eb63 0301 	sbc.w	r3, r3, r1
 802286e:	647b      	str	r3, [r7, #68]	; 0x44
 8022870:	f04f 0200 	mov.w	r2, #0
 8022874:	f04f 0300 	mov.w	r3, #0
 8022878:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 802287c:	4649      	mov	r1, r9
 802287e:	018b      	lsls	r3, r1, #6
 8022880:	4641      	mov	r1, r8
 8022882:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8022886:	4641      	mov	r1, r8
 8022888:	018a      	lsls	r2, r1, #6
 802288a:	4641      	mov	r1, r8
 802288c:	1a51      	subs	r1, r2, r1
 802288e:	63b9      	str	r1, [r7, #56]	; 0x38
 8022890:	4649      	mov	r1, r9
 8022892:	eb63 0301 	sbc.w	r3, r3, r1
 8022896:	63fb      	str	r3, [r7, #60]	; 0x3c
 8022898:	f04f 0200 	mov.w	r2, #0
 802289c:	f04f 0300 	mov.w	r3, #0
 80228a0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80228a4:	4649      	mov	r1, r9
 80228a6:	00cb      	lsls	r3, r1, #3
 80228a8:	4641      	mov	r1, r8
 80228aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80228ae:	4641      	mov	r1, r8
 80228b0:	00ca      	lsls	r2, r1, #3
 80228b2:	4610      	mov	r0, r2
 80228b4:	4619      	mov	r1, r3
 80228b6:	4603      	mov	r3, r0
 80228b8:	4622      	mov	r2, r4
 80228ba:	189b      	adds	r3, r3, r2
 80228bc:	633b      	str	r3, [r7, #48]	; 0x30
 80228be:	462b      	mov	r3, r5
 80228c0:	460a      	mov	r2, r1
 80228c2:	eb42 0303 	adc.w	r3, r2, r3
 80228c6:	637b      	str	r3, [r7, #52]	; 0x34
 80228c8:	f04f 0200 	mov.w	r2, #0
 80228cc:	f04f 0300 	mov.w	r3, #0
 80228d0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80228d4:	4629      	mov	r1, r5
 80228d6:	024b      	lsls	r3, r1, #9
 80228d8:	4621      	mov	r1, r4
 80228da:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80228de:	4621      	mov	r1, r4
 80228e0:	024a      	lsls	r2, r1, #9
 80228e2:	4610      	mov	r0, r2
 80228e4:	4619      	mov	r1, r3
 80228e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80228ea:	2200      	movs	r2, #0
 80228ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80228f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80228f4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80228f8:	f7fd fc84 	bl	8020204 <__aeabi_uldivmod>
 80228fc:	4602      	mov	r2, r0
 80228fe:	460b      	mov	r3, r1
 8022900:	4613      	mov	r3, r2
 8022902:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8022906:	e067      	b.n	80229d8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8022908:	4b75      	ldr	r3, [pc, #468]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 802290a:	685b      	ldr	r3, [r3, #4]
 802290c:	099b      	lsrs	r3, r3, #6
 802290e:	2200      	movs	r2, #0
 8022910:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8022914:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8022918:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 802291c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022920:	67bb      	str	r3, [r7, #120]	; 0x78
 8022922:	2300      	movs	r3, #0
 8022924:	67fb      	str	r3, [r7, #124]	; 0x7c
 8022926:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 802292a:	4622      	mov	r2, r4
 802292c:	462b      	mov	r3, r5
 802292e:	f04f 0000 	mov.w	r0, #0
 8022932:	f04f 0100 	mov.w	r1, #0
 8022936:	0159      	lsls	r1, r3, #5
 8022938:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 802293c:	0150      	lsls	r0, r2, #5
 802293e:	4602      	mov	r2, r0
 8022940:	460b      	mov	r3, r1
 8022942:	4621      	mov	r1, r4
 8022944:	1a51      	subs	r1, r2, r1
 8022946:	62b9      	str	r1, [r7, #40]	; 0x28
 8022948:	4629      	mov	r1, r5
 802294a:	eb63 0301 	sbc.w	r3, r3, r1
 802294e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8022950:	f04f 0200 	mov.w	r2, #0
 8022954:	f04f 0300 	mov.w	r3, #0
 8022958:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 802295c:	4649      	mov	r1, r9
 802295e:	018b      	lsls	r3, r1, #6
 8022960:	4641      	mov	r1, r8
 8022962:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8022966:	4641      	mov	r1, r8
 8022968:	018a      	lsls	r2, r1, #6
 802296a:	4641      	mov	r1, r8
 802296c:	ebb2 0a01 	subs.w	sl, r2, r1
 8022970:	4649      	mov	r1, r9
 8022972:	eb63 0b01 	sbc.w	fp, r3, r1
 8022976:	f04f 0200 	mov.w	r2, #0
 802297a:	f04f 0300 	mov.w	r3, #0
 802297e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8022982:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8022986:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 802298a:	4692      	mov	sl, r2
 802298c:	469b      	mov	fp, r3
 802298e:	4623      	mov	r3, r4
 8022990:	eb1a 0303 	adds.w	r3, sl, r3
 8022994:	623b      	str	r3, [r7, #32]
 8022996:	462b      	mov	r3, r5
 8022998:	eb4b 0303 	adc.w	r3, fp, r3
 802299c:	627b      	str	r3, [r7, #36]	; 0x24
 802299e:	f04f 0200 	mov.w	r2, #0
 80229a2:	f04f 0300 	mov.w	r3, #0
 80229a6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80229aa:	4629      	mov	r1, r5
 80229ac:	028b      	lsls	r3, r1, #10
 80229ae:	4621      	mov	r1, r4
 80229b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80229b4:	4621      	mov	r1, r4
 80229b6:	028a      	lsls	r2, r1, #10
 80229b8:	4610      	mov	r0, r2
 80229ba:	4619      	mov	r1, r3
 80229bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80229c0:	2200      	movs	r2, #0
 80229c2:	673b      	str	r3, [r7, #112]	; 0x70
 80229c4:	677a      	str	r2, [r7, #116]	; 0x74
 80229c6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80229ca:	f7fd fc1b 	bl	8020204 <__aeabi_uldivmod>
 80229ce:	4602      	mov	r2, r0
 80229d0:	460b      	mov	r3, r1
 80229d2:	4613      	mov	r3, r2
 80229d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80229d8:	4b41      	ldr	r3, [pc, #260]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 80229da:	685b      	ldr	r3, [r3, #4]
 80229dc:	0c1b      	lsrs	r3, r3, #16
 80229de:	f003 0303 	and.w	r3, r3, #3
 80229e2:	3301      	adds	r3, #1
 80229e4:	005b      	lsls	r3, r3, #1
 80229e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80229ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80229ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80229f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80229f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80229fa:	e0eb      	b.n	8022bd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80229fc:	4b38      	ldr	r3, [pc, #224]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 80229fe:	685b      	ldr	r3, [r3, #4]
 8022a00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8022a04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8022a08:	4b35      	ldr	r3, [pc, #212]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 8022a0a:	685b      	ldr	r3, [r3, #4]
 8022a0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8022a10:	2b00      	cmp	r3, #0
 8022a12:	d06b      	beq.n	8022aec <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8022a14:	4b32      	ldr	r3, [pc, #200]	; (8022ae0 <HAL_RCC_GetSysClockFreq+0x354>)
 8022a16:	685b      	ldr	r3, [r3, #4]
 8022a18:	099b      	lsrs	r3, r3, #6
 8022a1a:	2200      	movs	r2, #0
 8022a1c:	66bb      	str	r3, [r7, #104]	; 0x68
 8022a1e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8022a20:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8022a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022a26:	663b      	str	r3, [r7, #96]	; 0x60
 8022a28:	2300      	movs	r3, #0
 8022a2a:	667b      	str	r3, [r7, #100]	; 0x64
 8022a2c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8022a30:	4622      	mov	r2, r4
 8022a32:	462b      	mov	r3, r5
 8022a34:	f04f 0000 	mov.w	r0, #0
 8022a38:	f04f 0100 	mov.w	r1, #0
 8022a3c:	0159      	lsls	r1, r3, #5
 8022a3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8022a42:	0150      	lsls	r0, r2, #5
 8022a44:	4602      	mov	r2, r0
 8022a46:	460b      	mov	r3, r1
 8022a48:	4621      	mov	r1, r4
 8022a4a:	1a51      	subs	r1, r2, r1
 8022a4c:	61b9      	str	r1, [r7, #24]
 8022a4e:	4629      	mov	r1, r5
 8022a50:	eb63 0301 	sbc.w	r3, r3, r1
 8022a54:	61fb      	str	r3, [r7, #28]
 8022a56:	f04f 0200 	mov.w	r2, #0
 8022a5a:	f04f 0300 	mov.w	r3, #0
 8022a5e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8022a62:	4659      	mov	r1, fp
 8022a64:	018b      	lsls	r3, r1, #6
 8022a66:	4651      	mov	r1, sl
 8022a68:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8022a6c:	4651      	mov	r1, sl
 8022a6e:	018a      	lsls	r2, r1, #6
 8022a70:	4651      	mov	r1, sl
 8022a72:	ebb2 0801 	subs.w	r8, r2, r1
 8022a76:	4659      	mov	r1, fp
 8022a78:	eb63 0901 	sbc.w	r9, r3, r1
 8022a7c:	f04f 0200 	mov.w	r2, #0
 8022a80:	f04f 0300 	mov.w	r3, #0
 8022a84:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8022a88:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8022a8c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8022a90:	4690      	mov	r8, r2
 8022a92:	4699      	mov	r9, r3
 8022a94:	4623      	mov	r3, r4
 8022a96:	eb18 0303 	adds.w	r3, r8, r3
 8022a9a:	613b      	str	r3, [r7, #16]
 8022a9c:	462b      	mov	r3, r5
 8022a9e:	eb49 0303 	adc.w	r3, r9, r3
 8022aa2:	617b      	str	r3, [r7, #20]
 8022aa4:	f04f 0200 	mov.w	r2, #0
 8022aa8:	f04f 0300 	mov.w	r3, #0
 8022aac:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8022ab0:	4629      	mov	r1, r5
 8022ab2:	024b      	lsls	r3, r1, #9
 8022ab4:	4621      	mov	r1, r4
 8022ab6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8022aba:	4621      	mov	r1, r4
 8022abc:	024a      	lsls	r2, r1, #9
 8022abe:	4610      	mov	r0, r2
 8022ac0:	4619      	mov	r1, r3
 8022ac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8022ac6:	2200      	movs	r2, #0
 8022ac8:	65bb      	str	r3, [r7, #88]	; 0x58
 8022aca:	65fa      	str	r2, [r7, #92]	; 0x5c
 8022acc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8022ad0:	f7fd fb98 	bl	8020204 <__aeabi_uldivmod>
 8022ad4:	4602      	mov	r2, r0
 8022ad6:	460b      	mov	r3, r1
 8022ad8:	4613      	mov	r3, r2
 8022ada:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8022ade:	e065      	b.n	8022bac <HAL_RCC_GetSysClockFreq+0x420>
 8022ae0:	40023800 	.word	0x40023800
 8022ae4:	00f42400 	.word	0x00f42400
 8022ae8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8022aec:	4b3d      	ldr	r3, [pc, #244]	; (8022be4 <HAL_RCC_GetSysClockFreq+0x458>)
 8022aee:	685b      	ldr	r3, [r3, #4]
 8022af0:	099b      	lsrs	r3, r3, #6
 8022af2:	2200      	movs	r2, #0
 8022af4:	4618      	mov	r0, r3
 8022af6:	4611      	mov	r1, r2
 8022af8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8022afc:	653b      	str	r3, [r7, #80]	; 0x50
 8022afe:	2300      	movs	r3, #0
 8022b00:	657b      	str	r3, [r7, #84]	; 0x54
 8022b02:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8022b06:	4642      	mov	r2, r8
 8022b08:	464b      	mov	r3, r9
 8022b0a:	f04f 0000 	mov.w	r0, #0
 8022b0e:	f04f 0100 	mov.w	r1, #0
 8022b12:	0159      	lsls	r1, r3, #5
 8022b14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8022b18:	0150      	lsls	r0, r2, #5
 8022b1a:	4602      	mov	r2, r0
 8022b1c:	460b      	mov	r3, r1
 8022b1e:	4641      	mov	r1, r8
 8022b20:	1a51      	subs	r1, r2, r1
 8022b22:	60b9      	str	r1, [r7, #8]
 8022b24:	4649      	mov	r1, r9
 8022b26:	eb63 0301 	sbc.w	r3, r3, r1
 8022b2a:	60fb      	str	r3, [r7, #12]
 8022b2c:	f04f 0200 	mov.w	r2, #0
 8022b30:	f04f 0300 	mov.w	r3, #0
 8022b34:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8022b38:	4659      	mov	r1, fp
 8022b3a:	018b      	lsls	r3, r1, #6
 8022b3c:	4651      	mov	r1, sl
 8022b3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8022b42:	4651      	mov	r1, sl
 8022b44:	018a      	lsls	r2, r1, #6
 8022b46:	4651      	mov	r1, sl
 8022b48:	1a54      	subs	r4, r2, r1
 8022b4a:	4659      	mov	r1, fp
 8022b4c:	eb63 0501 	sbc.w	r5, r3, r1
 8022b50:	f04f 0200 	mov.w	r2, #0
 8022b54:	f04f 0300 	mov.w	r3, #0
 8022b58:	00eb      	lsls	r3, r5, #3
 8022b5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8022b5e:	00e2      	lsls	r2, r4, #3
 8022b60:	4614      	mov	r4, r2
 8022b62:	461d      	mov	r5, r3
 8022b64:	4643      	mov	r3, r8
 8022b66:	18e3      	adds	r3, r4, r3
 8022b68:	603b      	str	r3, [r7, #0]
 8022b6a:	464b      	mov	r3, r9
 8022b6c:	eb45 0303 	adc.w	r3, r5, r3
 8022b70:	607b      	str	r3, [r7, #4]
 8022b72:	f04f 0200 	mov.w	r2, #0
 8022b76:	f04f 0300 	mov.w	r3, #0
 8022b7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8022b7e:	4629      	mov	r1, r5
 8022b80:	028b      	lsls	r3, r1, #10
 8022b82:	4621      	mov	r1, r4
 8022b84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8022b88:	4621      	mov	r1, r4
 8022b8a:	028a      	lsls	r2, r1, #10
 8022b8c:	4610      	mov	r0, r2
 8022b8e:	4619      	mov	r1, r3
 8022b90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8022b94:	2200      	movs	r2, #0
 8022b96:	64bb      	str	r3, [r7, #72]	; 0x48
 8022b98:	64fa      	str	r2, [r7, #76]	; 0x4c
 8022b9a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8022b9e:	f7fd fb31 	bl	8020204 <__aeabi_uldivmod>
 8022ba2:	4602      	mov	r2, r0
 8022ba4:	460b      	mov	r3, r1
 8022ba6:	4613      	mov	r3, r2
 8022ba8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8022bac:	4b0d      	ldr	r3, [pc, #52]	; (8022be4 <HAL_RCC_GetSysClockFreq+0x458>)
 8022bae:	685b      	ldr	r3, [r3, #4]
 8022bb0:	0f1b      	lsrs	r3, r3, #28
 8022bb2:	f003 0307 	and.w	r3, r3, #7
 8022bb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8022bba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8022bbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8022bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8022bc6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8022bca:	e003      	b.n	8022bd4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8022bcc:	4b06      	ldr	r3, [pc, #24]	; (8022be8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8022bce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8022bd2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8022bd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8022bd8:	4618      	mov	r0, r3
 8022bda:	37b8      	adds	r7, #184	; 0xb8
 8022bdc:	46bd      	mov	sp, r7
 8022bde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8022be2:	bf00      	nop
 8022be4:	40023800 	.word	0x40023800
 8022be8:	00f42400 	.word	0x00f42400

08022bec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8022bec:	b580      	push	{r7, lr}
 8022bee:	b086      	sub	sp, #24
 8022bf0:	af00      	add	r7, sp, #0
 8022bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8022bf4:	687b      	ldr	r3, [r7, #4]
 8022bf6:	2b00      	cmp	r3, #0
 8022bf8:	d101      	bne.n	8022bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8022bfa:	2301      	movs	r3, #1
 8022bfc:	e28d      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8022bfe:	687b      	ldr	r3, [r7, #4]
 8022c00:	681b      	ldr	r3, [r3, #0]
 8022c02:	f003 0301 	and.w	r3, r3, #1
 8022c06:	2b00      	cmp	r3, #0
 8022c08:	f000 8083 	beq.w	8022d12 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8022c0c:	4b94      	ldr	r3, [pc, #592]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c0e:	689b      	ldr	r3, [r3, #8]
 8022c10:	f003 030c 	and.w	r3, r3, #12
 8022c14:	2b04      	cmp	r3, #4
 8022c16:	d019      	beq.n	8022c4c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8022c18:	4b91      	ldr	r3, [pc, #580]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c1a:	689b      	ldr	r3, [r3, #8]
 8022c1c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8022c20:	2b08      	cmp	r3, #8
 8022c22:	d106      	bne.n	8022c32 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8022c24:	4b8e      	ldr	r3, [pc, #568]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c26:	685b      	ldr	r3, [r3, #4]
 8022c28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8022c2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8022c30:	d00c      	beq.n	8022c4c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8022c32:	4b8b      	ldr	r3, [pc, #556]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c34:	689b      	ldr	r3, [r3, #8]
 8022c36:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8022c3a:	2b0c      	cmp	r3, #12
 8022c3c:	d112      	bne.n	8022c64 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8022c3e:	4b88      	ldr	r3, [pc, #544]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c40:	685b      	ldr	r3, [r3, #4]
 8022c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8022c46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8022c4a:	d10b      	bne.n	8022c64 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8022c4c:	4b84      	ldr	r3, [pc, #528]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c4e:	681b      	ldr	r3, [r3, #0]
 8022c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8022c54:	2b00      	cmp	r3, #0
 8022c56:	d05b      	beq.n	8022d10 <HAL_RCC_OscConfig+0x124>
 8022c58:	687b      	ldr	r3, [r7, #4]
 8022c5a:	685b      	ldr	r3, [r3, #4]
 8022c5c:	2b00      	cmp	r3, #0
 8022c5e:	d157      	bne.n	8022d10 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8022c60:	2301      	movs	r3, #1
 8022c62:	e25a      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8022c64:	687b      	ldr	r3, [r7, #4]
 8022c66:	685b      	ldr	r3, [r3, #4]
 8022c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8022c6c:	d106      	bne.n	8022c7c <HAL_RCC_OscConfig+0x90>
 8022c6e:	4b7c      	ldr	r3, [pc, #496]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c70:	681b      	ldr	r3, [r3, #0]
 8022c72:	4a7b      	ldr	r2, [pc, #492]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8022c78:	6013      	str	r3, [r2, #0]
 8022c7a:	e01d      	b.n	8022cb8 <HAL_RCC_OscConfig+0xcc>
 8022c7c:	687b      	ldr	r3, [r7, #4]
 8022c7e:	685b      	ldr	r3, [r3, #4]
 8022c80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8022c84:	d10c      	bne.n	8022ca0 <HAL_RCC_OscConfig+0xb4>
 8022c86:	4b76      	ldr	r3, [pc, #472]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c88:	681b      	ldr	r3, [r3, #0]
 8022c8a:	4a75      	ldr	r2, [pc, #468]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8022c90:	6013      	str	r3, [r2, #0]
 8022c92:	4b73      	ldr	r3, [pc, #460]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c94:	681b      	ldr	r3, [r3, #0]
 8022c96:	4a72      	ldr	r2, [pc, #456]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8022c9c:	6013      	str	r3, [r2, #0]
 8022c9e:	e00b      	b.n	8022cb8 <HAL_RCC_OscConfig+0xcc>
 8022ca0:	4b6f      	ldr	r3, [pc, #444]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022ca2:	681b      	ldr	r3, [r3, #0]
 8022ca4:	4a6e      	ldr	r2, [pc, #440]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8022caa:	6013      	str	r3, [r2, #0]
 8022cac:	4b6c      	ldr	r3, [pc, #432]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022cae:	681b      	ldr	r3, [r3, #0]
 8022cb0:	4a6b      	ldr	r2, [pc, #428]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8022cb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8022cb8:	687b      	ldr	r3, [r7, #4]
 8022cba:	685b      	ldr	r3, [r3, #4]
 8022cbc:	2b00      	cmp	r3, #0
 8022cbe:	d013      	beq.n	8022ce8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8022cc0:	f7fd ff24 	bl	8020b0c <HAL_GetTick>
 8022cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8022cc6:	e008      	b.n	8022cda <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8022cc8:	f7fd ff20 	bl	8020b0c <HAL_GetTick>
 8022ccc:	4602      	mov	r2, r0
 8022cce:	693b      	ldr	r3, [r7, #16]
 8022cd0:	1ad3      	subs	r3, r2, r3
 8022cd2:	2b64      	cmp	r3, #100	; 0x64
 8022cd4:	d901      	bls.n	8022cda <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8022cd6:	2303      	movs	r3, #3
 8022cd8:	e21f      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8022cda:	4b61      	ldr	r3, [pc, #388]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022cdc:	681b      	ldr	r3, [r3, #0]
 8022cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8022ce2:	2b00      	cmp	r3, #0
 8022ce4:	d0f0      	beq.n	8022cc8 <HAL_RCC_OscConfig+0xdc>
 8022ce6:	e014      	b.n	8022d12 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8022ce8:	f7fd ff10 	bl	8020b0c <HAL_GetTick>
 8022cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8022cee:	e008      	b.n	8022d02 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8022cf0:	f7fd ff0c 	bl	8020b0c <HAL_GetTick>
 8022cf4:	4602      	mov	r2, r0
 8022cf6:	693b      	ldr	r3, [r7, #16]
 8022cf8:	1ad3      	subs	r3, r2, r3
 8022cfa:	2b64      	cmp	r3, #100	; 0x64
 8022cfc:	d901      	bls.n	8022d02 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8022cfe:	2303      	movs	r3, #3
 8022d00:	e20b      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8022d02:	4b57      	ldr	r3, [pc, #348]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d04:	681b      	ldr	r3, [r3, #0]
 8022d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8022d0a:	2b00      	cmp	r3, #0
 8022d0c:	d1f0      	bne.n	8022cf0 <HAL_RCC_OscConfig+0x104>
 8022d0e:	e000      	b.n	8022d12 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8022d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8022d12:	687b      	ldr	r3, [r7, #4]
 8022d14:	681b      	ldr	r3, [r3, #0]
 8022d16:	f003 0302 	and.w	r3, r3, #2
 8022d1a:	2b00      	cmp	r3, #0
 8022d1c:	d06f      	beq.n	8022dfe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8022d1e:	4b50      	ldr	r3, [pc, #320]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d20:	689b      	ldr	r3, [r3, #8]
 8022d22:	f003 030c 	and.w	r3, r3, #12
 8022d26:	2b00      	cmp	r3, #0
 8022d28:	d017      	beq.n	8022d5a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8022d2a:	4b4d      	ldr	r3, [pc, #308]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d2c:	689b      	ldr	r3, [r3, #8]
 8022d2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8022d32:	2b08      	cmp	r3, #8
 8022d34:	d105      	bne.n	8022d42 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8022d36:	4b4a      	ldr	r3, [pc, #296]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d38:	685b      	ldr	r3, [r3, #4]
 8022d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8022d3e:	2b00      	cmp	r3, #0
 8022d40:	d00b      	beq.n	8022d5a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8022d42:	4b47      	ldr	r3, [pc, #284]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d44:	689b      	ldr	r3, [r3, #8]
 8022d46:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8022d4a:	2b0c      	cmp	r3, #12
 8022d4c:	d11c      	bne.n	8022d88 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8022d4e:	4b44      	ldr	r3, [pc, #272]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d50:	685b      	ldr	r3, [r3, #4]
 8022d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8022d56:	2b00      	cmp	r3, #0
 8022d58:	d116      	bne.n	8022d88 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8022d5a:	4b41      	ldr	r3, [pc, #260]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d5c:	681b      	ldr	r3, [r3, #0]
 8022d5e:	f003 0302 	and.w	r3, r3, #2
 8022d62:	2b00      	cmp	r3, #0
 8022d64:	d005      	beq.n	8022d72 <HAL_RCC_OscConfig+0x186>
 8022d66:	687b      	ldr	r3, [r7, #4]
 8022d68:	68db      	ldr	r3, [r3, #12]
 8022d6a:	2b01      	cmp	r3, #1
 8022d6c:	d001      	beq.n	8022d72 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8022d6e:	2301      	movs	r3, #1
 8022d70:	e1d3      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022d72:	4b3b      	ldr	r3, [pc, #236]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d74:	681b      	ldr	r3, [r3, #0]
 8022d76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8022d7a:	687b      	ldr	r3, [r7, #4]
 8022d7c:	691b      	ldr	r3, [r3, #16]
 8022d7e:	00db      	lsls	r3, r3, #3
 8022d80:	4937      	ldr	r1, [pc, #220]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022d82:	4313      	orrs	r3, r2
 8022d84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8022d86:	e03a      	b.n	8022dfe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8022d88:	687b      	ldr	r3, [r7, #4]
 8022d8a:	68db      	ldr	r3, [r3, #12]
 8022d8c:	2b00      	cmp	r3, #0
 8022d8e:	d020      	beq.n	8022dd2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8022d90:	4b34      	ldr	r3, [pc, #208]	; (8022e64 <HAL_RCC_OscConfig+0x278>)
 8022d92:	2201      	movs	r2, #1
 8022d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8022d96:	f7fd feb9 	bl	8020b0c <HAL_GetTick>
 8022d9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022d9c:	e008      	b.n	8022db0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8022d9e:	f7fd feb5 	bl	8020b0c <HAL_GetTick>
 8022da2:	4602      	mov	r2, r0
 8022da4:	693b      	ldr	r3, [r7, #16]
 8022da6:	1ad3      	subs	r3, r2, r3
 8022da8:	2b02      	cmp	r3, #2
 8022daa:	d901      	bls.n	8022db0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8022dac:	2303      	movs	r3, #3
 8022dae:	e1b4      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022db0:	4b2b      	ldr	r3, [pc, #172]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022db2:	681b      	ldr	r3, [r3, #0]
 8022db4:	f003 0302 	and.w	r3, r3, #2
 8022db8:	2b00      	cmp	r3, #0
 8022dba:	d0f0      	beq.n	8022d9e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022dbc:	4b28      	ldr	r3, [pc, #160]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022dbe:	681b      	ldr	r3, [r3, #0]
 8022dc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8022dc4:	687b      	ldr	r3, [r7, #4]
 8022dc6:	691b      	ldr	r3, [r3, #16]
 8022dc8:	00db      	lsls	r3, r3, #3
 8022dca:	4925      	ldr	r1, [pc, #148]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022dcc:	4313      	orrs	r3, r2
 8022dce:	600b      	str	r3, [r1, #0]
 8022dd0:	e015      	b.n	8022dfe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8022dd2:	4b24      	ldr	r3, [pc, #144]	; (8022e64 <HAL_RCC_OscConfig+0x278>)
 8022dd4:	2200      	movs	r2, #0
 8022dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8022dd8:	f7fd fe98 	bl	8020b0c <HAL_GetTick>
 8022ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8022dde:	e008      	b.n	8022df2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8022de0:	f7fd fe94 	bl	8020b0c <HAL_GetTick>
 8022de4:	4602      	mov	r2, r0
 8022de6:	693b      	ldr	r3, [r7, #16]
 8022de8:	1ad3      	subs	r3, r2, r3
 8022dea:	2b02      	cmp	r3, #2
 8022dec:	d901      	bls.n	8022df2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8022dee:	2303      	movs	r3, #3
 8022df0:	e193      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8022df2:	4b1b      	ldr	r3, [pc, #108]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022df4:	681b      	ldr	r3, [r3, #0]
 8022df6:	f003 0302 	and.w	r3, r3, #2
 8022dfa:	2b00      	cmp	r3, #0
 8022dfc:	d1f0      	bne.n	8022de0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8022dfe:	687b      	ldr	r3, [r7, #4]
 8022e00:	681b      	ldr	r3, [r3, #0]
 8022e02:	f003 0308 	and.w	r3, r3, #8
 8022e06:	2b00      	cmp	r3, #0
 8022e08:	d036      	beq.n	8022e78 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8022e0a:	687b      	ldr	r3, [r7, #4]
 8022e0c:	695b      	ldr	r3, [r3, #20]
 8022e0e:	2b00      	cmp	r3, #0
 8022e10:	d016      	beq.n	8022e40 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8022e12:	4b15      	ldr	r3, [pc, #84]	; (8022e68 <HAL_RCC_OscConfig+0x27c>)
 8022e14:	2201      	movs	r2, #1
 8022e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8022e18:	f7fd fe78 	bl	8020b0c <HAL_GetTick>
 8022e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8022e1e:	e008      	b.n	8022e32 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8022e20:	f7fd fe74 	bl	8020b0c <HAL_GetTick>
 8022e24:	4602      	mov	r2, r0
 8022e26:	693b      	ldr	r3, [r7, #16]
 8022e28:	1ad3      	subs	r3, r2, r3
 8022e2a:	2b02      	cmp	r3, #2
 8022e2c:	d901      	bls.n	8022e32 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8022e2e:	2303      	movs	r3, #3
 8022e30:	e173      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8022e32:	4b0b      	ldr	r3, [pc, #44]	; (8022e60 <HAL_RCC_OscConfig+0x274>)
 8022e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8022e36:	f003 0302 	and.w	r3, r3, #2
 8022e3a:	2b00      	cmp	r3, #0
 8022e3c:	d0f0      	beq.n	8022e20 <HAL_RCC_OscConfig+0x234>
 8022e3e:	e01b      	b.n	8022e78 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8022e40:	4b09      	ldr	r3, [pc, #36]	; (8022e68 <HAL_RCC_OscConfig+0x27c>)
 8022e42:	2200      	movs	r2, #0
 8022e44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8022e46:	f7fd fe61 	bl	8020b0c <HAL_GetTick>
 8022e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8022e4c:	e00e      	b.n	8022e6c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8022e4e:	f7fd fe5d 	bl	8020b0c <HAL_GetTick>
 8022e52:	4602      	mov	r2, r0
 8022e54:	693b      	ldr	r3, [r7, #16]
 8022e56:	1ad3      	subs	r3, r2, r3
 8022e58:	2b02      	cmp	r3, #2
 8022e5a:	d907      	bls.n	8022e6c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8022e5c:	2303      	movs	r3, #3
 8022e5e:	e15c      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
 8022e60:	40023800 	.word	0x40023800
 8022e64:	42470000 	.word	0x42470000
 8022e68:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8022e6c:	4b8a      	ldr	r3, [pc, #552]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022e6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8022e70:	f003 0302 	and.w	r3, r3, #2
 8022e74:	2b00      	cmp	r3, #0
 8022e76:	d1ea      	bne.n	8022e4e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8022e78:	687b      	ldr	r3, [r7, #4]
 8022e7a:	681b      	ldr	r3, [r3, #0]
 8022e7c:	f003 0304 	and.w	r3, r3, #4
 8022e80:	2b00      	cmp	r3, #0
 8022e82:	f000 8097 	beq.w	8022fb4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8022e86:	2300      	movs	r3, #0
 8022e88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8022e8a:	4b83      	ldr	r3, [pc, #524]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8022e92:	2b00      	cmp	r3, #0
 8022e94:	d10f      	bne.n	8022eb6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8022e96:	2300      	movs	r3, #0
 8022e98:	60bb      	str	r3, [r7, #8]
 8022e9a:	4b7f      	ldr	r3, [pc, #508]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022e9e:	4a7e      	ldr	r2, [pc, #504]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8022ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8022ea6:	4b7c      	ldr	r3, [pc, #496]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8022eae:	60bb      	str	r3, [r7, #8]
 8022eb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8022eb2:	2301      	movs	r3, #1
 8022eb4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8022eb6:	4b79      	ldr	r3, [pc, #484]	; (802309c <HAL_RCC_OscConfig+0x4b0>)
 8022eb8:	681b      	ldr	r3, [r3, #0]
 8022eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022ebe:	2b00      	cmp	r3, #0
 8022ec0:	d118      	bne.n	8022ef4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8022ec2:	4b76      	ldr	r3, [pc, #472]	; (802309c <HAL_RCC_OscConfig+0x4b0>)
 8022ec4:	681b      	ldr	r3, [r3, #0]
 8022ec6:	4a75      	ldr	r2, [pc, #468]	; (802309c <HAL_RCC_OscConfig+0x4b0>)
 8022ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8022ecc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8022ece:	f7fd fe1d 	bl	8020b0c <HAL_GetTick>
 8022ed2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8022ed4:	e008      	b.n	8022ee8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8022ed6:	f7fd fe19 	bl	8020b0c <HAL_GetTick>
 8022eda:	4602      	mov	r2, r0
 8022edc:	693b      	ldr	r3, [r7, #16]
 8022ede:	1ad3      	subs	r3, r2, r3
 8022ee0:	2b02      	cmp	r3, #2
 8022ee2:	d901      	bls.n	8022ee8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8022ee4:	2303      	movs	r3, #3
 8022ee6:	e118      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8022ee8:	4b6c      	ldr	r3, [pc, #432]	; (802309c <HAL_RCC_OscConfig+0x4b0>)
 8022eea:	681b      	ldr	r3, [r3, #0]
 8022eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8022ef0:	2b00      	cmp	r3, #0
 8022ef2:	d0f0      	beq.n	8022ed6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8022ef4:	687b      	ldr	r3, [r7, #4]
 8022ef6:	689b      	ldr	r3, [r3, #8]
 8022ef8:	2b01      	cmp	r3, #1
 8022efa:	d106      	bne.n	8022f0a <HAL_RCC_OscConfig+0x31e>
 8022efc:	4b66      	ldr	r3, [pc, #408]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f00:	4a65      	ldr	r2, [pc, #404]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f02:	f043 0301 	orr.w	r3, r3, #1
 8022f06:	6713      	str	r3, [r2, #112]	; 0x70
 8022f08:	e01c      	b.n	8022f44 <HAL_RCC_OscConfig+0x358>
 8022f0a:	687b      	ldr	r3, [r7, #4]
 8022f0c:	689b      	ldr	r3, [r3, #8]
 8022f0e:	2b05      	cmp	r3, #5
 8022f10:	d10c      	bne.n	8022f2c <HAL_RCC_OscConfig+0x340>
 8022f12:	4b61      	ldr	r3, [pc, #388]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f16:	4a60      	ldr	r2, [pc, #384]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f18:	f043 0304 	orr.w	r3, r3, #4
 8022f1c:	6713      	str	r3, [r2, #112]	; 0x70
 8022f1e:	4b5e      	ldr	r3, [pc, #376]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f22:	4a5d      	ldr	r2, [pc, #372]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f24:	f043 0301 	orr.w	r3, r3, #1
 8022f28:	6713      	str	r3, [r2, #112]	; 0x70
 8022f2a:	e00b      	b.n	8022f44 <HAL_RCC_OscConfig+0x358>
 8022f2c:	4b5a      	ldr	r3, [pc, #360]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f30:	4a59      	ldr	r2, [pc, #356]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f32:	f023 0301 	bic.w	r3, r3, #1
 8022f36:	6713      	str	r3, [r2, #112]	; 0x70
 8022f38:	4b57      	ldr	r3, [pc, #348]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f3c:	4a56      	ldr	r2, [pc, #344]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f3e:	f023 0304 	bic.w	r3, r3, #4
 8022f42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8022f44:	687b      	ldr	r3, [r7, #4]
 8022f46:	689b      	ldr	r3, [r3, #8]
 8022f48:	2b00      	cmp	r3, #0
 8022f4a:	d015      	beq.n	8022f78 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8022f4c:	f7fd fdde 	bl	8020b0c <HAL_GetTick>
 8022f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8022f52:	e00a      	b.n	8022f6a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8022f54:	f7fd fdda 	bl	8020b0c <HAL_GetTick>
 8022f58:	4602      	mov	r2, r0
 8022f5a:	693b      	ldr	r3, [r7, #16]
 8022f5c:	1ad3      	subs	r3, r2, r3
 8022f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8022f62:	4293      	cmp	r3, r2
 8022f64:	d901      	bls.n	8022f6a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8022f66:	2303      	movs	r3, #3
 8022f68:	e0d7      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8022f6a:	4b4b      	ldr	r3, [pc, #300]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f6e:	f003 0302 	and.w	r3, r3, #2
 8022f72:	2b00      	cmp	r3, #0
 8022f74:	d0ee      	beq.n	8022f54 <HAL_RCC_OscConfig+0x368>
 8022f76:	e014      	b.n	8022fa2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8022f78:	f7fd fdc8 	bl	8020b0c <HAL_GetTick>
 8022f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8022f7e:	e00a      	b.n	8022f96 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8022f80:	f7fd fdc4 	bl	8020b0c <HAL_GetTick>
 8022f84:	4602      	mov	r2, r0
 8022f86:	693b      	ldr	r3, [r7, #16]
 8022f88:	1ad3      	subs	r3, r2, r3
 8022f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8022f8e:	4293      	cmp	r3, r2
 8022f90:	d901      	bls.n	8022f96 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8022f92:	2303      	movs	r3, #3
 8022f94:	e0c1      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8022f96:	4b40      	ldr	r3, [pc, #256]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8022f9a:	f003 0302 	and.w	r3, r3, #2
 8022f9e:	2b00      	cmp	r3, #0
 8022fa0:	d1ee      	bne.n	8022f80 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8022fa2:	7dfb      	ldrb	r3, [r7, #23]
 8022fa4:	2b01      	cmp	r3, #1
 8022fa6:	d105      	bne.n	8022fb4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8022fa8:	4b3b      	ldr	r3, [pc, #236]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8022fac:	4a3a      	ldr	r2, [pc, #232]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022fae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8022fb2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8022fb4:	687b      	ldr	r3, [r7, #4]
 8022fb6:	699b      	ldr	r3, [r3, #24]
 8022fb8:	2b00      	cmp	r3, #0
 8022fba:	f000 80ad 	beq.w	8023118 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8022fbe:	4b36      	ldr	r3, [pc, #216]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022fc0:	689b      	ldr	r3, [r3, #8]
 8022fc2:	f003 030c 	and.w	r3, r3, #12
 8022fc6:	2b08      	cmp	r3, #8
 8022fc8:	d060      	beq.n	802308c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8022fca:	687b      	ldr	r3, [r7, #4]
 8022fcc:	699b      	ldr	r3, [r3, #24]
 8022fce:	2b02      	cmp	r3, #2
 8022fd0:	d145      	bne.n	802305e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8022fd2:	4b33      	ldr	r3, [pc, #204]	; (80230a0 <HAL_RCC_OscConfig+0x4b4>)
 8022fd4:	2200      	movs	r2, #0
 8022fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8022fd8:	f7fd fd98 	bl	8020b0c <HAL_GetTick>
 8022fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8022fde:	e008      	b.n	8022ff2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8022fe0:	f7fd fd94 	bl	8020b0c <HAL_GetTick>
 8022fe4:	4602      	mov	r2, r0
 8022fe6:	693b      	ldr	r3, [r7, #16]
 8022fe8:	1ad3      	subs	r3, r2, r3
 8022fea:	2b02      	cmp	r3, #2
 8022fec:	d901      	bls.n	8022ff2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8022fee:	2303      	movs	r3, #3
 8022ff0:	e093      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8022ff2:	4b29      	ldr	r3, [pc, #164]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8022ff4:	681b      	ldr	r3, [r3, #0]
 8022ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8022ffa:	2b00      	cmp	r3, #0
 8022ffc:	d1f0      	bne.n	8022fe0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8022ffe:	687b      	ldr	r3, [r7, #4]
 8023000:	69da      	ldr	r2, [r3, #28]
 8023002:	687b      	ldr	r3, [r7, #4]
 8023004:	6a1b      	ldr	r3, [r3, #32]
 8023006:	431a      	orrs	r2, r3
 8023008:	687b      	ldr	r3, [r7, #4]
 802300a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802300c:	019b      	lsls	r3, r3, #6
 802300e:	431a      	orrs	r2, r3
 8023010:	687b      	ldr	r3, [r7, #4]
 8023012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8023014:	085b      	lsrs	r3, r3, #1
 8023016:	3b01      	subs	r3, #1
 8023018:	041b      	lsls	r3, r3, #16
 802301a:	431a      	orrs	r2, r3
 802301c:	687b      	ldr	r3, [r7, #4]
 802301e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023020:	061b      	lsls	r3, r3, #24
 8023022:	431a      	orrs	r2, r3
 8023024:	687b      	ldr	r3, [r7, #4]
 8023026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023028:	071b      	lsls	r3, r3, #28
 802302a:	491b      	ldr	r1, [pc, #108]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 802302c:	4313      	orrs	r3, r2
 802302e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8023030:	4b1b      	ldr	r3, [pc, #108]	; (80230a0 <HAL_RCC_OscConfig+0x4b4>)
 8023032:	2201      	movs	r2, #1
 8023034:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8023036:	f7fd fd69 	bl	8020b0c <HAL_GetTick>
 802303a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802303c:	e008      	b.n	8023050 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 802303e:	f7fd fd65 	bl	8020b0c <HAL_GetTick>
 8023042:	4602      	mov	r2, r0
 8023044:	693b      	ldr	r3, [r7, #16]
 8023046:	1ad3      	subs	r3, r2, r3
 8023048:	2b02      	cmp	r3, #2
 802304a:	d901      	bls.n	8023050 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 802304c:	2303      	movs	r3, #3
 802304e:	e064      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8023050:	4b11      	ldr	r3, [pc, #68]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8023052:	681b      	ldr	r3, [r3, #0]
 8023054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8023058:	2b00      	cmp	r3, #0
 802305a:	d0f0      	beq.n	802303e <HAL_RCC_OscConfig+0x452>
 802305c:	e05c      	b.n	8023118 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802305e:	4b10      	ldr	r3, [pc, #64]	; (80230a0 <HAL_RCC_OscConfig+0x4b4>)
 8023060:	2200      	movs	r2, #0
 8023062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8023064:	f7fd fd52 	bl	8020b0c <HAL_GetTick>
 8023068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802306a:	e008      	b.n	802307e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 802306c:	f7fd fd4e 	bl	8020b0c <HAL_GetTick>
 8023070:	4602      	mov	r2, r0
 8023072:	693b      	ldr	r3, [r7, #16]
 8023074:	1ad3      	subs	r3, r2, r3
 8023076:	2b02      	cmp	r3, #2
 8023078:	d901      	bls.n	802307e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 802307a:	2303      	movs	r3, #3
 802307c:	e04d      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802307e:	4b06      	ldr	r3, [pc, #24]	; (8023098 <HAL_RCC_OscConfig+0x4ac>)
 8023080:	681b      	ldr	r3, [r3, #0]
 8023082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8023086:	2b00      	cmp	r3, #0
 8023088:	d1f0      	bne.n	802306c <HAL_RCC_OscConfig+0x480>
 802308a:	e045      	b.n	8023118 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 802308c:	687b      	ldr	r3, [r7, #4]
 802308e:	699b      	ldr	r3, [r3, #24]
 8023090:	2b01      	cmp	r3, #1
 8023092:	d107      	bne.n	80230a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8023094:	2301      	movs	r3, #1
 8023096:	e040      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
 8023098:	40023800 	.word	0x40023800
 802309c:	40007000 	.word	0x40007000
 80230a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80230a4:	4b1f      	ldr	r3, [pc, #124]	; (8023124 <HAL_RCC_OscConfig+0x538>)
 80230a6:	685b      	ldr	r3, [r3, #4]
 80230a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80230aa:	687b      	ldr	r3, [r7, #4]
 80230ac:	699b      	ldr	r3, [r3, #24]
 80230ae:	2b01      	cmp	r3, #1
 80230b0:	d030      	beq.n	8023114 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80230b2:	68fb      	ldr	r3, [r7, #12]
 80230b4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80230b8:	687b      	ldr	r3, [r7, #4]
 80230ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80230bc:	429a      	cmp	r2, r3
 80230be:	d129      	bne.n	8023114 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80230c0:	68fb      	ldr	r3, [r7, #12]
 80230c2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80230c6:	687b      	ldr	r3, [r7, #4]
 80230c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80230ca:	429a      	cmp	r2, r3
 80230cc:	d122      	bne.n	8023114 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80230ce:	68fa      	ldr	r2, [r7, #12]
 80230d0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80230d4:	4013      	ands	r3, r2
 80230d6:	687a      	ldr	r2, [r7, #4]
 80230d8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80230da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80230dc:	4293      	cmp	r3, r2
 80230de:	d119      	bne.n	8023114 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80230e0:	68fb      	ldr	r3, [r7, #12]
 80230e2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80230e6:	687b      	ldr	r3, [r7, #4]
 80230e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80230ea:	085b      	lsrs	r3, r3, #1
 80230ec:	3b01      	subs	r3, #1
 80230ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80230f0:	429a      	cmp	r2, r3
 80230f2:	d10f      	bne.n	8023114 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80230f4:	68fb      	ldr	r3, [r7, #12]
 80230f6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80230fa:	687b      	ldr	r3, [r7, #4]
 80230fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80230fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8023100:	429a      	cmp	r2, r3
 8023102:	d107      	bne.n	8023114 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8023104:	68fb      	ldr	r3, [r7, #12]
 8023106:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 802310a:	687b      	ldr	r3, [r7, #4]
 802310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802310e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8023110:	429a      	cmp	r2, r3
 8023112:	d001      	beq.n	8023118 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8023114:	2301      	movs	r3, #1
 8023116:	e000      	b.n	802311a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8023118:	2300      	movs	r3, #0
}
 802311a:	4618      	mov	r0, r3
 802311c:	3718      	adds	r7, #24
 802311e:	46bd      	mov	sp, r7
 8023120:	bd80      	pop	{r7, pc}
 8023122:	bf00      	nop
 8023124:	40023800 	.word	0x40023800

08023128 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8023128:	b580      	push	{r7, lr}
 802312a:	b084      	sub	sp, #16
 802312c:	af00      	add	r7, sp, #0
 802312e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8023130:	687b      	ldr	r3, [r7, #4]
 8023132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8023134:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8023136:	687b      	ldr	r3, [r7, #4]
 8023138:	681b      	ldr	r3, [r3, #0]
 802313a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802313c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8023140:	2b00      	cmp	r3, #0
 8023142:	d008      	beq.n	8023156 <HAL_SD_IRQHandler+0x2e>
 8023144:	68fb      	ldr	r3, [r7, #12]
 8023146:	f003 0308 	and.w	r3, r3, #8
 802314a:	2b00      	cmp	r3, #0
 802314c:	d003      	beq.n	8023156 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 802314e:	6878      	ldr	r0, [r7, #4]
 8023150:	f000 fa20 	bl	8023594 <SD_Read_IT>
 8023154:	e155      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8023156:	687b      	ldr	r3, [r7, #4]
 8023158:	681b      	ldr	r3, [r3, #0]
 802315a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802315c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8023160:	2b00      	cmp	r3, #0
 8023162:	f000 808f 	beq.w	8023284 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8023166:	687b      	ldr	r3, [r7, #4]
 8023168:	681b      	ldr	r3, [r3, #0]
 802316a:	f44f 7280 	mov.w	r2, #256	; 0x100
 802316e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8023170:	687b      	ldr	r3, [r7, #4]
 8023172:	681b      	ldr	r3, [r3, #0]
 8023174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023176:	687a      	ldr	r2, [r7, #4]
 8023178:	6812      	ldr	r2, [r2, #0]
 802317a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 802317e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8023182:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8023184:	687b      	ldr	r3, [r7, #4]
 8023186:	681b      	ldr	r3, [r3, #0]
 8023188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802318a:	687b      	ldr	r3, [r7, #4]
 802318c:	681b      	ldr	r3, [r3, #0]
 802318e:	f022 0201 	bic.w	r2, r2, #1
 8023192:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8023194:	68fb      	ldr	r3, [r7, #12]
 8023196:	f003 0308 	and.w	r3, r3, #8
 802319a:	2b00      	cmp	r3, #0
 802319c:	d039      	beq.n	8023212 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 802319e:	68fb      	ldr	r3, [r7, #12]
 80231a0:	f003 0302 	and.w	r3, r3, #2
 80231a4:	2b00      	cmp	r3, #0
 80231a6:	d104      	bne.n	80231b2 <HAL_SD_IRQHandler+0x8a>
 80231a8:	68fb      	ldr	r3, [r7, #12]
 80231aa:	f003 0320 	and.w	r3, r3, #32
 80231ae:	2b00      	cmp	r3, #0
 80231b0:	d011      	beq.n	80231d6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80231b2:	687b      	ldr	r3, [r7, #4]
 80231b4:	681b      	ldr	r3, [r3, #0]
 80231b6:	4618      	mov	r0, r3
 80231b8:	f000 fdbc 	bl	8023d34 <SDMMC_CmdStopTransfer>
 80231bc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80231be:	68bb      	ldr	r3, [r7, #8]
 80231c0:	2b00      	cmp	r3, #0
 80231c2:	d008      	beq.n	80231d6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80231c4:	687b      	ldr	r3, [r7, #4]
 80231c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80231c8:	68bb      	ldr	r3, [r7, #8]
 80231ca:	431a      	orrs	r2, r3
 80231cc:	687b      	ldr	r3, [r7, #4]
 80231ce:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80231d0:	6878      	ldr	r0, [r7, #4]
 80231d2:	f000 f91f 	bl	8023414 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80231d6:	687b      	ldr	r3, [r7, #4]
 80231d8:	681b      	ldr	r3, [r3, #0]
 80231da:	f240 523a 	movw	r2, #1338	; 0x53a
 80231de:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80231e0:	687b      	ldr	r3, [r7, #4]
 80231e2:	2201      	movs	r2, #1
 80231e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80231e8:	687b      	ldr	r3, [r7, #4]
 80231ea:	2200      	movs	r2, #0
 80231ec:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80231ee:	68fb      	ldr	r3, [r7, #12]
 80231f0:	f003 0301 	and.w	r3, r3, #1
 80231f4:	2b00      	cmp	r3, #0
 80231f6:	d104      	bne.n	8023202 <HAL_SD_IRQHandler+0xda>
 80231f8:	68fb      	ldr	r3, [r7, #12]
 80231fa:	f003 0302 	and.w	r3, r3, #2
 80231fe:	2b00      	cmp	r3, #0
 8023200:	d003      	beq.n	802320a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8023202:	6878      	ldr	r0, [r7, #4]
 8023204:	f001 ff5a 	bl	80250bc <HAL_SD_RxCpltCallback>
 8023208:	e0fb      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 802320a:	6878      	ldr	r0, [r7, #4]
 802320c:	f001 ff4c 	bl	80250a8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8023210:	e0f7      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8023212:	68fb      	ldr	r3, [r7, #12]
 8023214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023218:	2b00      	cmp	r3, #0
 802321a:	f000 80f2 	beq.w	8023402 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 802321e:	68fb      	ldr	r3, [r7, #12]
 8023220:	f003 0320 	and.w	r3, r3, #32
 8023224:	2b00      	cmp	r3, #0
 8023226:	d011      	beq.n	802324c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8023228:	687b      	ldr	r3, [r7, #4]
 802322a:	681b      	ldr	r3, [r3, #0]
 802322c:	4618      	mov	r0, r3
 802322e:	f000 fd81 	bl	8023d34 <SDMMC_CmdStopTransfer>
 8023232:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8023234:	68bb      	ldr	r3, [r7, #8]
 8023236:	2b00      	cmp	r3, #0
 8023238:	d008      	beq.n	802324c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 802323a:	687b      	ldr	r3, [r7, #4]
 802323c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802323e:	68bb      	ldr	r3, [r7, #8]
 8023240:	431a      	orrs	r2, r3
 8023242:	687b      	ldr	r3, [r7, #4]
 8023244:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8023246:	6878      	ldr	r0, [r7, #4]
 8023248:	f000 f8e4 	bl	8023414 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 802324c:	68fb      	ldr	r3, [r7, #12]
 802324e:	f003 0301 	and.w	r3, r3, #1
 8023252:	2b00      	cmp	r3, #0
 8023254:	f040 80d5 	bne.w	8023402 <HAL_SD_IRQHandler+0x2da>
 8023258:	68fb      	ldr	r3, [r7, #12]
 802325a:	f003 0302 	and.w	r3, r3, #2
 802325e:	2b00      	cmp	r3, #0
 8023260:	f040 80cf 	bne.w	8023402 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8023264:	687b      	ldr	r3, [r7, #4]
 8023266:	681b      	ldr	r3, [r3, #0]
 8023268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 802326a:	687b      	ldr	r3, [r7, #4]
 802326c:	681b      	ldr	r3, [r3, #0]
 802326e:	f022 0208 	bic.w	r2, r2, #8
 8023272:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8023274:	687b      	ldr	r3, [r7, #4]
 8023276:	2201      	movs	r2, #1
 8023278:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 802327c:	6878      	ldr	r0, [r7, #4]
 802327e:	f001 ff13 	bl	80250a8 <HAL_SD_TxCpltCallback>
}
 8023282:	e0be      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8023284:	687b      	ldr	r3, [r7, #4]
 8023286:	681b      	ldr	r3, [r3, #0]
 8023288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 802328a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 802328e:	2b00      	cmp	r3, #0
 8023290:	d008      	beq.n	80232a4 <HAL_SD_IRQHandler+0x17c>
 8023292:	68fb      	ldr	r3, [r7, #12]
 8023294:	f003 0308 	and.w	r3, r3, #8
 8023298:	2b00      	cmp	r3, #0
 802329a:	d003      	beq.n	80232a4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 802329c:	6878      	ldr	r0, [r7, #4]
 802329e:	f000 f9ca 	bl	8023636 <SD_Write_IT>
 80232a2:	e0ae      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80232a4:	687b      	ldr	r3, [r7, #4]
 80232a6:	681b      	ldr	r3, [r3, #0]
 80232a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80232aa:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80232ae:	2b00      	cmp	r3, #0
 80232b0:	f000 80a7 	beq.w	8023402 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80232b4:	687b      	ldr	r3, [r7, #4]
 80232b6:	681b      	ldr	r3, [r3, #0]
 80232b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80232ba:	f003 0302 	and.w	r3, r3, #2
 80232be:	2b00      	cmp	r3, #0
 80232c0:	d005      	beq.n	80232ce <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80232c2:	687b      	ldr	r3, [r7, #4]
 80232c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80232c6:	f043 0202 	orr.w	r2, r3, #2
 80232ca:	687b      	ldr	r3, [r7, #4]
 80232cc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80232ce:	687b      	ldr	r3, [r7, #4]
 80232d0:	681b      	ldr	r3, [r3, #0]
 80232d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80232d4:	f003 0308 	and.w	r3, r3, #8
 80232d8:	2b00      	cmp	r3, #0
 80232da:	d005      	beq.n	80232e8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80232dc:	687b      	ldr	r3, [r7, #4]
 80232de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80232e0:	f043 0208 	orr.w	r2, r3, #8
 80232e4:	687b      	ldr	r3, [r7, #4]
 80232e6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80232e8:	687b      	ldr	r3, [r7, #4]
 80232ea:	681b      	ldr	r3, [r3, #0]
 80232ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80232ee:	f003 0320 	and.w	r3, r3, #32
 80232f2:	2b00      	cmp	r3, #0
 80232f4:	d005      	beq.n	8023302 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80232f6:	687b      	ldr	r3, [r7, #4]
 80232f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80232fa:	f043 0220 	orr.w	r2, r3, #32
 80232fe:	687b      	ldr	r3, [r7, #4]
 8023300:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8023302:	687b      	ldr	r3, [r7, #4]
 8023304:	681b      	ldr	r3, [r3, #0]
 8023306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023308:	f003 0310 	and.w	r3, r3, #16
 802330c:	2b00      	cmp	r3, #0
 802330e:	d005      	beq.n	802331c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8023310:	687b      	ldr	r3, [r7, #4]
 8023312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023314:	f043 0210 	orr.w	r2, r3, #16
 8023318:	687b      	ldr	r3, [r7, #4]
 802331a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 802331c:	687b      	ldr	r3, [r7, #4]
 802331e:	681b      	ldr	r3, [r3, #0]
 8023320:	f240 523a 	movw	r2, #1338	; 0x53a
 8023324:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8023326:	687b      	ldr	r3, [r7, #4]
 8023328:	681b      	ldr	r3, [r3, #0]
 802332a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 802332c:	687b      	ldr	r3, [r7, #4]
 802332e:	681b      	ldr	r3, [r3, #0]
 8023330:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8023334:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8023336:	687b      	ldr	r3, [r7, #4]
 8023338:	681b      	ldr	r3, [r3, #0]
 802333a:	4618      	mov	r0, r3
 802333c:	f000 fcfa 	bl	8023d34 <SDMMC_CmdStopTransfer>
 8023340:	4602      	mov	r2, r0
 8023342:	687b      	ldr	r3, [r7, #4]
 8023344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023346:	431a      	orrs	r2, r3
 8023348:	687b      	ldr	r3, [r7, #4]
 802334a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 802334c:	68fb      	ldr	r3, [r7, #12]
 802334e:	f003 0308 	and.w	r3, r3, #8
 8023352:	2b00      	cmp	r3, #0
 8023354:	d00a      	beq.n	802336c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8023356:	687b      	ldr	r3, [r7, #4]
 8023358:	2201      	movs	r2, #1
 802335a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 802335e:	687b      	ldr	r3, [r7, #4]
 8023360:	2200      	movs	r2, #0
 8023362:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8023364:	6878      	ldr	r0, [r7, #4]
 8023366:	f000 f855 	bl	8023414 <HAL_SD_ErrorCallback>
}
 802336a:	e04a      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 802336c:	68fb      	ldr	r3, [r7, #12]
 802336e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8023372:	2b00      	cmp	r3, #0
 8023374:	d045      	beq.n	8023402 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8023376:	68fb      	ldr	r3, [r7, #12]
 8023378:	f003 0310 	and.w	r3, r3, #16
 802337c:	2b00      	cmp	r3, #0
 802337e:	d104      	bne.n	802338a <HAL_SD_IRQHandler+0x262>
 8023380:	68fb      	ldr	r3, [r7, #12]
 8023382:	f003 0320 	and.w	r3, r3, #32
 8023386:	2b00      	cmp	r3, #0
 8023388:	d011      	beq.n	80233ae <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 802338a:	687b      	ldr	r3, [r7, #4]
 802338c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 802338e:	4a1f      	ldr	r2, [pc, #124]	; (802340c <HAL_SD_IRQHandler+0x2e4>)
 8023390:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8023392:	687b      	ldr	r3, [r7, #4]
 8023394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8023396:	4618      	mov	r0, r3
 8023398:	f7fd fcd5 	bl	8020d46 <HAL_DMA_Abort_IT>
 802339c:	4603      	mov	r3, r0
 802339e:	2b00      	cmp	r3, #0
 80233a0:	d02f      	beq.n	8023402 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 80233a2:	687b      	ldr	r3, [r7, #4]
 80233a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80233a6:	4618      	mov	r0, r3
 80233a8:	f000 f85e 	bl	8023468 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80233ac:	e029      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80233ae:	68fb      	ldr	r3, [r7, #12]
 80233b0:	f003 0301 	and.w	r3, r3, #1
 80233b4:	2b00      	cmp	r3, #0
 80233b6:	d104      	bne.n	80233c2 <HAL_SD_IRQHandler+0x29a>
 80233b8:	68fb      	ldr	r3, [r7, #12]
 80233ba:	f003 0302 	and.w	r3, r3, #2
 80233be:	2b00      	cmp	r3, #0
 80233c0:	d011      	beq.n	80233e6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80233c2:	687b      	ldr	r3, [r7, #4]
 80233c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80233c6:	4a12      	ldr	r2, [pc, #72]	; (8023410 <HAL_SD_IRQHandler+0x2e8>)
 80233c8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80233ca:	687b      	ldr	r3, [r7, #4]
 80233cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80233ce:	4618      	mov	r0, r3
 80233d0:	f7fd fcb9 	bl	8020d46 <HAL_DMA_Abort_IT>
 80233d4:	4603      	mov	r3, r0
 80233d6:	2b00      	cmp	r3, #0
 80233d8:	d013      	beq.n	8023402 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80233da:	687b      	ldr	r3, [r7, #4]
 80233dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80233de:	4618      	mov	r0, r3
 80233e0:	f000 f879 	bl	80234d6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80233e4:	e00d      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80233e6:	687b      	ldr	r3, [r7, #4]
 80233e8:	2200      	movs	r2, #0
 80233ea:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80233ec:	687b      	ldr	r3, [r7, #4]
 80233ee:	2201      	movs	r2, #1
 80233f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80233f4:	687b      	ldr	r3, [r7, #4]
 80233f6:	2200      	movs	r2, #0
 80233f8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80233fa:	6878      	ldr	r0, [r7, #4]
 80233fc:	f001 fe4a 	bl	8025094 <HAL_SD_AbortCallback>
}
 8023400:	e7ff      	b.n	8023402 <HAL_SD_IRQHandler+0x2da>
 8023402:	bf00      	nop
 8023404:	3710      	adds	r7, #16
 8023406:	46bd      	mov	sp, r7
 8023408:	bd80      	pop	{r7, pc}
 802340a:	bf00      	nop
 802340c:	08023469 	.word	0x08023469
 8023410:	080234d7 	.word	0x080234d7

08023414 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8023414:	b480      	push	{r7}
 8023416:	b083      	sub	sp, #12
 8023418:	af00      	add	r7, sp, #0
 802341a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 802341c:	bf00      	nop
 802341e:	370c      	adds	r7, #12
 8023420:	46bd      	mov	sp, r7
 8023422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023426:	4770      	bx	lr

08023428 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8023428:	b580      	push	{r7, lr}
 802342a:	b086      	sub	sp, #24
 802342c:	af00      	add	r7, sp, #0
 802342e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8023430:	2300      	movs	r3, #0
 8023432:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8023434:	f107 030c 	add.w	r3, r7, #12
 8023438:	4619      	mov	r1, r3
 802343a:	6878      	ldr	r0, [r7, #4]
 802343c:	f000 f882 	bl	8023544 <SD_SendStatus>
 8023440:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8023442:	697b      	ldr	r3, [r7, #20]
 8023444:	2b00      	cmp	r3, #0
 8023446:	d005      	beq.n	8023454 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8023448:	687b      	ldr	r3, [r7, #4]
 802344a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 802344c:	697b      	ldr	r3, [r7, #20]
 802344e:	431a      	orrs	r2, r3
 8023450:	687b      	ldr	r3, [r7, #4]
 8023452:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8023454:	68fb      	ldr	r3, [r7, #12]
 8023456:	0a5b      	lsrs	r3, r3, #9
 8023458:	f003 030f 	and.w	r3, r3, #15
 802345c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 802345e:	693b      	ldr	r3, [r7, #16]
}
 8023460:	4618      	mov	r0, r3
 8023462:	3718      	adds	r7, #24
 8023464:	46bd      	mov	sp, r7
 8023466:	bd80      	pop	{r7, pc}

08023468 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8023468:	b580      	push	{r7, lr}
 802346a:	b084      	sub	sp, #16
 802346c:	af00      	add	r7, sp, #0
 802346e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8023470:	687b      	ldr	r3, [r7, #4]
 8023472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023474:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8023476:	68fb      	ldr	r3, [r7, #12]
 8023478:	681b      	ldr	r3, [r3, #0]
 802347a:	f240 523a 	movw	r2, #1338	; 0x53a
 802347e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8023480:	68f8      	ldr	r0, [r7, #12]
 8023482:	f7ff ffd1 	bl	8023428 <HAL_SD_GetCardState>
 8023486:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8023488:	68fb      	ldr	r3, [r7, #12]
 802348a:	2201      	movs	r2, #1
 802348c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8023490:	68fb      	ldr	r3, [r7, #12]
 8023492:	2200      	movs	r2, #0
 8023494:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8023496:	68bb      	ldr	r3, [r7, #8]
 8023498:	2b06      	cmp	r3, #6
 802349a:	d002      	beq.n	80234a2 <SD_DMATxAbort+0x3a>
 802349c:	68bb      	ldr	r3, [r7, #8]
 802349e:	2b05      	cmp	r3, #5
 80234a0:	d10a      	bne.n	80234b8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80234a2:	68fb      	ldr	r3, [r7, #12]
 80234a4:	681b      	ldr	r3, [r3, #0]
 80234a6:	4618      	mov	r0, r3
 80234a8:	f000 fc44 	bl	8023d34 <SDMMC_CmdStopTransfer>
 80234ac:	4602      	mov	r2, r0
 80234ae:	68fb      	ldr	r3, [r7, #12]
 80234b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80234b2:	431a      	orrs	r2, r3
 80234b4:	68fb      	ldr	r3, [r7, #12]
 80234b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80234b8:	68fb      	ldr	r3, [r7, #12]
 80234ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80234bc:	2b00      	cmp	r3, #0
 80234be:	d103      	bne.n	80234c8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80234c0:	68f8      	ldr	r0, [r7, #12]
 80234c2:	f001 fde7 	bl	8025094 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80234c6:	e002      	b.n	80234ce <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80234c8:	68f8      	ldr	r0, [r7, #12]
 80234ca:	f7ff ffa3 	bl	8023414 <HAL_SD_ErrorCallback>
}
 80234ce:	bf00      	nop
 80234d0:	3710      	adds	r7, #16
 80234d2:	46bd      	mov	sp, r7
 80234d4:	bd80      	pop	{r7, pc}

080234d6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 80234d6:	b580      	push	{r7, lr}
 80234d8:	b084      	sub	sp, #16
 80234da:	af00      	add	r7, sp, #0
 80234dc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80234de:	687b      	ldr	r3, [r7, #4]
 80234e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80234e2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80234e4:	68fb      	ldr	r3, [r7, #12]
 80234e6:	681b      	ldr	r3, [r3, #0]
 80234e8:	f240 523a 	movw	r2, #1338	; 0x53a
 80234ec:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80234ee:	68f8      	ldr	r0, [r7, #12]
 80234f0:	f7ff ff9a 	bl	8023428 <HAL_SD_GetCardState>
 80234f4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80234f6:	68fb      	ldr	r3, [r7, #12]
 80234f8:	2201      	movs	r2, #1
 80234fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80234fe:	68fb      	ldr	r3, [r7, #12]
 8023500:	2200      	movs	r2, #0
 8023502:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8023504:	68bb      	ldr	r3, [r7, #8]
 8023506:	2b06      	cmp	r3, #6
 8023508:	d002      	beq.n	8023510 <SD_DMARxAbort+0x3a>
 802350a:	68bb      	ldr	r3, [r7, #8]
 802350c:	2b05      	cmp	r3, #5
 802350e:	d10a      	bne.n	8023526 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8023510:	68fb      	ldr	r3, [r7, #12]
 8023512:	681b      	ldr	r3, [r3, #0]
 8023514:	4618      	mov	r0, r3
 8023516:	f000 fc0d 	bl	8023d34 <SDMMC_CmdStopTransfer>
 802351a:	4602      	mov	r2, r0
 802351c:	68fb      	ldr	r3, [r7, #12]
 802351e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8023520:	431a      	orrs	r2, r3
 8023522:	68fb      	ldr	r3, [r7, #12]
 8023524:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8023526:	68fb      	ldr	r3, [r7, #12]
 8023528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 802352a:	2b00      	cmp	r3, #0
 802352c:	d103      	bne.n	8023536 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 802352e:	68f8      	ldr	r0, [r7, #12]
 8023530:	f001 fdb0 	bl	8025094 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8023534:	e002      	b.n	802353c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8023536:	68f8      	ldr	r0, [r7, #12]
 8023538:	f7ff ff6c 	bl	8023414 <HAL_SD_ErrorCallback>
}
 802353c:	bf00      	nop
 802353e:	3710      	adds	r7, #16
 8023540:	46bd      	mov	sp, r7
 8023542:	bd80      	pop	{r7, pc}

08023544 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8023544:	b580      	push	{r7, lr}
 8023546:	b084      	sub	sp, #16
 8023548:	af00      	add	r7, sp, #0
 802354a:	6078      	str	r0, [r7, #4]
 802354c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 802354e:	683b      	ldr	r3, [r7, #0]
 8023550:	2b00      	cmp	r3, #0
 8023552:	d102      	bne.n	802355a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8023554:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8023558:	e018      	b.n	802358c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 802355a:	687b      	ldr	r3, [r7, #4]
 802355c:	681a      	ldr	r2, [r3, #0]
 802355e:	687b      	ldr	r3, [r7, #4]
 8023560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8023562:	041b      	lsls	r3, r3, #16
 8023564:	4619      	mov	r1, r3
 8023566:	4610      	mov	r0, r2
 8023568:	f000 fc06 	bl	8023d78 <SDMMC_CmdSendStatus>
 802356c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 802356e:	68fb      	ldr	r3, [r7, #12]
 8023570:	2b00      	cmp	r3, #0
 8023572:	d001      	beq.n	8023578 <SD_SendStatus+0x34>
  {
    return errorstate;
 8023574:	68fb      	ldr	r3, [r7, #12]
 8023576:	e009      	b.n	802358c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8023578:	687b      	ldr	r3, [r7, #4]
 802357a:	681b      	ldr	r3, [r3, #0]
 802357c:	2100      	movs	r1, #0
 802357e:	4618      	mov	r0, r3
 8023580:	f000 fbc5 	bl	8023d0e <SDIO_GetResponse>
 8023584:	4602      	mov	r2, r0
 8023586:	683b      	ldr	r3, [r7, #0]
 8023588:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 802358a:	2300      	movs	r3, #0
}
 802358c:	4618      	mov	r0, r3
 802358e:	3710      	adds	r7, #16
 8023590:	46bd      	mov	sp, r7
 8023592:	bd80      	pop	{r7, pc}

08023594 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8023594:	b580      	push	{r7, lr}
 8023596:	b086      	sub	sp, #24
 8023598:	af00      	add	r7, sp, #0
 802359a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 802359c:	687b      	ldr	r3, [r7, #4]
 802359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80235a0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80235a2:	687b      	ldr	r3, [r7, #4]
 80235a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80235a6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80235a8:	693b      	ldr	r3, [r7, #16]
 80235aa:	2b00      	cmp	r3, #0
 80235ac:	d03f      	beq.n	802362e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80235ae:	2300      	movs	r3, #0
 80235b0:	617b      	str	r3, [r7, #20]
 80235b2:	e033      	b.n	802361c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80235b4:	687b      	ldr	r3, [r7, #4]
 80235b6:	681b      	ldr	r3, [r3, #0]
 80235b8:	4618      	mov	r0, r3
 80235ba:	f000 fb53 	bl	8023c64 <SDIO_ReadFIFO>
 80235be:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80235c0:	68bb      	ldr	r3, [r7, #8]
 80235c2:	b2da      	uxtb	r2, r3
 80235c4:	68fb      	ldr	r3, [r7, #12]
 80235c6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80235c8:	68fb      	ldr	r3, [r7, #12]
 80235ca:	3301      	adds	r3, #1
 80235cc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80235ce:	693b      	ldr	r3, [r7, #16]
 80235d0:	3b01      	subs	r3, #1
 80235d2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80235d4:	68bb      	ldr	r3, [r7, #8]
 80235d6:	0a1b      	lsrs	r3, r3, #8
 80235d8:	b2da      	uxtb	r2, r3
 80235da:	68fb      	ldr	r3, [r7, #12]
 80235dc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80235de:	68fb      	ldr	r3, [r7, #12]
 80235e0:	3301      	adds	r3, #1
 80235e2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80235e4:	693b      	ldr	r3, [r7, #16]
 80235e6:	3b01      	subs	r3, #1
 80235e8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80235ea:	68bb      	ldr	r3, [r7, #8]
 80235ec:	0c1b      	lsrs	r3, r3, #16
 80235ee:	b2da      	uxtb	r2, r3
 80235f0:	68fb      	ldr	r3, [r7, #12]
 80235f2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80235f4:	68fb      	ldr	r3, [r7, #12]
 80235f6:	3301      	adds	r3, #1
 80235f8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80235fa:	693b      	ldr	r3, [r7, #16]
 80235fc:	3b01      	subs	r3, #1
 80235fe:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8023600:	68bb      	ldr	r3, [r7, #8]
 8023602:	0e1b      	lsrs	r3, r3, #24
 8023604:	b2da      	uxtb	r2, r3
 8023606:	68fb      	ldr	r3, [r7, #12]
 8023608:	701a      	strb	r2, [r3, #0]
      tmp++;
 802360a:	68fb      	ldr	r3, [r7, #12]
 802360c:	3301      	adds	r3, #1
 802360e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8023610:	693b      	ldr	r3, [r7, #16]
 8023612:	3b01      	subs	r3, #1
 8023614:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8023616:	697b      	ldr	r3, [r7, #20]
 8023618:	3301      	adds	r3, #1
 802361a:	617b      	str	r3, [r7, #20]
 802361c:	697b      	ldr	r3, [r7, #20]
 802361e:	2b07      	cmp	r3, #7
 8023620:	d9c8      	bls.n	80235b4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8023622:	687b      	ldr	r3, [r7, #4]
 8023624:	68fa      	ldr	r2, [r7, #12]
 8023626:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8023628:	687b      	ldr	r3, [r7, #4]
 802362a:	693a      	ldr	r2, [r7, #16]
 802362c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 802362e:	bf00      	nop
 8023630:	3718      	adds	r7, #24
 8023632:	46bd      	mov	sp, r7
 8023634:	bd80      	pop	{r7, pc}

08023636 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8023636:	b580      	push	{r7, lr}
 8023638:	b086      	sub	sp, #24
 802363a:	af00      	add	r7, sp, #0
 802363c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 802363e:	687b      	ldr	r3, [r7, #4]
 8023640:	6a1b      	ldr	r3, [r3, #32]
 8023642:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8023644:	687b      	ldr	r3, [r7, #4]
 8023646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8023648:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 802364a:	693b      	ldr	r3, [r7, #16]
 802364c:	2b00      	cmp	r3, #0
 802364e:	d043      	beq.n	80236d8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8023650:	2300      	movs	r3, #0
 8023652:	617b      	str	r3, [r7, #20]
 8023654:	e037      	b.n	80236c6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8023656:	68fb      	ldr	r3, [r7, #12]
 8023658:	781b      	ldrb	r3, [r3, #0]
 802365a:	60bb      	str	r3, [r7, #8]
      tmp++;
 802365c:	68fb      	ldr	r3, [r7, #12]
 802365e:	3301      	adds	r3, #1
 8023660:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8023662:	693b      	ldr	r3, [r7, #16]
 8023664:	3b01      	subs	r3, #1
 8023666:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8023668:	68fb      	ldr	r3, [r7, #12]
 802366a:	781b      	ldrb	r3, [r3, #0]
 802366c:	021a      	lsls	r2, r3, #8
 802366e:	68bb      	ldr	r3, [r7, #8]
 8023670:	4313      	orrs	r3, r2
 8023672:	60bb      	str	r3, [r7, #8]
      tmp++;
 8023674:	68fb      	ldr	r3, [r7, #12]
 8023676:	3301      	adds	r3, #1
 8023678:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 802367a:	693b      	ldr	r3, [r7, #16]
 802367c:	3b01      	subs	r3, #1
 802367e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8023680:	68fb      	ldr	r3, [r7, #12]
 8023682:	781b      	ldrb	r3, [r3, #0]
 8023684:	041a      	lsls	r2, r3, #16
 8023686:	68bb      	ldr	r3, [r7, #8]
 8023688:	4313      	orrs	r3, r2
 802368a:	60bb      	str	r3, [r7, #8]
      tmp++;
 802368c:	68fb      	ldr	r3, [r7, #12]
 802368e:	3301      	adds	r3, #1
 8023690:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8023692:	693b      	ldr	r3, [r7, #16]
 8023694:	3b01      	subs	r3, #1
 8023696:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8023698:	68fb      	ldr	r3, [r7, #12]
 802369a:	781b      	ldrb	r3, [r3, #0]
 802369c:	061a      	lsls	r2, r3, #24
 802369e:	68bb      	ldr	r3, [r7, #8]
 80236a0:	4313      	orrs	r3, r2
 80236a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80236a4:	68fb      	ldr	r3, [r7, #12]
 80236a6:	3301      	adds	r3, #1
 80236a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80236aa:	693b      	ldr	r3, [r7, #16]
 80236ac:	3b01      	subs	r3, #1
 80236ae:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80236b0:	687b      	ldr	r3, [r7, #4]
 80236b2:	681b      	ldr	r3, [r3, #0]
 80236b4:	f107 0208 	add.w	r2, r7, #8
 80236b8:	4611      	mov	r1, r2
 80236ba:	4618      	mov	r0, r3
 80236bc:	f000 fadf 	bl	8023c7e <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80236c0:	697b      	ldr	r3, [r7, #20]
 80236c2:	3301      	adds	r3, #1
 80236c4:	617b      	str	r3, [r7, #20]
 80236c6:	697b      	ldr	r3, [r7, #20]
 80236c8:	2b07      	cmp	r3, #7
 80236ca:	d9c4      	bls.n	8023656 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80236cc:	687b      	ldr	r3, [r7, #4]
 80236ce:	68fa      	ldr	r2, [r7, #12]
 80236d0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80236d2:	687b      	ldr	r3, [r7, #4]
 80236d4:	693a      	ldr	r2, [r7, #16]
 80236d6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80236d8:	bf00      	nop
 80236da:	3718      	adds	r7, #24
 80236dc:	46bd      	mov	sp, r7
 80236de:	bd80      	pop	{r7, pc}

080236e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80236e0:	b580      	push	{r7, lr}
 80236e2:	b082      	sub	sp, #8
 80236e4:	af00      	add	r7, sp, #0
 80236e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80236e8:	687b      	ldr	r3, [r7, #4]
 80236ea:	2b00      	cmp	r3, #0
 80236ec:	d101      	bne.n	80236f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80236ee:	2301      	movs	r3, #1
 80236f0:	e03f      	b.n	8023772 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80236f2:	687b      	ldr	r3, [r7, #4]
 80236f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80236f8:	b2db      	uxtb	r3, r3
 80236fa:	2b00      	cmp	r3, #0
 80236fc:	d106      	bne.n	802370c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80236fe:	687b      	ldr	r3, [r7, #4]
 8023700:	2200      	movs	r2, #0
 8023702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8023706:	6878      	ldr	r0, [r7, #4]
 8023708:	f7fd f8c4 	bl	8020894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 802370c:	687b      	ldr	r3, [r7, #4]
 802370e:	2224      	movs	r2, #36	; 0x24
 8023710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8023714:	687b      	ldr	r3, [r7, #4]
 8023716:	681b      	ldr	r3, [r3, #0]
 8023718:	68da      	ldr	r2, [r3, #12]
 802371a:	687b      	ldr	r3, [r7, #4]
 802371c:	681b      	ldr	r3, [r3, #0]
 802371e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8023722:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8023724:	6878      	ldr	r0, [r7, #4]
 8023726:	f000 f829 	bl	802377c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 802372a:	687b      	ldr	r3, [r7, #4]
 802372c:	681b      	ldr	r3, [r3, #0]
 802372e:	691a      	ldr	r2, [r3, #16]
 8023730:	687b      	ldr	r3, [r7, #4]
 8023732:	681b      	ldr	r3, [r3, #0]
 8023734:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8023738:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 802373a:	687b      	ldr	r3, [r7, #4]
 802373c:	681b      	ldr	r3, [r3, #0]
 802373e:	695a      	ldr	r2, [r3, #20]
 8023740:	687b      	ldr	r3, [r7, #4]
 8023742:	681b      	ldr	r3, [r3, #0]
 8023744:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8023748:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 802374a:	687b      	ldr	r3, [r7, #4]
 802374c:	681b      	ldr	r3, [r3, #0]
 802374e:	68da      	ldr	r2, [r3, #12]
 8023750:	687b      	ldr	r3, [r7, #4]
 8023752:	681b      	ldr	r3, [r3, #0]
 8023754:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8023758:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802375a:	687b      	ldr	r3, [r7, #4]
 802375c:	2200      	movs	r2, #0
 802375e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8023760:	687b      	ldr	r3, [r7, #4]
 8023762:	2220      	movs	r2, #32
 8023764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8023768:	687b      	ldr	r3, [r7, #4]
 802376a:	2220      	movs	r2, #32
 802376c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8023770:	2300      	movs	r3, #0
}
 8023772:	4618      	mov	r0, r3
 8023774:	3708      	adds	r7, #8
 8023776:	46bd      	mov	sp, r7
 8023778:	bd80      	pop	{r7, pc}
	...

0802377c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 802377c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8023780:	b0c0      	sub	sp, #256	; 0x100
 8023782:	af00      	add	r7, sp, #0
 8023784:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8023788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802378c:	681b      	ldr	r3, [r3, #0]
 802378e:	691b      	ldr	r3, [r3, #16]
 8023790:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8023794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023798:	68d9      	ldr	r1, [r3, #12]
 802379a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802379e:	681a      	ldr	r2, [r3, #0]
 80237a0:	ea40 0301 	orr.w	r3, r0, r1
 80237a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80237a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237aa:	689a      	ldr	r2, [r3, #8]
 80237ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237b0:	691b      	ldr	r3, [r3, #16]
 80237b2:	431a      	orrs	r2, r3
 80237b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237b8:	695b      	ldr	r3, [r3, #20]
 80237ba:	431a      	orrs	r2, r3
 80237bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237c0:	69db      	ldr	r3, [r3, #28]
 80237c2:	4313      	orrs	r3, r2
 80237c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80237c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237cc:	681b      	ldr	r3, [r3, #0]
 80237ce:	68db      	ldr	r3, [r3, #12]
 80237d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80237d4:	f021 010c 	bic.w	r1, r1, #12
 80237d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237dc:	681a      	ldr	r2, [r3, #0]
 80237de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80237e2:	430b      	orrs	r3, r1
 80237e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80237e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237ea:	681b      	ldr	r3, [r3, #0]
 80237ec:	695b      	ldr	r3, [r3, #20]
 80237ee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80237f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237f6:	6999      	ldr	r1, [r3, #24]
 80237f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80237fc:	681a      	ldr	r2, [r3, #0]
 80237fe:	ea40 0301 	orr.w	r3, r0, r1
 8023802:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8023804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023808:	681a      	ldr	r2, [r3, #0]
 802380a:	4b8f      	ldr	r3, [pc, #572]	; (8023a48 <UART_SetConfig+0x2cc>)
 802380c:	429a      	cmp	r2, r3
 802380e:	d005      	beq.n	802381c <UART_SetConfig+0xa0>
 8023810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023814:	681a      	ldr	r2, [r3, #0]
 8023816:	4b8d      	ldr	r3, [pc, #564]	; (8023a4c <UART_SetConfig+0x2d0>)
 8023818:	429a      	cmp	r2, r3
 802381a:	d104      	bne.n	8023826 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 802381c:	f7fe ffa2 	bl	8022764 <HAL_RCC_GetPCLK2Freq>
 8023820:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8023824:	e003      	b.n	802382e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8023826:	f7fe ff89 	bl	802273c <HAL_RCC_GetPCLK1Freq>
 802382a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 802382e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023832:	69db      	ldr	r3, [r3, #28]
 8023834:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8023838:	f040 810c 	bne.w	8023a54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 802383c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8023840:	2200      	movs	r2, #0
 8023842:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8023846:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 802384a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 802384e:	4622      	mov	r2, r4
 8023850:	462b      	mov	r3, r5
 8023852:	1891      	adds	r1, r2, r2
 8023854:	65b9      	str	r1, [r7, #88]	; 0x58
 8023856:	415b      	adcs	r3, r3
 8023858:	65fb      	str	r3, [r7, #92]	; 0x5c
 802385a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 802385e:	4621      	mov	r1, r4
 8023860:	eb12 0801 	adds.w	r8, r2, r1
 8023864:	4629      	mov	r1, r5
 8023866:	eb43 0901 	adc.w	r9, r3, r1
 802386a:	f04f 0200 	mov.w	r2, #0
 802386e:	f04f 0300 	mov.w	r3, #0
 8023872:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8023876:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 802387a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 802387e:	4690      	mov	r8, r2
 8023880:	4699      	mov	r9, r3
 8023882:	4623      	mov	r3, r4
 8023884:	eb18 0303 	adds.w	r3, r8, r3
 8023888:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 802388c:	462b      	mov	r3, r5
 802388e:	eb49 0303 	adc.w	r3, r9, r3
 8023892:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8023896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802389a:	685b      	ldr	r3, [r3, #4]
 802389c:	2200      	movs	r2, #0
 802389e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80238a2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80238a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80238aa:	460b      	mov	r3, r1
 80238ac:	18db      	adds	r3, r3, r3
 80238ae:	653b      	str	r3, [r7, #80]	; 0x50
 80238b0:	4613      	mov	r3, r2
 80238b2:	eb42 0303 	adc.w	r3, r2, r3
 80238b6:	657b      	str	r3, [r7, #84]	; 0x54
 80238b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80238bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80238c0:	f7fc fca0 	bl	8020204 <__aeabi_uldivmod>
 80238c4:	4602      	mov	r2, r0
 80238c6:	460b      	mov	r3, r1
 80238c8:	4b61      	ldr	r3, [pc, #388]	; (8023a50 <UART_SetConfig+0x2d4>)
 80238ca:	fba3 2302 	umull	r2, r3, r3, r2
 80238ce:	095b      	lsrs	r3, r3, #5
 80238d0:	011c      	lsls	r4, r3, #4
 80238d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80238d6:	2200      	movs	r2, #0
 80238d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80238dc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80238e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80238e4:	4642      	mov	r2, r8
 80238e6:	464b      	mov	r3, r9
 80238e8:	1891      	adds	r1, r2, r2
 80238ea:	64b9      	str	r1, [r7, #72]	; 0x48
 80238ec:	415b      	adcs	r3, r3
 80238ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80238f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80238f4:	4641      	mov	r1, r8
 80238f6:	eb12 0a01 	adds.w	sl, r2, r1
 80238fa:	4649      	mov	r1, r9
 80238fc:	eb43 0b01 	adc.w	fp, r3, r1
 8023900:	f04f 0200 	mov.w	r2, #0
 8023904:	f04f 0300 	mov.w	r3, #0
 8023908:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 802390c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8023910:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8023914:	4692      	mov	sl, r2
 8023916:	469b      	mov	fp, r3
 8023918:	4643      	mov	r3, r8
 802391a:	eb1a 0303 	adds.w	r3, sl, r3
 802391e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8023922:	464b      	mov	r3, r9
 8023924:	eb4b 0303 	adc.w	r3, fp, r3
 8023928:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 802392c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023930:	685b      	ldr	r3, [r3, #4]
 8023932:	2200      	movs	r2, #0
 8023934:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8023938:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 802393c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8023940:	460b      	mov	r3, r1
 8023942:	18db      	adds	r3, r3, r3
 8023944:	643b      	str	r3, [r7, #64]	; 0x40
 8023946:	4613      	mov	r3, r2
 8023948:	eb42 0303 	adc.w	r3, r2, r3
 802394c:	647b      	str	r3, [r7, #68]	; 0x44
 802394e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8023952:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8023956:	f7fc fc55 	bl	8020204 <__aeabi_uldivmod>
 802395a:	4602      	mov	r2, r0
 802395c:	460b      	mov	r3, r1
 802395e:	4611      	mov	r1, r2
 8023960:	4b3b      	ldr	r3, [pc, #236]	; (8023a50 <UART_SetConfig+0x2d4>)
 8023962:	fba3 2301 	umull	r2, r3, r3, r1
 8023966:	095b      	lsrs	r3, r3, #5
 8023968:	2264      	movs	r2, #100	; 0x64
 802396a:	fb02 f303 	mul.w	r3, r2, r3
 802396e:	1acb      	subs	r3, r1, r3
 8023970:	00db      	lsls	r3, r3, #3
 8023972:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8023976:	4b36      	ldr	r3, [pc, #216]	; (8023a50 <UART_SetConfig+0x2d4>)
 8023978:	fba3 2302 	umull	r2, r3, r3, r2
 802397c:	095b      	lsrs	r3, r3, #5
 802397e:	005b      	lsls	r3, r3, #1
 8023980:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8023984:	441c      	add	r4, r3
 8023986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 802398a:	2200      	movs	r2, #0
 802398c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8023990:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8023994:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8023998:	4642      	mov	r2, r8
 802399a:	464b      	mov	r3, r9
 802399c:	1891      	adds	r1, r2, r2
 802399e:	63b9      	str	r1, [r7, #56]	; 0x38
 80239a0:	415b      	adcs	r3, r3
 80239a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80239a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80239a8:	4641      	mov	r1, r8
 80239aa:	1851      	adds	r1, r2, r1
 80239ac:	6339      	str	r1, [r7, #48]	; 0x30
 80239ae:	4649      	mov	r1, r9
 80239b0:	414b      	adcs	r3, r1
 80239b2:	637b      	str	r3, [r7, #52]	; 0x34
 80239b4:	f04f 0200 	mov.w	r2, #0
 80239b8:	f04f 0300 	mov.w	r3, #0
 80239bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80239c0:	4659      	mov	r1, fp
 80239c2:	00cb      	lsls	r3, r1, #3
 80239c4:	4651      	mov	r1, sl
 80239c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80239ca:	4651      	mov	r1, sl
 80239cc:	00ca      	lsls	r2, r1, #3
 80239ce:	4610      	mov	r0, r2
 80239d0:	4619      	mov	r1, r3
 80239d2:	4603      	mov	r3, r0
 80239d4:	4642      	mov	r2, r8
 80239d6:	189b      	adds	r3, r3, r2
 80239d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80239dc:	464b      	mov	r3, r9
 80239de:	460a      	mov	r2, r1
 80239e0:	eb42 0303 	adc.w	r3, r2, r3
 80239e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80239e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80239ec:	685b      	ldr	r3, [r3, #4]
 80239ee:	2200      	movs	r2, #0
 80239f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80239f4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80239f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80239fc:	460b      	mov	r3, r1
 80239fe:	18db      	adds	r3, r3, r3
 8023a00:	62bb      	str	r3, [r7, #40]	; 0x28
 8023a02:	4613      	mov	r3, r2
 8023a04:	eb42 0303 	adc.w	r3, r2, r3
 8023a08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8023a0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8023a0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8023a12:	f7fc fbf7 	bl	8020204 <__aeabi_uldivmod>
 8023a16:	4602      	mov	r2, r0
 8023a18:	460b      	mov	r3, r1
 8023a1a:	4b0d      	ldr	r3, [pc, #52]	; (8023a50 <UART_SetConfig+0x2d4>)
 8023a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8023a20:	095b      	lsrs	r3, r3, #5
 8023a22:	2164      	movs	r1, #100	; 0x64
 8023a24:	fb01 f303 	mul.w	r3, r1, r3
 8023a28:	1ad3      	subs	r3, r2, r3
 8023a2a:	00db      	lsls	r3, r3, #3
 8023a2c:	3332      	adds	r3, #50	; 0x32
 8023a2e:	4a08      	ldr	r2, [pc, #32]	; (8023a50 <UART_SetConfig+0x2d4>)
 8023a30:	fba2 2303 	umull	r2, r3, r2, r3
 8023a34:	095b      	lsrs	r3, r3, #5
 8023a36:	f003 0207 	and.w	r2, r3, #7
 8023a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023a3e:	681b      	ldr	r3, [r3, #0]
 8023a40:	4422      	add	r2, r4
 8023a42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8023a44:	e105      	b.n	8023c52 <UART_SetConfig+0x4d6>
 8023a46:	bf00      	nop
 8023a48:	40011000 	.word	0x40011000
 8023a4c:	40011400 	.word	0x40011400
 8023a50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8023a54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8023a58:	2200      	movs	r2, #0
 8023a5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8023a5e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8023a62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8023a66:	4642      	mov	r2, r8
 8023a68:	464b      	mov	r3, r9
 8023a6a:	1891      	adds	r1, r2, r2
 8023a6c:	6239      	str	r1, [r7, #32]
 8023a6e:	415b      	adcs	r3, r3
 8023a70:	627b      	str	r3, [r7, #36]	; 0x24
 8023a72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8023a76:	4641      	mov	r1, r8
 8023a78:	1854      	adds	r4, r2, r1
 8023a7a:	4649      	mov	r1, r9
 8023a7c:	eb43 0501 	adc.w	r5, r3, r1
 8023a80:	f04f 0200 	mov.w	r2, #0
 8023a84:	f04f 0300 	mov.w	r3, #0
 8023a88:	00eb      	lsls	r3, r5, #3
 8023a8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8023a8e:	00e2      	lsls	r2, r4, #3
 8023a90:	4614      	mov	r4, r2
 8023a92:	461d      	mov	r5, r3
 8023a94:	4643      	mov	r3, r8
 8023a96:	18e3      	adds	r3, r4, r3
 8023a98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8023a9c:	464b      	mov	r3, r9
 8023a9e:	eb45 0303 	adc.w	r3, r5, r3
 8023aa2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8023aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023aaa:	685b      	ldr	r3, [r3, #4]
 8023aac:	2200      	movs	r2, #0
 8023aae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8023ab2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8023ab6:	f04f 0200 	mov.w	r2, #0
 8023aba:	f04f 0300 	mov.w	r3, #0
 8023abe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8023ac2:	4629      	mov	r1, r5
 8023ac4:	008b      	lsls	r3, r1, #2
 8023ac6:	4621      	mov	r1, r4
 8023ac8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023acc:	4621      	mov	r1, r4
 8023ace:	008a      	lsls	r2, r1, #2
 8023ad0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8023ad4:	f7fc fb96 	bl	8020204 <__aeabi_uldivmod>
 8023ad8:	4602      	mov	r2, r0
 8023ada:	460b      	mov	r3, r1
 8023adc:	4b60      	ldr	r3, [pc, #384]	; (8023c60 <UART_SetConfig+0x4e4>)
 8023ade:	fba3 2302 	umull	r2, r3, r3, r2
 8023ae2:	095b      	lsrs	r3, r3, #5
 8023ae4:	011c      	lsls	r4, r3, #4
 8023ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8023aea:	2200      	movs	r2, #0
 8023aec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8023af0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8023af4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8023af8:	4642      	mov	r2, r8
 8023afa:	464b      	mov	r3, r9
 8023afc:	1891      	adds	r1, r2, r2
 8023afe:	61b9      	str	r1, [r7, #24]
 8023b00:	415b      	adcs	r3, r3
 8023b02:	61fb      	str	r3, [r7, #28]
 8023b04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8023b08:	4641      	mov	r1, r8
 8023b0a:	1851      	adds	r1, r2, r1
 8023b0c:	6139      	str	r1, [r7, #16]
 8023b0e:	4649      	mov	r1, r9
 8023b10:	414b      	adcs	r3, r1
 8023b12:	617b      	str	r3, [r7, #20]
 8023b14:	f04f 0200 	mov.w	r2, #0
 8023b18:	f04f 0300 	mov.w	r3, #0
 8023b1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8023b20:	4659      	mov	r1, fp
 8023b22:	00cb      	lsls	r3, r1, #3
 8023b24:	4651      	mov	r1, sl
 8023b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023b2a:	4651      	mov	r1, sl
 8023b2c:	00ca      	lsls	r2, r1, #3
 8023b2e:	4610      	mov	r0, r2
 8023b30:	4619      	mov	r1, r3
 8023b32:	4603      	mov	r3, r0
 8023b34:	4642      	mov	r2, r8
 8023b36:	189b      	adds	r3, r3, r2
 8023b38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8023b3c:	464b      	mov	r3, r9
 8023b3e:	460a      	mov	r2, r1
 8023b40:	eb42 0303 	adc.w	r3, r2, r3
 8023b44:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8023b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023b4c:	685b      	ldr	r3, [r3, #4]
 8023b4e:	2200      	movs	r2, #0
 8023b50:	67bb      	str	r3, [r7, #120]	; 0x78
 8023b52:	67fa      	str	r2, [r7, #124]	; 0x7c
 8023b54:	f04f 0200 	mov.w	r2, #0
 8023b58:	f04f 0300 	mov.w	r3, #0
 8023b5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8023b60:	4649      	mov	r1, r9
 8023b62:	008b      	lsls	r3, r1, #2
 8023b64:	4641      	mov	r1, r8
 8023b66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023b6a:	4641      	mov	r1, r8
 8023b6c:	008a      	lsls	r2, r1, #2
 8023b6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8023b72:	f7fc fb47 	bl	8020204 <__aeabi_uldivmod>
 8023b76:	4602      	mov	r2, r0
 8023b78:	460b      	mov	r3, r1
 8023b7a:	4b39      	ldr	r3, [pc, #228]	; (8023c60 <UART_SetConfig+0x4e4>)
 8023b7c:	fba3 1302 	umull	r1, r3, r3, r2
 8023b80:	095b      	lsrs	r3, r3, #5
 8023b82:	2164      	movs	r1, #100	; 0x64
 8023b84:	fb01 f303 	mul.w	r3, r1, r3
 8023b88:	1ad3      	subs	r3, r2, r3
 8023b8a:	011b      	lsls	r3, r3, #4
 8023b8c:	3332      	adds	r3, #50	; 0x32
 8023b8e:	4a34      	ldr	r2, [pc, #208]	; (8023c60 <UART_SetConfig+0x4e4>)
 8023b90:	fba2 2303 	umull	r2, r3, r2, r3
 8023b94:	095b      	lsrs	r3, r3, #5
 8023b96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8023b9a:	441c      	add	r4, r3
 8023b9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8023ba0:	2200      	movs	r2, #0
 8023ba2:	673b      	str	r3, [r7, #112]	; 0x70
 8023ba4:	677a      	str	r2, [r7, #116]	; 0x74
 8023ba6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8023baa:	4642      	mov	r2, r8
 8023bac:	464b      	mov	r3, r9
 8023bae:	1891      	adds	r1, r2, r2
 8023bb0:	60b9      	str	r1, [r7, #8]
 8023bb2:	415b      	adcs	r3, r3
 8023bb4:	60fb      	str	r3, [r7, #12]
 8023bb6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8023bba:	4641      	mov	r1, r8
 8023bbc:	1851      	adds	r1, r2, r1
 8023bbe:	6039      	str	r1, [r7, #0]
 8023bc0:	4649      	mov	r1, r9
 8023bc2:	414b      	adcs	r3, r1
 8023bc4:	607b      	str	r3, [r7, #4]
 8023bc6:	f04f 0200 	mov.w	r2, #0
 8023bca:	f04f 0300 	mov.w	r3, #0
 8023bce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8023bd2:	4659      	mov	r1, fp
 8023bd4:	00cb      	lsls	r3, r1, #3
 8023bd6:	4651      	mov	r1, sl
 8023bd8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023bdc:	4651      	mov	r1, sl
 8023bde:	00ca      	lsls	r2, r1, #3
 8023be0:	4610      	mov	r0, r2
 8023be2:	4619      	mov	r1, r3
 8023be4:	4603      	mov	r3, r0
 8023be6:	4642      	mov	r2, r8
 8023be8:	189b      	adds	r3, r3, r2
 8023bea:	66bb      	str	r3, [r7, #104]	; 0x68
 8023bec:	464b      	mov	r3, r9
 8023bee:	460a      	mov	r2, r1
 8023bf0:	eb42 0303 	adc.w	r3, r2, r3
 8023bf4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8023bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023bfa:	685b      	ldr	r3, [r3, #4]
 8023bfc:	2200      	movs	r2, #0
 8023bfe:	663b      	str	r3, [r7, #96]	; 0x60
 8023c00:	667a      	str	r2, [r7, #100]	; 0x64
 8023c02:	f04f 0200 	mov.w	r2, #0
 8023c06:	f04f 0300 	mov.w	r3, #0
 8023c0a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8023c0e:	4649      	mov	r1, r9
 8023c10:	008b      	lsls	r3, r1, #2
 8023c12:	4641      	mov	r1, r8
 8023c14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023c18:	4641      	mov	r1, r8
 8023c1a:	008a      	lsls	r2, r1, #2
 8023c1c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8023c20:	f7fc faf0 	bl	8020204 <__aeabi_uldivmod>
 8023c24:	4602      	mov	r2, r0
 8023c26:	460b      	mov	r3, r1
 8023c28:	4b0d      	ldr	r3, [pc, #52]	; (8023c60 <UART_SetConfig+0x4e4>)
 8023c2a:	fba3 1302 	umull	r1, r3, r3, r2
 8023c2e:	095b      	lsrs	r3, r3, #5
 8023c30:	2164      	movs	r1, #100	; 0x64
 8023c32:	fb01 f303 	mul.w	r3, r1, r3
 8023c36:	1ad3      	subs	r3, r2, r3
 8023c38:	011b      	lsls	r3, r3, #4
 8023c3a:	3332      	adds	r3, #50	; 0x32
 8023c3c:	4a08      	ldr	r2, [pc, #32]	; (8023c60 <UART_SetConfig+0x4e4>)
 8023c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8023c42:	095b      	lsrs	r3, r3, #5
 8023c44:	f003 020f 	and.w	r2, r3, #15
 8023c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8023c4c:	681b      	ldr	r3, [r3, #0]
 8023c4e:	4422      	add	r2, r4
 8023c50:	609a      	str	r2, [r3, #8]
}
 8023c52:	bf00      	nop
 8023c54:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8023c58:	46bd      	mov	sp, r7
 8023c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8023c5e:	bf00      	nop
 8023c60:	51eb851f 	.word	0x51eb851f

08023c64 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8023c64:	b480      	push	{r7}
 8023c66:	b083      	sub	sp, #12
 8023c68:	af00      	add	r7, sp, #0
 8023c6a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8023c6c:	687b      	ldr	r3, [r7, #4]
 8023c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8023c72:	4618      	mov	r0, r3
 8023c74:	370c      	adds	r7, #12
 8023c76:	46bd      	mov	sp, r7
 8023c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c7c:	4770      	bx	lr

08023c7e <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8023c7e:	b480      	push	{r7}
 8023c80:	b083      	sub	sp, #12
 8023c82:	af00      	add	r7, sp, #0
 8023c84:	6078      	str	r0, [r7, #4]
 8023c86:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8023c88:	683b      	ldr	r3, [r7, #0]
 8023c8a:	681a      	ldr	r2, [r3, #0]
 8023c8c:	687b      	ldr	r3, [r7, #4]
 8023c8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8023c92:	2300      	movs	r3, #0
}
 8023c94:	4618      	mov	r0, r3
 8023c96:	370c      	adds	r7, #12
 8023c98:	46bd      	mov	sp, r7
 8023c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023c9e:	4770      	bx	lr

08023ca0 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8023ca0:	b480      	push	{r7}
 8023ca2:	b085      	sub	sp, #20
 8023ca4:	af00      	add	r7, sp, #0
 8023ca6:	6078      	str	r0, [r7, #4]
 8023ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8023caa:	2300      	movs	r3, #0
 8023cac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8023cae:	683b      	ldr	r3, [r7, #0]
 8023cb0:	681a      	ldr	r2, [r3, #0]
 8023cb2:	687b      	ldr	r3, [r7, #4]
 8023cb4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8023cb6:	683b      	ldr	r3, [r7, #0]
 8023cb8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8023cba:	683b      	ldr	r3, [r7, #0]
 8023cbc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8023cbe:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8023cc0:	683b      	ldr	r3, [r7, #0]
 8023cc2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8023cc4:	431a      	orrs	r2, r3
                       Command->CPSM);
 8023cc6:	683b      	ldr	r3, [r7, #0]
 8023cc8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8023cca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8023ccc:	68fa      	ldr	r2, [r7, #12]
 8023cce:	4313      	orrs	r3, r2
 8023cd0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8023cd2:	687b      	ldr	r3, [r7, #4]
 8023cd4:	68db      	ldr	r3, [r3, #12]
 8023cd6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8023cda:	f023 030f 	bic.w	r3, r3, #15
 8023cde:	68fa      	ldr	r2, [r7, #12]
 8023ce0:	431a      	orrs	r2, r3
 8023ce2:	687b      	ldr	r3, [r7, #4]
 8023ce4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8023ce6:	2300      	movs	r3, #0
}
 8023ce8:	4618      	mov	r0, r3
 8023cea:	3714      	adds	r7, #20
 8023cec:	46bd      	mov	sp, r7
 8023cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023cf2:	4770      	bx	lr

08023cf4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8023cf4:	b480      	push	{r7}
 8023cf6:	b083      	sub	sp, #12
 8023cf8:	af00      	add	r7, sp, #0
 8023cfa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8023cfc:	687b      	ldr	r3, [r7, #4]
 8023cfe:	691b      	ldr	r3, [r3, #16]
 8023d00:	b2db      	uxtb	r3, r3
}
 8023d02:	4618      	mov	r0, r3
 8023d04:	370c      	adds	r7, #12
 8023d06:	46bd      	mov	sp, r7
 8023d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023d0c:	4770      	bx	lr

08023d0e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8023d0e:	b480      	push	{r7}
 8023d10:	b085      	sub	sp, #20
 8023d12:	af00      	add	r7, sp, #0
 8023d14:	6078      	str	r0, [r7, #4]
 8023d16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8023d18:	687b      	ldr	r3, [r7, #4]
 8023d1a:	3314      	adds	r3, #20
 8023d1c:	461a      	mov	r2, r3
 8023d1e:	683b      	ldr	r3, [r7, #0]
 8023d20:	4413      	add	r3, r2
 8023d22:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8023d24:	68fb      	ldr	r3, [r7, #12]
 8023d26:	681b      	ldr	r3, [r3, #0]
}  
 8023d28:	4618      	mov	r0, r3
 8023d2a:	3714      	adds	r7, #20
 8023d2c:	46bd      	mov	sp, r7
 8023d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023d32:	4770      	bx	lr

08023d34 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8023d34:	b580      	push	{r7, lr}
 8023d36:	b088      	sub	sp, #32
 8023d38:	af00      	add	r7, sp, #0
 8023d3a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8023d3c:	2300      	movs	r3, #0
 8023d3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8023d40:	230c      	movs	r3, #12
 8023d42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023d44:	2340      	movs	r3, #64	; 0x40
 8023d46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023d48:	2300      	movs	r3, #0
 8023d4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023d50:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023d52:	f107 0308 	add.w	r3, r7, #8
 8023d56:	4619      	mov	r1, r3
 8023d58:	6878      	ldr	r0, [r7, #4]
 8023d5a:	f7ff ffa1 	bl	8023ca0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8023d5e:	4a05      	ldr	r2, [pc, #20]	; (8023d74 <SDMMC_CmdStopTransfer+0x40>)
 8023d60:	210c      	movs	r1, #12
 8023d62:	6878      	ldr	r0, [r7, #4]
 8023d64:	f000 f82a 	bl	8023dbc <SDMMC_GetCmdResp1>
 8023d68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023d6a:	69fb      	ldr	r3, [r7, #28]
}
 8023d6c:	4618      	mov	r0, r3
 8023d6e:	3720      	adds	r7, #32
 8023d70:	46bd      	mov	sp, r7
 8023d72:	bd80      	pop	{r7, pc}
 8023d74:	05f5e100 	.word	0x05f5e100

08023d78 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8023d78:	b580      	push	{r7, lr}
 8023d7a:	b088      	sub	sp, #32
 8023d7c:	af00      	add	r7, sp, #0
 8023d7e:	6078      	str	r0, [r7, #4]
 8023d80:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8023d82:	683b      	ldr	r3, [r7, #0]
 8023d84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8023d86:	230d      	movs	r3, #13
 8023d88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8023d8a:	2340      	movs	r3, #64	; 0x40
 8023d8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8023d8e:	2300      	movs	r3, #0
 8023d90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8023d92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023d96:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8023d98:	f107 0308 	add.w	r3, r7, #8
 8023d9c:	4619      	mov	r1, r3
 8023d9e:	6878      	ldr	r0, [r7, #4]
 8023da0:	f7ff ff7e 	bl	8023ca0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8023da4:	f241 3288 	movw	r2, #5000	; 0x1388
 8023da8:	210d      	movs	r1, #13
 8023daa:	6878      	ldr	r0, [r7, #4]
 8023dac:	f000 f806 	bl	8023dbc <SDMMC_GetCmdResp1>
 8023db0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8023db2:	69fb      	ldr	r3, [r7, #28]
}
 8023db4:	4618      	mov	r0, r3
 8023db6:	3720      	adds	r7, #32
 8023db8:	46bd      	mov	sp, r7
 8023dba:	bd80      	pop	{r7, pc}

08023dbc <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8023dbc:	b580      	push	{r7, lr}
 8023dbe:	b088      	sub	sp, #32
 8023dc0:	af00      	add	r7, sp, #0
 8023dc2:	60f8      	str	r0, [r7, #12]
 8023dc4:	460b      	mov	r3, r1
 8023dc6:	607a      	str	r2, [r7, #4]
 8023dc8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8023dca:	4b70      	ldr	r3, [pc, #448]	; (8023f8c <SDMMC_GetCmdResp1+0x1d0>)
 8023dcc:	681b      	ldr	r3, [r3, #0]
 8023dce:	4a70      	ldr	r2, [pc, #448]	; (8023f90 <SDMMC_GetCmdResp1+0x1d4>)
 8023dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8023dd4:	0a5a      	lsrs	r2, r3, #9
 8023dd6:	687b      	ldr	r3, [r7, #4]
 8023dd8:	fb02 f303 	mul.w	r3, r2, r3
 8023ddc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8023dde:	69fb      	ldr	r3, [r7, #28]
 8023de0:	1e5a      	subs	r2, r3, #1
 8023de2:	61fa      	str	r2, [r7, #28]
 8023de4:	2b00      	cmp	r3, #0
 8023de6:	d102      	bne.n	8023dee <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8023de8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8023dec:	e0c9      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8023dee:	68fb      	ldr	r3, [r7, #12]
 8023df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023df2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023df4:	69bb      	ldr	r3, [r7, #24]
 8023df6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8023dfa:	2b00      	cmp	r3, #0
 8023dfc:	d0ef      	beq.n	8023dde <SDMMC_GetCmdResp1+0x22>
 8023dfe:	69bb      	ldr	r3, [r7, #24]
 8023e00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8023e04:	2b00      	cmp	r3, #0
 8023e06:	d1ea      	bne.n	8023dde <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8023e08:	68fb      	ldr	r3, [r7, #12]
 8023e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e0c:	f003 0304 	and.w	r3, r3, #4
 8023e10:	2b00      	cmp	r3, #0
 8023e12:	d004      	beq.n	8023e1e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8023e14:	68fb      	ldr	r3, [r7, #12]
 8023e16:	2204      	movs	r2, #4
 8023e18:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8023e1a:	2304      	movs	r3, #4
 8023e1c:	e0b1      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8023e1e:	68fb      	ldr	r3, [r7, #12]
 8023e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8023e22:	f003 0301 	and.w	r3, r3, #1
 8023e26:	2b00      	cmp	r3, #0
 8023e28:	d004      	beq.n	8023e34 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8023e2a:	68fb      	ldr	r3, [r7, #12]
 8023e2c:	2201      	movs	r2, #1
 8023e2e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023e30:	2301      	movs	r3, #1
 8023e32:	e0a6      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8023e34:	68fb      	ldr	r3, [r7, #12]
 8023e36:	22c5      	movs	r2, #197	; 0xc5
 8023e38:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8023e3a:	68f8      	ldr	r0, [r7, #12]
 8023e3c:	f7ff ff5a 	bl	8023cf4 <SDIO_GetCommandResponse>
 8023e40:	4603      	mov	r3, r0
 8023e42:	461a      	mov	r2, r3
 8023e44:	7afb      	ldrb	r3, [r7, #11]
 8023e46:	4293      	cmp	r3, r2
 8023e48:	d001      	beq.n	8023e4e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8023e4a:	2301      	movs	r3, #1
 8023e4c:	e099      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8023e4e:	2100      	movs	r1, #0
 8023e50:	68f8      	ldr	r0, [r7, #12]
 8023e52:	f7ff ff5c 	bl	8023d0e <SDIO_GetResponse>
 8023e56:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8023e58:	697a      	ldr	r2, [r7, #20]
 8023e5a:	4b4e      	ldr	r3, [pc, #312]	; (8023f94 <SDMMC_GetCmdResp1+0x1d8>)
 8023e5c:	4013      	ands	r3, r2
 8023e5e:	2b00      	cmp	r3, #0
 8023e60:	d101      	bne.n	8023e66 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8023e62:	2300      	movs	r3, #0
 8023e64:	e08d      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8023e66:	697b      	ldr	r3, [r7, #20]
 8023e68:	2b00      	cmp	r3, #0
 8023e6a:	da02      	bge.n	8023e72 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8023e6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8023e70:	e087      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8023e72:	697b      	ldr	r3, [r7, #20]
 8023e74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8023e78:	2b00      	cmp	r3, #0
 8023e7a:	d001      	beq.n	8023e80 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8023e7c:	2340      	movs	r3, #64	; 0x40
 8023e7e:	e080      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8023e80:	697b      	ldr	r3, [r7, #20]
 8023e82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8023e86:	2b00      	cmp	r3, #0
 8023e88:	d001      	beq.n	8023e8e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8023e8a:	2380      	movs	r3, #128	; 0x80
 8023e8c:	e079      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8023e8e:	697b      	ldr	r3, [r7, #20]
 8023e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8023e94:	2b00      	cmp	r3, #0
 8023e96:	d002      	beq.n	8023e9e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8023e98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8023e9c:	e071      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8023e9e:	697b      	ldr	r3, [r7, #20]
 8023ea0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8023ea4:	2b00      	cmp	r3, #0
 8023ea6:	d002      	beq.n	8023eae <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8023ea8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8023eac:	e069      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8023eae:	697b      	ldr	r3, [r7, #20]
 8023eb0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8023eb4:	2b00      	cmp	r3, #0
 8023eb6:	d002      	beq.n	8023ebe <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8023eb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023ebc:	e061      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8023ebe:	697b      	ldr	r3, [r7, #20]
 8023ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8023ec4:	2b00      	cmp	r3, #0
 8023ec6:	d002      	beq.n	8023ece <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8023ec8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8023ecc:	e059      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8023ece:	697b      	ldr	r3, [r7, #20]
 8023ed0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8023ed4:	2b00      	cmp	r3, #0
 8023ed6:	d002      	beq.n	8023ede <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8023ed8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8023edc:	e051      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8023ede:	697b      	ldr	r3, [r7, #20]
 8023ee0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8023ee4:	2b00      	cmp	r3, #0
 8023ee6:	d002      	beq.n	8023eee <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8023ee8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8023eec:	e049      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8023eee:	697b      	ldr	r3, [r7, #20]
 8023ef0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8023ef4:	2b00      	cmp	r3, #0
 8023ef6:	d002      	beq.n	8023efe <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8023ef8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8023efc:	e041      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8023efe:	697b      	ldr	r3, [r7, #20]
 8023f00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8023f04:	2b00      	cmp	r3, #0
 8023f06:	d002      	beq.n	8023f0e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8023f08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8023f0c:	e039      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8023f0e:	697b      	ldr	r3, [r7, #20]
 8023f10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8023f14:	2b00      	cmp	r3, #0
 8023f16:	d002      	beq.n	8023f1e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8023f18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8023f1c:	e031      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8023f1e:	697b      	ldr	r3, [r7, #20]
 8023f20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8023f24:	2b00      	cmp	r3, #0
 8023f26:	d002      	beq.n	8023f2e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8023f28:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8023f2c:	e029      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8023f2e:	697b      	ldr	r3, [r7, #20]
 8023f30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8023f34:	2b00      	cmp	r3, #0
 8023f36:	d002      	beq.n	8023f3e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8023f38:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8023f3c:	e021      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8023f3e:	697b      	ldr	r3, [r7, #20]
 8023f40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8023f44:	2b00      	cmp	r3, #0
 8023f46:	d002      	beq.n	8023f4e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8023f48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8023f4c:	e019      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8023f4e:	697b      	ldr	r3, [r7, #20]
 8023f50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8023f54:	2b00      	cmp	r3, #0
 8023f56:	d002      	beq.n	8023f5e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8023f58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8023f5c:	e011      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8023f5e:	697b      	ldr	r3, [r7, #20]
 8023f60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8023f64:	2b00      	cmp	r3, #0
 8023f66:	d002      	beq.n	8023f6e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8023f68:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8023f6c:	e009      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8023f6e:	697b      	ldr	r3, [r7, #20]
 8023f70:	f003 0308 	and.w	r3, r3, #8
 8023f74:	2b00      	cmp	r3, #0
 8023f76:	d002      	beq.n	8023f7e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8023f78:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8023f7c:	e001      	b.n	8023f82 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8023f7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8023f82:	4618      	mov	r0, r3
 8023f84:	3720      	adds	r7, #32
 8023f86:	46bd      	mov	sp, r7
 8023f88:	bd80      	pop	{r7, pc}
 8023f8a:	bf00      	nop
 8023f8c:	20000000 	.word	0x20000000
 8023f90:	10624dd3 	.word	0x10624dd3
 8023f94:	fdffe008 	.word	0xfdffe008

08023f98 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8023f98:	b480      	push	{r7}
 8023f9a:	b087      	sub	sp, #28
 8023f9c:	af00      	add	r7, sp, #0
 8023f9e:	60f8      	str	r0, [r7, #12]
 8023fa0:	60b9      	str	r1, [r7, #8]
 8023fa2:	4613      	mov	r3, r2
 8023fa4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8023fa6:	79fb      	ldrb	r3, [r7, #7]
 8023fa8:	2b02      	cmp	r3, #2
 8023faa:	d165      	bne.n	8024078 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8023fac:	68bb      	ldr	r3, [r7, #8]
 8023fae:	4a41      	ldr	r2, [pc, #260]	; (80240b4 <USB_SetTurnaroundTime+0x11c>)
 8023fb0:	4293      	cmp	r3, r2
 8023fb2:	d906      	bls.n	8023fc2 <USB_SetTurnaroundTime+0x2a>
 8023fb4:	68bb      	ldr	r3, [r7, #8]
 8023fb6:	4a40      	ldr	r2, [pc, #256]	; (80240b8 <USB_SetTurnaroundTime+0x120>)
 8023fb8:	4293      	cmp	r3, r2
 8023fba:	d202      	bcs.n	8023fc2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8023fbc:	230f      	movs	r3, #15
 8023fbe:	617b      	str	r3, [r7, #20]
 8023fc0:	e062      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8023fc2:	68bb      	ldr	r3, [r7, #8]
 8023fc4:	4a3c      	ldr	r2, [pc, #240]	; (80240b8 <USB_SetTurnaroundTime+0x120>)
 8023fc6:	4293      	cmp	r3, r2
 8023fc8:	d306      	bcc.n	8023fd8 <USB_SetTurnaroundTime+0x40>
 8023fca:	68bb      	ldr	r3, [r7, #8]
 8023fcc:	4a3b      	ldr	r2, [pc, #236]	; (80240bc <USB_SetTurnaroundTime+0x124>)
 8023fce:	4293      	cmp	r3, r2
 8023fd0:	d202      	bcs.n	8023fd8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8023fd2:	230e      	movs	r3, #14
 8023fd4:	617b      	str	r3, [r7, #20]
 8023fd6:	e057      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8023fd8:	68bb      	ldr	r3, [r7, #8]
 8023fda:	4a38      	ldr	r2, [pc, #224]	; (80240bc <USB_SetTurnaroundTime+0x124>)
 8023fdc:	4293      	cmp	r3, r2
 8023fde:	d306      	bcc.n	8023fee <USB_SetTurnaroundTime+0x56>
 8023fe0:	68bb      	ldr	r3, [r7, #8]
 8023fe2:	4a37      	ldr	r2, [pc, #220]	; (80240c0 <USB_SetTurnaroundTime+0x128>)
 8023fe4:	4293      	cmp	r3, r2
 8023fe6:	d202      	bcs.n	8023fee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8023fe8:	230d      	movs	r3, #13
 8023fea:	617b      	str	r3, [r7, #20]
 8023fec:	e04c      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8023fee:	68bb      	ldr	r3, [r7, #8]
 8023ff0:	4a33      	ldr	r2, [pc, #204]	; (80240c0 <USB_SetTurnaroundTime+0x128>)
 8023ff2:	4293      	cmp	r3, r2
 8023ff4:	d306      	bcc.n	8024004 <USB_SetTurnaroundTime+0x6c>
 8023ff6:	68bb      	ldr	r3, [r7, #8]
 8023ff8:	4a32      	ldr	r2, [pc, #200]	; (80240c4 <USB_SetTurnaroundTime+0x12c>)
 8023ffa:	4293      	cmp	r3, r2
 8023ffc:	d802      	bhi.n	8024004 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8023ffe:	230c      	movs	r3, #12
 8024000:	617b      	str	r3, [r7, #20]
 8024002:	e041      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8024004:	68bb      	ldr	r3, [r7, #8]
 8024006:	4a2f      	ldr	r2, [pc, #188]	; (80240c4 <USB_SetTurnaroundTime+0x12c>)
 8024008:	4293      	cmp	r3, r2
 802400a:	d906      	bls.n	802401a <USB_SetTurnaroundTime+0x82>
 802400c:	68bb      	ldr	r3, [r7, #8]
 802400e:	4a2e      	ldr	r2, [pc, #184]	; (80240c8 <USB_SetTurnaroundTime+0x130>)
 8024010:	4293      	cmp	r3, r2
 8024012:	d802      	bhi.n	802401a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8024014:	230b      	movs	r3, #11
 8024016:	617b      	str	r3, [r7, #20]
 8024018:	e036      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 802401a:	68bb      	ldr	r3, [r7, #8]
 802401c:	4a2a      	ldr	r2, [pc, #168]	; (80240c8 <USB_SetTurnaroundTime+0x130>)
 802401e:	4293      	cmp	r3, r2
 8024020:	d906      	bls.n	8024030 <USB_SetTurnaroundTime+0x98>
 8024022:	68bb      	ldr	r3, [r7, #8]
 8024024:	4a29      	ldr	r2, [pc, #164]	; (80240cc <USB_SetTurnaroundTime+0x134>)
 8024026:	4293      	cmp	r3, r2
 8024028:	d802      	bhi.n	8024030 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 802402a:	230a      	movs	r3, #10
 802402c:	617b      	str	r3, [r7, #20]
 802402e:	e02b      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8024030:	68bb      	ldr	r3, [r7, #8]
 8024032:	4a26      	ldr	r2, [pc, #152]	; (80240cc <USB_SetTurnaroundTime+0x134>)
 8024034:	4293      	cmp	r3, r2
 8024036:	d906      	bls.n	8024046 <USB_SetTurnaroundTime+0xae>
 8024038:	68bb      	ldr	r3, [r7, #8]
 802403a:	4a25      	ldr	r2, [pc, #148]	; (80240d0 <USB_SetTurnaroundTime+0x138>)
 802403c:	4293      	cmp	r3, r2
 802403e:	d202      	bcs.n	8024046 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8024040:	2309      	movs	r3, #9
 8024042:	617b      	str	r3, [r7, #20]
 8024044:	e020      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8024046:	68bb      	ldr	r3, [r7, #8]
 8024048:	4a21      	ldr	r2, [pc, #132]	; (80240d0 <USB_SetTurnaroundTime+0x138>)
 802404a:	4293      	cmp	r3, r2
 802404c:	d306      	bcc.n	802405c <USB_SetTurnaroundTime+0xc4>
 802404e:	68bb      	ldr	r3, [r7, #8]
 8024050:	4a20      	ldr	r2, [pc, #128]	; (80240d4 <USB_SetTurnaroundTime+0x13c>)
 8024052:	4293      	cmp	r3, r2
 8024054:	d802      	bhi.n	802405c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8024056:	2308      	movs	r3, #8
 8024058:	617b      	str	r3, [r7, #20]
 802405a:	e015      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 802405c:	68bb      	ldr	r3, [r7, #8]
 802405e:	4a1d      	ldr	r2, [pc, #116]	; (80240d4 <USB_SetTurnaroundTime+0x13c>)
 8024060:	4293      	cmp	r3, r2
 8024062:	d906      	bls.n	8024072 <USB_SetTurnaroundTime+0xda>
 8024064:	68bb      	ldr	r3, [r7, #8]
 8024066:	4a1c      	ldr	r2, [pc, #112]	; (80240d8 <USB_SetTurnaroundTime+0x140>)
 8024068:	4293      	cmp	r3, r2
 802406a:	d202      	bcs.n	8024072 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 802406c:	2307      	movs	r3, #7
 802406e:	617b      	str	r3, [r7, #20]
 8024070:	e00a      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8024072:	2306      	movs	r3, #6
 8024074:	617b      	str	r3, [r7, #20]
 8024076:	e007      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8024078:	79fb      	ldrb	r3, [r7, #7]
 802407a:	2b00      	cmp	r3, #0
 802407c:	d102      	bne.n	8024084 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 802407e:	2309      	movs	r3, #9
 8024080:	617b      	str	r3, [r7, #20]
 8024082:	e001      	b.n	8024088 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8024084:	2309      	movs	r3, #9
 8024086:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8024088:	68fb      	ldr	r3, [r7, #12]
 802408a:	68db      	ldr	r3, [r3, #12]
 802408c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8024090:	68fb      	ldr	r3, [r7, #12]
 8024092:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8024094:	68fb      	ldr	r3, [r7, #12]
 8024096:	68da      	ldr	r2, [r3, #12]
 8024098:	697b      	ldr	r3, [r7, #20]
 802409a:	029b      	lsls	r3, r3, #10
 802409c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80240a0:	431a      	orrs	r2, r3
 80240a2:	68fb      	ldr	r3, [r7, #12]
 80240a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80240a6:	2300      	movs	r3, #0
}
 80240a8:	4618      	mov	r0, r3
 80240aa:	371c      	adds	r7, #28
 80240ac:	46bd      	mov	sp, r7
 80240ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80240b2:	4770      	bx	lr
 80240b4:	00d8acbf 	.word	0x00d8acbf
 80240b8:	00e4e1c0 	.word	0x00e4e1c0
 80240bc:	00f42400 	.word	0x00f42400
 80240c0:	01067380 	.word	0x01067380
 80240c4:	011a499f 	.word	0x011a499f
 80240c8:	01312cff 	.word	0x01312cff
 80240cc:	014ca43f 	.word	0x014ca43f
 80240d0:	016e3600 	.word	0x016e3600
 80240d4:	01a6ab1f 	.word	0x01a6ab1f
 80240d8:	01e84800 	.word	0x01e84800

080240dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80240dc:	b480      	push	{r7}
 80240de:	b085      	sub	sp, #20
 80240e0:	af00      	add	r7, sp, #0
 80240e2:	6078      	str	r0, [r7, #4]
 80240e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80240e6:	2300      	movs	r3, #0
 80240e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80240ea:	68fb      	ldr	r3, [r7, #12]
 80240ec:	3301      	adds	r3, #1
 80240ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80240f0:	68fb      	ldr	r3, [r7, #12]
 80240f2:	4a13      	ldr	r2, [pc, #76]	; (8024140 <USB_FlushTxFifo+0x64>)
 80240f4:	4293      	cmp	r3, r2
 80240f6:	d901      	bls.n	80240fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80240f8:	2303      	movs	r3, #3
 80240fa:	e01b      	b.n	8024134 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80240fc:	687b      	ldr	r3, [r7, #4]
 80240fe:	691b      	ldr	r3, [r3, #16]
 8024100:	2b00      	cmp	r3, #0
 8024102:	daf2      	bge.n	80240ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8024104:	2300      	movs	r3, #0
 8024106:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8024108:	683b      	ldr	r3, [r7, #0]
 802410a:	019b      	lsls	r3, r3, #6
 802410c:	f043 0220 	orr.w	r2, r3, #32
 8024110:	687b      	ldr	r3, [r7, #4]
 8024112:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8024114:	68fb      	ldr	r3, [r7, #12]
 8024116:	3301      	adds	r3, #1
 8024118:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 802411a:	68fb      	ldr	r3, [r7, #12]
 802411c:	4a08      	ldr	r2, [pc, #32]	; (8024140 <USB_FlushTxFifo+0x64>)
 802411e:	4293      	cmp	r3, r2
 8024120:	d901      	bls.n	8024126 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8024122:	2303      	movs	r3, #3
 8024124:	e006      	b.n	8024134 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8024126:	687b      	ldr	r3, [r7, #4]
 8024128:	691b      	ldr	r3, [r3, #16]
 802412a:	f003 0320 	and.w	r3, r3, #32
 802412e:	2b20      	cmp	r3, #32
 8024130:	d0f0      	beq.n	8024114 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8024132:	2300      	movs	r3, #0
}
 8024134:	4618      	mov	r0, r3
 8024136:	3714      	adds	r7, #20
 8024138:	46bd      	mov	sp, r7
 802413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802413e:	4770      	bx	lr
 8024140:	00030d40 	.word	0x00030d40

08024144 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8024144:	b480      	push	{r7}
 8024146:	b087      	sub	sp, #28
 8024148:	af00      	add	r7, sp, #0
 802414a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802414c:	687b      	ldr	r3, [r7, #4]
 802414e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8024150:	693b      	ldr	r3, [r7, #16]
 8024152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024156:	689b      	ldr	r3, [r3, #8]
 8024158:	f003 0306 	and.w	r3, r3, #6
 802415c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 802415e:	68fb      	ldr	r3, [r7, #12]
 8024160:	2b00      	cmp	r3, #0
 8024162:	d102      	bne.n	802416a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8024164:	2300      	movs	r3, #0
 8024166:	75fb      	strb	r3, [r7, #23]
 8024168:	e00a      	b.n	8024180 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 802416a:	68fb      	ldr	r3, [r7, #12]
 802416c:	2b02      	cmp	r3, #2
 802416e:	d002      	beq.n	8024176 <USB_GetDevSpeed+0x32>
 8024170:	68fb      	ldr	r3, [r7, #12]
 8024172:	2b06      	cmp	r3, #6
 8024174:	d102      	bne.n	802417c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8024176:	2302      	movs	r3, #2
 8024178:	75fb      	strb	r3, [r7, #23]
 802417a:	e001      	b.n	8024180 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 802417c:	230f      	movs	r3, #15
 802417e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8024180:	7dfb      	ldrb	r3, [r7, #23]
}
 8024182:	4618      	mov	r0, r3
 8024184:	371c      	adds	r7, #28
 8024186:	46bd      	mov	sp, r7
 8024188:	f85d 7b04 	ldr.w	r7, [sp], #4
 802418c:	4770      	bx	lr

0802418e <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 802418e:	b480      	push	{r7}
 8024190:	b085      	sub	sp, #20
 8024192:	af00      	add	r7, sp, #0
 8024194:	6078      	str	r0, [r7, #4]
 8024196:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024198:	687b      	ldr	r3, [r7, #4]
 802419a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 802419c:	683b      	ldr	r3, [r7, #0]
 802419e:	781b      	ldrb	r3, [r3, #0]
 80241a0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80241a2:	683b      	ldr	r3, [r7, #0]
 80241a4:	785b      	ldrb	r3, [r3, #1]
 80241a6:	2b01      	cmp	r3, #1
 80241a8:	d13a      	bne.n	8024220 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80241aa:	68fb      	ldr	r3, [r7, #12]
 80241ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80241b0:	69da      	ldr	r2, [r3, #28]
 80241b2:	683b      	ldr	r3, [r7, #0]
 80241b4:	781b      	ldrb	r3, [r3, #0]
 80241b6:	f003 030f 	and.w	r3, r3, #15
 80241ba:	2101      	movs	r1, #1
 80241bc:	fa01 f303 	lsl.w	r3, r1, r3
 80241c0:	b29b      	uxth	r3, r3
 80241c2:	68f9      	ldr	r1, [r7, #12]
 80241c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80241c8:	4313      	orrs	r3, r2
 80241ca:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80241cc:	68bb      	ldr	r3, [r7, #8]
 80241ce:	015a      	lsls	r2, r3, #5
 80241d0:	68fb      	ldr	r3, [r7, #12]
 80241d2:	4413      	add	r3, r2
 80241d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80241d8:	681b      	ldr	r3, [r3, #0]
 80241da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80241de:	2b00      	cmp	r3, #0
 80241e0:	d155      	bne.n	802428e <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80241e2:	68bb      	ldr	r3, [r7, #8]
 80241e4:	015a      	lsls	r2, r3, #5
 80241e6:	68fb      	ldr	r3, [r7, #12]
 80241e8:	4413      	add	r3, r2
 80241ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80241ee:	681a      	ldr	r2, [r3, #0]
 80241f0:	683b      	ldr	r3, [r7, #0]
 80241f2:	68db      	ldr	r3, [r3, #12]
 80241f4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80241f8:	683b      	ldr	r3, [r7, #0]
 80241fa:	791b      	ldrb	r3, [r3, #4]
 80241fc:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80241fe:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8024200:	68bb      	ldr	r3, [r7, #8]
 8024202:	059b      	lsls	r3, r3, #22
 8024204:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8024206:	4313      	orrs	r3, r2
 8024208:	68ba      	ldr	r2, [r7, #8]
 802420a:	0151      	lsls	r1, r2, #5
 802420c:	68fa      	ldr	r2, [r7, #12]
 802420e:	440a      	add	r2, r1
 8024210:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8024218:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802421c:	6013      	str	r3, [r2, #0]
 802421e:	e036      	b.n	802428e <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8024220:	68fb      	ldr	r3, [r7, #12]
 8024222:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024226:	69da      	ldr	r2, [r3, #28]
 8024228:	683b      	ldr	r3, [r7, #0]
 802422a:	781b      	ldrb	r3, [r3, #0]
 802422c:	f003 030f 	and.w	r3, r3, #15
 8024230:	2101      	movs	r1, #1
 8024232:	fa01 f303 	lsl.w	r3, r1, r3
 8024236:	041b      	lsls	r3, r3, #16
 8024238:	68f9      	ldr	r1, [r7, #12]
 802423a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 802423e:	4313      	orrs	r3, r2
 8024240:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8024242:	68bb      	ldr	r3, [r7, #8]
 8024244:	015a      	lsls	r2, r3, #5
 8024246:	68fb      	ldr	r3, [r7, #12]
 8024248:	4413      	add	r3, r2
 802424a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802424e:	681b      	ldr	r3, [r3, #0]
 8024250:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8024254:	2b00      	cmp	r3, #0
 8024256:	d11a      	bne.n	802428e <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8024258:	68bb      	ldr	r3, [r7, #8]
 802425a:	015a      	lsls	r2, r3, #5
 802425c:	68fb      	ldr	r3, [r7, #12]
 802425e:	4413      	add	r3, r2
 8024260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024264:	681a      	ldr	r2, [r3, #0]
 8024266:	683b      	ldr	r3, [r7, #0]
 8024268:	68db      	ldr	r3, [r3, #12]
 802426a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 802426e:	683b      	ldr	r3, [r7, #0]
 8024270:	791b      	ldrb	r3, [r3, #4]
 8024272:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8024274:	430b      	orrs	r3, r1
 8024276:	4313      	orrs	r3, r2
 8024278:	68ba      	ldr	r2, [r7, #8]
 802427a:	0151      	lsls	r1, r2, #5
 802427c:	68fa      	ldr	r2, [r7, #12]
 802427e:	440a      	add	r2, r1
 8024280:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024284:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8024288:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 802428c:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 802428e:	2300      	movs	r3, #0
}
 8024290:	4618      	mov	r0, r3
 8024292:	3714      	adds	r7, #20
 8024294:	46bd      	mov	sp, r7
 8024296:	f85d 7b04 	ldr.w	r7, [sp], #4
 802429a:	4770      	bx	lr

0802429c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 802429c:	b580      	push	{r7, lr}
 802429e:	b08a      	sub	sp, #40	; 0x28
 80242a0:	af02      	add	r7, sp, #8
 80242a2:	60f8      	str	r0, [r7, #12]
 80242a4:	60b9      	str	r1, [r7, #8]
 80242a6:	4613      	mov	r3, r2
 80242a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80242aa:	68fb      	ldr	r3, [r7, #12]
 80242ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80242ae:	68bb      	ldr	r3, [r7, #8]
 80242b0:	781b      	ldrb	r3, [r3, #0]
 80242b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80242b4:	68bb      	ldr	r3, [r7, #8]
 80242b6:	785b      	ldrb	r3, [r3, #1]
 80242b8:	2b01      	cmp	r3, #1
 80242ba:	f040 815c 	bne.w	8024576 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80242be:	68bb      	ldr	r3, [r7, #8]
 80242c0:	699b      	ldr	r3, [r3, #24]
 80242c2:	2b00      	cmp	r3, #0
 80242c4:	d132      	bne.n	802432c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80242c6:	69bb      	ldr	r3, [r7, #24]
 80242c8:	015a      	lsls	r2, r3, #5
 80242ca:	69fb      	ldr	r3, [r7, #28]
 80242cc:	4413      	add	r3, r2
 80242ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80242d2:	691b      	ldr	r3, [r3, #16]
 80242d4:	69ba      	ldr	r2, [r7, #24]
 80242d6:	0151      	lsls	r1, r2, #5
 80242d8:	69fa      	ldr	r2, [r7, #28]
 80242da:	440a      	add	r2, r1
 80242dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80242e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80242e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80242e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80242ea:	69bb      	ldr	r3, [r7, #24]
 80242ec:	015a      	lsls	r2, r3, #5
 80242ee:	69fb      	ldr	r3, [r7, #28]
 80242f0:	4413      	add	r3, r2
 80242f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80242f6:	691b      	ldr	r3, [r3, #16]
 80242f8:	69ba      	ldr	r2, [r7, #24]
 80242fa:	0151      	lsls	r1, r2, #5
 80242fc:	69fa      	ldr	r2, [r7, #28]
 80242fe:	440a      	add	r2, r1
 8024300:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024304:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8024308:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802430a:	69bb      	ldr	r3, [r7, #24]
 802430c:	015a      	lsls	r2, r3, #5
 802430e:	69fb      	ldr	r3, [r7, #28]
 8024310:	4413      	add	r3, r2
 8024312:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024316:	691b      	ldr	r3, [r3, #16]
 8024318:	69ba      	ldr	r2, [r7, #24]
 802431a:	0151      	lsls	r1, r2, #5
 802431c:	69fa      	ldr	r2, [r7, #28]
 802431e:	440a      	add	r2, r1
 8024320:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024324:	0cdb      	lsrs	r3, r3, #19
 8024326:	04db      	lsls	r3, r3, #19
 8024328:	6113      	str	r3, [r2, #16]
 802432a:	e074      	b.n	8024416 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802432c:	69bb      	ldr	r3, [r7, #24]
 802432e:	015a      	lsls	r2, r3, #5
 8024330:	69fb      	ldr	r3, [r7, #28]
 8024332:	4413      	add	r3, r2
 8024334:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024338:	691b      	ldr	r3, [r3, #16]
 802433a:	69ba      	ldr	r2, [r7, #24]
 802433c:	0151      	lsls	r1, r2, #5
 802433e:	69fa      	ldr	r2, [r7, #28]
 8024340:	440a      	add	r2, r1
 8024342:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024346:	0cdb      	lsrs	r3, r3, #19
 8024348:	04db      	lsls	r3, r3, #19
 802434a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 802434c:	69bb      	ldr	r3, [r7, #24]
 802434e:	015a      	lsls	r2, r3, #5
 8024350:	69fb      	ldr	r3, [r7, #28]
 8024352:	4413      	add	r3, r2
 8024354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024358:	691b      	ldr	r3, [r3, #16]
 802435a:	69ba      	ldr	r2, [r7, #24]
 802435c:	0151      	lsls	r1, r2, #5
 802435e:	69fa      	ldr	r2, [r7, #28]
 8024360:	440a      	add	r2, r1
 8024362:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024366:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 802436a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802436e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8024370:	69bb      	ldr	r3, [r7, #24]
 8024372:	015a      	lsls	r2, r3, #5
 8024374:	69fb      	ldr	r3, [r7, #28]
 8024376:	4413      	add	r3, r2
 8024378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802437c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 802437e:	68bb      	ldr	r3, [r7, #8]
 8024380:	6999      	ldr	r1, [r3, #24]
 8024382:	68bb      	ldr	r3, [r7, #8]
 8024384:	68db      	ldr	r3, [r3, #12]
 8024386:	440b      	add	r3, r1
 8024388:	1e59      	subs	r1, r3, #1
 802438a:	68bb      	ldr	r3, [r7, #8]
 802438c:	68db      	ldr	r3, [r3, #12]
 802438e:	fbb1 f3f3 	udiv	r3, r1, r3
 8024392:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8024394:	4b9d      	ldr	r3, [pc, #628]	; (802460c <USB_EPStartXfer+0x370>)
 8024396:	400b      	ands	r3, r1
 8024398:	69b9      	ldr	r1, [r7, #24]
 802439a:	0148      	lsls	r0, r1, #5
 802439c:	69f9      	ldr	r1, [r7, #28]
 802439e:	4401      	add	r1, r0
 80243a0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80243a4:	4313      	orrs	r3, r2
 80243a6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80243a8:	69bb      	ldr	r3, [r7, #24]
 80243aa:	015a      	lsls	r2, r3, #5
 80243ac:	69fb      	ldr	r3, [r7, #28]
 80243ae:	4413      	add	r3, r2
 80243b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80243b4:	691a      	ldr	r2, [r3, #16]
 80243b6:	68bb      	ldr	r3, [r7, #8]
 80243b8:	699b      	ldr	r3, [r3, #24]
 80243ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80243be:	69b9      	ldr	r1, [r7, #24]
 80243c0:	0148      	lsls	r0, r1, #5
 80243c2:	69f9      	ldr	r1, [r7, #28]
 80243c4:	4401      	add	r1, r0
 80243c6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80243ca:	4313      	orrs	r3, r2
 80243cc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80243ce:	68bb      	ldr	r3, [r7, #8]
 80243d0:	791b      	ldrb	r3, [r3, #4]
 80243d2:	2b01      	cmp	r3, #1
 80243d4:	d11f      	bne.n	8024416 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80243d6:	69bb      	ldr	r3, [r7, #24]
 80243d8:	015a      	lsls	r2, r3, #5
 80243da:	69fb      	ldr	r3, [r7, #28]
 80243dc:	4413      	add	r3, r2
 80243de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80243e2:	691b      	ldr	r3, [r3, #16]
 80243e4:	69ba      	ldr	r2, [r7, #24]
 80243e6:	0151      	lsls	r1, r2, #5
 80243e8:	69fa      	ldr	r2, [r7, #28]
 80243ea:	440a      	add	r2, r1
 80243ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80243f0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80243f4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80243f6:	69bb      	ldr	r3, [r7, #24]
 80243f8:	015a      	lsls	r2, r3, #5
 80243fa:	69fb      	ldr	r3, [r7, #28]
 80243fc:	4413      	add	r3, r2
 80243fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024402:	691b      	ldr	r3, [r3, #16]
 8024404:	69ba      	ldr	r2, [r7, #24]
 8024406:	0151      	lsls	r1, r2, #5
 8024408:	69fa      	ldr	r2, [r7, #28]
 802440a:	440a      	add	r2, r1
 802440c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024410:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8024414:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8024416:	79fb      	ldrb	r3, [r7, #7]
 8024418:	2b01      	cmp	r3, #1
 802441a:	d14b      	bne.n	80244b4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 802441c:	68bb      	ldr	r3, [r7, #8]
 802441e:	695b      	ldr	r3, [r3, #20]
 8024420:	2b00      	cmp	r3, #0
 8024422:	d009      	beq.n	8024438 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8024424:	69bb      	ldr	r3, [r7, #24]
 8024426:	015a      	lsls	r2, r3, #5
 8024428:	69fb      	ldr	r3, [r7, #28]
 802442a:	4413      	add	r3, r2
 802442c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024430:	461a      	mov	r2, r3
 8024432:	68bb      	ldr	r3, [r7, #8]
 8024434:	695b      	ldr	r3, [r3, #20]
 8024436:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8024438:	68bb      	ldr	r3, [r7, #8]
 802443a:	791b      	ldrb	r3, [r3, #4]
 802443c:	2b01      	cmp	r3, #1
 802443e:	d128      	bne.n	8024492 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8024440:	69fb      	ldr	r3, [r7, #28]
 8024442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024446:	689b      	ldr	r3, [r3, #8]
 8024448:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802444c:	2b00      	cmp	r3, #0
 802444e:	d110      	bne.n	8024472 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8024450:	69bb      	ldr	r3, [r7, #24]
 8024452:	015a      	lsls	r2, r3, #5
 8024454:	69fb      	ldr	r3, [r7, #28]
 8024456:	4413      	add	r3, r2
 8024458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802445c:	681b      	ldr	r3, [r3, #0]
 802445e:	69ba      	ldr	r2, [r7, #24]
 8024460:	0151      	lsls	r1, r2, #5
 8024462:	69fa      	ldr	r2, [r7, #28]
 8024464:	440a      	add	r2, r1
 8024466:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802446a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 802446e:	6013      	str	r3, [r2, #0]
 8024470:	e00f      	b.n	8024492 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8024472:	69bb      	ldr	r3, [r7, #24]
 8024474:	015a      	lsls	r2, r3, #5
 8024476:	69fb      	ldr	r3, [r7, #28]
 8024478:	4413      	add	r3, r2
 802447a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802447e:	681b      	ldr	r3, [r3, #0]
 8024480:	69ba      	ldr	r2, [r7, #24]
 8024482:	0151      	lsls	r1, r2, #5
 8024484:	69fa      	ldr	r2, [r7, #28]
 8024486:	440a      	add	r2, r1
 8024488:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802448c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8024490:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8024492:	69bb      	ldr	r3, [r7, #24]
 8024494:	015a      	lsls	r2, r3, #5
 8024496:	69fb      	ldr	r3, [r7, #28]
 8024498:	4413      	add	r3, r2
 802449a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 802449e:	681b      	ldr	r3, [r3, #0]
 80244a0:	69ba      	ldr	r2, [r7, #24]
 80244a2:	0151      	lsls	r1, r2, #5
 80244a4:	69fa      	ldr	r2, [r7, #28]
 80244a6:	440a      	add	r2, r1
 80244a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80244ac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80244b0:	6013      	str	r3, [r2, #0]
 80244b2:	e133      	b.n	802471c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80244b4:	69bb      	ldr	r3, [r7, #24]
 80244b6:	015a      	lsls	r2, r3, #5
 80244b8:	69fb      	ldr	r3, [r7, #28]
 80244ba:	4413      	add	r3, r2
 80244bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80244c0:	681b      	ldr	r3, [r3, #0]
 80244c2:	69ba      	ldr	r2, [r7, #24]
 80244c4:	0151      	lsls	r1, r2, #5
 80244c6:	69fa      	ldr	r2, [r7, #28]
 80244c8:	440a      	add	r2, r1
 80244ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80244ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80244d2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80244d4:	68bb      	ldr	r3, [r7, #8]
 80244d6:	791b      	ldrb	r3, [r3, #4]
 80244d8:	2b01      	cmp	r3, #1
 80244da:	d015      	beq.n	8024508 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80244dc:	68bb      	ldr	r3, [r7, #8]
 80244de:	699b      	ldr	r3, [r3, #24]
 80244e0:	2b00      	cmp	r3, #0
 80244e2:	f000 811b 	beq.w	802471c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80244e6:	69fb      	ldr	r3, [r7, #28]
 80244e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80244ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80244ee:	68bb      	ldr	r3, [r7, #8]
 80244f0:	781b      	ldrb	r3, [r3, #0]
 80244f2:	f003 030f 	and.w	r3, r3, #15
 80244f6:	2101      	movs	r1, #1
 80244f8:	fa01 f303 	lsl.w	r3, r1, r3
 80244fc:	69f9      	ldr	r1, [r7, #28]
 80244fe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8024502:	4313      	orrs	r3, r2
 8024504:	634b      	str	r3, [r1, #52]	; 0x34
 8024506:	e109      	b.n	802471c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8024508:	69fb      	ldr	r3, [r7, #28]
 802450a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 802450e:	689b      	ldr	r3, [r3, #8]
 8024510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8024514:	2b00      	cmp	r3, #0
 8024516:	d110      	bne.n	802453a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8024518:	69bb      	ldr	r3, [r7, #24]
 802451a:	015a      	lsls	r2, r3, #5
 802451c:	69fb      	ldr	r3, [r7, #28]
 802451e:	4413      	add	r3, r2
 8024520:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024524:	681b      	ldr	r3, [r3, #0]
 8024526:	69ba      	ldr	r2, [r7, #24]
 8024528:	0151      	lsls	r1, r2, #5
 802452a:	69fa      	ldr	r2, [r7, #28]
 802452c:	440a      	add	r2, r1
 802452e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024532:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8024536:	6013      	str	r3, [r2, #0]
 8024538:	e00f      	b.n	802455a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 802453a:	69bb      	ldr	r3, [r7, #24]
 802453c:	015a      	lsls	r2, r3, #5
 802453e:	69fb      	ldr	r3, [r7, #28]
 8024540:	4413      	add	r3, r2
 8024542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024546:	681b      	ldr	r3, [r3, #0]
 8024548:	69ba      	ldr	r2, [r7, #24]
 802454a:	0151      	lsls	r1, r2, #5
 802454c:	69fa      	ldr	r2, [r7, #28]
 802454e:	440a      	add	r2, r1
 8024550:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8024558:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 802455a:	68bb      	ldr	r3, [r7, #8]
 802455c:	6919      	ldr	r1, [r3, #16]
 802455e:	68bb      	ldr	r3, [r7, #8]
 8024560:	781a      	ldrb	r2, [r3, #0]
 8024562:	68bb      	ldr	r3, [r7, #8]
 8024564:	699b      	ldr	r3, [r3, #24]
 8024566:	b298      	uxth	r0, r3
 8024568:	79fb      	ldrb	r3, [r7, #7]
 802456a:	9300      	str	r3, [sp, #0]
 802456c:	4603      	mov	r3, r0
 802456e:	68f8      	ldr	r0, [r7, #12]
 8024570:	f000 fade 	bl	8024b30 <USB_WritePacket>
 8024574:	e0d2      	b.n	802471c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8024576:	69bb      	ldr	r3, [r7, #24]
 8024578:	015a      	lsls	r2, r3, #5
 802457a:	69fb      	ldr	r3, [r7, #28]
 802457c:	4413      	add	r3, r2
 802457e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024582:	691b      	ldr	r3, [r3, #16]
 8024584:	69ba      	ldr	r2, [r7, #24]
 8024586:	0151      	lsls	r1, r2, #5
 8024588:	69fa      	ldr	r2, [r7, #28]
 802458a:	440a      	add	r2, r1
 802458c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024590:	0cdb      	lsrs	r3, r3, #19
 8024592:	04db      	lsls	r3, r3, #19
 8024594:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8024596:	69bb      	ldr	r3, [r7, #24]
 8024598:	015a      	lsls	r2, r3, #5
 802459a:	69fb      	ldr	r3, [r7, #28]
 802459c:	4413      	add	r3, r2
 802459e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80245a2:	691b      	ldr	r3, [r3, #16]
 80245a4:	69ba      	ldr	r2, [r7, #24]
 80245a6:	0151      	lsls	r1, r2, #5
 80245a8:	69fa      	ldr	r2, [r7, #28]
 80245aa:	440a      	add	r2, r1
 80245ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80245b0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80245b4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80245b8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80245ba:	68bb      	ldr	r3, [r7, #8]
 80245bc:	699b      	ldr	r3, [r3, #24]
 80245be:	2b00      	cmp	r3, #0
 80245c0:	d126      	bne.n	8024610 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80245c2:	69bb      	ldr	r3, [r7, #24]
 80245c4:	015a      	lsls	r2, r3, #5
 80245c6:	69fb      	ldr	r3, [r7, #28]
 80245c8:	4413      	add	r3, r2
 80245ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80245ce:	691a      	ldr	r2, [r3, #16]
 80245d0:	68bb      	ldr	r3, [r7, #8]
 80245d2:	68db      	ldr	r3, [r3, #12]
 80245d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80245d8:	69b9      	ldr	r1, [r7, #24]
 80245da:	0148      	lsls	r0, r1, #5
 80245dc:	69f9      	ldr	r1, [r7, #28]
 80245de:	4401      	add	r1, r0
 80245e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80245e4:	4313      	orrs	r3, r2
 80245e6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80245e8:	69bb      	ldr	r3, [r7, #24]
 80245ea:	015a      	lsls	r2, r3, #5
 80245ec:	69fb      	ldr	r3, [r7, #28]
 80245ee:	4413      	add	r3, r2
 80245f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80245f4:	691b      	ldr	r3, [r3, #16]
 80245f6:	69ba      	ldr	r2, [r7, #24]
 80245f8:	0151      	lsls	r1, r2, #5
 80245fa:	69fa      	ldr	r2, [r7, #28]
 80245fc:	440a      	add	r2, r1
 80245fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024602:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8024606:	6113      	str	r3, [r2, #16]
 8024608:	e03a      	b.n	8024680 <USB_EPStartXfer+0x3e4>
 802460a:	bf00      	nop
 802460c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8024610:	68bb      	ldr	r3, [r7, #8]
 8024612:	699a      	ldr	r2, [r3, #24]
 8024614:	68bb      	ldr	r3, [r7, #8]
 8024616:	68db      	ldr	r3, [r3, #12]
 8024618:	4413      	add	r3, r2
 802461a:	1e5a      	subs	r2, r3, #1
 802461c:	68bb      	ldr	r3, [r7, #8]
 802461e:	68db      	ldr	r3, [r3, #12]
 8024620:	fbb2 f3f3 	udiv	r3, r2, r3
 8024624:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8024626:	68bb      	ldr	r3, [r7, #8]
 8024628:	68db      	ldr	r3, [r3, #12]
 802462a:	8afa      	ldrh	r2, [r7, #22]
 802462c:	fb03 f202 	mul.w	r2, r3, r2
 8024630:	68bb      	ldr	r3, [r7, #8]
 8024632:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8024634:	69bb      	ldr	r3, [r7, #24]
 8024636:	015a      	lsls	r2, r3, #5
 8024638:	69fb      	ldr	r3, [r7, #28]
 802463a:	4413      	add	r3, r2
 802463c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024640:	691a      	ldr	r2, [r3, #16]
 8024642:	8afb      	ldrh	r3, [r7, #22]
 8024644:	04d9      	lsls	r1, r3, #19
 8024646:	4b38      	ldr	r3, [pc, #224]	; (8024728 <USB_EPStartXfer+0x48c>)
 8024648:	400b      	ands	r3, r1
 802464a:	69b9      	ldr	r1, [r7, #24]
 802464c:	0148      	lsls	r0, r1, #5
 802464e:	69f9      	ldr	r1, [r7, #28]
 8024650:	4401      	add	r1, r0
 8024652:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8024656:	4313      	orrs	r3, r2
 8024658:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 802465a:	69bb      	ldr	r3, [r7, #24]
 802465c:	015a      	lsls	r2, r3, #5
 802465e:	69fb      	ldr	r3, [r7, #28]
 8024660:	4413      	add	r3, r2
 8024662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024666:	691a      	ldr	r2, [r3, #16]
 8024668:	68bb      	ldr	r3, [r7, #8]
 802466a:	69db      	ldr	r3, [r3, #28]
 802466c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8024670:	69b9      	ldr	r1, [r7, #24]
 8024672:	0148      	lsls	r0, r1, #5
 8024674:	69f9      	ldr	r1, [r7, #28]
 8024676:	4401      	add	r1, r0
 8024678:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 802467c:	4313      	orrs	r3, r2
 802467e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8024680:	79fb      	ldrb	r3, [r7, #7]
 8024682:	2b01      	cmp	r3, #1
 8024684:	d10d      	bne.n	80246a2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8024686:	68bb      	ldr	r3, [r7, #8]
 8024688:	691b      	ldr	r3, [r3, #16]
 802468a:	2b00      	cmp	r3, #0
 802468c:	d009      	beq.n	80246a2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 802468e:	68bb      	ldr	r3, [r7, #8]
 8024690:	6919      	ldr	r1, [r3, #16]
 8024692:	69bb      	ldr	r3, [r7, #24]
 8024694:	015a      	lsls	r2, r3, #5
 8024696:	69fb      	ldr	r3, [r7, #28]
 8024698:	4413      	add	r3, r2
 802469a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802469e:	460a      	mov	r2, r1
 80246a0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80246a2:	68bb      	ldr	r3, [r7, #8]
 80246a4:	791b      	ldrb	r3, [r3, #4]
 80246a6:	2b01      	cmp	r3, #1
 80246a8:	d128      	bne.n	80246fc <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80246aa:	69fb      	ldr	r3, [r7, #28]
 80246ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80246b0:	689b      	ldr	r3, [r3, #8]
 80246b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80246b6:	2b00      	cmp	r3, #0
 80246b8:	d110      	bne.n	80246dc <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80246ba:	69bb      	ldr	r3, [r7, #24]
 80246bc:	015a      	lsls	r2, r3, #5
 80246be:	69fb      	ldr	r3, [r7, #28]
 80246c0:	4413      	add	r3, r2
 80246c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80246c6:	681b      	ldr	r3, [r3, #0]
 80246c8:	69ba      	ldr	r2, [r7, #24]
 80246ca:	0151      	lsls	r1, r2, #5
 80246cc:	69fa      	ldr	r2, [r7, #28]
 80246ce:	440a      	add	r2, r1
 80246d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80246d4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80246d8:	6013      	str	r3, [r2, #0]
 80246da:	e00f      	b.n	80246fc <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80246dc:	69bb      	ldr	r3, [r7, #24]
 80246de:	015a      	lsls	r2, r3, #5
 80246e0:	69fb      	ldr	r3, [r7, #28]
 80246e2:	4413      	add	r3, r2
 80246e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80246e8:	681b      	ldr	r3, [r3, #0]
 80246ea:	69ba      	ldr	r2, [r7, #24]
 80246ec:	0151      	lsls	r1, r2, #5
 80246ee:	69fa      	ldr	r2, [r7, #28]
 80246f0:	440a      	add	r2, r1
 80246f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80246f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80246fa:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80246fc:	69bb      	ldr	r3, [r7, #24]
 80246fe:	015a      	lsls	r2, r3, #5
 8024700:	69fb      	ldr	r3, [r7, #28]
 8024702:	4413      	add	r3, r2
 8024704:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024708:	681b      	ldr	r3, [r3, #0]
 802470a:	69ba      	ldr	r2, [r7, #24]
 802470c:	0151      	lsls	r1, r2, #5
 802470e:	69fa      	ldr	r2, [r7, #28]
 8024710:	440a      	add	r2, r1
 8024712:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024716:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802471a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 802471c:	2300      	movs	r3, #0
}
 802471e:	4618      	mov	r0, r3
 8024720:	3720      	adds	r7, #32
 8024722:	46bd      	mov	sp, r7
 8024724:	bd80      	pop	{r7, pc}
 8024726:	bf00      	nop
 8024728:	1ff80000 	.word	0x1ff80000

0802472c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 802472c:	b480      	push	{r7}
 802472e:	b087      	sub	sp, #28
 8024730:	af00      	add	r7, sp, #0
 8024732:	60f8      	str	r0, [r7, #12]
 8024734:	60b9      	str	r1, [r7, #8]
 8024736:	4613      	mov	r3, r2
 8024738:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 802473a:	68fb      	ldr	r3, [r7, #12]
 802473c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 802473e:	68bb      	ldr	r3, [r7, #8]
 8024740:	781b      	ldrb	r3, [r3, #0]
 8024742:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8024744:	68bb      	ldr	r3, [r7, #8]
 8024746:	785b      	ldrb	r3, [r3, #1]
 8024748:	2b01      	cmp	r3, #1
 802474a:	f040 80ce 	bne.w	80248ea <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 802474e:	68bb      	ldr	r3, [r7, #8]
 8024750:	699b      	ldr	r3, [r3, #24]
 8024752:	2b00      	cmp	r3, #0
 8024754:	d132      	bne.n	80247bc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8024756:	693b      	ldr	r3, [r7, #16]
 8024758:	015a      	lsls	r2, r3, #5
 802475a:	697b      	ldr	r3, [r7, #20]
 802475c:	4413      	add	r3, r2
 802475e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024762:	691b      	ldr	r3, [r3, #16]
 8024764:	693a      	ldr	r2, [r7, #16]
 8024766:	0151      	lsls	r1, r2, #5
 8024768:	697a      	ldr	r2, [r7, #20]
 802476a:	440a      	add	r2, r1
 802476c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024770:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8024774:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8024778:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 802477a:	693b      	ldr	r3, [r7, #16]
 802477c:	015a      	lsls	r2, r3, #5
 802477e:	697b      	ldr	r3, [r7, #20]
 8024780:	4413      	add	r3, r2
 8024782:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024786:	691b      	ldr	r3, [r3, #16]
 8024788:	693a      	ldr	r2, [r7, #16]
 802478a:	0151      	lsls	r1, r2, #5
 802478c:	697a      	ldr	r2, [r7, #20]
 802478e:	440a      	add	r2, r1
 8024790:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024794:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8024798:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 802479a:	693b      	ldr	r3, [r7, #16]
 802479c:	015a      	lsls	r2, r3, #5
 802479e:	697b      	ldr	r3, [r7, #20]
 80247a0:	4413      	add	r3, r2
 80247a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80247a6:	691b      	ldr	r3, [r3, #16]
 80247a8:	693a      	ldr	r2, [r7, #16]
 80247aa:	0151      	lsls	r1, r2, #5
 80247ac:	697a      	ldr	r2, [r7, #20]
 80247ae:	440a      	add	r2, r1
 80247b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80247b4:	0cdb      	lsrs	r3, r3, #19
 80247b6:	04db      	lsls	r3, r3, #19
 80247b8:	6113      	str	r3, [r2, #16]
 80247ba:	e04e      	b.n	802485a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80247bc:	693b      	ldr	r3, [r7, #16]
 80247be:	015a      	lsls	r2, r3, #5
 80247c0:	697b      	ldr	r3, [r7, #20]
 80247c2:	4413      	add	r3, r2
 80247c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80247c8:	691b      	ldr	r3, [r3, #16]
 80247ca:	693a      	ldr	r2, [r7, #16]
 80247cc:	0151      	lsls	r1, r2, #5
 80247ce:	697a      	ldr	r2, [r7, #20]
 80247d0:	440a      	add	r2, r1
 80247d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80247d6:	0cdb      	lsrs	r3, r3, #19
 80247d8:	04db      	lsls	r3, r3, #19
 80247da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80247dc:	693b      	ldr	r3, [r7, #16]
 80247de:	015a      	lsls	r2, r3, #5
 80247e0:	697b      	ldr	r3, [r7, #20]
 80247e2:	4413      	add	r3, r2
 80247e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80247e8:	691b      	ldr	r3, [r3, #16]
 80247ea:	693a      	ldr	r2, [r7, #16]
 80247ec:	0151      	lsls	r1, r2, #5
 80247ee:	697a      	ldr	r2, [r7, #20]
 80247f0:	440a      	add	r2, r1
 80247f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80247f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80247fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80247fe:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8024800:	68bb      	ldr	r3, [r7, #8]
 8024802:	699a      	ldr	r2, [r3, #24]
 8024804:	68bb      	ldr	r3, [r7, #8]
 8024806:	68db      	ldr	r3, [r3, #12]
 8024808:	429a      	cmp	r2, r3
 802480a:	d903      	bls.n	8024814 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 802480c:	68bb      	ldr	r3, [r7, #8]
 802480e:	68da      	ldr	r2, [r3, #12]
 8024810:	68bb      	ldr	r3, [r7, #8]
 8024812:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8024814:	693b      	ldr	r3, [r7, #16]
 8024816:	015a      	lsls	r2, r3, #5
 8024818:	697b      	ldr	r3, [r7, #20]
 802481a:	4413      	add	r3, r2
 802481c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024820:	691b      	ldr	r3, [r3, #16]
 8024822:	693a      	ldr	r2, [r7, #16]
 8024824:	0151      	lsls	r1, r2, #5
 8024826:	697a      	ldr	r2, [r7, #20]
 8024828:	440a      	add	r2, r1
 802482a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 802482e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8024832:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8024834:	693b      	ldr	r3, [r7, #16]
 8024836:	015a      	lsls	r2, r3, #5
 8024838:	697b      	ldr	r3, [r7, #20]
 802483a:	4413      	add	r3, r2
 802483c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024840:	691a      	ldr	r2, [r3, #16]
 8024842:	68bb      	ldr	r3, [r7, #8]
 8024844:	699b      	ldr	r3, [r3, #24]
 8024846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802484a:	6939      	ldr	r1, [r7, #16]
 802484c:	0148      	lsls	r0, r1, #5
 802484e:	6979      	ldr	r1, [r7, #20]
 8024850:	4401      	add	r1, r0
 8024852:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8024856:	4313      	orrs	r3, r2
 8024858:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 802485a:	79fb      	ldrb	r3, [r7, #7]
 802485c:	2b01      	cmp	r3, #1
 802485e:	d11e      	bne.n	802489e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8024860:	68bb      	ldr	r3, [r7, #8]
 8024862:	695b      	ldr	r3, [r3, #20]
 8024864:	2b00      	cmp	r3, #0
 8024866:	d009      	beq.n	802487c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8024868:	693b      	ldr	r3, [r7, #16]
 802486a:	015a      	lsls	r2, r3, #5
 802486c:	697b      	ldr	r3, [r7, #20]
 802486e:	4413      	add	r3, r2
 8024870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024874:	461a      	mov	r2, r3
 8024876:	68bb      	ldr	r3, [r7, #8]
 8024878:	695b      	ldr	r3, [r3, #20]
 802487a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802487c:	693b      	ldr	r3, [r7, #16]
 802487e:	015a      	lsls	r2, r3, #5
 8024880:	697b      	ldr	r3, [r7, #20]
 8024882:	4413      	add	r3, r2
 8024884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024888:	681b      	ldr	r3, [r3, #0]
 802488a:	693a      	ldr	r2, [r7, #16]
 802488c:	0151      	lsls	r1, r2, #5
 802488e:	697a      	ldr	r2, [r7, #20]
 8024890:	440a      	add	r2, r1
 8024892:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024896:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 802489a:	6013      	str	r3, [r2, #0]
 802489c:	e097      	b.n	80249ce <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 802489e:	693b      	ldr	r3, [r7, #16]
 80248a0:	015a      	lsls	r2, r3, #5
 80248a2:	697b      	ldr	r3, [r7, #20]
 80248a4:	4413      	add	r3, r2
 80248a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80248aa:	681b      	ldr	r3, [r3, #0]
 80248ac:	693a      	ldr	r2, [r7, #16]
 80248ae:	0151      	lsls	r1, r2, #5
 80248b0:	697a      	ldr	r2, [r7, #20]
 80248b2:	440a      	add	r2, r1
 80248b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80248b8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80248bc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80248be:	68bb      	ldr	r3, [r7, #8]
 80248c0:	699b      	ldr	r3, [r3, #24]
 80248c2:	2b00      	cmp	r3, #0
 80248c4:	f000 8083 	beq.w	80249ce <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80248c8:	697b      	ldr	r3, [r7, #20]
 80248ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80248ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80248d0:	68bb      	ldr	r3, [r7, #8]
 80248d2:	781b      	ldrb	r3, [r3, #0]
 80248d4:	f003 030f 	and.w	r3, r3, #15
 80248d8:	2101      	movs	r1, #1
 80248da:	fa01 f303 	lsl.w	r3, r1, r3
 80248de:	6979      	ldr	r1, [r7, #20]
 80248e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80248e4:	4313      	orrs	r3, r2
 80248e6:	634b      	str	r3, [r1, #52]	; 0x34
 80248e8:	e071      	b.n	80249ce <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80248ea:	693b      	ldr	r3, [r7, #16]
 80248ec:	015a      	lsls	r2, r3, #5
 80248ee:	697b      	ldr	r3, [r7, #20]
 80248f0:	4413      	add	r3, r2
 80248f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80248f6:	691b      	ldr	r3, [r3, #16]
 80248f8:	693a      	ldr	r2, [r7, #16]
 80248fa:	0151      	lsls	r1, r2, #5
 80248fc:	697a      	ldr	r2, [r7, #20]
 80248fe:	440a      	add	r2, r1
 8024900:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024904:	0cdb      	lsrs	r3, r3, #19
 8024906:	04db      	lsls	r3, r3, #19
 8024908:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 802490a:	693b      	ldr	r3, [r7, #16]
 802490c:	015a      	lsls	r2, r3, #5
 802490e:	697b      	ldr	r3, [r7, #20]
 8024910:	4413      	add	r3, r2
 8024912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024916:	691b      	ldr	r3, [r3, #16]
 8024918:	693a      	ldr	r2, [r7, #16]
 802491a:	0151      	lsls	r1, r2, #5
 802491c:	697a      	ldr	r2, [r7, #20]
 802491e:	440a      	add	r2, r1
 8024920:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024924:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8024928:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 802492c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 802492e:	68bb      	ldr	r3, [r7, #8]
 8024930:	699b      	ldr	r3, [r3, #24]
 8024932:	2b00      	cmp	r3, #0
 8024934:	d003      	beq.n	802493e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8024936:	68bb      	ldr	r3, [r7, #8]
 8024938:	68da      	ldr	r2, [r3, #12]
 802493a:	68bb      	ldr	r3, [r7, #8]
 802493c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 802493e:	68bb      	ldr	r3, [r7, #8]
 8024940:	68da      	ldr	r2, [r3, #12]
 8024942:	68bb      	ldr	r3, [r7, #8]
 8024944:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8024946:	693b      	ldr	r3, [r7, #16]
 8024948:	015a      	lsls	r2, r3, #5
 802494a:	697b      	ldr	r3, [r7, #20]
 802494c:	4413      	add	r3, r2
 802494e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024952:	691b      	ldr	r3, [r3, #16]
 8024954:	693a      	ldr	r2, [r7, #16]
 8024956:	0151      	lsls	r1, r2, #5
 8024958:	697a      	ldr	r2, [r7, #20]
 802495a:	440a      	add	r2, r1
 802495c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024960:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8024964:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8024966:	693b      	ldr	r3, [r7, #16]
 8024968:	015a      	lsls	r2, r3, #5
 802496a:	697b      	ldr	r3, [r7, #20]
 802496c:	4413      	add	r3, r2
 802496e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024972:	691a      	ldr	r2, [r3, #16]
 8024974:	68bb      	ldr	r3, [r7, #8]
 8024976:	69db      	ldr	r3, [r3, #28]
 8024978:	f3c3 0312 	ubfx	r3, r3, #0, #19
 802497c:	6939      	ldr	r1, [r7, #16]
 802497e:	0148      	lsls	r0, r1, #5
 8024980:	6979      	ldr	r1, [r7, #20]
 8024982:	4401      	add	r1, r0
 8024984:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8024988:	4313      	orrs	r3, r2
 802498a:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 802498c:	79fb      	ldrb	r3, [r7, #7]
 802498e:	2b01      	cmp	r3, #1
 8024990:	d10d      	bne.n	80249ae <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8024992:	68bb      	ldr	r3, [r7, #8]
 8024994:	691b      	ldr	r3, [r3, #16]
 8024996:	2b00      	cmp	r3, #0
 8024998:	d009      	beq.n	80249ae <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 802499a:	68bb      	ldr	r3, [r7, #8]
 802499c:	6919      	ldr	r1, [r3, #16]
 802499e:	693b      	ldr	r3, [r7, #16]
 80249a0:	015a      	lsls	r2, r3, #5
 80249a2:	697b      	ldr	r3, [r7, #20]
 80249a4:	4413      	add	r3, r2
 80249a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80249aa:	460a      	mov	r2, r1
 80249ac:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80249ae:	693b      	ldr	r3, [r7, #16]
 80249b0:	015a      	lsls	r2, r3, #5
 80249b2:	697b      	ldr	r3, [r7, #20]
 80249b4:	4413      	add	r3, r2
 80249b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80249ba:	681b      	ldr	r3, [r3, #0]
 80249bc:	693a      	ldr	r2, [r7, #16]
 80249be:	0151      	lsls	r1, r2, #5
 80249c0:	697a      	ldr	r2, [r7, #20]
 80249c2:	440a      	add	r2, r1
 80249c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80249c8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80249cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80249ce:	2300      	movs	r3, #0
}
 80249d0:	4618      	mov	r0, r3
 80249d2:	371c      	adds	r7, #28
 80249d4:	46bd      	mov	sp, r7
 80249d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80249da:	4770      	bx	lr

080249dc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80249dc:	b480      	push	{r7}
 80249de:	b087      	sub	sp, #28
 80249e0:	af00      	add	r7, sp, #0
 80249e2:	6078      	str	r0, [r7, #4]
 80249e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80249e6:	2300      	movs	r3, #0
 80249e8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80249ea:	2300      	movs	r3, #0
 80249ec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80249ee:	687b      	ldr	r3, [r7, #4]
 80249f0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80249f2:	683b      	ldr	r3, [r7, #0]
 80249f4:	785b      	ldrb	r3, [r3, #1]
 80249f6:	2b01      	cmp	r3, #1
 80249f8:	d14a      	bne.n	8024a90 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80249fa:	683b      	ldr	r3, [r7, #0]
 80249fc:	781b      	ldrb	r3, [r3, #0]
 80249fe:	015a      	lsls	r2, r3, #5
 8024a00:	693b      	ldr	r3, [r7, #16]
 8024a02:	4413      	add	r3, r2
 8024a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024a08:	681b      	ldr	r3, [r3, #0]
 8024a0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8024a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024a12:	f040 8086 	bne.w	8024b22 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8024a16:	683b      	ldr	r3, [r7, #0]
 8024a18:	781b      	ldrb	r3, [r3, #0]
 8024a1a:	015a      	lsls	r2, r3, #5
 8024a1c:	693b      	ldr	r3, [r7, #16]
 8024a1e:	4413      	add	r3, r2
 8024a20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024a24:	681b      	ldr	r3, [r3, #0]
 8024a26:	683a      	ldr	r2, [r7, #0]
 8024a28:	7812      	ldrb	r2, [r2, #0]
 8024a2a:	0151      	lsls	r1, r2, #5
 8024a2c:	693a      	ldr	r2, [r7, #16]
 8024a2e:	440a      	add	r2, r1
 8024a30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024a34:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8024a38:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8024a3a:	683b      	ldr	r3, [r7, #0]
 8024a3c:	781b      	ldrb	r3, [r3, #0]
 8024a3e:	015a      	lsls	r2, r3, #5
 8024a40:	693b      	ldr	r3, [r7, #16]
 8024a42:	4413      	add	r3, r2
 8024a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024a48:	681b      	ldr	r3, [r3, #0]
 8024a4a:	683a      	ldr	r2, [r7, #0]
 8024a4c:	7812      	ldrb	r2, [r2, #0]
 8024a4e:	0151      	lsls	r1, r2, #5
 8024a50:	693a      	ldr	r2, [r7, #16]
 8024a52:	440a      	add	r2, r1
 8024a54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024a58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8024a5c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8024a5e:	68fb      	ldr	r3, [r7, #12]
 8024a60:	3301      	adds	r3, #1
 8024a62:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8024a64:	68fb      	ldr	r3, [r7, #12]
 8024a66:	f242 7210 	movw	r2, #10000	; 0x2710
 8024a6a:	4293      	cmp	r3, r2
 8024a6c:	d902      	bls.n	8024a74 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8024a6e:	2301      	movs	r3, #1
 8024a70:	75fb      	strb	r3, [r7, #23]
          break;
 8024a72:	e056      	b.n	8024b22 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8024a74:	683b      	ldr	r3, [r7, #0]
 8024a76:	781b      	ldrb	r3, [r3, #0]
 8024a78:	015a      	lsls	r2, r3, #5
 8024a7a:	693b      	ldr	r3, [r7, #16]
 8024a7c:	4413      	add	r3, r2
 8024a7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024a82:	681b      	ldr	r3, [r3, #0]
 8024a84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8024a88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024a8c:	d0e7      	beq.n	8024a5e <USB_EPStopXfer+0x82>
 8024a8e:	e048      	b.n	8024b22 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8024a90:	683b      	ldr	r3, [r7, #0]
 8024a92:	781b      	ldrb	r3, [r3, #0]
 8024a94:	015a      	lsls	r2, r3, #5
 8024a96:	693b      	ldr	r3, [r7, #16]
 8024a98:	4413      	add	r3, r2
 8024a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024a9e:	681b      	ldr	r3, [r3, #0]
 8024aa0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8024aa4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024aa8:	d13b      	bne.n	8024b22 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8024aaa:	683b      	ldr	r3, [r7, #0]
 8024aac:	781b      	ldrb	r3, [r3, #0]
 8024aae:	015a      	lsls	r2, r3, #5
 8024ab0:	693b      	ldr	r3, [r7, #16]
 8024ab2:	4413      	add	r3, r2
 8024ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024ab8:	681b      	ldr	r3, [r3, #0]
 8024aba:	683a      	ldr	r2, [r7, #0]
 8024abc:	7812      	ldrb	r2, [r2, #0]
 8024abe:	0151      	lsls	r1, r2, #5
 8024ac0:	693a      	ldr	r2, [r7, #16]
 8024ac2:	440a      	add	r2, r1
 8024ac4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024ac8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8024acc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8024ace:	683b      	ldr	r3, [r7, #0]
 8024ad0:	781b      	ldrb	r3, [r3, #0]
 8024ad2:	015a      	lsls	r2, r3, #5
 8024ad4:	693b      	ldr	r3, [r7, #16]
 8024ad6:	4413      	add	r3, r2
 8024ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024adc:	681b      	ldr	r3, [r3, #0]
 8024ade:	683a      	ldr	r2, [r7, #0]
 8024ae0:	7812      	ldrb	r2, [r2, #0]
 8024ae2:	0151      	lsls	r1, r2, #5
 8024ae4:	693a      	ldr	r2, [r7, #16]
 8024ae6:	440a      	add	r2, r1
 8024ae8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024aec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8024af0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8024af2:	68fb      	ldr	r3, [r7, #12]
 8024af4:	3301      	adds	r3, #1
 8024af6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8024af8:	68fb      	ldr	r3, [r7, #12]
 8024afa:	f242 7210 	movw	r2, #10000	; 0x2710
 8024afe:	4293      	cmp	r3, r2
 8024b00:	d902      	bls.n	8024b08 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8024b02:	2301      	movs	r3, #1
 8024b04:	75fb      	strb	r3, [r7, #23]
          break;
 8024b06:	e00c      	b.n	8024b22 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8024b08:	683b      	ldr	r3, [r7, #0]
 8024b0a:	781b      	ldrb	r3, [r3, #0]
 8024b0c:	015a      	lsls	r2, r3, #5
 8024b0e:	693b      	ldr	r3, [r7, #16]
 8024b10:	4413      	add	r3, r2
 8024b12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024b16:	681b      	ldr	r3, [r3, #0]
 8024b18:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8024b1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8024b20:	d0e7      	beq.n	8024af2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8024b22:	7dfb      	ldrb	r3, [r7, #23]
}
 8024b24:	4618      	mov	r0, r3
 8024b26:	371c      	adds	r7, #28
 8024b28:	46bd      	mov	sp, r7
 8024b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024b2e:	4770      	bx	lr

08024b30 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8024b30:	b480      	push	{r7}
 8024b32:	b089      	sub	sp, #36	; 0x24
 8024b34:	af00      	add	r7, sp, #0
 8024b36:	60f8      	str	r0, [r7, #12]
 8024b38:	60b9      	str	r1, [r7, #8]
 8024b3a:	4611      	mov	r1, r2
 8024b3c:	461a      	mov	r2, r3
 8024b3e:	460b      	mov	r3, r1
 8024b40:	71fb      	strb	r3, [r7, #7]
 8024b42:	4613      	mov	r3, r2
 8024b44:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024b46:	68fb      	ldr	r3, [r7, #12]
 8024b48:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8024b4a:	68bb      	ldr	r3, [r7, #8]
 8024b4c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8024b4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8024b52:	2b00      	cmp	r3, #0
 8024b54:	d123      	bne.n	8024b9e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8024b56:	88bb      	ldrh	r3, [r7, #4]
 8024b58:	3303      	adds	r3, #3
 8024b5a:	089b      	lsrs	r3, r3, #2
 8024b5c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8024b5e:	2300      	movs	r3, #0
 8024b60:	61bb      	str	r3, [r7, #24]
 8024b62:	e018      	b.n	8024b96 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8024b64:	79fb      	ldrb	r3, [r7, #7]
 8024b66:	031a      	lsls	r2, r3, #12
 8024b68:	697b      	ldr	r3, [r7, #20]
 8024b6a:	4413      	add	r3, r2
 8024b6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8024b70:	461a      	mov	r2, r3
 8024b72:	69fb      	ldr	r3, [r7, #28]
 8024b74:	681b      	ldr	r3, [r3, #0]
 8024b76:	6013      	str	r3, [r2, #0]
      pSrc++;
 8024b78:	69fb      	ldr	r3, [r7, #28]
 8024b7a:	3301      	adds	r3, #1
 8024b7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8024b7e:	69fb      	ldr	r3, [r7, #28]
 8024b80:	3301      	adds	r3, #1
 8024b82:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8024b84:	69fb      	ldr	r3, [r7, #28]
 8024b86:	3301      	adds	r3, #1
 8024b88:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8024b8a:	69fb      	ldr	r3, [r7, #28]
 8024b8c:	3301      	adds	r3, #1
 8024b8e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8024b90:	69bb      	ldr	r3, [r7, #24]
 8024b92:	3301      	adds	r3, #1
 8024b94:	61bb      	str	r3, [r7, #24]
 8024b96:	69ba      	ldr	r2, [r7, #24]
 8024b98:	693b      	ldr	r3, [r7, #16]
 8024b9a:	429a      	cmp	r2, r3
 8024b9c:	d3e2      	bcc.n	8024b64 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8024b9e:	2300      	movs	r3, #0
}
 8024ba0:	4618      	mov	r0, r3
 8024ba2:	3724      	adds	r7, #36	; 0x24
 8024ba4:	46bd      	mov	sp, r7
 8024ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024baa:	4770      	bx	lr

08024bac <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8024bac:	b480      	push	{r7}
 8024bae:	b08b      	sub	sp, #44	; 0x2c
 8024bb0:	af00      	add	r7, sp, #0
 8024bb2:	60f8      	str	r0, [r7, #12]
 8024bb4:	60b9      	str	r1, [r7, #8]
 8024bb6:	4613      	mov	r3, r2
 8024bb8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024bba:	68fb      	ldr	r3, [r7, #12]
 8024bbc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8024bbe:	68bb      	ldr	r3, [r7, #8]
 8024bc0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8024bc2:	88fb      	ldrh	r3, [r7, #6]
 8024bc4:	089b      	lsrs	r3, r3, #2
 8024bc6:	b29b      	uxth	r3, r3
 8024bc8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8024bca:	88fb      	ldrh	r3, [r7, #6]
 8024bcc:	f003 0303 	and.w	r3, r3, #3
 8024bd0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8024bd2:	2300      	movs	r3, #0
 8024bd4:	623b      	str	r3, [r7, #32]
 8024bd6:	e014      	b.n	8024c02 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8024bd8:	69bb      	ldr	r3, [r7, #24]
 8024bda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8024bde:	681a      	ldr	r2, [r3, #0]
 8024be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024be2:	601a      	str	r2, [r3, #0]
    pDest++;
 8024be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024be6:	3301      	adds	r3, #1
 8024be8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8024bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024bec:	3301      	adds	r3, #1
 8024bee:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8024bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024bf2:	3301      	adds	r3, #1
 8024bf4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8024bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024bf8:	3301      	adds	r3, #1
 8024bfa:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8024bfc:	6a3b      	ldr	r3, [r7, #32]
 8024bfe:	3301      	adds	r3, #1
 8024c00:	623b      	str	r3, [r7, #32]
 8024c02:	6a3a      	ldr	r2, [r7, #32]
 8024c04:	697b      	ldr	r3, [r7, #20]
 8024c06:	429a      	cmp	r2, r3
 8024c08:	d3e6      	bcc.n	8024bd8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8024c0a:	8bfb      	ldrh	r3, [r7, #30]
 8024c0c:	2b00      	cmp	r3, #0
 8024c0e:	d01e      	beq.n	8024c4e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8024c10:	2300      	movs	r3, #0
 8024c12:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8024c14:	69bb      	ldr	r3, [r7, #24]
 8024c16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8024c1a:	461a      	mov	r2, r3
 8024c1c:	f107 0310 	add.w	r3, r7, #16
 8024c20:	6812      	ldr	r2, [r2, #0]
 8024c22:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8024c24:	693a      	ldr	r2, [r7, #16]
 8024c26:	6a3b      	ldr	r3, [r7, #32]
 8024c28:	b2db      	uxtb	r3, r3
 8024c2a:	00db      	lsls	r3, r3, #3
 8024c2c:	fa22 f303 	lsr.w	r3, r2, r3
 8024c30:	b2da      	uxtb	r2, r3
 8024c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024c34:	701a      	strb	r2, [r3, #0]
      i++;
 8024c36:	6a3b      	ldr	r3, [r7, #32]
 8024c38:	3301      	adds	r3, #1
 8024c3a:	623b      	str	r3, [r7, #32]
      pDest++;
 8024c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024c3e:	3301      	adds	r3, #1
 8024c40:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8024c42:	8bfb      	ldrh	r3, [r7, #30]
 8024c44:	3b01      	subs	r3, #1
 8024c46:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8024c48:	8bfb      	ldrh	r3, [r7, #30]
 8024c4a:	2b00      	cmp	r3, #0
 8024c4c:	d1ea      	bne.n	8024c24 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8024c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8024c50:	4618      	mov	r0, r3
 8024c52:	372c      	adds	r7, #44	; 0x2c
 8024c54:	46bd      	mov	sp, r7
 8024c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024c5a:	4770      	bx	lr

08024c5c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8024c5c:	b480      	push	{r7}
 8024c5e:	b085      	sub	sp, #20
 8024c60:	af00      	add	r7, sp, #0
 8024c62:	6078      	str	r0, [r7, #4]
 8024c64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024c66:	687b      	ldr	r3, [r7, #4]
 8024c68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8024c6a:	683b      	ldr	r3, [r7, #0]
 8024c6c:	781b      	ldrb	r3, [r3, #0]
 8024c6e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8024c70:	683b      	ldr	r3, [r7, #0]
 8024c72:	785b      	ldrb	r3, [r3, #1]
 8024c74:	2b01      	cmp	r3, #1
 8024c76:	d12c      	bne.n	8024cd2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8024c78:	68bb      	ldr	r3, [r7, #8]
 8024c7a:	015a      	lsls	r2, r3, #5
 8024c7c:	68fb      	ldr	r3, [r7, #12]
 8024c7e:	4413      	add	r3, r2
 8024c80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024c84:	681b      	ldr	r3, [r3, #0]
 8024c86:	2b00      	cmp	r3, #0
 8024c88:	db12      	blt.n	8024cb0 <USB_EPSetStall+0x54>
 8024c8a:	68bb      	ldr	r3, [r7, #8]
 8024c8c:	2b00      	cmp	r3, #0
 8024c8e:	d00f      	beq.n	8024cb0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8024c90:	68bb      	ldr	r3, [r7, #8]
 8024c92:	015a      	lsls	r2, r3, #5
 8024c94:	68fb      	ldr	r3, [r7, #12]
 8024c96:	4413      	add	r3, r2
 8024c98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024c9c:	681b      	ldr	r3, [r3, #0]
 8024c9e:	68ba      	ldr	r2, [r7, #8]
 8024ca0:	0151      	lsls	r1, r2, #5
 8024ca2:	68fa      	ldr	r2, [r7, #12]
 8024ca4:	440a      	add	r2, r1
 8024ca6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024caa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8024cae:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8024cb0:	68bb      	ldr	r3, [r7, #8]
 8024cb2:	015a      	lsls	r2, r3, #5
 8024cb4:	68fb      	ldr	r3, [r7, #12]
 8024cb6:	4413      	add	r3, r2
 8024cb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024cbc:	681b      	ldr	r3, [r3, #0]
 8024cbe:	68ba      	ldr	r2, [r7, #8]
 8024cc0:	0151      	lsls	r1, r2, #5
 8024cc2:	68fa      	ldr	r2, [r7, #12]
 8024cc4:	440a      	add	r2, r1
 8024cc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024cca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8024cce:	6013      	str	r3, [r2, #0]
 8024cd0:	e02b      	b.n	8024d2a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8024cd2:	68bb      	ldr	r3, [r7, #8]
 8024cd4:	015a      	lsls	r2, r3, #5
 8024cd6:	68fb      	ldr	r3, [r7, #12]
 8024cd8:	4413      	add	r3, r2
 8024cda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024cde:	681b      	ldr	r3, [r3, #0]
 8024ce0:	2b00      	cmp	r3, #0
 8024ce2:	db12      	blt.n	8024d0a <USB_EPSetStall+0xae>
 8024ce4:	68bb      	ldr	r3, [r7, #8]
 8024ce6:	2b00      	cmp	r3, #0
 8024ce8:	d00f      	beq.n	8024d0a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8024cea:	68bb      	ldr	r3, [r7, #8]
 8024cec:	015a      	lsls	r2, r3, #5
 8024cee:	68fb      	ldr	r3, [r7, #12]
 8024cf0:	4413      	add	r3, r2
 8024cf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024cf6:	681b      	ldr	r3, [r3, #0]
 8024cf8:	68ba      	ldr	r2, [r7, #8]
 8024cfa:	0151      	lsls	r1, r2, #5
 8024cfc:	68fa      	ldr	r2, [r7, #12]
 8024cfe:	440a      	add	r2, r1
 8024d00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024d04:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8024d08:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8024d0a:	68bb      	ldr	r3, [r7, #8]
 8024d0c:	015a      	lsls	r2, r3, #5
 8024d0e:	68fb      	ldr	r3, [r7, #12]
 8024d10:	4413      	add	r3, r2
 8024d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024d16:	681b      	ldr	r3, [r3, #0]
 8024d18:	68ba      	ldr	r2, [r7, #8]
 8024d1a:	0151      	lsls	r1, r2, #5
 8024d1c:	68fa      	ldr	r2, [r7, #12]
 8024d1e:	440a      	add	r2, r1
 8024d20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024d24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8024d28:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8024d2a:	2300      	movs	r3, #0
}
 8024d2c:	4618      	mov	r0, r3
 8024d2e:	3714      	adds	r7, #20
 8024d30:	46bd      	mov	sp, r7
 8024d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024d36:	4770      	bx	lr

08024d38 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8024d38:	b480      	push	{r7}
 8024d3a:	b085      	sub	sp, #20
 8024d3c:	af00      	add	r7, sp, #0
 8024d3e:	6078      	str	r0, [r7, #4]
 8024d40:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024d42:	687b      	ldr	r3, [r7, #4]
 8024d44:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8024d46:	683b      	ldr	r3, [r7, #0]
 8024d48:	781b      	ldrb	r3, [r3, #0]
 8024d4a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8024d4c:	683b      	ldr	r3, [r7, #0]
 8024d4e:	785b      	ldrb	r3, [r3, #1]
 8024d50:	2b01      	cmp	r3, #1
 8024d52:	d128      	bne.n	8024da6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8024d54:	68bb      	ldr	r3, [r7, #8]
 8024d56:	015a      	lsls	r2, r3, #5
 8024d58:	68fb      	ldr	r3, [r7, #12]
 8024d5a:	4413      	add	r3, r2
 8024d5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024d60:	681b      	ldr	r3, [r3, #0]
 8024d62:	68ba      	ldr	r2, [r7, #8]
 8024d64:	0151      	lsls	r1, r2, #5
 8024d66:	68fa      	ldr	r2, [r7, #12]
 8024d68:	440a      	add	r2, r1
 8024d6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024d6e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8024d72:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8024d74:	683b      	ldr	r3, [r7, #0]
 8024d76:	791b      	ldrb	r3, [r3, #4]
 8024d78:	2b03      	cmp	r3, #3
 8024d7a:	d003      	beq.n	8024d84 <USB_EPClearStall+0x4c>
 8024d7c:	683b      	ldr	r3, [r7, #0]
 8024d7e:	791b      	ldrb	r3, [r3, #4]
 8024d80:	2b02      	cmp	r3, #2
 8024d82:	d138      	bne.n	8024df6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8024d84:	68bb      	ldr	r3, [r7, #8]
 8024d86:	015a      	lsls	r2, r3, #5
 8024d88:	68fb      	ldr	r3, [r7, #12]
 8024d8a:	4413      	add	r3, r2
 8024d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024d90:	681b      	ldr	r3, [r3, #0]
 8024d92:	68ba      	ldr	r2, [r7, #8]
 8024d94:	0151      	lsls	r1, r2, #5
 8024d96:	68fa      	ldr	r2, [r7, #12]
 8024d98:	440a      	add	r2, r1
 8024d9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024d9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8024da2:	6013      	str	r3, [r2, #0]
 8024da4:	e027      	b.n	8024df6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8024da6:	68bb      	ldr	r3, [r7, #8]
 8024da8:	015a      	lsls	r2, r3, #5
 8024daa:	68fb      	ldr	r3, [r7, #12]
 8024dac:	4413      	add	r3, r2
 8024dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024db2:	681b      	ldr	r3, [r3, #0]
 8024db4:	68ba      	ldr	r2, [r7, #8]
 8024db6:	0151      	lsls	r1, r2, #5
 8024db8:	68fa      	ldr	r2, [r7, #12]
 8024dba:	440a      	add	r2, r1
 8024dbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024dc0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8024dc4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8024dc6:	683b      	ldr	r3, [r7, #0]
 8024dc8:	791b      	ldrb	r3, [r3, #4]
 8024dca:	2b03      	cmp	r3, #3
 8024dcc:	d003      	beq.n	8024dd6 <USB_EPClearStall+0x9e>
 8024dce:	683b      	ldr	r3, [r7, #0]
 8024dd0:	791b      	ldrb	r3, [r3, #4]
 8024dd2:	2b02      	cmp	r3, #2
 8024dd4:	d10f      	bne.n	8024df6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8024dd6:	68bb      	ldr	r3, [r7, #8]
 8024dd8:	015a      	lsls	r2, r3, #5
 8024dda:	68fb      	ldr	r3, [r7, #12]
 8024ddc:	4413      	add	r3, r2
 8024dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024de2:	681b      	ldr	r3, [r3, #0]
 8024de4:	68ba      	ldr	r2, [r7, #8]
 8024de6:	0151      	lsls	r1, r2, #5
 8024de8:	68fa      	ldr	r2, [r7, #12]
 8024dea:	440a      	add	r2, r1
 8024dec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8024df0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8024df4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8024df6:	2300      	movs	r3, #0
}
 8024df8:	4618      	mov	r0, r3
 8024dfa:	3714      	adds	r7, #20
 8024dfc:	46bd      	mov	sp, r7
 8024dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024e02:	4770      	bx	lr

08024e04 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8024e04:	b480      	push	{r7}
 8024e06:	b085      	sub	sp, #20
 8024e08:	af00      	add	r7, sp, #0
 8024e0a:	6078      	str	r0, [r7, #4]
 8024e0c:	460b      	mov	r3, r1
 8024e0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024e10:	687b      	ldr	r3, [r7, #4]
 8024e12:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8024e14:	68fb      	ldr	r3, [r7, #12]
 8024e16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024e1a:	681b      	ldr	r3, [r3, #0]
 8024e1c:	68fa      	ldr	r2, [r7, #12]
 8024e1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8024e22:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8024e26:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8024e28:	68fb      	ldr	r3, [r7, #12]
 8024e2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024e2e:	681a      	ldr	r2, [r3, #0]
 8024e30:	78fb      	ldrb	r3, [r7, #3]
 8024e32:	011b      	lsls	r3, r3, #4
 8024e34:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8024e38:	68f9      	ldr	r1, [r7, #12]
 8024e3a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8024e3e:	4313      	orrs	r3, r2
 8024e40:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8024e42:	2300      	movs	r3, #0
}
 8024e44:	4618      	mov	r0, r3
 8024e46:	3714      	adds	r7, #20
 8024e48:	46bd      	mov	sp, r7
 8024e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024e4e:	4770      	bx	lr

08024e50 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8024e50:	b480      	push	{r7}
 8024e52:	b085      	sub	sp, #20
 8024e54:	af00      	add	r7, sp, #0
 8024e56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8024e58:	687b      	ldr	r3, [r7, #4]
 8024e5a:	695b      	ldr	r3, [r3, #20]
 8024e5c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8024e5e:	687b      	ldr	r3, [r7, #4]
 8024e60:	699b      	ldr	r3, [r3, #24]
 8024e62:	68fa      	ldr	r2, [r7, #12]
 8024e64:	4013      	ands	r3, r2
 8024e66:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8024e68:	68fb      	ldr	r3, [r7, #12]
}
 8024e6a:	4618      	mov	r0, r3
 8024e6c:	3714      	adds	r7, #20
 8024e6e:	46bd      	mov	sp, r7
 8024e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024e74:	4770      	bx	lr

08024e76 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8024e76:	b480      	push	{r7}
 8024e78:	b085      	sub	sp, #20
 8024e7a:	af00      	add	r7, sp, #0
 8024e7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024e7e:	687b      	ldr	r3, [r7, #4]
 8024e80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8024e82:	68fb      	ldr	r3, [r7, #12]
 8024e84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024e88:	699b      	ldr	r3, [r3, #24]
 8024e8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8024e8c:	68fb      	ldr	r3, [r7, #12]
 8024e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024e92:	69db      	ldr	r3, [r3, #28]
 8024e94:	68ba      	ldr	r2, [r7, #8]
 8024e96:	4013      	ands	r3, r2
 8024e98:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8024e9a:	68bb      	ldr	r3, [r7, #8]
 8024e9c:	0c1b      	lsrs	r3, r3, #16
}
 8024e9e:	4618      	mov	r0, r3
 8024ea0:	3714      	adds	r7, #20
 8024ea2:	46bd      	mov	sp, r7
 8024ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024ea8:	4770      	bx	lr

08024eaa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8024eaa:	b480      	push	{r7}
 8024eac:	b085      	sub	sp, #20
 8024eae:	af00      	add	r7, sp, #0
 8024eb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024eb2:	687b      	ldr	r3, [r7, #4]
 8024eb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8024eb6:	68fb      	ldr	r3, [r7, #12]
 8024eb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024ebc:	699b      	ldr	r3, [r3, #24]
 8024ebe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8024ec0:	68fb      	ldr	r3, [r7, #12]
 8024ec2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024ec6:	69db      	ldr	r3, [r3, #28]
 8024ec8:	68ba      	ldr	r2, [r7, #8]
 8024eca:	4013      	ands	r3, r2
 8024ecc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8024ece:	68bb      	ldr	r3, [r7, #8]
 8024ed0:	b29b      	uxth	r3, r3
}
 8024ed2:	4618      	mov	r0, r3
 8024ed4:	3714      	adds	r7, #20
 8024ed6:	46bd      	mov	sp, r7
 8024ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024edc:	4770      	bx	lr

08024ede <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8024ede:	b480      	push	{r7}
 8024ee0:	b085      	sub	sp, #20
 8024ee2:	af00      	add	r7, sp, #0
 8024ee4:	6078      	str	r0, [r7, #4]
 8024ee6:	460b      	mov	r3, r1
 8024ee8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024eea:	687b      	ldr	r3, [r7, #4]
 8024eec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8024eee:	78fb      	ldrb	r3, [r7, #3]
 8024ef0:	015a      	lsls	r2, r3, #5
 8024ef2:	68fb      	ldr	r3, [r7, #12]
 8024ef4:	4413      	add	r3, r2
 8024ef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8024efa:	689b      	ldr	r3, [r3, #8]
 8024efc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8024efe:	68fb      	ldr	r3, [r7, #12]
 8024f00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024f04:	695b      	ldr	r3, [r3, #20]
 8024f06:	68ba      	ldr	r2, [r7, #8]
 8024f08:	4013      	ands	r3, r2
 8024f0a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8024f0c:	68bb      	ldr	r3, [r7, #8]
}
 8024f0e:	4618      	mov	r0, r3
 8024f10:	3714      	adds	r7, #20
 8024f12:	46bd      	mov	sp, r7
 8024f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f18:	4770      	bx	lr

08024f1a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8024f1a:	b480      	push	{r7}
 8024f1c:	b087      	sub	sp, #28
 8024f1e:	af00      	add	r7, sp, #0
 8024f20:	6078      	str	r0, [r7, #4]
 8024f22:	460b      	mov	r3, r1
 8024f24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024f26:	687b      	ldr	r3, [r7, #4]
 8024f28:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8024f2a:	697b      	ldr	r3, [r7, #20]
 8024f2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024f30:	691b      	ldr	r3, [r3, #16]
 8024f32:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8024f34:	697b      	ldr	r3, [r7, #20]
 8024f36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024f3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8024f3c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8024f3e:	78fb      	ldrb	r3, [r7, #3]
 8024f40:	f003 030f 	and.w	r3, r3, #15
 8024f44:	68fa      	ldr	r2, [r7, #12]
 8024f46:	fa22 f303 	lsr.w	r3, r2, r3
 8024f4a:	01db      	lsls	r3, r3, #7
 8024f4c:	b2db      	uxtb	r3, r3
 8024f4e:	693a      	ldr	r2, [r7, #16]
 8024f50:	4313      	orrs	r3, r2
 8024f52:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8024f54:	78fb      	ldrb	r3, [r7, #3]
 8024f56:	015a      	lsls	r2, r3, #5
 8024f58:	697b      	ldr	r3, [r7, #20]
 8024f5a:	4413      	add	r3, r2
 8024f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024f60:	689b      	ldr	r3, [r3, #8]
 8024f62:	693a      	ldr	r2, [r7, #16]
 8024f64:	4013      	ands	r3, r2
 8024f66:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8024f68:	68bb      	ldr	r3, [r7, #8]
}
 8024f6a:	4618      	mov	r0, r3
 8024f6c:	371c      	adds	r7, #28
 8024f6e:	46bd      	mov	sp, r7
 8024f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f74:	4770      	bx	lr

08024f76 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8024f76:	b480      	push	{r7}
 8024f78:	b083      	sub	sp, #12
 8024f7a:	af00      	add	r7, sp, #0
 8024f7c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8024f7e:	687b      	ldr	r3, [r7, #4]
 8024f80:	695b      	ldr	r3, [r3, #20]
 8024f82:	f003 0301 	and.w	r3, r3, #1
}
 8024f86:	4618      	mov	r0, r3
 8024f88:	370c      	adds	r7, #12
 8024f8a:	46bd      	mov	sp, r7
 8024f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024f90:	4770      	bx	lr

08024f92 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8024f92:	b480      	push	{r7}
 8024f94:	b085      	sub	sp, #20
 8024f96:	af00      	add	r7, sp, #0
 8024f98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024f9a:	687b      	ldr	r3, [r7, #4]
 8024f9c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8024f9e:	68fb      	ldr	r3, [r7, #12]
 8024fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8024fa4:	681b      	ldr	r3, [r3, #0]
 8024fa6:	68fa      	ldr	r2, [r7, #12]
 8024fa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8024fac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8024fb0:	f023 0307 	bic.w	r3, r3, #7
 8024fb4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8024fb6:	68fb      	ldr	r3, [r7, #12]
 8024fb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8024fbc:	685b      	ldr	r3, [r3, #4]
 8024fbe:	68fa      	ldr	r2, [r7, #12]
 8024fc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8024fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8024fc8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8024fca:	2300      	movs	r3, #0
}
 8024fcc:	4618      	mov	r0, r3
 8024fce:	3714      	adds	r7, #20
 8024fd0:	46bd      	mov	sp, r7
 8024fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8024fd6:	4770      	bx	lr

08024fd8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8024fd8:	b480      	push	{r7}
 8024fda:	b087      	sub	sp, #28
 8024fdc:	af00      	add	r7, sp, #0
 8024fde:	60f8      	str	r0, [r7, #12]
 8024fe0:	460b      	mov	r3, r1
 8024fe2:	607a      	str	r2, [r7, #4]
 8024fe4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8024fe6:	68fb      	ldr	r3, [r7, #12]
 8024fe8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8024fea:	68fb      	ldr	r3, [r7, #12]
 8024fec:	333c      	adds	r3, #60	; 0x3c
 8024fee:	3304      	adds	r3, #4
 8024ff0:	681b      	ldr	r3, [r3, #0]
 8024ff2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8024ff4:	693b      	ldr	r3, [r7, #16]
 8024ff6:	4a26      	ldr	r2, [pc, #152]	; (8025090 <USB_EP0_OutStart+0xb8>)
 8024ff8:	4293      	cmp	r3, r2
 8024ffa:	d90a      	bls.n	8025012 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8024ffc:	697b      	ldr	r3, [r7, #20]
 8024ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8025002:	681b      	ldr	r3, [r3, #0]
 8025004:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8025008:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 802500c:	d101      	bne.n	8025012 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 802500e:	2300      	movs	r3, #0
 8025010:	e037      	b.n	8025082 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8025012:	697b      	ldr	r3, [r7, #20]
 8025014:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8025018:	461a      	mov	r2, r3
 802501a:	2300      	movs	r3, #0
 802501c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 802501e:	697b      	ldr	r3, [r7, #20]
 8025020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8025024:	691b      	ldr	r3, [r3, #16]
 8025026:	697a      	ldr	r2, [r7, #20]
 8025028:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802502c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8025030:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8025032:	697b      	ldr	r3, [r7, #20]
 8025034:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8025038:	691b      	ldr	r3, [r3, #16]
 802503a:	697a      	ldr	r2, [r7, #20]
 802503c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8025040:	f043 0318 	orr.w	r3, r3, #24
 8025044:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8025046:	697b      	ldr	r3, [r7, #20]
 8025048:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 802504c:	691b      	ldr	r3, [r3, #16]
 802504e:	697a      	ldr	r2, [r7, #20]
 8025050:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8025054:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8025058:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 802505a:	7afb      	ldrb	r3, [r7, #11]
 802505c:	2b01      	cmp	r3, #1
 802505e:	d10f      	bne.n	8025080 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8025060:	697b      	ldr	r3, [r7, #20]
 8025062:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8025066:	461a      	mov	r2, r3
 8025068:	687b      	ldr	r3, [r7, #4]
 802506a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 802506c:	697b      	ldr	r3, [r7, #20]
 802506e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8025072:	681b      	ldr	r3, [r3, #0]
 8025074:	697a      	ldr	r2, [r7, #20]
 8025076:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 802507a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 802507e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8025080:	2300      	movs	r3, #0
}
 8025082:	4618      	mov	r0, r3
 8025084:	371c      	adds	r7, #28
 8025086:	46bd      	mov	sp, r7
 8025088:	f85d 7b04 	ldr.w	r7, [sp], #4
 802508c:	4770      	bx	lr
 802508e:	bf00      	nop
 8025090:	4f54300a 	.word	0x4f54300a

08025094 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8025094:	b580      	push	{r7, lr}
 8025096:	b082      	sub	sp, #8
 8025098:	af00      	add	r7, sp, #0
 802509a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 802509c:	f000 f818 	bl	80250d0 <BSP_SD_AbortCallback>
}
 80250a0:	bf00      	nop
 80250a2:	3708      	adds	r7, #8
 80250a4:	46bd      	mov	sp, r7
 80250a6:	bd80      	pop	{r7, pc}

080250a8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80250a8:	b580      	push	{r7, lr}
 80250aa:	b082      	sub	sp, #8
 80250ac:	af00      	add	r7, sp, #0
 80250ae:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80250b0:	f000 f816 	bl	80250e0 <BSP_SD_WriteCpltCallback>
}
 80250b4:	bf00      	nop
 80250b6:	3708      	adds	r7, #8
 80250b8:	46bd      	mov	sp, r7
 80250ba:	bd80      	pop	{r7, pc}

080250bc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80250bc:	b580      	push	{r7, lr}
 80250be:	b082      	sub	sp, #8
 80250c0:	af00      	add	r7, sp, #0
 80250c2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80250c4:	f000 f818 	bl	80250f8 <BSP_SD_ReadCpltCallback>
}
 80250c8:	bf00      	nop
 80250ca:	3708      	adds	r7, #8
 80250cc:	46bd      	mov	sp, r7
 80250ce:	bd80      	pop	{r7, pc}

080250d0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 80250d0:	b480      	push	{r7}
 80250d2:	af00      	add	r7, sp, #0

}
 80250d4:	bf00      	nop
 80250d6:	46bd      	mov	sp, r7
 80250d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80250dc:	4770      	bx	lr
	...

080250e0 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80250e0:	b480      	push	{r7}
 80250e2:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80250e4:	4b03      	ldr	r3, [pc, #12]	; (80250f4 <BSP_SD_WriteCpltCallback+0x14>)
 80250e6:	2201      	movs	r2, #1
 80250e8:	601a      	str	r2, [r3, #0]
}
 80250ea:	bf00      	nop
 80250ec:	46bd      	mov	sp, r7
 80250ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80250f2:	4770      	bx	lr
 80250f4:	200001b4 	.word	0x200001b4

080250f8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80250f8:	b480      	push	{r7}
 80250fa:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80250fc:	4b03      	ldr	r3, [pc, #12]	; (802510c <BSP_SD_ReadCpltCallback+0x14>)
 80250fe:	2201      	movs	r2, #1
 8025100:	601a      	str	r2, [r3, #0]
}
 8025102:	bf00      	nop
 8025104:	46bd      	mov	sp, r7
 8025106:	f85d 7b04 	ldr.w	r7, [sp], #4
 802510a:	4770      	bx	lr
 802510c:	200001b8 	.word	0x200001b8

08025110 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8025110:	b480      	push	{r7}
 8025112:	b083      	sub	sp, #12
 8025114:	af00      	add	r7, sp, #0
 8025116:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8025118:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 802511a:	4618      	mov	r0, r3
 802511c:	370c      	adds	r7, #12
 802511e:	46bd      	mov	sp, r7
 8025120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025124:	4770      	bx	lr

08025126 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8025126:	b580      	push	{r7, lr}
 8025128:	b084      	sub	sp, #16
 802512a:	af00      	add	r7, sp, #0
 802512c:	6078      	str	r0, [r7, #4]
 802512e:	460b      	mov	r3, r1
 8025130:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8025132:	2300      	movs	r3, #0
 8025134:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8025136:	687b      	ldr	r3, [r7, #4]
 8025138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802513c:	2b00      	cmp	r3, #0
 802513e:	d009      	beq.n	8025154 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8025140:	687b      	ldr	r3, [r7, #4]
 8025142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025146:	681b      	ldr	r3, [r3, #0]
 8025148:	78fa      	ldrb	r2, [r7, #3]
 802514a:	4611      	mov	r1, r2
 802514c:	6878      	ldr	r0, [r7, #4]
 802514e:	4798      	blx	r3
 8025150:	4603      	mov	r3, r0
 8025152:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8025154:	7bfb      	ldrb	r3, [r7, #15]
}
 8025156:	4618      	mov	r0, r3
 8025158:	3710      	adds	r7, #16
 802515a:	46bd      	mov	sp, r7
 802515c:	bd80      	pop	{r7, pc}

0802515e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 802515e:	b580      	push	{r7, lr}
 8025160:	b084      	sub	sp, #16
 8025162:	af00      	add	r7, sp, #0
 8025164:	6078      	str	r0, [r7, #4]
 8025166:	460b      	mov	r3, r1
 8025168:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 802516a:	2300      	movs	r3, #0
 802516c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 802516e:	687b      	ldr	r3, [r7, #4]
 8025170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025174:	685b      	ldr	r3, [r3, #4]
 8025176:	78fa      	ldrb	r2, [r7, #3]
 8025178:	4611      	mov	r1, r2
 802517a:	6878      	ldr	r0, [r7, #4]
 802517c:	4798      	blx	r3
 802517e:	4603      	mov	r3, r0
 8025180:	2b00      	cmp	r3, #0
 8025182:	d001      	beq.n	8025188 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8025184:	2303      	movs	r3, #3
 8025186:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8025188:	7bfb      	ldrb	r3, [r7, #15]
}
 802518a:	4618      	mov	r0, r3
 802518c:	3710      	adds	r7, #16
 802518e:	46bd      	mov	sp, r7
 8025190:	bd80      	pop	{r7, pc}

08025192 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8025192:	b580      	push	{r7, lr}
 8025194:	b084      	sub	sp, #16
 8025196:	af00      	add	r7, sp, #0
 8025198:	6078      	str	r0, [r7, #4]
 802519a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 802519c:	687b      	ldr	r3, [r7, #4]
 802519e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80251a2:	6839      	ldr	r1, [r7, #0]
 80251a4:	4618      	mov	r0, r3
 80251a6:	f001 f8dc 	bl	8026362 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80251aa:	687b      	ldr	r3, [r7, #4]
 80251ac:	2201      	movs	r2, #1
 80251ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80251b2:	687b      	ldr	r3, [r7, #4]
 80251b4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80251b8:	461a      	mov	r2, r3
 80251ba:	687b      	ldr	r3, [r7, #4]
 80251bc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80251c0:	687b      	ldr	r3, [r7, #4]
 80251c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80251c6:	f003 031f 	and.w	r3, r3, #31
 80251ca:	2b02      	cmp	r3, #2
 80251cc:	d01a      	beq.n	8025204 <USBD_LL_SetupStage+0x72>
 80251ce:	2b02      	cmp	r3, #2
 80251d0:	d822      	bhi.n	8025218 <USBD_LL_SetupStage+0x86>
 80251d2:	2b00      	cmp	r3, #0
 80251d4:	d002      	beq.n	80251dc <USBD_LL_SetupStage+0x4a>
 80251d6:	2b01      	cmp	r3, #1
 80251d8:	d00a      	beq.n	80251f0 <USBD_LL_SetupStage+0x5e>
 80251da:	e01d      	b.n	8025218 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80251dc:	687b      	ldr	r3, [r7, #4]
 80251de:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80251e2:	4619      	mov	r1, r3
 80251e4:	6878      	ldr	r0, [r7, #4]
 80251e6:	f000 fb09 	bl	80257fc <USBD_StdDevReq>
 80251ea:	4603      	mov	r3, r0
 80251ec:	73fb      	strb	r3, [r7, #15]
      break;
 80251ee:	e020      	b.n	8025232 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80251f0:	687b      	ldr	r3, [r7, #4]
 80251f2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80251f6:	4619      	mov	r1, r3
 80251f8:	6878      	ldr	r0, [r7, #4]
 80251fa:	f000 fb71 	bl	80258e0 <USBD_StdItfReq>
 80251fe:	4603      	mov	r3, r0
 8025200:	73fb      	strb	r3, [r7, #15]
      break;
 8025202:	e016      	b.n	8025232 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8025204:	687b      	ldr	r3, [r7, #4]
 8025206:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 802520a:	4619      	mov	r1, r3
 802520c:	6878      	ldr	r0, [r7, #4]
 802520e:	f000 fbd3 	bl	80259b8 <USBD_StdEPReq>
 8025212:	4603      	mov	r3, r0
 8025214:	73fb      	strb	r3, [r7, #15]
      break;
 8025216:	e00c      	b.n	8025232 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8025218:	687b      	ldr	r3, [r7, #4]
 802521a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 802521e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8025222:	b2db      	uxtb	r3, r3
 8025224:	4619      	mov	r1, r3
 8025226:	6878      	ldr	r0, [r7, #4]
 8025228:	f001 fa60 	bl	80266ec <USBD_LL_StallEP>
 802522c:	4603      	mov	r3, r0
 802522e:	73fb      	strb	r3, [r7, #15]
      break;
 8025230:	bf00      	nop
  }

  return ret;
 8025232:	7bfb      	ldrb	r3, [r7, #15]
}
 8025234:	4618      	mov	r0, r3
 8025236:	3710      	adds	r7, #16
 8025238:	46bd      	mov	sp, r7
 802523a:	bd80      	pop	{r7, pc}

0802523c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 802523c:	b580      	push	{r7, lr}
 802523e:	b086      	sub	sp, #24
 8025240:	af00      	add	r7, sp, #0
 8025242:	60f8      	str	r0, [r7, #12]
 8025244:	460b      	mov	r3, r1
 8025246:	607a      	str	r2, [r7, #4]
 8025248:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 802524a:	2300      	movs	r3, #0
 802524c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 802524e:	7afb      	ldrb	r3, [r7, #11]
 8025250:	2b00      	cmp	r3, #0
 8025252:	d16e      	bne.n	8025332 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8025254:	68fb      	ldr	r3, [r7, #12]
 8025256:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 802525a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 802525c:	68fb      	ldr	r3, [r7, #12]
 802525e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8025262:	2b03      	cmp	r3, #3
 8025264:	f040 8098 	bne.w	8025398 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8025268:	693b      	ldr	r3, [r7, #16]
 802526a:	689a      	ldr	r2, [r3, #8]
 802526c:	693b      	ldr	r3, [r7, #16]
 802526e:	68db      	ldr	r3, [r3, #12]
 8025270:	429a      	cmp	r2, r3
 8025272:	d913      	bls.n	802529c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8025274:	693b      	ldr	r3, [r7, #16]
 8025276:	689a      	ldr	r2, [r3, #8]
 8025278:	693b      	ldr	r3, [r7, #16]
 802527a:	68db      	ldr	r3, [r3, #12]
 802527c:	1ad2      	subs	r2, r2, r3
 802527e:	693b      	ldr	r3, [r7, #16]
 8025280:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8025282:	693b      	ldr	r3, [r7, #16]
 8025284:	68da      	ldr	r2, [r3, #12]
 8025286:	693b      	ldr	r3, [r7, #16]
 8025288:	689b      	ldr	r3, [r3, #8]
 802528a:	4293      	cmp	r3, r2
 802528c:	bf28      	it	cs
 802528e:	4613      	movcs	r3, r2
 8025290:	461a      	mov	r2, r3
 8025292:	6879      	ldr	r1, [r7, #4]
 8025294:	68f8      	ldr	r0, [r7, #12]
 8025296:	f001 f8db 	bl	8026450 <USBD_CtlContinueRx>
 802529a:	e07d      	b.n	8025398 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 802529c:	68fb      	ldr	r3, [r7, #12]
 802529e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80252a2:	f003 031f 	and.w	r3, r3, #31
 80252a6:	2b02      	cmp	r3, #2
 80252a8:	d014      	beq.n	80252d4 <USBD_LL_DataOutStage+0x98>
 80252aa:	2b02      	cmp	r3, #2
 80252ac:	d81d      	bhi.n	80252ea <USBD_LL_DataOutStage+0xae>
 80252ae:	2b00      	cmp	r3, #0
 80252b0:	d002      	beq.n	80252b8 <USBD_LL_DataOutStage+0x7c>
 80252b2:	2b01      	cmp	r3, #1
 80252b4:	d003      	beq.n	80252be <USBD_LL_DataOutStage+0x82>
 80252b6:	e018      	b.n	80252ea <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80252b8:	2300      	movs	r3, #0
 80252ba:	75bb      	strb	r3, [r7, #22]
            break;
 80252bc:	e018      	b.n	80252f0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80252be:	68fb      	ldr	r3, [r7, #12]
 80252c0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80252c4:	b2db      	uxtb	r3, r3
 80252c6:	4619      	mov	r1, r3
 80252c8:	68f8      	ldr	r0, [r7, #12]
 80252ca:	f000 fa5e 	bl	802578a <USBD_CoreFindIF>
 80252ce:	4603      	mov	r3, r0
 80252d0:	75bb      	strb	r3, [r7, #22]
            break;
 80252d2:	e00d      	b.n	80252f0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80252d4:	68fb      	ldr	r3, [r7, #12]
 80252d6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80252da:	b2db      	uxtb	r3, r3
 80252dc:	4619      	mov	r1, r3
 80252de:	68f8      	ldr	r0, [r7, #12]
 80252e0:	f000 fa60 	bl	80257a4 <USBD_CoreFindEP>
 80252e4:	4603      	mov	r3, r0
 80252e6:	75bb      	strb	r3, [r7, #22]
            break;
 80252e8:	e002      	b.n	80252f0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80252ea:	2300      	movs	r3, #0
 80252ec:	75bb      	strb	r3, [r7, #22]
            break;
 80252ee:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80252f0:	7dbb      	ldrb	r3, [r7, #22]
 80252f2:	2b00      	cmp	r3, #0
 80252f4:	d119      	bne.n	802532a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80252f6:	68fb      	ldr	r3, [r7, #12]
 80252f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80252fc:	b2db      	uxtb	r3, r3
 80252fe:	2b03      	cmp	r3, #3
 8025300:	d113      	bne.n	802532a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8025302:	7dba      	ldrb	r2, [r7, #22]
 8025304:	68fb      	ldr	r3, [r7, #12]
 8025306:	32ae      	adds	r2, #174	; 0xae
 8025308:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802530c:	691b      	ldr	r3, [r3, #16]
 802530e:	2b00      	cmp	r3, #0
 8025310:	d00b      	beq.n	802532a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8025312:	7dba      	ldrb	r2, [r7, #22]
 8025314:	68fb      	ldr	r3, [r7, #12]
 8025316:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 802531a:	7dba      	ldrb	r2, [r7, #22]
 802531c:	68fb      	ldr	r3, [r7, #12]
 802531e:	32ae      	adds	r2, #174	; 0xae
 8025320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025324:	691b      	ldr	r3, [r3, #16]
 8025326:	68f8      	ldr	r0, [r7, #12]
 8025328:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 802532a:	68f8      	ldr	r0, [r7, #12]
 802532c:	f001 f8a1 	bl	8026472 <USBD_CtlSendStatus>
 8025330:	e032      	b.n	8025398 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8025332:	7afb      	ldrb	r3, [r7, #11]
 8025334:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8025338:	b2db      	uxtb	r3, r3
 802533a:	4619      	mov	r1, r3
 802533c:	68f8      	ldr	r0, [r7, #12]
 802533e:	f000 fa31 	bl	80257a4 <USBD_CoreFindEP>
 8025342:	4603      	mov	r3, r0
 8025344:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8025346:	7dbb      	ldrb	r3, [r7, #22]
 8025348:	2bff      	cmp	r3, #255	; 0xff
 802534a:	d025      	beq.n	8025398 <USBD_LL_DataOutStage+0x15c>
 802534c:	7dbb      	ldrb	r3, [r7, #22]
 802534e:	2b00      	cmp	r3, #0
 8025350:	d122      	bne.n	8025398 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8025352:	68fb      	ldr	r3, [r7, #12]
 8025354:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8025358:	b2db      	uxtb	r3, r3
 802535a:	2b03      	cmp	r3, #3
 802535c:	d117      	bne.n	802538e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 802535e:	7dba      	ldrb	r2, [r7, #22]
 8025360:	68fb      	ldr	r3, [r7, #12]
 8025362:	32ae      	adds	r2, #174	; 0xae
 8025364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025368:	699b      	ldr	r3, [r3, #24]
 802536a:	2b00      	cmp	r3, #0
 802536c:	d00f      	beq.n	802538e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 802536e:	7dba      	ldrb	r2, [r7, #22]
 8025370:	68fb      	ldr	r3, [r7, #12]
 8025372:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8025376:	7dba      	ldrb	r2, [r7, #22]
 8025378:	68fb      	ldr	r3, [r7, #12]
 802537a:	32ae      	adds	r2, #174	; 0xae
 802537c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025380:	699b      	ldr	r3, [r3, #24]
 8025382:	7afa      	ldrb	r2, [r7, #11]
 8025384:	4611      	mov	r1, r2
 8025386:	68f8      	ldr	r0, [r7, #12]
 8025388:	4798      	blx	r3
 802538a:	4603      	mov	r3, r0
 802538c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 802538e:	7dfb      	ldrb	r3, [r7, #23]
 8025390:	2b00      	cmp	r3, #0
 8025392:	d001      	beq.n	8025398 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8025394:	7dfb      	ldrb	r3, [r7, #23]
 8025396:	e000      	b.n	802539a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8025398:	2300      	movs	r3, #0
}
 802539a:	4618      	mov	r0, r3
 802539c:	3718      	adds	r7, #24
 802539e:	46bd      	mov	sp, r7
 80253a0:	bd80      	pop	{r7, pc}

080253a2 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80253a2:	b580      	push	{r7, lr}
 80253a4:	b086      	sub	sp, #24
 80253a6:	af00      	add	r7, sp, #0
 80253a8:	60f8      	str	r0, [r7, #12]
 80253aa:	460b      	mov	r3, r1
 80253ac:	607a      	str	r2, [r7, #4]
 80253ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80253b0:	7afb      	ldrb	r3, [r7, #11]
 80253b2:	2b00      	cmp	r3, #0
 80253b4:	d16f      	bne.n	8025496 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80253b6:	68fb      	ldr	r3, [r7, #12]
 80253b8:	3314      	adds	r3, #20
 80253ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80253bc:	68fb      	ldr	r3, [r7, #12]
 80253be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80253c2:	2b02      	cmp	r3, #2
 80253c4:	d15a      	bne.n	802547c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80253c6:	693b      	ldr	r3, [r7, #16]
 80253c8:	689a      	ldr	r2, [r3, #8]
 80253ca:	693b      	ldr	r3, [r7, #16]
 80253cc:	68db      	ldr	r3, [r3, #12]
 80253ce:	429a      	cmp	r2, r3
 80253d0:	d914      	bls.n	80253fc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80253d2:	693b      	ldr	r3, [r7, #16]
 80253d4:	689a      	ldr	r2, [r3, #8]
 80253d6:	693b      	ldr	r3, [r7, #16]
 80253d8:	68db      	ldr	r3, [r3, #12]
 80253da:	1ad2      	subs	r2, r2, r3
 80253dc:	693b      	ldr	r3, [r7, #16]
 80253de:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80253e0:	693b      	ldr	r3, [r7, #16]
 80253e2:	689b      	ldr	r3, [r3, #8]
 80253e4:	461a      	mov	r2, r3
 80253e6:	6879      	ldr	r1, [r7, #4]
 80253e8:	68f8      	ldr	r0, [r7, #12]
 80253ea:	f001 f820 	bl	802642e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80253ee:	2300      	movs	r3, #0
 80253f0:	2200      	movs	r2, #0
 80253f2:	2100      	movs	r1, #0
 80253f4:	68f8      	ldr	r0, [r7, #12]
 80253f6:	f001 fa23 	bl	8026840 <USBD_LL_PrepareReceive>
 80253fa:	e03f      	b.n	802547c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80253fc:	693b      	ldr	r3, [r7, #16]
 80253fe:	68da      	ldr	r2, [r3, #12]
 8025400:	693b      	ldr	r3, [r7, #16]
 8025402:	689b      	ldr	r3, [r3, #8]
 8025404:	429a      	cmp	r2, r3
 8025406:	d11c      	bne.n	8025442 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8025408:	693b      	ldr	r3, [r7, #16]
 802540a:	685a      	ldr	r2, [r3, #4]
 802540c:	693b      	ldr	r3, [r7, #16]
 802540e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8025410:	429a      	cmp	r2, r3
 8025412:	d316      	bcc.n	8025442 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8025414:	693b      	ldr	r3, [r7, #16]
 8025416:	685a      	ldr	r2, [r3, #4]
 8025418:	68fb      	ldr	r3, [r7, #12]
 802541a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 802541e:	429a      	cmp	r2, r3
 8025420:	d20f      	bcs.n	8025442 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8025422:	2200      	movs	r2, #0
 8025424:	2100      	movs	r1, #0
 8025426:	68f8      	ldr	r0, [r7, #12]
 8025428:	f001 f801 	bl	802642e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 802542c:	68fb      	ldr	r3, [r7, #12]
 802542e:	2200      	movs	r2, #0
 8025430:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8025434:	2300      	movs	r3, #0
 8025436:	2200      	movs	r2, #0
 8025438:	2100      	movs	r1, #0
 802543a:	68f8      	ldr	r0, [r7, #12]
 802543c:	f001 fa00 	bl	8026840 <USBD_LL_PrepareReceive>
 8025440:	e01c      	b.n	802547c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8025442:	68fb      	ldr	r3, [r7, #12]
 8025444:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8025448:	b2db      	uxtb	r3, r3
 802544a:	2b03      	cmp	r3, #3
 802544c:	d10f      	bne.n	802546e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 802544e:	68fb      	ldr	r3, [r7, #12]
 8025450:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025454:	68db      	ldr	r3, [r3, #12]
 8025456:	2b00      	cmp	r3, #0
 8025458:	d009      	beq.n	802546e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 802545a:	68fb      	ldr	r3, [r7, #12]
 802545c:	2200      	movs	r2, #0
 802545e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8025462:	68fb      	ldr	r3, [r7, #12]
 8025464:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025468:	68db      	ldr	r3, [r3, #12]
 802546a:	68f8      	ldr	r0, [r7, #12]
 802546c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 802546e:	2180      	movs	r1, #128	; 0x80
 8025470:	68f8      	ldr	r0, [r7, #12]
 8025472:	f001 f93b 	bl	80266ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8025476:	68f8      	ldr	r0, [r7, #12]
 8025478:	f001 f80e 	bl	8026498 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 802547c:	68fb      	ldr	r3, [r7, #12]
 802547e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8025482:	2b00      	cmp	r3, #0
 8025484:	d03a      	beq.n	80254fc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8025486:	68f8      	ldr	r0, [r7, #12]
 8025488:	f7ff fe42 	bl	8025110 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 802548c:	68fb      	ldr	r3, [r7, #12]
 802548e:	2200      	movs	r2, #0
 8025490:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8025494:	e032      	b.n	80254fc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8025496:	7afb      	ldrb	r3, [r7, #11]
 8025498:	f063 037f 	orn	r3, r3, #127	; 0x7f
 802549c:	b2db      	uxtb	r3, r3
 802549e:	4619      	mov	r1, r3
 80254a0:	68f8      	ldr	r0, [r7, #12]
 80254a2:	f000 f97f 	bl	80257a4 <USBD_CoreFindEP>
 80254a6:	4603      	mov	r3, r0
 80254a8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80254aa:	7dfb      	ldrb	r3, [r7, #23]
 80254ac:	2bff      	cmp	r3, #255	; 0xff
 80254ae:	d025      	beq.n	80254fc <USBD_LL_DataInStage+0x15a>
 80254b0:	7dfb      	ldrb	r3, [r7, #23]
 80254b2:	2b00      	cmp	r3, #0
 80254b4:	d122      	bne.n	80254fc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80254b6:	68fb      	ldr	r3, [r7, #12]
 80254b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80254bc:	b2db      	uxtb	r3, r3
 80254be:	2b03      	cmp	r3, #3
 80254c0:	d11c      	bne.n	80254fc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80254c2:	7dfa      	ldrb	r2, [r7, #23]
 80254c4:	68fb      	ldr	r3, [r7, #12]
 80254c6:	32ae      	adds	r2, #174	; 0xae
 80254c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80254cc:	695b      	ldr	r3, [r3, #20]
 80254ce:	2b00      	cmp	r3, #0
 80254d0:	d014      	beq.n	80254fc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80254d2:	7dfa      	ldrb	r2, [r7, #23]
 80254d4:	68fb      	ldr	r3, [r7, #12]
 80254d6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80254da:	7dfa      	ldrb	r2, [r7, #23]
 80254dc:	68fb      	ldr	r3, [r7, #12]
 80254de:	32ae      	adds	r2, #174	; 0xae
 80254e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80254e4:	695b      	ldr	r3, [r3, #20]
 80254e6:	7afa      	ldrb	r2, [r7, #11]
 80254e8:	4611      	mov	r1, r2
 80254ea:	68f8      	ldr	r0, [r7, #12]
 80254ec:	4798      	blx	r3
 80254ee:	4603      	mov	r3, r0
 80254f0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80254f2:	7dbb      	ldrb	r3, [r7, #22]
 80254f4:	2b00      	cmp	r3, #0
 80254f6:	d001      	beq.n	80254fc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80254f8:	7dbb      	ldrb	r3, [r7, #22]
 80254fa:	e000      	b.n	80254fe <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80254fc:	2300      	movs	r3, #0
}
 80254fe:	4618      	mov	r0, r3
 8025500:	3718      	adds	r7, #24
 8025502:	46bd      	mov	sp, r7
 8025504:	bd80      	pop	{r7, pc}

08025506 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8025506:	b580      	push	{r7, lr}
 8025508:	b084      	sub	sp, #16
 802550a:	af00      	add	r7, sp, #0
 802550c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 802550e:	2300      	movs	r3, #0
 8025510:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8025512:	687b      	ldr	r3, [r7, #4]
 8025514:	2201      	movs	r2, #1
 8025516:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 802551a:	687b      	ldr	r3, [r7, #4]
 802551c:	2200      	movs	r2, #0
 802551e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8025522:	687b      	ldr	r3, [r7, #4]
 8025524:	2200      	movs	r2, #0
 8025526:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8025528:	687b      	ldr	r3, [r7, #4]
 802552a:	2200      	movs	r2, #0
 802552c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8025530:	687b      	ldr	r3, [r7, #4]
 8025532:	2200      	movs	r2, #0
 8025534:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8025538:	687b      	ldr	r3, [r7, #4]
 802553a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802553e:	2b00      	cmp	r3, #0
 8025540:	d014      	beq.n	802556c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8025542:	687b      	ldr	r3, [r7, #4]
 8025544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025548:	685b      	ldr	r3, [r3, #4]
 802554a:	2b00      	cmp	r3, #0
 802554c:	d00e      	beq.n	802556c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 802554e:	687b      	ldr	r3, [r7, #4]
 8025550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025554:	685b      	ldr	r3, [r3, #4]
 8025556:	687a      	ldr	r2, [r7, #4]
 8025558:	6852      	ldr	r2, [r2, #4]
 802555a:	b2d2      	uxtb	r2, r2
 802555c:	4611      	mov	r1, r2
 802555e:	6878      	ldr	r0, [r7, #4]
 8025560:	4798      	blx	r3
 8025562:	4603      	mov	r3, r0
 8025564:	2b00      	cmp	r3, #0
 8025566:	d001      	beq.n	802556c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8025568:	2303      	movs	r3, #3
 802556a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 802556c:	2340      	movs	r3, #64	; 0x40
 802556e:	2200      	movs	r2, #0
 8025570:	2100      	movs	r1, #0
 8025572:	6878      	ldr	r0, [r7, #4]
 8025574:	f001 f894 	bl	80266a0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8025578:	687b      	ldr	r3, [r7, #4]
 802557a:	2201      	movs	r2, #1
 802557c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8025580:	687b      	ldr	r3, [r7, #4]
 8025582:	2240      	movs	r2, #64	; 0x40
 8025584:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8025588:	2340      	movs	r3, #64	; 0x40
 802558a:	2200      	movs	r2, #0
 802558c:	2180      	movs	r1, #128	; 0x80
 802558e:	6878      	ldr	r0, [r7, #4]
 8025590:	f001 f886 	bl	80266a0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8025594:	687b      	ldr	r3, [r7, #4]
 8025596:	2201      	movs	r2, #1
 8025598:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 802559a:	687b      	ldr	r3, [r7, #4]
 802559c:	2240      	movs	r2, #64	; 0x40
 802559e:	621a      	str	r2, [r3, #32]

  return ret;
 80255a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80255a2:	4618      	mov	r0, r3
 80255a4:	3710      	adds	r7, #16
 80255a6:	46bd      	mov	sp, r7
 80255a8:	bd80      	pop	{r7, pc}

080255aa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80255aa:	b480      	push	{r7}
 80255ac:	b083      	sub	sp, #12
 80255ae:	af00      	add	r7, sp, #0
 80255b0:	6078      	str	r0, [r7, #4]
 80255b2:	460b      	mov	r3, r1
 80255b4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80255b6:	687b      	ldr	r3, [r7, #4]
 80255b8:	78fa      	ldrb	r2, [r7, #3]
 80255ba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80255bc:	2300      	movs	r3, #0
}
 80255be:	4618      	mov	r0, r3
 80255c0:	370c      	adds	r7, #12
 80255c2:	46bd      	mov	sp, r7
 80255c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80255c8:	4770      	bx	lr

080255ca <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80255ca:	b480      	push	{r7}
 80255cc:	b083      	sub	sp, #12
 80255ce:	af00      	add	r7, sp, #0
 80255d0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80255d2:	687b      	ldr	r3, [r7, #4]
 80255d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80255d8:	b2da      	uxtb	r2, r3
 80255da:	687b      	ldr	r3, [r7, #4]
 80255dc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80255e0:	687b      	ldr	r3, [r7, #4]
 80255e2:	2204      	movs	r2, #4
 80255e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80255e8:	2300      	movs	r3, #0
}
 80255ea:	4618      	mov	r0, r3
 80255ec:	370c      	adds	r7, #12
 80255ee:	46bd      	mov	sp, r7
 80255f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80255f4:	4770      	bx	lr

080255f6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80255f6:	b480      	push	{r7}
 80255f8:	b083      	sub	sp, #12
 80255fa:	af00      	add	r7, sp, #0
 80255fc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80255fe:	687b      	ldr	r3, [r7, #4]
 8025600:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8025604:	b2db      	uxtb	r3, r3
 8025606:	2b04      	cmp	r3, #4
 8025608:	d106      	bne.n	8025618 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 802560a:	687b      	ldr	r3, [r7, #4]
 802560c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8025610:	b2da      	uxtb	r2, r3
 8025612:	687b      	ldr	r3, [r7, #4]
 8025614:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8025618:	2300      	movs	r3, #0
}
 802561a:	4618      	mov	r0, r3
 802561c:	370c      	adds	r7, #12
 802561e:	46bd      	mov	sp, r7
 8025620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025624:	4770      	bx	lr

08025626 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8025626:	b580      	push	{r7, lr}
 8025628:	b082      	sub	sp, #8
 802562a:	af00      	add	r7, sp, #0
 802562c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802562e:	687b      	ldr	r3, [r7, #4]
 8025630:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8025634:	b2db      	uxtb	r3, r3
 8025636:	2b03      	cmp	r3, #3
 8025638:	d110      	bne.n	802565c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 802563a:	687b      	ldr	r3, [r7, #4]
 802563c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025640:	2b00      	cmp	r3, #0
 8025642:	d00b      	beq.n	802565c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8025644:	687b      	ldr	r3, [r7, #4]
 8025646:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802564a:	69db      	ldr	r3, [r3, #28]
 802564c:	2b00      	cmp	r3, #0
 802564e:	d005      	beq.n	802565c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8025650:	687b      	ldr	r3, [r7, #4]
 8025652:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025656:	69db      	ldr	r3, [r3, #28]
 8025658:	6878      	ldr	r0, [r7, #4]
 802565a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 802565c:	2300      	movs	r3, #0
}
 802565e:	4618      	mov	r0, r3
 8025660:	3708      	adds	r7, #8
 8025662:	46bd      	mov	sp, r7
 8025664:	bd80      	pop	{r7, pc}

08025666 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8025666:	b580      	push	{r7, lr}
 8025668:	b082      	sub	sp, #8
 802566a:	af00      	add	r7, sp, #0
 802566c:	6078      	str	r0, [r7, #4]
 802566e:	460b      	mov	r3, r1
 8025670:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8025672:	687b      	ldr	r3, [r7, #4]
 8025674:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8025678:	687b      	ldr	r3, [r7, #4]
 802567a:	32ae      	adds	r2, #174	; 0xae
 802567c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025680:	2b00      	cmp	r3, #0
 8025682:	d101      	bne.n	8025688 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8025684:	2303      	movs	r3, #3
 8025686:	e01c      	b.n	80256c2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8025688:	687b      	ldr	r3, [r7, #4]
 802568a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802568e:	b2db      	uxtb	r3, r3
 8025690:	2b03      	cmp	r3, #3
 8025692:	d115      	bne.n	80256c0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8025694:	687b      	ldr	r3, [r7, #4]
 8025696:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 802569a:	687b      	ldr	r3, [r7, #4]
 802569c:	32ae      	adds	r2, #174	; 0xae
 802569e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80256a2:	6a1b      	ldr	r3, [r3, #32]
 80256a4:	2b00      	cmp	r3, #0
 80256a6:	d00b      	beq.n	80256c0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80256a8:	687b      	ldr	r3, [r7, #4]
 80256aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80256ae:	687b      	ldr	r3, [r7, #4]
 80256b0:	32ae      	adds	r2, #174	; 0xae
 80256b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80256b6:	6a1b      	ldr	r3, [r3, #32]
 80256b8:	78fa      	ldrb	r2, [r7, #3]
 80256ba:	4611      	mov	r1, r2
 80256bc:	6878      	ldr	r0, [r7, #4]
 80256be:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80256c0:	2300      	movs	r3, #0
}
 80256c2:	4618      	mov	r0, r3
 80256c4:	3708      	adds	r7, #8
 80256c6:	46bd      	mov	sp, r7
 80256c8:	bd80      	pop	{r7, pc}

080256ca <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80256ca:	b580      	push	{r7, lr}
 80256cc:	b082      	sub	sp, #8
 80256ce:	af00      	add	r7, sp, #0
 80256d0:	6078      	str	r0, [r7, #4]
 80256d2:	460b      	mov	r3, r1
 80256d4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80256d6:	687b      	ldr	r3, [r7, #4]
 80256d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80256dc:	687b      	ldr	r3, [r7, #4]
 80256de:	32ae      	adds	r2, #174	; 0xae
 80256e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80256e4:	2b00      	cmp	r3, #0
 80256e6:	d101      	bne.n	80256ec <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80256e8:	2303      	movs	r3, #3
 80256ea:	e01c      	b.n	8025726 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80256ec:	687b      	ldr	r3, [r7, #4]
 80256ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80256f2:	b2db      	uxtb	r3, r3
 80256f4:	2b03      	cmp	r3, #3
 80256f6:	d115      	bne.n	8025724 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80256f8:	687b      	ldr	r3, [r7, #4]
 80256fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80256fe:	687b      	ldr	r3, [r7, #4]
 8025700:	32ae      	adds	r2, #174	; 0xae
 8025702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025708:	2b00      	cmp	r3, #0
 802570a:	d00b      	beq.n	8025724 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 802570c:	687b      	ldr	r3, [r7, #4]
 802570e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8025712:	687b      	ldr	r3, [r7, #4]
 8025714:	32ae      	adds	r2, #174	; 0xae
 8025716:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802571a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802571c:	78fa      	ldrb	r2, [r7, #3]
 802571e:	4611      	mov	r1, r2
 8025720:	6878      	ldr	r0, [r7, #4]
 8025722:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8025724:	2300      	movs	r3, #0
}
 8025726:	4618      	mov	r0, r3
 8025728:	3708      	adds	r7, #8
 802572a:	46bd      	mov	sp, r7
 802572c:	bd80      	pop	{r7, pc}

0802572e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 802572e:	b480      	push	{r7}
 8025730:	b083      	sub	sp, #12
 8025732:	af00      	add	r7, sp, #0
 8025734:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8025736:	2300      	movs	r3, #0
}
 8025738:	4618      	mov	r0, r3
 802573a:	370c      	adds	r7, #12
 802573c:	46bd      	mov	sp, r7
 802573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8025742:	4770      	bx	lr

08025744 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8025744:	b580      	push	{r7, lr}
 8025746:	b084      	sub	sp, #16
 8025748:	af00      	add	r7, sp, #0
 802574a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 802574c:	2300      	movs	r3, #0
 802574e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8025750:	687b      	ldr	r3, [r7, #4]
 8025752:	2201      	movs	r2, #1
 8025754:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8025758:	687b      	ldr	r3, [r7, #4]
 802575a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 802575e:	2b00      	cmp	r3, #0
 8025760:	d00e      	beq.n	8025780 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8025762:	687b      	ldr	r3, [r7, #4]
 8025764:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025768:	685b      	ldr	r3, [r3, #4]
 802576a:	687a      	ldr	r2, [r7, #4]
 802576c:	6852      	ldr	r2, [r2, #4]
 802576e:	b2d2      	uxtb	r2, r2
 8025770:	4611      	mov	r1, r2
 8025772:	6878      	ldr	r0, [r7, #4]
 8025774:	4798      	blx	r3
 8025776:	4603      	mov	r3, r0
 8025778:	2b00      	cmp	r3, #0
 802577a:	d001      	beq.n	8025780 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 802577c:	2303      	movs	r3, #3
 802577e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8025780:	7bfb      	ldrb	r3, [r7, #15]
}
 8025782:	4618      	mov	r0, r3
 8025784:	3710      	adds	r7, #16
 8025786:	46bd      	mov	sp, r7
 8025788:	bd80      	pop	{r7, pc}

0802578a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 802578a:	b480      	push	{r7}
 802578c:	b083      	sub	sp, #12
 802578e:	af00      	add	r7, sp, #0
 8025790:	6078      	str	r0, [r7, #4]
 8025792:	460b      	mov	r3, r1
 8025794:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8025796:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8025798:	4618      	mov	r0, r3
 802579a:	370c      	adds	r7, #12
 802579c:	46bd      	mov	sp, r7
 802579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80257a2:	4770      	bx	lr

080257a4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80257a4:	b480      	push	{r7}
 80257a6:	b083      	sub	sp, #12
 80257a8:	af00      	add	r7, sp, #0
 80257aa:	6078      	str	r0, [r7, #4]
 80257ac:	460b      	mov	r3, r1
 80257ae:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80257b0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80257b2:	4618      	mov	r0, r3
 80257b4:	370c      	adds	r7, #12
 80257b6:	46bd      	mov	sp, r7
 80257b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80257bc:	4770      	bx	lr

080257be <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80257be:	b480      	push	{r7}
 80257c0:	b087      	sub	sp, #28
 80257c2:	af00      	add	r7, sp, #0
 80257c4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80257c6:	687b      	ldr	r3, [r7, #4]
 80257c8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80257ca:	697b      	ldr	r3, [r7, #20]
 80257cc:	781b      	ldrb	r3, [r3, #0]
 80257ce:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80257d0:	697b      	ldr	r3, [r7, #20]
 80257d2:	3301      	adds	r3, #1
 80257d4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80257d6:	697b      	ldr	r3, [r7, #20]
 80257d8:	781b      	ldrb	r3, [r3, #0]
 80257da:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80257dc:	8a3b      	ldrh	r3, [r7, #16]
 80257de:	021b      	lsls	r3, r3, #8
 80257e0:	b21a      	sxth	r2, r3
 80257e2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80257e6:	4313      	orrs	r3, r2
 80257e8:	b21b      	sxth	r3, r3
 80257ea:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80257ec:	89fb      	ldrh	r3, [r7, #14]
}
 80257ee:	4618      	mov	r0, r3
 80257f0:	371c      	adds	r7, #28
 80257f2:	46bd      	mov	sp, r7
 80257f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80257f8:	4770      	bx	lr
	...

080257fc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80257fc:	b580      	push	{r7, lr}
 80257fe:	b084      	sub	sp, #16
 8025800:	af00      	add	r7, sp, #0
 8025802:	6078      	str	r0, [r7, #4]
 8025804:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8025806:	2300      	movs	r3, #0
 8025808:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 802580a:	683b      	ldr	r3, [r7, #0]
 802580c:	781b      	ldrb	r3, [r3, #0]
 802580e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8025812:	2b40      	cmp	r3, #64	; 0x40
 8025814:	d005      	beq.n	8025822 <USBD_StdDevReq+0x26>
 8025816:	2b40      	cmp	r3, #64	; 0x40
 8025818:	d857      	bhi.n	80258ca <USBD_StdDevReq+0xce>
 802581a:	2b00      	cmp	r3, #0
 802581c:	d00f      	beq.n	802583e <USBD_StdDevReq+0x42>
 802581e:	2b20      	cmp	r3, #32
 8025820:	d153      	bne.n	80258ca <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8025822:	687b      	ldr	r3, [r7, #4]
 8025824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8025828:	687b      	ldr	r3, [r7, #4]
 802582a:	32ae      	adds	r2, #174	; 0xae
 802582c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025830:	689b      	ldr	r3, [r3, #8]
 8025832:	6839      	ldr	r1, [r7, #0]
 8025834:	6878      	ldr	r0, [r7, #4]
 8025836:	4798      	blx	r3
 8025838:	4603      	mov	r3, r0
 802583a:	73fb      	strb	r3, [r7, #15]
      break;
 802583c:	e04a      	b.n	80258d4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 802583e:	683b      	ldr	r3, [r7, #0]
 8025840:	785b      	ldrb	r3, [r3, #1]
 8025842:	2b09      	cmp	r3, #9
 8025844:	d83b      	bhi.n	80258be <USBD_StdDevReq+0xc2>
 8025846:	a201      	add	r2, pc, #4	; (adr r2, 802584c <USBD_StdDevReq+0x50>)
 8025848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802584c:	080258a1 	.word	0x080258a1
 8025850:	080258b5 	.word	0x080258b5
 8025854:	080258bf 	.word	0x080258bf
 8025858:	080258ab 	.word	0x080258ab
 802585c:	080258bf 	.word	0x080258bf
 8025860:	0802587f 	.word	0x0802587f
 8025864:	08025875 	.word	0x08025875
 8025868:	080258bf 	.word	0x080258bf
 802586c:	08025897 	.word	0x08025897
 8025870:	08025889 	.word	0x08025889
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8025874:	6839      	ldr	r1, [r7, #0]
 8025876:	6878      	ldr	r0, [r7, #4]
 8025878:	f000 fa3c 	bl	8025cf4 <USBD_GetDescriptor>
          break;
 802587c:	e024      	b.n	80258c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 802587e:	6839      	ldr	r1, [r7, #0]
 8025880:	6878      	ldr	r0, [r7, #4]
 8025882:	f000 fbcb 	bl	802601c <USBD_SetAddress>
          break;
 8025886:	e01f      	b.n	80258c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8025888:	6839      	ldr	r1, [r7, #0]
 802588a:	6878      	ldr	r0, [r7, #4]
 802588c:	f000 fc0a 	bl	80260a4 <USBD_SetConfig>
 8025890:	4603      	mov	r3, r0
 8025892:	73fb      	strb	r3, [r7, #15]
          break;
 8025894:	e018      	b.n	80258c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8025896:	6839      	ldr	r1, [r7, #0]
 8025898:	6878      	ldr	r0, [r7, #4]
 802589a:	f000 fcad 	bl	80261f8 <USBD_GetConfig>
          break;
 802589e:	e013      	b.n	80258c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80258a0:	6839      	ldr	r1, [r7, #0]
 80258a2:	6878      	ldr	r0, [r7, #4]
 80258a4:	f000 fcde 	bl	8026264 <USBD_GetStatus>
          break;
 80258a8:	e00e      	b.n	80258c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80258aa:	6839      	ldr	r1, [r7, #0]
 80258ac:	6878      	ldr	r0, [r7, #4]
 80258ae:	f000 fd0d 	bl	80262cc <USBD_SetFeature>
          break;
 80258b2:	e009      	b.n	80258c8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80258b4:	6839      	ldr	r1, [r7, #0]
 80258b6:	6878      	ldr	r0, [r7, #4]
 80258b8:	f000 fd31 	bl	802631e <USBD_ClrFeature>
          break;
 80258bc:	e004      	b.n	80258c8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80258be:	6839      	ldr	r1, [r7, #0]
 80258c0:	6878      	ldr	r0, [r7, #4]
 80258c2:	f000 fd88 	bl	80263d6 <USBD_CtlError>
          break;
 80258c6:	bf00      	nop
      }
      break;
 80258c8:	e004      	b.n	80258d4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80258ca:	6839      	ldr	r1, [r7, #0]
 80258cc:	6878      	ldr	r0, [r7, #4]
 80258ce:	f000 fd82 	bl	80263d6 <USBD_CtlError>
      break;
 80258d2:	bf00      	nop
  }

  return ret;
 80258d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80258d6:	4618      	mov	r0, r3
 80258d8:	3710      	adds	r7, #16
 80258da:	46bd      	mov	sp, r7
 80258dc:	bd80      	pop	{r7, pc}
 80258de:	bf00      	nop

080258e0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80258e0:	b580      	push	{r7, lr}
 80258e2:	b084      	sub	sp, #16
 80258e4:	af00      	add	r7, sp, #0
 80258e6:	6078      	str	r0, [r7, #4]
 80258e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80258ea:	2300      	movs	r3, #0
 80258ec:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80258ee:	683b      	ldr	r3, [r7, #0]
 80258f0:	781b      	ldrb	r3, [r3, #0]
 80258f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80258f6:	2b40      	cmp	r3, #64	; 0x40
 80258f8:	d005      	beq.n	8025906 <USBD_StdItfReq+0x26>
 80258fa:	2b40      	cmp	r3, #64	; 0x40
 80258fc:	d852      	bhi.n	80259a4 <USBD_StdItfReq+0xc4>
 80258fe:	2b00      	cmp	r3, #0
 8025900:	d001      	beq.n	8025906 <USBD_StdItfReq+0x26>
 8025902:	2b20      	cmp	r3, #32
 8025904:	d14e      	bne.n	80259a4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8025906:	687b      	ldr	r3, [r7, #4]
 8025908:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802590c:	b2db      	uxtb	r3, r3
 802590e:	3b01      	subs	r3, #1
 8025910:	2b02      	cmp	r3, #2
 8025912:	d840      	bhi.n	8025996 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8025914:	683b      	ldr	r3, [r7, #0]
 8025916:	889b      	ldrh	r3, [r3, #4]
 8025918:	b2db      	uxtb	r3, r3
 802591a:	2b01      	cmp	r3, #1
 802591c:	d836      	bhi.n	802598c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 802591e:	683b      	ldr	r3, [r7, #0]
 8025920:	889b      	ldrh	r3, [r3, #4]
 8025922:	b2db      	uxtb	r3, r3
 8025924:	4619      	mov	r1, r3
 8025926:	6878      	ldr	r0, [r7, #4]
 8025928:	f7ff ff2f 	bl	802578a <USBD_CoreFindIF>
 802592c:	4603      	mov	r3, r0
 802592e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8025930:	7bbb      	ldrb	r3, [r7, #14]
 8025932:	2bff      	cmp	r3, #255	; 0xff
 8025934:	d01d      	beq.n	8025972 <USBD_StdItfReq+0x92>
 8025936:	7bbb      	ldrb	r3, [r7, #14]
 8025938:	2b00      	cmp	r3, #0
 802593a:	d11a      	bne.n	8025972 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 802593c:	7bba      	ldrb	r2, [r7, #14]
 802593e:	687b      	ldr	r3, [r7, #4]
 8025940:	32ae      	adds	r2, #174	; 0xae
 8025942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025946:	689b      	ldr	r3, [r3, #8]
 8025948:	2b00      	cmp	r3, #0
 802594a:	d00f      	beq.n	802596c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 802594c:	7bba      	ldrb	r2, [r7, #14]
 802594e:	687b      	ldr	r3, [r7, #4]
 8025950:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8025954:	7bba      	ldrb	r2, [r7, #14]
 8025956:	687b      	ldr	r3, [r7, #4]
 8025958:	32ae      	adds	r2, #174	; 0xae
 802595a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 802595e:	689b      	ldr	r3, [r3, #8]
 8025960:	6839      	ldr	r1, [r7, #0]
 8025962:	6878      	ldr	r0, [r7, #4]
 8025964:	4798      	blx	r3
 8025966:	4603      	mov	r3, r0
 8025968:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 802596a:	e004      	b.n	8025976 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 802596c:	2303      	movs	r3, #3
 802596e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8025970:	e001      	b.n	8025976 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8025972:	2303      	movs	r3, #3
 8025974:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8025976:	683b      	ldr	r3, [r7, #0]
 8025978:	88db      	ldrh	r3, [r3, #6]
 802597a:	2b00      	cmp	r3, #0
 802597c:	d110      	bne.n	80259a0 <USBD_StdItfReq+0xc0>
 802597e:	7bfb      	ldrb	r3, [r7, #15]
 8025980:	2b00      	cmp	r3, #0
 8025982:	d10d      	bne.n	80259a0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8025984:	6878      	ldr	r0, [r7, #4]
 8025986:	f000 fd74 	bl	8026472 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 802598a:	e009      	b.n	80259a0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 802598c:	6839      	ldr	r1, [r7, #0]
 802598e:	6878      	ldr	r0, [r7, #4]
 8025990:	f000 fd21 	bl	80263d6 <USBD_CtlError>
          break;
 8025994:	e004      	b.n	80259a0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8025996:	6839      	ldr	r1, [r7, #0]
 8025998:	6878      	ldr	r0, [r7, #4]
 802599a:	f000 fd1c 	bl	80263d6 <USBD_CtlError>
          break;
 802599e:	e000      	b.n	80259a2 <USBD_StdItfReq+0xc2>
          break;
 80259a0:	bf00      	nop
      }
      break;
 80259a2:	e004      	b.n	80259ae <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80259a4:	6839      	ldr	r1, [r7, #0]
 80259a6:	6878      	ldr	r0, [r7, #4]
 80259a8:	f000 fd15 	bl	80263d6 <USBD_CtlError>
      break;
 80259ac:	bf00      	nop
  }

  return ret;
 80259ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80259b0:	4618      	mov	r0, r3
 80259b2:	3710      	adds	r7, #16
 80259b4:	46bd      	mov	sp, r7
 80259b6:	bd80      	pop	{r7, pc}

080259b8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80259b8:	b580      	push	{r7, lr}
 80259ba:	b084      	sub	sp, #16
 80259bc:	af00      	add	r7, sp, #0
 80259be:	6078      	str	r0, [r7, #4]
 80259c0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80259c2:	2300      	movs	r3, #0
 80259c4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80259c6:	683b      	ldr	r3, [r7, #0]
 80259c8:	889b      	ldrh	r3, [r3, #4]
 80259ca:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80259cc:	683b      	ldr	r3, [r7, #0]
 80259ce:	781b      	ldrb	r3, [r3, #0]
 80259d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80259d4:	2b40      	cmp	r3, #64	; 0x40
 80259d6:	d007      	beq.n	80259e8 <USBD_StdEPReq+0x30>
 80259d8:	2b40      	cmp	r3, #64	; 0x40
 80259da:	f200 817f 	bhi.w	8025cdc <USBD_StdEPReq+0x324>
 80259de:	2b00      	cmp	r3, #0
 80259e0:	d02a      	beq.n	8025a38 <USBD_StdEPReq+0x80>
 80259e2:	2b20      	cmp	r3, #32
 80259e4:	f040 817a 	bne.w	8025cdc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80259e8:	7bbb      	ldrb	r3, [r7, #14]
 80259ea:	4619      	mov	r1, r3
 80259ec:	6878      	ldr	r0, [r7, #4]
 80259ee:	f7ff fed9 	bl	80257a4 <USBD_CoreFindEP>
 80259f2:	4603      	mov	r3, r0
 80259f4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80259f6:	7b7b      	ldrb	r3, [r7, #13]
 80259f8:	2bff      	cmp	r3, #255	; 0xff
 80259fa:	f000 8174 	beq.w	8025ce6 <USBD_StdEPReq+0x32e>
 80259fe:	7b7b      	ldrb	r3, [r7, #13]
 8025a00:	2b00      	cmp	r3, #0
 8025a02:	f040 8170 	bne.w	8025ce6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8025a06:	7b7a      	ldrb	r2, [r7, #13]
 8025a08:	687b      	ldr	r3, [r7, #4]
 8025a0a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8025a0e:	7b7a      	ldrb	r2, [r7, #13]
 8025a10:	687b      	ldr	r3, [r7, #4]
 8025a12:	32ae      	adds	r2, #174	; 0xae
 8025a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025a18:	689b      	ldr	r3, [r3, #8]
 8025a1a:	2b00      	cmp	r3, #0
 8025a1c:	f000 8163 	beq.w	8025ce6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8025a20:	7b7a      	ldrb	r2, [r7, #13]
 8025a22:	687b      	ldr	r3, [r7, #4]
 8025a24:	32ae      	adds	r2, #174	; 0xae
 8025a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025a2a:	689b      	ldr	r3, [r3, #8]
 8025a2c:	6839      	ldr	r1, [r7, #0]
 8025a2e:	6878      	ldr	r0, [r7, #4]
 8025a30:	4798      	blx	r3
 8025a32:	4603      	mov	r3, r0
 8025a34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8025a36:	e156      	b.n	8025ce6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8025a38:	683b      	ldr	r3, [r7, #0]
 8025a3a:	785b      	ldrb	r3, [r3, #1]
 8025a3c:	2b03      	cmp	r3, #3
 8025a3e:	d008      	beq.n	8025a52 <USBD_StdEPReq+0x9a>
 8025a40:	2b03      	cmp	r3, #3
 8025a42:	f300 8145 	bgt.w	8025cd0 <USBD_StdEPReq+0x318>
 8025a46:	2b00      	cmp	r3, #0
 8025a48:	f000 809b 	beq.w	8025b82 <USBD_StdEPReq+0x1ca>
 8025a4c:	2b01      	cmp	r3, #1
 8025a4e:	d03c      	beq.n	8025aca <USBD_StdEPReq+0x112>
 8025a50:	e13e      	b.n	8025cd0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8025a52:	687b      	ldr	r3, [r7, #4]
 8025a54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8025a58:	b2db      	uxtb	r3, r3
 8025a5a:	2b02      	cmp	r3, #2
 8025a5c:	d002      	beq.n	8025a64 <USBD_StdEPReq+0xac>
 8025a5e:	2b03      	cmp	r3, #3
 8025a60:	d016      	beq.n	8025a90 <USBD_StdEPReq+0xd8>
 8025a62:	e02c      	b.n	8025abe <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8025a64:	7bbb      	ldrb	r3, [r7, #14]
 8025a66:	2b00      	cmp	r3, #0
 8025a68:	d00d      	beq.n	8025a86 <USBD_StdEPReq+0xce>
 8025a6a:	7bbb      	ldrb	r3, [r7, #14]
 8025a6c:	2b80      	cmp	r3, #128	; 0x80
 8025a6e:	d00a      	beq.n	8025a86 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8025a70:	7bbb      	ldrb	r3, [r7, #14]
 8025a72:	4619      	mov	r1, r3
 8025a74:	6878      	ldr	r0, [r7, #4]
 8025a76:	f000 fe39 	bl	80266ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8025a7a:	2180      	movs	r1, #128	; 0x80
 8025a7c:	6878      	ldr	r0, [r7, #4]
 8025a7e:	f000 fe35 	bl	80266ec <USBD_LL_StallEP>
 8025a82:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8025a84:	e020      	b.n	8025ac8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8025a86:	6839      	ldr	r1, [r7, #0]
 8025a88:	6878      	ldr	r0, [r7, #4]
 8025a8a:	f000 fca4 	bl	80263d6 <USBD_CtlError>
              break;
 8025a8e:	e01b      	b.n	8025ac8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8025a90:	683b      	ldr	r3, [r7, #0]
 8025a92:	885b      	ldrh	r3, [r3, #2]
 8025a94:	2b00      	cmp	r3, #0
 8025a96:	d10e      	bne.n	8025ab6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8025a98:	7bbb      	ldrb	r3, [r7, #14]
 8025a9a:	2b00      	cmp	r3, #0
 8025a9c:	d00b      	beq.n	8025ab6 <USBD_StdEPReq+0xfe>
 8025a9e:	7bbb      	ldrb	r3, [r7, #14]
 8025aa0:	2b80      	cmp	r3, #128	; 0x80
 8025aa2:	d008      	beq.n	8025ab6 <USBD_StdEPReq+0xfe>
 8025aa4:	683b      	ldr	r3, [r7, #0]
 8025aa6:	88db      	ldrh	r3, [r3, #6]
 8025aa8:	2b00      	cmp	r3, #0
 8025aaa:	d104      	bne.n	8025ab6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8025aac:	7bbb      	ldrb	r3, [r7, #14]
 8025aae:	4619      	mov	r1, r3
 8025ab0:	6878      	ldr	r0, [r7, #4]
 8025ab2:	f000 fe1b 	bl	80266ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8025ab6:	6878      	ldr	r0, [r7, #4]
 8025ab8:	f000 fcdb 	bl	8026472 <USBD_CtlSendStatus>

              break;
 8025abc:	e004      	b.n	8025ac8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8025abe:	6839      	ldr	r1, [r7, #0]
 8025ac0:	6878      	ldr	r0, [r7, #4]
 8025ac2:	f000 fc88 	bl	80263d6 <USBD_CtlError>
              break;
 8025ac6:	bf00      	nop
          }
          break;
 8025ac8:	e107      	b.n	8025cda <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8025aca:	687b      	ldr	r3, [r7, #4]
 8025acc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8025ad0:	b2db      	uxtb	r3, r3
 8025ad2:	2b02      	cmp	r3, #2
 8025ad4:	d002      	beq.n	8025adc <USBD_StdEPReq+0x124>
 8025ad6:	2b03      	cmp	r3, #3
 8025ad8:	d016      	beq.n	8025b08 <USBD_StdEPReq+0x150>
 8025ada:	e04b      	b.n	8025b74 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8025adc:	7bbb      	ldrb	r3, [r7, #14]
 8025ade:	2b00      	cmp	r3, #0
 8025ae0:	d00d      	beq.n	8025afe <USBD_StdEPReq+0x146>
 8025ae2:	7bbb      	ldrb	r3, [r7, #14]
 8025ae4:	2b80      	cmp	r3, #128	; 0x80
 8025ae6:	d00a      	beq.n	8025afe <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8025ae8:	7bbb      	ldrb	r3, [r7, #14]
 8025aea:	4619      	mov	r1, r3
 8025aec:	6878      	ldr	r0, [r7, #4]
 8025aee:	f000 fdfd 	bl	80266ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8025af2:	2180      	movs	r1, #128	; 0x80
 8025af4:	6878      	ldr	r0, [r7, #4]
 8025af6:	f000 fdf9 	bl	80266ec <USBD_LL_StallEP>
 8025afa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8025afc:	e040      	b.n	8025b80 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8025afe:	6839      	ldr	r1, [r7, #0]
 8025b00:	6878      	ldr	r0, [r7, #4]
 8025b02:	f000 fc68 	bl	80263d6 <USBD_CtlError>
              break;
 8025b06:	e03b      	b.n	8025b80 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8025b08:	683b      	ldr	r3, [r7, #0]
 8025b0a:	885b      	ldrh	r3, [r3, #2]
 8025b0c:	2b00      	cmp	r3, #0
 8025b0e:	d136      	bne.n	8025b7e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8025b10:	7bbb      	ldrb	r3, [r7, #14]
 8025b12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8025b16:	2b00      	cmp	r3, #0
 8025b18:	d004      	beq.n	8025b24 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8025b1a:	7bbb      	ldrb	r3, [r7, #14]
 8025b1c:	4619      	mov	r1, r3
 8025b1e:	6878      	ldr	r0, [r7, #4]
 8025b20:	f000 fe03 	bl	802672a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8025b24:	6878      	ldr	r0, [r7, #4]
 8025b26:	f000 fca4 	bl	8026472 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8025b2a:	7bbb      	ldrb	r3, [r7, #14]
 8025b2c:	4619      	mov	r1, r3
 8025b2e:	6878      	ldr	r0, [r7, #4]
 8025b30:	f7ff fe38 	bl	80257a4 <USBD_CoreFindEP>
 8025b34:	4603      	mov	r3, r0
 8025b36:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8025b38:	7b7b      	ldrb	r3, [r7, #13]
 8025b3a:	2bff      	cmp	r3, #255	; 0xff
 8025b3c:	d01f      	beq.n	8025b7e <USBD_StdEPReq+0x1c6>
 8025b3e:	7b7b      	ldrb	r3, [r7, #13]
 8025b40:	2b00      	cmp	r3, #0
 8025b42:	d11c      	bne.n	8025b7e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8025b44:	7b7a      	ldrb	r2, [r7, #13]
 8025b46:	687b      	ldr	r3, [r7, #4]
 8025b48:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8025b4c:	7b7a      	ldrb	r2, [r7, #13]
 8025b4e:	687b      	ldr	r3, [r7, #4]
 8025b50:	32ae      	adds	r2, #174	; 0xae
 8025b52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025b56:	689b      	ldr	r3, [r3, #8]
 8025b58:	2b00      	cmp	r3, #0
 8025b5a:	d010      	beq.n	8025b7e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8025b5c:	7b7a      	ldrb	r2, [r7, #13]
 8025b5e:	687b      	ldr	r3, [r7, #4]
 8025b60:	32ae      	adds	r2, #174	; 0xae
 8025b62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8025b66:	689b      	ldr	r3, [r3, #8]
 8025b68:	6839      	ldr	r1, [r7, #0]
 8025b6a:	6878      	ldr	r0, [r7, #4]
 8025b6c:	4798      	blx	r3
 8025b6e:	4603      	mov	r3, r0
 8025b70:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8025b72:	e004      	b.n	8025b7e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8025b74:	6839      	ldr	r1, [r7, #0]
 8025b76:	6878      	ldr	r0, [r7, #4]
 8025b78:	f000 fc2d 	bl	80263d6 <USBD_CtlError>
              break;
 8025b7c:	e000      	b.n	8025b80 <USBD_StdEPReq+0x1c8>
              break;
 8025b7e:	bf00      	nop
          }
          break;
 8025b80:	e0ab      	b.n	8025cda <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8025b82:	687b      	ldr	r3, [r7, #4]
 8025b84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8025b88:	b2db      	uxtb	r3, r3
 8025b8a:	2b02      	cmp	r3, #2
 8025b8c:	d002      	beq.n	8025b94 <USBD_StdEPReq+0x1dc>
 8025b8e:	2b03      	cmp	r3, #3
 8025b90:	d032      	beq.n	8025bf8 <USBD_StdEPReq+0x240>
 8025b92:	e097      	b.n	8025cc4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8025b94:	7bbb      	ldrb	r3, [r7, #14]
 8025b96:	2b00      	cmp	r3, #0
 8025b98:	d007      	beq.n	8025baa <USBD_StdEPReq+0x1f2>
 8025b9a:	7bbb      	ldrb	r3, [r7, #14]
 8025b9c:	2b80      	cmp	r3, #128	; 0x80
 8025b9e:	d004      	beq.n	8025baa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8025ba0:	6839      	ldr	r1, [r7, #0]
 8025ba2:	6878      	ldr	r0, [r7, #4]
 8025ba4:	f000 fc17 	bl	80263d6 <USBD_CtlError>
                break;
 8025ba8:	e091      	b.n	8025cce <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8025baa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8025bae:	2b00      	cmp	r3, #0
 8025bb0:	da0b      	bge.n	8025bca <USBD_StdEPReq+0x212>
 8025bb2:	7bbb      	ldrb	r3, [r7, #14]
 8025bb4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8025bb8:	4613      	mov	r3, r2
 8025bba:	009b      	lsls	r3, r3, #2
 8025bbc:	4413      	add	r3, r2
 8025bbe:	009b      	lsls	r3, r3, #2
 8025bc0:	3310      	adds	r3, #16
 8025bc2:	687a      	ldr	r2, [r7, #4]
 8025bc4:	4413      	add	r3, r2
 8025bc6:	3304      	adds	r3, #4
 8025bc8:	e00b      	b.n	8025be2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8025bca:	7bbb      	ldrb	r3, [r7, #14]
 8025bcc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8025bd0:	4613      	mov	r3, r2
 8025bd2:	009b      	lsls	r3, r3, #2
 8025bd4:	4413      	add	r3, r2
 8025bd6:	009b      	lsls	r3, r3, #2
 8025bd8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8025bdc:	687a      	ldr	r2, [r7, #4]
 8025bde:	4413      	add	r3, r2
 8025be0:	3304      	adds	r3, #4
 8025be2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8025be4:	68bb      	ldr	r3, [r7, #8]
 8025be6:	2200      	movs	r2, #0
 8025be8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8025bea:	68bb      	ldr	r3, [r7, #8]
 8025bec:	2202      	movs	r2, #2
 8025bee:	4619      	mov	r1, r3
 8025bf0:	6878      	ldr	r0, [r7, #4]
 8025bf2:	f000 fc01 	bl	80263f8 <USBD_CtlSendData>
              break;
 8025bf6:	e06a      	b.n	8025cce <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8025bf8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8025bfc:	2b00      	cmp	r3, #0
 8025bfe:	da11      	bge.n	8025c24 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8025c00:	7bbb      	ldrb	r3, [r7, #14]
 8025c02:	f003 020f 	and.w	r2, r3, #15
 8025c06:	6879      	ldr	r1, [r7, #4]
 8025c08:	4613      	mov	r3, r2
 8025c0a:	009b      	lsls	r3, r3, #2
 8025c0c:	4413      	add	r3, r2
 8025c0e:	009b      	lsls	r3, r3, #2
 8025c10:	440b      	add	r3, r1
 8025c12:	3324      	adds	r3, #36	; 0x24
 8025c14:	881b      	ldrh	r3, [r3, #0]
 8025c16:	2b00      	cmp	r3, #0
 8025c18:	d117      	bne.n	8025c4a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8025c1a:	6839      	ldr	r1, [r7, #0]
 8025c1c:	6878      	ldr	r0, [r7, #4]
 8025c1e:	f000 fbda 	bl	80263d6 <USBD_CtlError>
                  break;
 8025c22:	e054      	b.n	8025cce <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8025c24:	7bbb      	ldrb	r3, [r7, #14]
 8025c26:	f003 020f 	and.w	r2, r3, #15
 8025c2a:	6879      	ldr	r1, [r7, #4]
 8025c2c:	4613      	mov	r3, r2
 8025c2e:	009b      	lsls	r3, r3, #2
 8025c30:	4413      	add	r3, r2
 8025c32:	009b      	lsls	r3, r3, #2
 8025c34:	440b      	add	r3, r1
 8025c36:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8025c3a:	881b      	ldrh	r3, [r3, #0]
 8025c3c:	2b00      	cmp	r3, #0
 8025c3e:	d104      	bne.n	8025c4a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8025c40:	6839      	ldr	r1, [r7, #0]
 8025c42:	6878      	ldr	r0, [r7, #4]
 8025c44:	f000 fbc7 	bl	80263d6 <USBD_CtlError>
                  break;
 8025c48:	e041      	b.n	8025cce <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8025c4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8025c4e:	2b00      	cmp	r3, #0
 8025c50:	da0b      	bge.n	8025c6a <USBD_StdEPReq+0x2b2>
 8025c52:	7bbb      	ldrb	r3, [r7, #14]
 8025c54:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8025c58:	4613      	mov	r3, r2
 8025c5a:	009b      	lsls	r3, r3, #2
 8025c5c:	4413      	add	r3, r2
 8025c5e:	009b      	lsls	r3, r3, #2
 8025c60:	3310      	adds	r3, #16
 8025c62:	687a      	ldr	r2, [r7, #4]
 8025c64:	4413      	add	r3, r2
 8025c66:	3304      	adds	r3, #4
 8025c68:	e00b      	b.n	8025c82 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8025c6a:	7bbb      	ldrb	r3, [r7, #14]
 8025c6c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8025c70:	4613      	mov	r3, r2
 8025c72:	009b      	lsls	r3, r3, #2
 8025c74:	4413      	add	r3, r2
 8025c76:	009b      	lsls	r3, r3, #2
 8025c78:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8025c7c:	687a      	ldr	r2, [r7, #4]
 8025c7e:	4413      	add	r3, r2
 8025c80:	3304      	adds	r3, #4
 8025c82:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8025c84:	7bbb      	ldrb	r3, [r7, #14]
 8025c86:	2b00      	cmp	r3, #0
 8025c88:	d002      	beq.n	8025c90 <USBD_StdEPReq+0x2d8>
 8025c8a:	7bbb      	ldrb	r3, [r7, #14]
 8025c8c:	2b80      	cmp	r3, #128	; 0x80
 8025c8e:	d103      	bne.n	8025c98 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8025c90:	68bb      	ldr	r3, [r7, #8]
 8025c92:	2200      	movs	r2, #0
 8025c94:	601a      	str	r2, [r3, #0]
 8025c96:	e00e      	b.n	8025cb6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8025c98:	7bbb      	ldrb	r3, [r7, #14]
 8025c9a:	4619      	mov	r1, r3
 8025c9c:	6878      	ldr	r0, [r7, #4]
 8025c9e:	f000 fd63 	bl	8026768 <USBD_LL_IsStallEP>
 8025ca2:	4603      	mov	r3, r0
 8025ca4:	2b00      	cmp	r3, #0
 8025ca6:	d003      	beq.n	8025cb0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8025ca8:	68bb      	ldr	r3, [r7, #8]
 8025caa:	2201      	movs	r2, #1
 8025cac:	601a      	str	r2, [r3, #0]
 8025cae:	e002      	b.n	8025cb6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8025cb0:	68bb      	ldr	r3, [r7, #8]
 8025cb2:	2200      	movs	r2, #0
 8025cb4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8025cb6:	68bb      	ldr	r3, [r7, #8]
 8025cb8:	2202      	movs	r2, #2
 8025cba:	4619      	mov	r1, r3
 8025cbc:	6878      	ldr	r0, [r7, #4]
 8025cbe:	f000 fb9b 	bl	80263f8 <USBD_CtlSendData>
              break;
 8025cc2:	e004      	b.n	8025cce <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8025cc4:	6839      	ldr	r1, [r7, #0]
 8025cc6:	6878      	ldr	r0, [r7, #4]
 8025cc8:	f000 fb85 	bl	80263d6 <USBD_CtlError>
              break;
 8025ccc:	bf00      	nop
          }
          break;
 8025cce:	e004      	b.n	8025cda <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8025cd0:	6839      	ldr	r1, [r7, #0]
 8025cd2:	6878      	ldr	r0, [r7, #4]
 8025cd4:	f000 fb7f 	bl	80263d6 <USBD_CtlError>
          break;
 8025cd8:	bf00      	nop
      }
      break;
 8025cda:	e005      	b.n	8025ce8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8025cdc:	6839      	ldr	r1, [r7, #0]
 8025cde:	6878      	ldr	r0, [r7, #4]
 8025ce0:	f000 fb79 	bl	80263d6 <USBD_CtlError>
      break;
 8025ce4:	e000      	b.n	8025ce8 <USBD_StdEPReq+0x330>
      break;
 8025ce6:	bf00      	nop
  }

  return ret;
 8025ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8025cea:	4618      	mov	r0, r3
 8025cec:	3710      	adds	r7, #16
 8025cee:	46bd      	mov	sp, r7
 8025cf0:	bd80      	pop	{r7, pc}
	...

08025cf4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8025cf4:	b580      	push	{r7, lr}
 8025cf6:	b084      	sub	sp, #16
 8025cf8:	af00      	add	r7, sp, #0
 8025cfa:	6078      	str	r0, [r7, #4]
 8025cfc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8025cfe:	2300      	movs	r3, #0
 8025d00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8025d02:	2300      	movs	r3, #0
 8025d04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8025d06:	2300      	movs	r3, #0
 8025d08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8025d0a:	683b      	ldr	r3, [r7, #0]
 8025d0c:	885b      	ldrh	r3, [r3, #2]
 8025d0e:	0a1b      	lsrs	r3, r3, #8
 8025d10:	b29b      	uxth	r3, r3
 8025d12:	3b01      	subs	r3, #1
 8025d14:	2b0e      	cmp	r3, #14
 8025d16:	f200 8152 	bhi.w	8025fbe <USBD_GetDescriptor+0x2ca>
 8025d1a:	a201      	add	r2, pc, #4	; (adr r2, 8025d20 <USBD_GetDescriptor+0x2c>)
 8025d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8025d20:	08025d91 	.word	0x08025d91
 8025d24:	08025da9 	.word	0x08025da9
 8025d28:	08025de9 	.word	0x08025de9
 8025d2c:	08025fbf 	.word	0x08025fbf
 8025d30:	08025fbf 	.word	0x08025fbf
 8025d34:	08025f5f 	.word	0x08025f5f
 8025d38:	08025f8b 	.word	0x08025f8b
 8025d3c:	08025fbf 	.word	0x08025fbf
 8025d40:	08025fbf 	.word	0x08025fbf
 8025d44:	08025fbf 	.word	0x08025fbf
 8025d48:	08025fbf 	.word	0x08025fbf
 8025d4c:	08025fbf 	.word	0x08025fbf
 8025d50:	08025fbf 	.word	0x08025fbf
 8025d54:	08025fbf 	.word	0x08025fbf
 8025d58:	08025d5d 	.word	0x08025d5d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8025d5c:	687b      	ldr	r3, [r7, #4]
 8025d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025d62:	69db      	ldr	r3, [r3, #28]
 8025d64:	2b00      	cmp	r3, #0
 8025d66:	d00b      	beq.n	8025d80 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8025d68:	687b      	ldr	r3, [r7, #4]
 8025d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025d6e:	69db      	ldr	r3, [r3, #28]
 8025d70:	687a      	ldr	r2, [r7, #4]
 8025d72:	7c12      	ldrb	r2, [r2, #16]
 8025d74:	f107 0108 	add.w	r1, r7, #8
 8025d78:	4610      	mov	r0, r2
 8025d7a:	4798      	blx	r3
 8025d7c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8025d7e:	e126      	b.n	8025fce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8025d80:	6839      	ldr	r1, [r7, #0]
 8025d82:	6878      	ldr	r0, [r7, #4]
 8025d84:	f000 fb27 	bl	80263d6 <USBD_CtlError>
        err++;
 8025d88:	7afb      	ldrb	r3, [r7, #11]
 8025d8a:	3301      	adds	r3, #1
 8025d8c:	72fb      	strb	r3, [r7, #11]
      break;
 8025d8e:	e11e      	b.n	8025fce <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8025d90:	687b      	ldr	r3, [r7, #4]
 8025d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025d96:	681b      	ldr	r3, [r3, #0]
 8025d98:	687a      	ldr	r2, [r7, #4]
 8025d9a:	7c12      	ldrb	r2, [r2, #16]
 8025d9c:	f107 0108 	add.w	r1, r7, #8
 8025da0:	4610      	mov	r0, r2
 8025da2:	4798      	blx	r3
 8025da4:	60f8      	str	r0, [r7, #12]
      break;
 8025da6:	e112      	b.n	8025fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8025da8:	687b      	ldr	r3, [r7, #4]
 8025daa:	7c1b      	ldrb	r3, [r3, #16]
 8025dac:	2b00      	cmp	r3, #0
 8025dae:	d10d      	bne.n	8025dcc <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8025db0:	687b      	ldr	r3, [r7, #4]
 8025db2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8025db8:	f107 0208 	add.w	r2, r7, #8
 8025dbc:	4610      	mov	r0, r2
 8025dbe:	4798      	blx	r3
 8025dc0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8025dc2:	68fb      	ldr	r3, [r7, #12]
 8025dc4:	3301      	adds	r3, #1
 8025dc6:	2202      	movs	r2, #2
 8025dc8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8025dca:	e100      	b.n	8025fce <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8025dcc:	687b      	ldr	r3, [r7, #4]
 8025dce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8025dd4:	f107 0208 	add.w	r2, r7, #8
 8025dd8:	4610      	mov	r0, r2
 8025dda:	4798      	blx	r3
 8025ddc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8025dde:	68fb      	ldr	r3, [r7, #12]
 8025de0:	3301      	adds	r3, #1
 8025de2:	2202      	movs	r2, #2
 8025de4:	701a      	strb	r2, [r3, #0]
      break;
 8025de6:	e0f2      	b.n	8025fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8025de8:	683b      	ldr	r3, [r7, #0]
 8025dea:	885b      	ldrh	r3, [r3, #2]
 8025dec:	b2db      	uxtb	r3, r3
 8025dee:	2b05      	cmp	r3, #5
 8025df0:	f200 80ac 	bhi.w	8025f4c <USBD_GetDescriptor+0x258>
 8025df4:	a201      	add	r2, pc, #4	; (adr r2, 8025dfc <USBD_GetDescriptor+0x108>)
 8025df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8025dfa:	bf00      	nop
 8025dfc:	08025e15 	.word	0x08025e15
 8025e00:	08025e49 	.word	0x08025e49
 8025e04:	08025e7d 	.word	0x08025e7d
 8025e08:	08025eb1 	.word	0x08025eb1
 8025e0c:	08025ee5 	.word	0x08025ee5
 8025e10:	08025f19 	.word	0x08025f19
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8025e14:	687b      	ldr	r3, [r7, #4]
 8025e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025e1a:	685b      	ldr	r3, [r3, #4]
 8025e1c:	2b00      	cmp	r3, #0
 8025e1e:	d00b      	beq.n	8025e38 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8025e20:	687b      	ldr	r3, [r7, #4]
 8025e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025e26:	685b      	ldr	r3, [r3, #4]
 8025e28:	687a      	ldr	r2, [r7, #4]
 8025e2a:	7c12      	ldrb	r2, [r2, #16]
 8025e2c:	f107 0108 	add.w	r1, r7, #8
 8025e30:	4610      	mov	r0, r2
 8025e32:	4798      	blx	r3
 8025e34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8025e36:	e091      	b.n	8025f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8025e38:	6839      	ldr	r1, [r7, #0]
 8025e3a:	6878      	ldr	r0, [r7, #4]
 8025e3c:	f000 facb 	bl	80263d6 <USBD_CtlError>
            err++;
 8025e40:	7afb      	ldrb	r3, [r7, #11]
 8025e42:	3301      	adds	r3, #1
 8025e44:	72fb      	strb	r3, [r7, #11]
          break;
 8025e46:	e089      	b.n	8025f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8025e48:	687b      	ldr	r3, [r7, #4]
 8025e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025e4e:	689b      	ldr	r3, [r3, #8]
 8025e50:	2b00      	cmp	r3, #0
 8025e52:	d00b      	beq.n	8025e6c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8025e54:	687b      	ldr	r3, [r7, #4]
 8025e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025e5a:	689b      	ldr	r3, [r3, #8]
 8025e5c:	687a      	ldr	r2, [r7, #4]
 8025e5e:	7c12      	ldrb	r2, [r2, #16]
 8025e60:	f107 0108 	add.w	r1, r7, #8
 8025e64:	4610      	mov	r0, r2
 8025e66:	4798      	blx	r3
 8025e68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8025e6a:	e077      	b.n	8025f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8025e6c:	6839      	ldr	r1, [r7, #0]
 8025e6e:	6878      	ldr	r0, [r7, #4]
 8025e70:	f000 fab1 	bl	80263d6 <USBD_CtlError>
            err++;
 8025e74:	7afb      	ldrb	r3, [r7, #11]
 8025e76:	3301      	adds	r3, #1
 8025e78:	72fb      	strb	r3, [r7, #11]
          break;
 8025e7a:	e06f      	b.n	8025f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8025e7c:	687b      	ldr	r3, [r7, #4]
 8025e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025e82:	68db      	ldr	r3, [r3, #12]
 8025e84:	2b00      	cmp	r3, #0
 8025e86:	d00b      	beq.n	8025ea0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8025e88:	687b      	ldr	r3, [r7, #4]
 8025e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025e8e:	68db      	ldr	r3, [r3, #12]
 8025e90:	687a      	ldr	r2, [r7, #4]
 8025e92:	7c12      	ldrb	r2, [r2, #16]
 8025e94:	f107 0108 	add.w	r1, r7, #8
 8025e98:	4610      	mov	r0, r2
 8025e9a:	4798      	blx	r3
 8025e9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8025e9e:	e05d      	b.n	8025f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8025ea0:	6839      	ldr	r1, [r7, #0]
 8025ea2:	6878      	ldr	r0, [r7, #4]
 8025ea4:	f000 fa97 	bl	80263d6 <USBD_CtlError>
            err++;
 8025ea8:	7afb      	ldrb	r3, [r7, #11]
 8025eaa:	3301      	adds	r3, #1
 8025eac:	72fb      	strb	r3, [r7, #11]
          break;
 8025eae:	e055      	b.n	8025f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8025eb0:	687b      	ldr	r3, [r7, #4]
 8025eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025eb6:	691b      	ldr	r3, [r3, #16]
 8025eb8:	2b00      	cmp	r3, #0
 8025eba:	d00b      	beq.n	8025ed4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8025ebc:	687b      	ldr	r3, [r7, #4]
 8025ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025ec2:	691b      	ldr	r3, [r3, #16]
 8025ec4:	687a      	ldr	r2, [r7, #4]
 8025ec6:	7c12      	ldrb	r2, [r2, #16]
 8025ec8:	f107 0108 	add.w	r1, r7, #8
 8025ecc:	4610      	mov	r0, r2
 8025ece:	4798      	blx	r3
 8025ed0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8025ed2:	e043      	b.n	8025f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8025ed4:	6839      	ldr	r1, [r7, #0]
 8025ed6:	6878      	ldr	r0, [r7, #4]
 8025ed8:	f000 fa7d 	bl	80263d6 <USBD_CtlError>
            err++;
 8025edc:	7afb      	ldrb	r3, [r7, #11]
 8025ede:	3301      	adds	r3, #1
 8025ee0:	72fb      	strb	r3, [r7, #11]
          break;
 8025ee2:	e03b      	b.n	8025f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8025ee4:	687b      	ldr	r3, [r7, #4]
 8025ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025eea:	695b      	ldr	r3, [r3, #20]
 8025eec:	2b00      	cmp	r3, #0
 8025eee:	d00b      	beq.n	8025f08 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8025ef0:	687b      	ldr	r3, [r7, #4]
 8025ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025ef6:	695b      	ldr	r3, [r3, #20]
 8025ef8:	687a      	ldr	r2, [r7, #4]
 8025efa:	7c12      	ldrb	r2, [r2, #16]
 8025efc:	f107 0108 	add.w	r1, r7, #8
 8025f00:	4610      	mov	r0, r2
 8025f02:	4798      	blx	r3
 8025f04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8025f06:	e029      	b.n	8025f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8025f08:	6839      	ldr	r1, [r7, #0]
 8025f0a:	6878      	ldr	r0, [r7, #4]
 8025f0c:	f000 fa63 	bl	80263d6 <USBD_CtlError>
            err++;
 8025f10:	7afb      	ldrb	r3, [r7, #11]
 8025f12:	3301      	adds	r3, #1
 8025f14:	72fb      	strb	r3, [r7, #11]
          break;
 8025f16:	e021      	b.n	8025f5c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8025f18:	687b      	ldr	r3, [r7, #4]
 8025f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025f1e:	699b      	ldr	r3, [r3, #24]
 8025f20:	2b00      	cmp	r3, #0
 8025f22:	d00b      	beq.n	8025f3c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8025f24:	687b      	ldr	r3, [r7, #4]
 8025f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8025f2a:	699b      	ldr	r3, [r3, #24]
 8025f2c:	687a      	ldr	r2, [r7, #4]
 8025f2e:	7c12      	ldrb	r2, [r2, #16]
 8025f30:	f107 0108 	add.w	r1, r7, #8
 8025f34:	4610      	mov	r0, r2
 8025f36:	4798      	blx	r3
 8025f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8025f3a:	e00f      	b.n	8025f5c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8025f3c:	6839      	ldr	r1, [r7, #0]
 8025f3e:	6878      	ldr	r0, [r7, #4]
 8025f40:	f000 fa49 	bl	80263d6 <USBD_CtlError>
            err++;
 8025f44:	7afb      	ldrb	r3, [r7, #11]
 8025f46:	3301      	adds	r3, #1
 8025f48:	72fb      	strb	r3, [r7, #11]
          break;
 8025f4a:	e007      	b.n	8025f5c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8025f4c:	6839      	ldr	r1, [r7, #0]
 8025f4e:	6878      	ldr	r0, [r7, #4]
 8025f50:	f000 fa41 	bl	80263d6 <USBD_CtlError>
          err++;
 8025f54:	7afb      	ldrb	r3, [r7, #11]
 8025f56:	3301      	adds	r3, #1
 8025f58:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8025f5a:	bf00      	nop
      }
      break;
 8025f5c:	e037      	b.n	8025fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8025f5e:	687b      	ldr	r3, [r7, #4]
 8025f60:	7c1b      	ldrb	r3, [r3, #16]
 8025f62:	2b00      	cmp	r3, #0
 8025f64:	d109      	bne.n	8025f7a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8025f66:	687b      	ldr	r3, [r7, #4]
 8025f68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8025f6e:	f107 0208 	add.w	r2, r7, #8
 8025f72:	4610      	mov	r0, r2
 8025f74:	4798      	blx	r3
 8025f76:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8025f78:	e029      	b.n	8025fce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8025f7a:	6839      	ldr	r1, [r7, #0]
 8025f7c:	6878      	ldr	r0, [r7, #4]
 8025f7e:	f000 fa2a 	bl	80263d6 <USBD_CtlError>
        err++;
 8025f82:	7afb      	ldrb	r3, [r7, #11]
 8025f84:	3301      	adds	r3, #1
 8025f86:	72fb      	strb	r3, [r7, #11]
      break;
 8025f88:	e021      	b.n	8025fce <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8025f8a:	687b      	ldr	r3, [r7, #4]
 8025f8c:	7c1b      	ldrb	r3, [r3, #16]
 8025f8e:	2b00      	cmp	r3, #0
 8025f90:	d10d      	bne.n	8025fae <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8025f92:	687b      	ldr	r3, [r7, #4]
 8025f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8025f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8025f9a:	f107 0208 	add.w	r2, r7, #8
 8025f9e:	4610      	mov	r0, r2
 8025fa0:	4798      	blx	r3
 8025fa2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8025fa4:	68fb      	ldr	r3, [r7, #12]
 8025fa6:	3301      	adds	r3, #1
 8025fa8:	2207      	movs	r2, #7
 8025faa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8025fac:	e00f      	b.n	8025fce <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8025fae:	6839      	ldr	r1, [r7, #0]
 8025fb0:	6878      	ldr	r0, [r7, #4]
 8025fb2:	f000 fa10 	bl	80263d6 <USBD_CtlError>
        err++;
 8025fb6:	7afb      	ldrb	r3, [r7, #11]
 8025fb8:	3301      	adds	r3, #1
 8025fba:	72fb      	strb	r3, [r7, #11]
      break;
 8025fbc:	e007      	b.n	8025fce <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8025fbe:	6839      	ldr	r1, [r7, #0]
 8025fc0:	6878      	ldr	r0, [r7, #4]
 8025fc2:	f000 fa08 	bl	80263d6 <USBD_CtlError>
      err++;
 8025fc6:	7afb      	ldrb	r3, [r7, #11]
 8025fc8:	3301      	adds	r3, #1
 8025fca:	72fb      	strb	r3, [r7, #11]
      break;
 8025fcc:	bf00      	nop
  }

  if (err != 0U)
 8025fce:	7afb      	ldrb	r3, [r7, #11]
 8025fd0:	2b00      	cmp	r3, #0
 8025fd2:	d11e      	bne.n	8026012 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8025fd4:	683b      	ldr	r3, [r7, #0]
 8025fd6:	88db      	ldrh	r3, [r3, #6]
 8025fd8:	2b00      	cmp	r3, #0
 8025fda:	d016      	beq.n	802600a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8025fdc:	893b      	ldrh	r3, [r7, #8]
 8025fde:	2b00      	cmp	r3, #0
 8025fe0:	d00e      	beq.n	8026000 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8025fe2:	683b      	ldr	r3, [r7, #0]
 8025fe4:	88da      	ldrh	r2, [r3, #6]
 8025fe6:	893b      	ldrh	r3, [r7, #8]
 8025fe8:	4293      	cmp	r3, r2
 8025fea:	bf28      	it	cs
 8025fec:	4613      	movcs	r3, r2
 8025fee:	b29b      	uxth	r3, r3
 8025ff0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8025ff2:	893b      	ldrh	r3, [r7, #8]
 8025ff4:	461a      	mov	r2, r3
 8025ff6:	68f9      	ldr	r1, [r7, #12]
 8025ff8:	6878      	ldr	r0, [r7, #4]
 8025ffa:	f000 f9fd 	bl	80263f8 <USBD_CtlSendData>
 8025ffe:	e009      	b.n	8026014 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8026000:	6839      	ldr	r1, [r7, #0]
 8026002:	6878      	ldr	r0, [r7, #4]
 8026004:	f000 f9e7 	bl	80263d6 <USBD_CtlError>
 8026008:	e004      	b.n	8026014 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 802600a:	6878      	ldr	r0, [r7, #4]
 802600c:	f000 fa31 	bl	8026472 <USBD_CtlSendStatus>
 8026010:	e000      	b.n	8026014 <USBD_GetDescriptor+0x320>
    return;
 8026012:	bf00      	nop
  }
}
 8026014:	3710      	adds	r7, #16
 8026016:	46bd      	mov	sp, r7
 8026018:	bd80      	pop	{r7, pc}
 802601a:	bf00      	nop

0802601c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802601c:	b580      	push	{r7, lr}
 802601e:	b084      	sub	sp, #16
 8026020:	af00      	add	r7, sp, #0
 8026022:	6078      	str	r0, [r7, #4]
 8026024:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8026026:	683b      	ldr	r3, [r7, #0]
 8026028:	889b      	ldrh	r3, [r3, #4]
 802602a:	2b00      	cmp	r3, #0
 802602c:	d131      	bne.n	8026092 <USBD_SetAddress+0x76>
 802602e:	683b      	ldr	r3, [r7, #0]
 8026030:	88db      	ldrh	r3, [r3, #6]
 8026032:	2b00      	cmp	r3, #0
 8026034:	d12d      	bne.n	8026092 <USBD_SetAddress+0x76>
 8026036:	683b      	ldr	r3, [r7, #0]
 8026038:	885b      	ldrh	r3, [r3, #2]
 802603a:	2b7f      	cmp	r3, #127	; 0x7f
 802603c:	d829      	bhi.n	8026092 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 802603e:	683b      	ldr	r3, [r7, #0]
 8026040:	885b      	ldrh	r3, [r3, #2]
 8026042:	b2db      	uxtb	r3, r3
 8026044:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8026048:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802604a:	687b      	ldr	r3, [r7, #4]
 802604c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8026050:	b2db      	uxtb	r3, r3
 8026052:	2b03      	cmp	r3, #3
 8026054:	d104      	bne.n	8026060 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8026056:	6839      	ldr	r1, [r7, #0]
 8026058:	6878      	ldr	r0, [r7, #4]
 802605a:	f000 f9bc 	bl	80263d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 802605e:	e01d      	b.n	802609c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8026060:	687b      	ldr	r3, [r7, #4]
 8026062:	7bfa      	ldrb	r2, [r7, #15]
 8026064:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8026068:	7bfb      	ldrb	r3, [r7, #15]
 802606a:	4619      	mov	r1, r3
 802606c:	6878      	ldr	r0, [r7, #4]
 802606e:	f000 fba7 	bl	80267c0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8026072:	6878      	ldr	r0, [r7, #4]
 8026074:	f000 f9fd 	bl	8026472 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8026078:	7bfb      	ldrb	r3, [r7, #15]
 802607a:	2b00      	cmp	r3, #0
 802607c:	d004      	beq.n	8026088 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 802607e:	687b      	ldr	r3, [r7, #4]
 8026080:	2202      	movs	r2, #2
 8026082:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8026086:	e009      	b.n	802609c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8026088:	687b      	ldr	r3, [r7, #4]
 802608a:	2201      	movs	r2, #1
 802608c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8026090:	e004      	b.n	802609c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8026092:	6839      	ldr	r1, [r7, #0]
 8026094:	6878      	ldr	r0, [r7, #4]
 8026096:	f000 f99e 	bl	80263d6 <USBD_CtlError>
  }
}
 802609a:	bf00      	nop
 802609c:	bf00      	nop
 802609e:	3710      	adds	r7, #16
 80260a0:	46bd      	mov	sp, r7
 80260a2:	bd80      	pop	{r7, pc}

080260a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80260a4:	b580      	push	{r7, lr}
 80260a6:	b084      	sub	sp, #16
 80260a8:	af00      	add	r7, sp, #0
 80260aa:	6078      	str	r0, [r7, #4]
 80260ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80260ae:	2300      	movs	r3, #0
 80260b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80260b2:	683b      	ldr	r3, [r7, #0]
 80260b4:	885b      	ldrh	r3, [r3, #2]
 80260b6:	b2da      	uxtb	r2, r3
 80260b8:	4b4e      	ldr	r3, [pc, #312]	; (80261f4 <USBD_SetConfig+0x150>)
 80260ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80260bc:	4b4d      	ldr	r3, [pc, #308]	; (80261f4 <USBD_SetConfig+0x150>)
 80260be:	781b      	ldrb	r3, [r3, #0]
 80260c0:	2b01      	cmp	r3, #1
 80260c2:	d905      	bls.n	80260d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80260c4:	6839      	ldr	r1, [r7, #0]
 80260c6:	6878      	ldr	r0, [r7, #4]
 80260c8:	f000 f985 	bl	80263d6 <USBD_CtlError>
    return USBD_FAIL;
 80260cc:	2303      	movs	r3, #3
 80260ce:	e08c      	b.n	80261ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80260d0:	687b      	ldr	r3, [r7, #4]
 80260d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80260d6:	b2db      	uxtb	r3, r3
 80260d8:	2b02      	cmp	r3, #2
 80260da:	d002      	beq.n	80260e2 <USBD_SetConfig+0x3e>
 80260dc:	2b03      	cmp	r3, #3
 80260de:	d029      	beq.n	8026134 <USBD_SetConfig+0x90>
 80260e0:	e075      	b.n	80261ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80260e2:	4b44      	ldr	r3, [pc, #272]	; (80261f4 <USBD_SetConfig+0x150>)
 80260e4:	781b      	ldrb	r3, [r3, #0]
 80260e6:	2b00      	cmp	r3, #0
 80260e8:	d020      	beq.n	802612c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80260ea:	4b42      	ldr	r3, [pc, #264]	; (80261f4 <USBD_SetConfig+0x150>)
 80260ec:	781b      	ldrb	r3, [r3, #0]
 80260ee:	461a      	mov	r2, r3
 80260f0:	687b      	ldr	r3, [r7, #4]
 80260f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80260f4:	4b3f      	ldr	r3, [pc, #252]	; (80261f4 <USBD_SetConfig+0x150>)
 80260f6:	781b      	ldrb	r3, [r3, #0]
 80260f8:	4619      	mov	r1, r3
 80260fa:	6878      	ldr	r0, [r7, #4]
 80260fc:	f7ff f813 	bl	8025126 <USBD_SetClassConfig>
 8026100:	4603      	mov	r3, r0
 8026102:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8026104:	7bfb      	ldrb	r3, [r7, #15]
 8026106:	2b00      	cmp	r3, #0
 8026108:	d008      	beq.n	802611c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 802610a:	6839      	ldr	r1, [r7, #0]
 802610c:	6878      	ldr	r0, [r7, #4]
 802610e:	f000 f962 	bl	80263d6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8026112:	687b      	ldr	r3, [r7, #4]
 8026114:	2202      	movs	r2, #2
 8026116:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 802611a:	e065      	b.n	80261e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 802611c:	6878      	ldr	r0, [r7, #4]
 802611e:	f000 f9a8 	bl	8026472 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8026122:	687b      	ldr	r3, [r7, #4]
 8026124:	2203      	movs	r2, #3
 8026126:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 802612a:	e05d      	b.n	80261e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 802612c:	6878      	ldr	r0, [r7, #4]
 802612e:	f000 f9a0 	bl	8026472 <USBD_CtlSendStatus>
      break;
 8026132:	e059      	b.n	80261e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8026134:	4b2f      	ldr	r3, [pc, #188]	; (80261f4 <USBD_SetConfig+0x150>)
 8026136:	781b      	ldrb	r3, [r3, #0]
 8026138:	2b00      	cmp	r3, #0
 802613a:	d112      	bne.n	8026162 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 802613c:	687b      	ldr	r3, [r7, #4]
 802613e:	2202      	movs	r2, #2
 8026140:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8026144:	4b2b      	ldr	r3, [pc, #172]	; (80261f4 <USBD_SetConfig+0x150>)
 8026146:	781b      	ldrb	r3, [r3, #0]
 8026148:	461a      	mov	r2, r3
 802614a:	687b      	ldr	r3, [r7, #4]
 802614c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 802614e:	4b29      	ldr	r3, [pc, #164]	; (80261f4 <USBD_SetConfig+0x150>)
 8026150:	781b      	ldrb	r3, [r3, #0]
 8026152:	4619      	mov	r1, r3
 8026154:	6878      	ldr	r0, [r7, #4]
 8026156:	f7ff f802 	bl	802515e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 802615a:	6878      	ldr	r0, [r7, #4]
 802615c:	f000 f989 	bl	8026472 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8026160:	e042      	b.n	80261e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8026162:	4b24      	ldr	r3, [pc, #144]	; (80261f4 <USBD_SetConfig+0x150>)
 8026164:	781b      	ldrb	r3, [r3, #0]
 8026166:	461a      	mov	r2, r3
 8026168:	687b      	ldr	r3, [r7, #4]
 802616a:	685b      	ldr	r3, [r3, #4]
 802616c:	429a      	cmp	r2, r3
 802616e:	d02a      	beq.n	80261c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8026170:	687b      	ldr	r3, [r7, #4]
 8026172:	685b      	ldr	r3, [r3, #4]
 8026174:	b2db      	uxtb	r3, r3
 8026176:	4619      	mov	r1, r3
 8026178:	6878      	ldr	r0, [r7, #4]
 802617a:	f7fe fff0 	bl	802515e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 802617e:	4b1d      	ldr	r3, [pc, #116]	; (80261f4 <USBD_SetConfig+0x150>)
 8026180:	781b      	ldrb	r3, [r3, #0]
 8026182:	461a      	mov	r2, r3
 8026184:	687b      	ldr	r3, [r7, #4]
 8026186:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8026188:	4b1a      	ldr	r3, [pc, #104]	; (80261f4 <USBD_SetConfig+0x150>)
 802618a:	781b      	ldrb	r3, [r3, #0]
 802618c:	4619      	mov	r1, r3
 802618e:	6878      	ldr	r0, [r7, #4]
 8026190:	f7fe ffc9 	bl	8025126 <USBD_SetClassConfig>
 8026194:	4603      	mov	r3, r0
 8026196:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8026198:	7bfb      	ldrb	r3, [r7, #15]
 802619a:	2b00      	cmp	r3, #0
 802619c:	d00f      	beq.n	80261be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 802619e:	6839      	ldr	r1, [r7, #0]
 80261a0:	6878      	ldr	r0, [r7, #4]
 80261a2:	f000 f918 	bl	80263d6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80261a6:	687b      	ldr	r3, [r7, #4]
 80261a8:	685b      	ldr	r3, [r3, #4]
 80261aa:	b2db      	uxtb	r3, r3
 80261ac:	4619      	mov	r1, r3
 80261ae:	6878      	ldr	r0, [r7, #4]
 80261b0:	f7fe ffd5 	bl	802515e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80261b4:	687b      	ldr	r3, [r7, #4]
 80261b6:	2202      	movs	r2, #2
 80261b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80261bc:	e014      	b.n	80261e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80261be:	6878      	ldr	r0, [r7, #4]
 80261c0:	f000 f957 	bl	8026472 <USBD_CtlSendStatus>
      break;
 80261c4:	e010      	b.n	80261e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80261c6:	6878      	ldr	r0, [r7, #4]
 80261c8:	f000 f953 	bl	8026472 <USBD_CtlSendStatus>
      break;
 80261cc:	e00c      	b.n	80261e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80261ce:	6839      	ldr	r1, [r7, #0]
 80261d0:	6878      	ldr	r0, [r7, #4]
 80261d2:	f000 f900 	bl	80263d6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80261d6:	4b07      	ldr	r3, [pc, #28]	; (80261f4 <USBD_SetConfig+0x150>)
 80261d8:	781b      	ldrb	r3, [r3, #0]
 80261da:	4619      	mov	r1, r3
 80261dc:	6878      	ldr	r0, [r7, #4]
 80261de:	f7fe ffbe 	bl	802515e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80261e2:	2303      	movs	r3, #3
 80261e4:	73fb      	strb	r3, [r7, #15]
      break;
 80261e6:	bf00      	nop
  }

  return ret;
 80261e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80261ea:	4618      	mov	r0, r3
 80261ec:	3710      	adds	r7, #16
 80261ee:	46bd      	mov	sp, r7
 80261f0:	bd80      	pop	{r7, pc}
 80261f2:	bf00      	nop
 80261f4:	200001bc 	.word	0x200001bc

080261f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80261f8:	b580      	push	{r7, lr}
 80261fa:	b082      	sub	sp, #8
 80261fc:	af00      	add	r7, sp, #0
 80261fe:	6078      	str	r0, [r7, #4]
 8026200:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8026202:	683b      	ldr	r3, [r7, #0]
 8026204:	88db      	ldrh	r3, [r3, #6]
 8026206:	2b01      	cmp	r3, #1
 8026208:	d004      	beq.n	8026214 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 802620a:	6839      	ldr	r1, [r7, #0]
 802620c:	6878      	ldr	r0, [r7, #4]
 802620e:	f000 f8e2 	bl	80263d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8026212:	e023      	b.n	802625c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8026214:	687b      	ldr	r3, [r7, #4]
 8026216:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802621a:	b2db      	uxtb	r3, r3
 802621c:	2b02      	cmp	r3, #2
 802621e:	dc02      	bgt.n	8026226 <USBD_GetConfig+0x2e>
 8026220:	2b00      	cmp	r3, #0
 8026222:	dc03      	bgt.n	802622c <USBD_GetConfig+0x34>
 8026224:	e015      	b.n	8026252 <USBD_GetConfig+0x5a>
 8026226:	2b03      	cmp	r3, #3
 8026228:	d00b      	beq.n	8026242 <USBD_GetConfig+0x4a>
 802622a:	e012      	b.n	8026252 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 802622c:	687b      	ldr	r3, [r7, #4]
 802622e:	2200      	movs	r2, #0
 8026230:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8026232:	687b      	ldr	r3, [r7, #4]
 8026234:	3308      	adds	r3, #8
 8026236:	2201      	movs	r2, #1
 8026238:	4619      	mov	r1, r3
 802623a:	6878      	ldr	r0, [r7, #4]
 802623c:	f000 f8dc 	bl	80263f8 <USBD_CtlSendData>
        break;
 8026240:	e00c      	b.n	802625c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8026242:	687b      	ldr	r3, [r7, #4]
 8026244:	3304      	adds	r3, #4
 8026246:	2201      	movs	r2, #1
 8026248:	4619      	mov	r1, r3
 802624a:	6878      	ldr	r0, [r7, #4]
 802624c:	f000 f8d4 	bl	80263f8 <USBD_CtlSendData>
        break;
 8026250:	e004      	b.n	802625c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8026252:	6839      	ldr	r1, [r7, #0]
 8026254:	6878      	ldr	r0, [r7, #4]
 8026256:	f000 f8be 	bl	80263d6 <USBD_CtlError>
        break;
 802625a:	bf00      	nop
}
 802625c:	bf00      	nop
 802625e:	3708      	adds	r7, #8
 8026260:	46bd      	mov	sp, r7
 8026262:	bd80      	pop	{r7, pc}

08026264 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8026264:	b580      	push	{r7, lr}
 8026266:	b082      	sub	sp, #8
 8026268:	af00      	add	r7, sp, #0
 802626a:	6078      	str	r0, [r7, #4]
 802626c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 802626e:	687b      	ldr	r3, [r7, #4]
 8026270:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8026274:	b2db      	uxtb	r3, r3
 8026276:	3b01      	subs	r3, #1
 8026278:	2b02      	cmp	r3, #2
 802627a:	d81e      	bhi.n	80262ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 802627c:	683b      	ldr	r3, [r7, #0]
 802627e:	88db      	ldrh	r3, [r3, #6]
 8026280:	2b02      	cmp	r3, #2
 8026282:	d004      	beq.n	802628e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8026284:	6839      	ldr	r1, [r7, #0]
 8026286:	6878      	ldr	r0, [r7, #4]
 8026288:	f000 f8a5 	bl	80263d6 <USBD_CtlError>
        break;
 802628c:	e01a      	b.n	80262c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 802628e:	687b      	ldr	r3, [r7, #4]
 8026290:	2201      	movs	r2, #1
 8026292:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8026294:	687b      	ldr	r3, [r7, #4]
 8026296:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 802629a:	2b00      	cmp	r3, #0
 802629c:	d005      	beq.n	80262aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 802629e:	687b      	ldr	r3, [r7, #4]
 80262a0:	68db      	ldr	r3, [r3, #12]
 80262a2:	f043 0202 	orr.w	r2, r3, #2
 80262a6:	687b      	ldr	r3, [r7, #4]
 80262a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80262aa:	687b      	ldr	r3, [r7, #4]
 80262ac:	330c      	adds	r3, #12
 80262ae:	2202      	movs	r2, #2
 80262b0:	4619      	mov	r1, r3
 80262b2:	6878      	ldr	r0, [r7, #4]
 80262b4:	f000 f8a0 	bl	80263f8 <USBD_CtlSendData>
      break;
 80262b8:	e004      	b.n	80262c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80262ba:	6839      	ldr	r1, [r7, #0]
 80262bc:	6878      	ldr	r0, [r7, #4]
 80262be:	f000 f88a 	bl	80263d6 <USBD_CtlError>
      break;
 80262c2:	bf00      	nop
  }
}
 80262c4:	bf00      	nop
 80262c6:	3708      	adds	r7, #8
 80262c8:	46bd      	mov	sp, r7
 80262ca:	bd80      	pop	{r7, pc}

080262cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80262cc:	b580      	push	{r7, lr}
 80262ce:	b082      	sub	sp, #8
 80262d0:	af00      	add	r7, sp, #0
 80262d2:	6078      	str	r0, [r7, #4]
 80262d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80262d6:	683b      	ldr	r3, [r7, #0]
 80262d8:	885b      	ldrh	r3, [r3, #2]
 80262da:	2b01      	cmp	r3, #1
 80262dc:	d107      	bne.n	80262ee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80262de:	687b      	ldr	r3, [r7, #4]
 80262e0:	2201      	movs	r2, #1
 80262e2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80262e6:	6878      	ldr	r0, [r7, #4]
 80262e8:	f000 f8c3 	bl	8026472 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80262ec:	e013      	b.n	8026316 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80262ee:	683b      	ldr	r3, [r7, #0]
 80262f0:	885b      	ldrh	r3, [r3, #2]
 80262f2:	2b02      	cmp	r3, #2
 80262f4:	d10b      	bne.n	802630e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80262f6:	683b      	ldr	r3, [r7, #0]
 80262f8:	889b      	ldrh	r3, [r3, #4]
 80262fa:	0a1b      	lsrs	r3, r3, #8
 80262fc:	b29b      	uxth	r3, r3
 80262fe:	b2da      	uxtb	r2, r3
 8026300:	687b      	ldr	r3, [r7, #4]
 8026302:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8026306:	6878      	ldr	r0, [r7, #4]
 8026308:	f000 f8b3 	bl	8026472 <USBD_CtlSendStatus>
}
 802630c:	e003      	b.n	8026316 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 802630e:	6839      	ldr	r1, [r7, #0]
 8026310:	6878      	ldr	r0, [r7, #4]
 8026312:	f000 f860 	bl	80263d6 <USBD_CtlError>
}
 8026316:	bf00      	nop
 8026318:	3708      	adds	r7, #8
 802631a:	46bd      	mov	sp, r7
 802631c:	bd80      	pop	{r7, pc}

0802631e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 802631e:	b580      	push	{r7, lr}
 8026320:	b082      	sub	sp, #8
 8026322:	af00      	add	r7, sp, #0
 8026324:	6078      	str	r0, [r7, #4]
 8026326:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8026328:	687b      	ldr	r3, [r7, #4]
 802632a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 802632e:	b2db      	uxtb	r3, r3
 8026330:	3b01      	subs	r3, #1
 8026332:	2b02      	cmp	r3, #2
 8026334:	d80b      	bhi.n	802634e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8026336:	683b      	ldr	r3, [r7, #0]
 8026338:	885b      	ldrh	r3, [r3, #2]
 802633a:	2b01      	cmp	r3, #1
 802633c:	d10c      	bne.n	8026358 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 802633e:	687b      	ldr	r3, [r7, #4]
 8026340:	2200      	movs	r2, #0
 8026342:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8026346:	6878      	ldr	r0, [r7, #4]
 8026348:	f000 f893 	bl	8026472 <USBD_CtlSendStatus>
      }
      break;
 802634c:	e004      	b.n	8026358 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 802634e:	6839      	ldr	r1, [r7, #0]
 8026350:	6878      	ldr	r0, [r7, #4]
 8026352:	f000 f840 	bl	80263d6 <USBD_CtlError>
      break;
 8026356:	e000      	b.n	802635a <USBD_ClrFeature+0x3c>
      break;
 8026358:	bf00      	nop
  }
}
 802635a:	bf00      	nop
 802635c:	3708      	adds	r7, #8
 802635e:	46bd      	mov	sp, r7
 8026360:	bd80      	pop	{r7, pc}

08026362 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8026362:	b580      	push	{r7, lr}
 8026364:	b084      	sub	sp, #16
 8026366:	af00      	add	r7, sp, #0
 8026368:	6078      	str	r0, [r7, #4]
 802636a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 802636c:	683b      	ldr	r3, [r7, #0]
 802636e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8026370:	68fb      	ldr	r3, [r7, #12]
 8026372:	781a      	ldrb	r2, [r3, #0]
 8026374:	687b      	ldr	r3, [r7, #4]
 8026376:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8026378:	68fb      	ldr	r3, [r7, #12]
 802637a:	3301      	adds	r3, #1
 802637c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 802637e:	68fb      	ldr	r3, [r7, #12]
 8026380:	781a      	ldrb	r2, [r3, #0]
 8026382:	687b      	ldr	r3, [r7, #4]
 8026384:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8026386:	68fb      	ldr	r3, [r7, #12]
 8026388:	3301      	adds	r3, #1
 802638a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 802638c:	68f8      	ldr	r0, [r7, #12]
 802638e:	f7ff fa16 	bl	80257be <SWAPBYTE>
 8026392:	4603      	mov	r3, r0
 8026394:	461a      	mov	r2, r3
 8026396:	687b      	ldr	r3, [r7, #4]
 8026398:	805a      	strh	r2, [r3, #2]

  pbuff++;
 802639a:	68fb      	ldr	r3, [r7, #12]
 802639c:	3301      	adds	r3, #1
 802639e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80263a0:	68fb      	ldr	r3, [r7, #12]
 80263a2:	3301      	adds	r3, #1
 80263a4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80263a6:	68f8      	ldr	r0, [r7, #12]
 80263a8:	f7ff fa09 	bl	80257be <SWAPBYTE>
 80263ac:	4603      	mov	r3, r0
 80263ae:	461a      	mov	r2, r3
 80263b0:	687b      	ldr	r3, [r7, #4]
 80263b2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80263b4:	68fb      	ldr	r3, [r7, #12]
 80263b6:	3301      	adds	r3, #1
 80263b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80263ba:	68fb      	ldr	r3, [r7, #12]
 80263bc:	3301      	adds	r3, #1
 80263be:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80263c0:	68f8      	ldr	r0, [r7, #12]
 80263c2:	f7ff f9fc 	bl	80257be <SWAPBYTE>
 80263c6:	4603      	mov	r3, r0
 80263c8:	461a      	mov	r2, r3
 80263ca:	687b      	ldr	r3, [r7, #4]
 80263cc:	80da      	strh	r2, [r3, #6]
}
 80263ce:	bf00      	nop
 80263d0:	3710      	adds	r7, #16
 80263d2:	46bd      	mov	sp, r7
 80263d4:	bd80      	pop	{r7, pc}

080263d6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80263d6:	b580      	push	{r7, lr}
 80263d8:	b082      	sub	sp, #8
 80263da:	af00      	add	r7, sp, #0
 80263dc:	6078      	str	r0, [r7, #4]
 80263de:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80263e0:	2180      	movs	r1, #128	; 0x80
 80263e2:	6878      	ldr	r0, [r7, #4]
 80263e4:	f000 f982 	bl	80266ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80263e8:	2100      	movs	r1, #0
 80263ea:	6878      	ldr	r0, [r7, #4]
 80263ec:	f000 f97e 	bl	80266ec <USBD_LL_StallEP>
}
 80263f0:	bf00      	nop
 80263f2:	3708      	adds	r7, #8
 80263f4:	46bd      	mov	sp, r7
 80263f6:	bd80      	pop	{r7, pc}

080263f8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80263f8:	b580      	push	{r7, lr}
 80263fa:	b084      	sub	sp, #16
 80263fc:	af00      	add	r7, sp, #0
 80263fe:	60f8      	str	r0, [r7, #12]
 8026400:	60b9      	str	r1, [r7, #8]
 8026402:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8026404:	68fb      	ldr	r3, [r7, #12]
 8026406:	2202      	movs	r2, #2
 8026408:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 802640c:	68fb      	ldr	r3, [r7, #12]
 802640e:	687a      	ldr	r2, [r7, #4]
 8026410:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8026412:	68fb      	ldr	r3, [r7, #12]
 8026414:	687a      	ldr	r2, [r7, #4]
 8026416:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8026418:	687b      	ldr	r3, [r7, #4]
 802641a:	68ba      	ldr	r2, [r7, #8]
 802641c:	2100      	movs	r1, #0
 802641e:	68f8      	ldr	r0, [r7, #12]
 8026420:	f000 f9ed 	bl	80267fe <USBD_LL_Transmit>

  return USBD_OK;
 8026424:	2300      	movs	r3, #0
}
 8026426:	4618      	mov	r0, r3
 8026428:	3710      	adds	r7, #16
 802642a:	46bd      	mov	sp, r7
 802642c:	bd80      	pop	{r7, pc}

0802642e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 802642e:	b580      	push	{r7, lr}
 8026430:	b084      	sub	sp, #16
 8026432:	af00      	add	r7, sp, #0
 8026434:	60f8      	str	r0, [r7, #12]
 8026436:	60b9      	str	r1, [r7, #8]
 8026438:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 802643a:	687b      	ldr	r3, [r7, #4]
 802643c:	68ba      	ldr	r2, [r7, #8]
 802643e:	2100      	movs	r1, #0
 8026440:	68f8      	ldr	r0, [r7, #12]
 8026442:	f000 f9dc 	bl	80267fe <USBD_LL_Transmit>

  return USBD_OK;
 8026446:	2300      	movs	r3, #0
}
 8026448:	4618      	mov	r0, r3
 802644a:	3710      	adds	r7, #16
 802644c:	46bd      	mov	sp, r7
 802644e:	bd80      	pop	{r7, pc}

08026450 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8026450:	b580      	push	{r7, lr}
 8026452:	b084      	sub	sp, #16
 8026454:	af00      	add	r7, sp, #0
 8026456:	60f8      	str	r0, [r7, #12]
 8026458:	60b9      	str	r1, [r7, #8]
 802645a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 802645c:	687b      	ldr	r3, [r7, #4]
 802645e:	68ba      	ldr	r2, [r7, #8]
 8026460:	2100      	movs	r1, #0
 8026462:	68f8      	ldr	r0, [r7, #12]
 8026464:	f000 f9ec 	bl	8026840 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8026468:	2300      	movs	r3, #0
}
 802646a:	4618      	mov	r0, r3
 802646c:	3710      	adds	r7, #16
 802646e:	46bd      	mov	sp, r7
 8026470:	bd80      	pop	{r7, pc}

08026472 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8026472:	b580      	push	{r7, lr}
 8026474:	b082      	sub	sp, #8
 8026476:	af00      	add	r7, sp, #0
 8026478:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 802647a:	687b      	ldr	r3, [r7, #4]
 802647c:	2204      	movs	r2, #4
 802647e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8026482:	2300      	movs	r3, #0
 8026484:	2200      	movs	r2, #0
 8026486:	2100      	movs	r1, #0
 8026488:	6878      	ldr	r0, [r7, #4]
 802648a:	f000 f9b8 	bl	80267fe <USBD_LL_Transmit>

  return USBD_OK;
 802648e:	2300      	movs	r3, #0
}
 8026490:	4618      	mov	r0, r3
 8026492:	3708      	adds	r7, #8
 8026494:	46bd      	mov	sp, r7
 8026496:	bd80      	pop	{r7, pc}

08026498 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8026498:	b580      	push	{r7, lr}
 802649a:	b082      	sub	sp, #8
 802649c:	af00      	add	r7, sp, #0
 802649e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80264a0:	687b      	ldr	r3, [r7, #4]
 80264a2:	2205      	movs	r2, #5
 80264a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80264a8:	2300      	movs	r3, #0
 80264aa:	2200      	movs	r2, #0
 80264ac:	2100      	movs	r1, #0
 80264ae:	6878      	ldr	r0, [r7, #4]
 80264b0:	f000 f9c6 	bl	8026840 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80264b4:	2300      	movs	r3, #0
}
 80264b6:	4618      	mov	r0, r3
 80264b8:	3708      	adds	r7, #8
 80264ba:	46bd      	mov	sp, r7
 80264bc:	bd80      	pop	{r7, pc}

080264be <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80264be:	b580      	push	{r7, lr}
 80264c0:	b082      	sub	sp, #8
 80264c2:	af00      	add	r7, sp, #0
 80264c4:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80264c6:	687b      	ldr	r3, [r7, #4]
 80264c8:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 80264cc:	687b      	ldr	r3, [r7, #4]
 80264ce:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80264d2:	4619      	mov	r1, r3
 80264d4:	4610      	mov	r0, r2
 80264d6:	f7fe fe5c 	bl	8025192 <USBD_LL_SetupStage>
}
 80264da:	bf00      	nop
 80264dc:	3708      	adds	r7, #8
 80264de:	46bd      	mov	sp, r7
 80264e0:	bd80      	pop	{r7, pc}

080264e2 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80264e2:	b580      	push	{r7, lr}
 80264e4:	b082      	sub	sp, #8
 80264e6:	af00      	add	r7, sp, #0
 80264e8:	6078      	str	r0, [r7, #4]
 80264ea:	460b      	mov	r3, r1
 80264ec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80264ee:	687b      	ldr	r3, [r7, #4]
 80264f0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80264f4:	78fa      	ldrb	r2, [r7, #3]
 80264f6:	6879      	ldr	r1, [r7, #4]
 80264f8:	4613      	mov	r3, r2
 80264fa:	00db      	lsls	r3, r3, #3
 80264fc:	4413      	add	r3, r2
 80264fe:	009b      	lsls	r3, r3, #2
 8026500:	440b      	add	r3, r1
 8026502:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8026506:	681a      	ldr	r2, [r3, #0]
 8026508:	78fb      	ldrb	r3, [r7, #3]
 802650a:	4619      	mov	r1, r3
 802650c:	f7fe fe96 	bl	802523c <USBD_LL_DataOutStage>
}
 8026510:	bf00      	nop
 8026512:	3708      	adds	r7, #8
 8026514:	46bd      	mov	sp, r7
 8026516:	bd80      	pop	{r7, pc}

08026518 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8026518:	b580      	push	{r7, lr}
 802651a:	b082      	sub	sp, #8
 802651c:	af00      	add	r7, sp, #0
 802651e:	6078      	str	r0, [r7, #4]
 8026520:	460b      	mov	r3, r1
 8026522:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8026524:	687b      	ldr	r3, [r7, #4]
 8026526:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 802652a:	78fa      	ldrb	r2, [r7, #3]
 802652c:	6879      	ldr	r1, [r7, #4]
 802652e:	4613      	mov	r3, r2
 8026530:	00db      	lsls	r3, r3, #3
 8026532:	4413      	add	r3, r2
 8026534:	009b      	lsls	r3, r3, #2
 8026536:	440b      	add	r3, r1
 8026538:	334c      	adds	r3, #76	; 0x4c
 802653a:	681a      	ldr	r2, [r3, #0]
 802653c:	78fb      	ldrb	r3, [r7, #3]
 802653e:	4619      	mov	r1, r3
 8026540:	f7fe ff2f 	bl	80253a2 <USBD_LL_DataInStage>
}
 8026544:	bf00      	nop
 8026546:	3708      	adds	r7, #8
 8026548:	46bd      	mov	sp, r7
 802654a:	bd80      	pop	{r7, pc}

0802654c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 802654c:	b580      	push	{r7, lr}
 802654e:	b082      	sub	sp, #8
 8026550:	af00      	add	r7, sp, #0
 8026552:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8026554:	687b      	ldr	r3, [r7, #4]
 8026556:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 802655a:	4618      	mov	r0, r3
 802655c:	f7ff f863 	bl	8025626 <USBD_LL_SOF>
}
 8026560:	bf00      	nop
 8026562:	3708      	adds	r7, #8
 8026564:	46bd      	mov	sp, r7
 8026566:	bd80      	pop	{r7, pc}

08026568 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8026568:	b580      	push	{r7, lr}
 802656a:	b084      	sub	sp, #16
 802656c:	af00      	add	r7, sp, #0
 802656e:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8026570:	2301      	movs	r3, #1
 8026572:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8026574:	687b      	ldr	r3, [r7, #4]
 8026576:	68db      	ldr	r3, [r3, #12]
 8026578:	2b00      	cmp	r3, #0
 802657a:	d102      	bne.n	8026582 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 802657c:	2300      	movs	r3, #0
 802657e:	73fb      	strb	r3, [r7, #15]
 8026580:	e008      	b.n	8026594 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8026582:	687b      	ldr	r3, [r7, #4]
 8026584:	68db      	ldr	r3, [r3, #12]
 8026586:	2b02      	cmp	r3, #2
 8026588:	d102      	bne.n	8026590 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 802658a:	2301      	movs	r3, #1
 802658c:	73fb      	strb	r3, [r7, #15]
 802658e:	e001      	b.n	8026594 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8026590:	f7fa f952 	bl	8020838 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8026594:	687b      	ldr	r3, [r7, #4]
 8026596:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 802659a:	7bfa      	ldrb	r2, [r7, #15]
 802659c:	4611      	mov	r1, r2
 802659e:	4618      	mov	r0, r3
 80265a0:	f7ff f803 	bl	80255aa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80265a4:	687b      	ldr	r3, [r7, #4]
 80265a6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80265aa:	4618      	mov	r0, r3
 80265ac:	f7fe ffab 	bl	8025506 <USBD_LL_Reset>
}
 80265b0:	bf00      	nop
 80265b2:	3710      	adds	r7, #16
 80265b4:	46bd      	mov	sp, r7
 80265b6:	bd80      	pop	{r7, pc}

080265b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80265b8:	b580      	push	{r7, lr}
 80265ba:	b082      	sub	sp, #8
 80265bc:	af00      	add	r7, sp, #0
 80265be:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80265c0:	687b      	ldr	r3, [r7, #4]
 80265c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80265c6:	4618      	mov	r0, r3
 80265c8:	f7fe ffff 	bl	80255ca <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80265cc:	687b      	ldr	r3, [r7, #4]
 80265ce:	681b      	ldr	r3, [r3, #0]
 80265d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80265d4:	681b      	ldr	r3, [r3, #0]
 80265d6:	687a      	ldr	r2, [r7, #4]
 80265d8:	6812      	ldr	r2, [r2, #0]
 80265da:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80265de:	f043 0301 	orr.w	r3, r3, #1
 80265e2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80265e4:	687b      	ldr	r3, [r7, #4]
 80265e6:	6a1b      	ldr	r3, [r3, #32]
 80265e8:	2b00      	cmp	r3, #0
 80265ea:	d005      	beq.n	80265f8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80265ec:	4b04      	ldr	r3, [pc, #16]	; (8026600 <HAL_PCD_SuspendCallback+0x48>)
 80265ee:	691b      	ldr	r3, [r3, #16]
 80265f0:	4a03      	ldr	r2, [pc, #12]	; (8026600 <HAL_PCD_SuspendCallback+0x48>)
 80265f2:	f043 0306 	orr.w	r3, r3, #6
 80265f6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80265f8:	bf00      	nop
 80265fa:	3708      	adds	r7, #8
 80265fc:	46bd      	mov	sp, r7
 80265fe:	bd80      	pop	{r7, pc}
 8026600:	e000ed00 	.word	0xe000ed00

08026604 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8026604:	b580      	push	{r7, lr}
 8026606:	b082      	sub	sp, #8
 8026608:	af00      	add	r7, sp, #0
 802660a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 802660c:	687b      	ldr	r3, [r7, #4]
 802660e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8026612:	4618      	mov	r0, r3
 8026614:	f7fe ffef 	bl	80255f6 <USBD_LL_Resume>
}
 8026618:	bf00      	nop
 802661a:	3708      	adds	r7, #8
 802661c:	46bd      	mov	sp, r7
 802661e:	bd80      	pop	{r7, pc}

08026620 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8026620:	b580      	push	{r7, lr}
 8026622:	b082      	sub	sp, #8
 8026624:	af00      	add	r7, sp, #0
 8026626:	6078      	str	r0, [r7, #4]
 8026628:	460b      	mov	r3, r1
 802662a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 802662c:	687b      	ldr	r3, [r7, #4]
 802662e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8026632:	78fa      	ldrb	r2, [r7, #3]
 8026634:	4611      	mov	r1, r2
 8026636:	4618      	mov	r0, r3
 8026638:	f7ff f847 	bl	80256ca <USBD_LL_IsoOUTIncomplete>
}
 802663c:	bf00      	nop
 802663e:	3708      	adds	r7, #8
 8026640:	46bd      	mov	sp, r7
 8026642:	bd80      	pop	{r7, pc}

08026644 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8026644:	b580      	push	{r7, lr}
 8026646:	b082      	sub	sp, #8
 8026648:	af00      	add	r7, sp, #0
 802664a:	6078      	str	r0, [r7, #4]
 802664c:	460b      	mov	r3, r1
 802664e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8026650:	687b      	ldr	r3, [r7, #4]
 8026652:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8026656:	78fa      	ldrb	r2, [r7, #3]
 8026658:	4611      	mov	r1, r2
 802665a:	4618      	mov	r0, r3
 802665c:	f7ff f803 	bl	8025666 <USBD_LL_IsoINIncomplete>
}
 8026660:	bf00      	nop
 8026662:	3708      	adds	r7, #8
 8026664:	46bd      	mov	sp, r7
 8026666:	bd80      	pop	{r7, pc}

08026668 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8026668:	b580      	push	{r7, lr}
 802666a:	b082      	sub	sp, #8
 802666c:	af00      	add	r7, sp, #0
 802666e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8026670:	687b      	ldr	r3, [r7, #4]
 8026672:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8026676:	4618      	mov	r0, r3
 8026678:	f7ff f859 	bl	802572e <USBD_LL_DevConnected>
}
 802667c:	bf00      	nop
 802667e:	3708      	adds	r7, #8
 8026680:	46bd      	mov	sp, r7
 8026682:	bd80      	pop	{r7, pc}

08026684 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8026684:	b580      	push	{r7, lr}
 8026686:	b082      	sub	sp, #8
 8026688:	af00      	add	r7, sp, #0
 802668a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 802668c:	687b      	ldr	r3, [r7, #4]
 802668e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8026692:	4618      	mov	r0, r3
 8026694:	f7ff f856 	bl	8025744 <USBD_LL_DevDisconnected>
}
 8026698:	bf00      	nop
 802669a:	3708      	adds	r7, #8
 802669c:	46bd      	mov	sp, r7
 802669e:	bd80      	pop	{r7, pc}

080266a0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80266a0:	b580      	push	{r7, lr}
 80266a2:	b084      	sub	sp, #16
 80266a4:	af00      	add	r7, sp, #0
 80266a6:	6078      	str	r0, [r7, #4]
 80266a8:	4608      	mov	r0, r1
 80266aa:	4611      	mov	r1, r2
 80266ac:	461a      	mov	r2, r3
 80266ae:	4603      	mov	r3, r0
 80266b0:	70fb      	strb	r3, [r7, #3]
 80266b2:	460b      	mov	r3, r1
 80266b4:	70bb      	strb	r3, [r7, #2]
 80266b6:	4613      	mov	r3, r2
 80266b8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80266ba:	2300      	movs	r3, #0
 80266bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80266be:	2300      	movs	r3, #0
 80266c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80266c2:	687b      	ldr	r3, [r7, #4]
 80266c4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80266c8:	78bb      	ldrb	r3, [r7, #2]
 80266ca:	883a      	ldrh	r2, [r7, #0]
 80266cc:	78f9      	ldrb	r1, [r7, #3]
 80266ce:	f7fb fb9f 	bl	8021e10 <HAL_PCD_EP_Open>
 80266d2:	4603      	mov	r3, r0
 80266d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80266d6:	7bfb      	ldrb	r3, [r7, #15]
 80266d8:	4618      	mov	r0, r3
 80266da:	f000 f921 	bl	8026920 <USBD_Get_USB_Status>
 80266de:	4603      	mov	r3, r0
 80266e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80266e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80266e4:	4618      	mov	r0, r3
 80266e6:	3710      	adds	r7, #16
 80266e8:	46bd      	mov	sp, r7
 80266ea:	bd80      	pop	{r7, pc}

080266ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80266ec:	b580      	push	{r7, lr}
 80266ee:	b084      	sub	sp, #16
 80266f0:	af00      	add	r7, sp, #0
 80266f2:	6078      	str	r0, [r7, #4]
 80266f4:	460b      	mov	r3, r1
 80266f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80266f8:	2300      	movs	r3, #0
 80266fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80266fc:	2300      	movs	r3, #0
 80266fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8026700:	687b      	ldr	r3, [r7, #4]
 8026702:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8026706:	78fa      	ldrb	r2, [r7, #3]
 8026708:	4611      	mov	r1, r2
 802670a:	4618      	mov	r0, r3
 802670c:	f7fb fc7d 	bl	802200a <HAL_PCD_EP_SetStall>
 8026710:	4603      	mov	r3, r0
 8026712:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8026714:	7bfb      	ldrb	r3, [r7, #15]
 8026716:	4618      	mov	r0, r3
 8026718:	f000 f902 	bl	8026920 <USBD_Get_USB_Status>
 802671c:	4603      	mov	r3, r0
 802671e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8026720:	7bbb      	ldrb	r3, [r7, #14]
}
 8026722:	4618      	mov	r0, r3
 8026724:	3710      	adds	r7, #16
 8026726:	46bd      	mov	sp, r7
 8026728:	bd80      	pop	{r7, pc}

0802672a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 802672a:	b580      	push	{r7, lr}
 802672c:	b084      	sub	sp, #16
 802672e:	af00      	add	r7, sp, #0
 8026730:	6078      	str	r0, [r7, #4]
 8026732:	460b      	mov	r3, r1
 8026734:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8026736:	2300      	movs	r3, #0
 8026738:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802673a:	2300      	movs	r3, #0
 802673c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 802673e:	687b      	ldr	r3, [r7, #4]
 8026740:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8026744:	78fa      	ldrb	r2, [r7, #3]
 8026746:	4611      	mov	r1, r2
 8026748:	4618      	mov	r0, r3
 802674a:	f7fb fcc2 	bl	80220d2 <HAL_PCD_EP_ClrStall>
 802674e:	4603      	mov	r3, r0
 8026750:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8026752:	7bfb      	ldrb	r3, [r7, #15]
 8026754:	4618      	mov	r0, r3
 8026756:	f000 f8e3 	bl	8026920 <USBD_Get_USB_Status>
 802675a:	4603      	mov	r3, r0
 802675c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 802675e:	7bbb      	ldrb	r3, [r7, #14]
}
 8026760:	4618      	mov	r0, r3
 8026762:	3710      	adds	r7, #16
 8026764:	46bd      	mov	sp, r7
 8026766:	bd80      	pop	{r7, pc}

08026768 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8026768:	b480      	push	{r7}
 802676a:	b085      	sub	sp, #20
 802676c:	af00      	add	r7, sp, #0
 802676e:	6078      	str	r0, [r7, #4]
 8026770:	460b      	mov	r3, r1
 8026772:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8026774:	687b      	ldr	r3, [r7, #4]
 8026776:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 802677a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 802677c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8026780:	2b00      	cmp	r3, #0
 8026782:	da0b      	bge.n	802679c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8026784:	78fb      	ldrb	r3, [r7, #3]
 8026786:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 802678a:	68f9      	ldr	r1, [r7, #12]
 802678c:	4613      	mov	r3, r2
 802678e:	00db      	lsls	r3, r3, #3
 8026790:	4413      	add	r3, r2
 8026792:	009b      	lsls	r3, r3, #2
 8026794:	440b      	add	r3, r1
 8026796:	333e      	adds	r3, #62	; 0x3e
 8026798:	781b      	ldrb	r3, [r3, #0]
 802679a:	e00b      	b.n	80267b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 802679c:	78fb      	ldrb	r3, [r7, #3]
 802679e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80267a2:	68f9      	ldr	r1, [r7, #12]
 80267a4:	4613      	mov	r3, r2
 80267a6:	00db      	lsls	r3, r3, #3
 80267a8:	4413      	add	r3, r2
 80267aa:	009b      	lsls	r3, r3, #2
 80267ac:	440b      	add	r3, r1
 80267ae:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80267b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80267b4:	4618      	mov	r0, r3
 80267b6:	3714      	adds	r7, #20
 80267b8:	46bd      	mov	sp, r7
 80267ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80267be:	4770      	bx	lr

080267c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80267c0:	b580      	push	{r7, lr}
 80267c2:	b084      	sub	sp, #16
 80267c4:	af00      	add	r7, sp, #0
 80267c6:	6078      	str	r0, [r7, #4]
 80267c8:	460b      	mov	r3, r1
 80267ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80267cc:	2300      	movs	r3, #0
 80267ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80267d0:	2300      	movs	r3, #0
 80267d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80267d4:	687b      	ldr	r3, [r7, #4]
 80267d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80267da:	78fa      	ldrb	r2, [r7, #3]
 80267dc:	4611      	mov	r1, r2
 80267de:	4618      	mov	r0, r3
 80267e0:	f7fb faf1 	bl	8021dc6 <HAL_PCD_SetAddress>
 80267e4:	4603      	mov	r3, r0
 80267e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80267e8:	7bfb      	ldrb	r3, [r7, #15]
 80267ea:	4618      	mov	r0, r3
 80267ec:	f000 f898 	bl	8026920 <USBD_Get_USB_Status>
 80267f0:	4603      	mov	r3, r0
 80267f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80267f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80267f6:	4618      	mov	r0, r3
 80267f8:	3710      	adds	r7, #16
 80267fa:	46bd      	mov	sp, r7
 80267fc:	bd80      	pop	{r7, pc}

080267fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80267fe:	b580      	push	{r7, lr}
 8026800:	b086      	sub	sp, #24
 8026802:	af00      	add	r7, sp, #0
 8026804:	60f8      	str	r0, [r7, #12]
 8026806:	607a      	str	r2, [r7, #4]
 8026808:	603b      	str	r3, [r7, #0]
 802680a:	460b      	mov	r3, r1
 802680c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 802680e:	2300      	movs	r3, #0
 8026810:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8026812:	2300      	movs	r3, #0
 8026814:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8026816:	68fb      	ldr	r3, [r7, #12]
 8026818:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 802681c:	7af9      	ldrb	r1, [r7, #11]
 802681e:	683b      	ldr	r3, [r7, #0]
 8026820:	687a      	ldr	r2, [r7, #4]
 8026822:	f7fb fba8 	bl	8021f76 <HAL_PCD_EP_Transmit>
 8026826:	4603      	mov	r3, r0
 8026828:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802682a:	7dfb      	ldrb	r3, [r7, #23]
 802682c:	4618      	mov	r0, r3
 802682e:	f000 f877 	bl	8026920 <USBD_Get_USB_Status>
 8026832:	4603      	mov	r3, r0
 8026834:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8026836:	7dbb      	ldrb	r3, [r7, #22]
}
 8026838:	4618      	mov	r0, r3
 802683a:	3718      	adds	r7, #24
 802683c:	46bd      	mov	sp, r7
 802683e:	bd80      	pop	{r7, pc}

08026840 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8026840:	b580      	push	{r7, lr}
 8026842:	b086      	sub	sp, #24
 8026844:	af00      	add	r7, sp, #0
 8026846:	60f8      	str	r0, [r7, #12]
 8026848:	607a      	str	r2, [r7, #4]
 802684a:	603b      	str	r3, [r7, #0]
 802684c:	460b      	mov	r3, r1
 802684e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8026850:	2300      	movs	r3, #0
 8026852:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8026854:	2300      	movs	r3, #0
 8026856:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8026858:	68fb      	ldr	r3, [r7, #12]
 802685a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 802685e:	7af9      	ldrb	r1, [r7, #11]
 8026860:	683b      	ldr	r3, [r7, #0]
 8026862:	687a      	ldr	r2, [r7, #4]
 8026864:	f7fb fb3c 	bl	8021ee0 <HAL_PCD_EP_Receive>
 8026868:	4603      	mov	r3, r0
 802686a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 802686c:	7dfb      	ldrb	r3, [r7, #23]
 802686e:	4618      	mov	r0, r3
 8026870:	f000 f856 	bl	8026920 <USBD_Get_USB_Status>
 8026874:	4603      	mov	r3, r0
 8026876:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8026878:	7dbb      	ldrb	r3, [r7, #22]
}
 802687a:	4618      	mov	r0, r3
 802687c:	3718      	adds	r7, #24
 802687e:	46bd      	mov	sp, r7
 8026880:	bd80      	pop	{r7, pc}
	...

08026884 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8026884:	b580      	push	{r7, lr}
 8026886:	b082      	sub	sp, #8
 8026888:	af00      	add	r7, sp, #0
 802688a:	6078      	str	r0, [r7, #4]
 802688c:	460b      	mov	r3, r1
 802688e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8026890:	78fb      	ldrb	r3, [r7, #3]
 8026892:	2b00      	cmp	r3, #0
 8026894:	d002      	beq.n	802689c <HAL_PCDEx_LPM_Callback+0x18>
 8026896:	2b01      	cmp	r3, #1
 8026898:	d01f      	beq.n	80268da <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 802689a:	e03b      	b.n	8026914 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 802689c:	687b      	ldr	r3, [r7, #4]
 802689e:	6a1b      	ldr	r3, [r3, #32]
 80268a0:	2b00      	cmp	r3, #0
 80268a2:	d007      	beq.n	80268b4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 80268a4:	f7f9 fe70 	bl	8020588 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80268a8:	4b1c      	ldr	r3, [pc, #112]	; (802691c <HAL_PCDEx_LPM_Callback+0x98>)
 80268aa:	691b      	ldr	r3, [r3, #16]
 80268ac:	4a1b      	ldr	r2, [pc, #108]	; (802691c <HAL_PCDEx_LPM_Callback+0x98>)
 80268ae:	f023 0306 	bic.w	r3, r3, #6
 80268b2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80268b4:	687b      	ldr	r3, [r7, #4]
 80268b6:	681b      	ldr	r3, [r3, #0]
 80268b8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80268bc:	681b      	ldr	r3, [r3, #0]
 80268be:	687a      	ldr	r2, [r7, #4]
 80268c0:	6812      	ldr	r2, [r2, #0]
 80268c2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80268c6:	f023 0301 	bic.w	r3, r3, #1
 80268ca:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80268cc:	687b      	ldr	r3, [r7, #4]
 80268ce:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80268d2:	4618      	mov	r0, r3
 80268d4:	f7fe fe8f 	bl	80255f6 <USBD_LL_Resume>
    break;
 80268d8:	e01c      	b.n	8026914 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80268da:	687b      	ldr	r3, [r7, #4]
 80268dc:	681b      	ldr	r3, [r3, #0]
 80268de:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80268e2:	681b      	ldr	r3, [r3, #0]
 80268e4:	687a      	ldr	r2, [r7, #4]
 80268e6:	6812      	ldr	r2, [r2, #0]
 80268e8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80268ec:	f043 0301 	orr.w	r3, r3, #1
 80268f0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80268f2:	687b      	ldr	r3, [r7, #4]
 80268f4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80268f8:	4618      	mov	r0, r3
 80268fa:	f7fe fe66 	bl	80255ca <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80268fe:	687b      	ldr	r3, [r7, #4]
 8026900:	6a1b      	ldr	r3, [r3, #32]
 8026902:	2b00      	cmp	r3, #0
 8026904:	d005      	beq.n	8026912 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8026906:	4b05      	ldr	r3, [pc, #20]	; (802691c <HAL_PCDEx_LPM_Callback+0x98>)
 8026908:	691b      	ldr	r3, [r3, #16]
 802690a:	4a04      	ldr	r2, [pc, #16]	; (802691c <HAL_PCDEx_LPM_Callback+0x98>)
 802690c:	f043 0306 	orr.w	r3, r3, #6
 8026910:	6113      	str	r3, [r2, #16]
    break;
 8026912:	bf00      	nop
}
 8026914:	bf00      	nop
 8026916:	3708      	adds	r7, #8
 8026918:	46bd      	mov	sp, r7
 802691a:	bd80      	pop	{r7, pc}
 802691c:	e000ed00 	.word	0xe000ed00

08026920 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8026920:	b480      	push	{r7}
 8026922:	b085      	sub	sp, #20
 8026924:	af00      	add	r7, sp, #0
 8026926:	4603      	mov	r3, r0
 8026928:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 802692a:	2300      	movs	r3, #0
 802692c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 802692e:	79fb      	ldrb	r3, [r7, #7]
 8026930:	2b03      	cmp	r3, #3
 8026932:	d817      	bhi.n	8026964 <USBD_Get_USB_Status+0x44>
 8026934:	a201      	add	r2, pc, #4	; (adr r2, 802693c <USBD_Get_USB_Status+0x1c>)
 8026936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802693a:	bf00      	nop
 802693c:	0802694d 	.word	0x0802694d
 8026940:	08026953 	.word	0x08026953
 8026944:	08026959 	.word	0x08026959
 8026948:	0802695f 	.word	0x0802695f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 802694c:	2300      	movs	r3, #0
 802694e:	73fb      	strb	r3, [r7, #15]
    break;
 8026950:	e00b      	b.n	802696a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8026952:	2303      	movs	r3, #3
 8026954:	73fb      	strb	r3, [r7, #15]
    break;
 8026956:	e008      	b.n	802696a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8026958:	2301      	movs	r3, #1
 802695a:	73fb      	strb	r3, [r7, #15]
    break;
 802695c:	e005      	b.n	802696a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 802695e:	2303      	movs	r3, #3
 8026960:	73fb      	strb	r3, [r7, #15]
    break;
 8026962:	e002      	b.n	802696a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8026964:	2303      	movs	r3, #3
 8026966:	73fb      	strb	r3, [r7, #15]
    break;
 8026968:	bf00      	nop
  }
  return usb_status;
 802696a:	7bfb      	ldrb	r3, [r7, #15]
}
 802696c:	4618      	mov	r0, r3
 802696e:	3714      	adds	r7, #20
 8026970:	46bd      	mov	sp, r7
 8026972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8026976:	4770      	bx	lr

08026978 <__libc_init_array>:
 8026978:	b570      	push	{r4, r5, r6, lr}
 802697a:	4d0d      	ldr	r5, [pc, #52]	; (80269b0 <__libc_init_array+0x38>)
 802697c:	4c0d      	ldr	r4, [pc, #52]	; (80269b4 <__libc_init_array+0x3c>)
 802697e:	1b64      	subs	r4, r4, r5
 8026980:	10a4      	asrs	r4, r4, #2
 8026982:	2600      	movs	r6, #0
 8026984:	42a6      	cmp	r6, r4
 8026986:	d109      	bne.n	802699c <__libc_init_array+0x24>
 8026988:	4d0b      	ldr	r5, [pc, #44]	; (80269b8 <__libc_init_array+0x40>)
 802698a:	4c0c      	ldr	r4, [pc, #48]	; (80269bc <__libc_init_array+0x44>)
 802698c:	f000 f820 	bl	80269d0 <_init>
 8026990:	1b64      	subs	r4, r4, r5
 8026992:	10a4      	asrs	r4, r4, #2
 8026994:	2600      	movs	r6, #0
 8026996:	42a6      	cmp	r6, r4
 8026998:	d105      	bne.n	80269a6 <__libc_init_array+0x2e>
 802699a:	bd70      	pop	{r4, r5, r6, pc}
 802699c:	f855 3b04 	ldr.w	r3, [r5], #4
 80269a0:	4798      	blx	r3
 80269a2:	3601      	adds	r6, #1
 80269a4:	e7ee      	b.n	8026984 <__libc_init_array+0xc>
 80269a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80269aa:	4798      	blx	r3
 80269ac:	3601      	adds	r6, #1
 80269ae:	e7f2      	b.n	8026996 <__libc_init_array+0x1e>
 80269b0:	08026a08 	.word	0x08026a08
 80269b4:	08026a08 	.word	0x08026a08
 80269b8:	08026a08 	.word	0x08026a08
 80269bc:	08026a0c 	.word	0x08026a0c

080269c0 <memset>:
 80269c0:	4402      	add	r2, r0
 80269c2:	4603      	mov	r3, r0
 80269c4:	4293      	cmp	r3, r2
 80269c6:	d100      	bne.n	80269ca <memset+0xa>
 80269c8:	4770      	bx	lr
 80269ca:	f803 1b01 	strb.w	r1, [r3], #1
 80269ce:	e7f9      	b.n	80269c4 <memset+0x4>

080269d0 <_init>:
 80269d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80269d2:	bf00      	nop
 80269d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80269d6:	bc08      	pop	{r3}
 80269d8:	469e      	mov	lr, r3
 80269da:	4770      	bx	lr

080269dc <_fini>:
 80269dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80269de:	bf00      	nop
 80269e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80269e2:	bc08      	pop	{r3}
 80269e4:	469e      	mov	lr, r3
 80269e6:	4770      	bx	lr
