================================================================================ 
Commit: 9307b094f6043f507fbd5726bc0ba7696bfe6ec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 15:05:03 2021 +0530 
-------------------------------------------------------------------------------- 
Updated Doxygen

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: df73598d09d044ac241cea89807ce5da6fe2c0b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:30 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Update BIOS Minor Version to 2494_01 for Dot label

Hsd-es-id: N/A
Original commit date: Wed Dec 8 09:43:14 2021 +0530
Change-Id: I577dea231b03714271923609bce79712a36a2932
Original commit hash: 92448061358db69b1141b74f09603e9702893824

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a74e87514a92be6faa85950f4b83e753cba88d85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]BIOS to modify flow to add support for devices not supporting CLK power management to achieve S0ix

Programing ptocge and dlsulppge bit irrespective of clkreq status

Hsd-es-id: 22014271788
Original commit date: Mon Nov 29 12:25:17 2021 -0800
Change-Id: I803795352db290a1951a0cb62ae4bdd932356996
Original commit hash: 550b860bc7baa34b6a62b733380ebf0816fdafb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 79d02d94d3a1f5d6faeca3fcbf90d6ff8cc2e548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:26 2021 +0530 
-------------------------------------------------------------------------------- 
ADL S 150W, New TCC offset setting, New PL1 Value

- Updated PL1 Tau to 56 Sec for TDP >= 125W

Hsd-es-id: 16015275175
Original commit date: Tue Dec 7 12:25:29 2021 +0530
Change-Id: I2a613f1132fdc944a76d55ad3bc75ef29e7ed2f6
Original commit hash: 6bb1f1909eddd1649aff224a7bf49fea7ec3aeb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 4373c48182af46170deae8e033883eb69c66d594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Fix for Yellow bang observed with "Fast Boot" enabled in BIOS on ADL-P boards

YB is observed for PS2 mouse in DM, when Fastboot is enabled in BIOS page. With required changes in AcpiPlatform.c file,
Issue is resolved.

Hsd-es-id: 16015200440
Original commit date: Thu Dec 2 21:34:47 2021 -0800
Change-Id: I8bf55262c3ba85ef4bfc34794a40815528023fa6
Original commit hash: 86b23318d762b4e5948e2f621fca817d6bdd8ec2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 48572b78dd1f4f7a69d4b751ce82afb9a5be554c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:22 2021 +0530 
-------------------------------------------------------------------------------- 
[RPLS][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display

Hsd-es-id: 15010215407
Original commit date: Wed Nov 17 15:24:46 2021 +0800
Change-Id: Ia0e036a1d6756e059c0d48ddff7110bdcaad94ee
Original commit hash: 80dc7e48f25fefd9009f18594d68476eabdbf4dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: a917bdce2831a37eff92110fbb5b93cf57f76a84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:20 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] LPE Operations not performed when AMT Features is Disabled in BIOS

 -Removed depex AmtWrapper and AmtPolicy from RemotePlatform driver, instead of that Asf Lib will called

 -Moved RemotePlatform driver and added Alert standard format protocol as depex for Asf functional

Hsd-es-id: 15010167087
Original commit date: Fri Nov 26 15:01:22 2021 +0530
Change-Id: I79cbee42ee5d998df5f657e179129339447979a4
Original commit hash: 1519160ff72a398b35ca51c4e89e07fb1439a299

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf

================================================================================ 
Commit: 6fd37320032e7fcb031fe447c7417a294e69ad47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] CRD delta Gpio pin configuartion

Configure CRD delta pin between ADL-N ERB and RVP

Hsd-es-id: 16014419991
Original commit date: Wed Dec 1 14:58:03 2021 +0530
Change-Id: Ia3e4227ca7d00255db0f463d3788ac0f5c126156
Original commit hash: 5cd5457d9e34ff40d8eb5c1f9b0568cbde1051f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc

================================================================================ 
Commit: 2d0d97f986507f0dac081126e97fc09292c85509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:14 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-P/M/N GOP version 1044

Hsd-es-id: NA
Original commit date: Fri Dec 3 10:55:39 2021 +0530
Change-Id: I247b1ea2573b1ed9c442424feda68a159717cf9b
Original commit hash: 1f8132d076b3ade9d7ce78eba62c7633d6f0080c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 60252fd2c17746fbf8a23e912728d32c4aae2698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:12 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update HwEq default policy mismatch values.

Hsd-es-id: 16015299014
Original commit date: Tue Nov 30 19:34:44 2021 +0530
Change-Id: I3c7f9fd2ba8866739e52a7485c23930b77582687
Original commit hash: 6c59281d80315d049dd2f1fc918c493fe459d452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 1617f0da7c37df8793bd05ed65818adc06c7e01b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix KW issue

Fix KW issue for Change-Id: I7a7e34dd580a161881988a83d23c9e114f915e4e

Hsd-es-id: 1309069659
Original commit date: Fri Dec 3 11:07:09 2021 +0800
Change-Id: If24af4ccd8a0b67b81c1887885285fb473613087
Original commit hash: a104a8f7671ef031f3c7b53572fb20b224e3b3de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 59db820d234501e4795009cfcc4ed7e6dd53a788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:08 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru: PCH DIDs Update.

Hsd-es-id: 16015283922
Original commit date: Wed Dec 1 13:44:30 2021 +0530
Change-Id: I052c021463290a3094020a5352b341f465f09933
Original commit hash: cefab6edd4553cb044a49ee35f8b171a9358beed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 05b6881edcb293c2042a7a2169e15052267594ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Ddr4Rvp] Dptf should be enabled on all configuation as per POR.

Dptf was disabled through patch table on AlderlakeSDdr4Rvp etc., so
removing patch table entry to enable dptf.

Hsd-es-id: 22014282894
Original commit date: Thu Dec 2 23:26:19 2021 +0530
Change-Id: Ia773f12bfcd60e233641908ba6820c88c867eb25
Original commit hash: dca21aac22b9b94b559fa29b41685de946164e8b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 0b5d1cb0d586502a591db71a93bc77a802c8c8e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:04 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated PL2 for ADLP 682 45W Segment

Hsd-es-id: 22014217430
Original commit date: Thu Dec 2 22:47:35 2021 +0530
Change-Id: Ie4716570c0f43d1a7fee8e24a7a4a6d64696661d
Original commit hash: c94e20700be57765503a32331bb45805bd74c4d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: f87cece876441adf326e28f0ce388c80c9833980 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2494_00

Hsd-es-id: N/A
Original commit date: Thu Dec 2 08:51:17 2021 -0800
Change-Id: Ia072285d6f6db0f97dbc8edccd6f887eab2a4078
Original commit hash: 2cf2370a8856431ecb1b112c76f01463004cb980

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1d84749e48fa1b6d2e990e92e2a6641421f40e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:49:01 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-S]Updated the ucode for ADL S C0"

This reverts commit a718236c4e7468038d95b7449e7d657248361d1e.

Hsd-es-id: N/A
Original commit date: Thu Dec 2 08:11:03 2021 -0700
Change-Id: I6d20ea01061cbb1635e5321a66cc69c986ae37c1
Original commit hash: 8b46fb4afdfded42a4a736a890eb24d15cc398b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 48c3f31f2b1c64b03ea3e7c6b5601f220135aab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:59 2021 +0530 
-------------------------------------------------------------------------------- 
Change the warm reset to cold reset after setting BIOS DLVR bypass knob

Once soft strap (OC_DLVR_FORCE_BYPASS) value is updated in BIOS to
enable/disable DLVR bypass mode, BIOS is performing warm reset instead
of cold reset which is resulting to MCA.

Hsd-es-id: 15010338062
Original commit date: Wed Dec 1 10:49:57 2021 +0800
Change-Id: I7d0f1e8610ca33d9f8a35e0561eeeeb7fd5eed18
Original commit hash: 01212262b8770d092edc9aea0b8ec3d354543731

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 450503d946e4404e3e4ef9236076b52a7f288954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:57 2021 +0530 
-------------------------------------------------------------------------------- 
ADL S 150W,  New TCC offset setting, New PL1 Value
 - BIOS should program
   TCC Offset to 10 instead of 0 (zero).
   Set PL1 = PL2 = 241W

Hsd-es-id: 16015275175
Original commit date: Tue Nov 30 12:16:20 2021 +0530
Change-Id: Ic145538d998909c24a07ac7f3c20389cec7117c2
Original commit hash: 07b36ba1c0bcb1226e621f74c938fb309fc2c689

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: bcc69c59e91edd6b38ae311c2f97369a593b9291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.43

(cherry picked from commit c13d8736d90a6e7e17497847b1a7e712d26ed186)

Thu Dec 2 09:03:41 2021 +0000
Original commit date: Thu Dec 2 09:03:41 2021 +0000
Original commit hash: 2b358904d82a0888cb5ab91bdccf9b4026dd3130

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a457756c6128bfffcae9600aecc24cbc963075a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010343234][ADL-S | DDR5] Mixed DIMM check update.

[Feature Description]
1. Mixed DIMM check update.

[Resolution]
1. Mixed DIMM check update that will add the check for DIMM vendor, DRAM width, rank number to detect there is a mixed DIMM config or not in a channel.

[Impacted Area]
DDR5 Mixed DIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010337537
Original commit date: Fri Nov 26 10:03:08 2021 +0800
Change-Id: Ia2e22f3254957f5ed7fe773f03e118b986800b2e
Original commit hash: 4bcbc9eff9a14087640fa1f87d0ebbb21bc3a0e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 21a659c0b60c9b944afa1505dfa8987cf314b367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:47 2021 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI] Add Japan to BIOS DSM 6GHZ Support - WiFi DSM

Add 6Ghz allowed in Japan instructions

Hsd-es-id: 15010334108
Original commit date: Tue Nov 30 11:52:45 2021 +0800
Change-Id: I8c5ca15eafbf5dbea8bddd2221ea0101e217b2ae
Original commit hash: f67ddfe1ceb7aa28df542344fce7eb997f4b8fa6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 09153ed71e2c6c5a2bd5b7d77deda83675fdf271 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.42

(cherry picked from commit e5ad74a20689941fdd6346306156a0a08ce48f02)

Thu Dec 2 08:22:06 2021 +0000
Original commit date: Thu Dec 2 08:22:06 2021 +0000
Original commit hash: 7caad2dc85e2c527d4497ba4aea8c6175aeff836

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9024bded66cb59bbfe9bfcdb0ac1067facbd137e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010343234][ADL-S ADL-P ADL-M] Disable Weaklock

[Feature Description]
1. Disable Weaklock

[Resolution]
1. Disable Weaklock

[Impacted Area]
Power and Margin

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010343234
Original commit date: Fri Nov 26 18:08:41 2021 +0800
Change-Id: I974ce397faa25143f0825756be55fd887d578470
Original commit hash: 4d1d8f66a1d08abef309980c0404161a672f03b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: dd613f1b8d2fe7e6b8391479d936e6779b13d212 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:42 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCIe Atomics feature programming update due to BWG 2.2

This change updates programming of PCIe Atomics as per BWG 2.2.

Hsd-es-id: 1309209057
Original commit date: Wed Nov 10 15:52:37 2021 +0100
Change-Id: Ib1c0fccd613fbfb5ca117000c2bc6905a29ec713
Original commit hash: 88cab565e0be416df7e093ff4bc1f7495eb877e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d7aea95704f9c26e65eee027a3890ed1dad4dbd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:39 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Request to display PD FW version information in BIOS TCSS Platform Settings page

Hsd-es-id: 15010301340
Original commit date: Fri Nov 26 17:11:37 2021 +0800
Change-Id: I6add25cb03b2a535b1b82addd755c5d5f9ceaa2b
Original commit hash: 7a4a00618b2f40fecc9b981b9a0fde7238e37465

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: b797377a0e43197c74514f271c4d1edb2e25d4b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][IMAGE] Add OV13858 & OV01A1S camera sensor support in BIOS as default setting

Modify camera setup default setting for ADL-N using patch table.

Hsd-es-id: 16015127439
Original commit date: Wed Dec 1 14:34:41 2021 +0800
Change-Id: Ie93de1f3e625e8c092de58a556c7c0e9abd0f20f
Original commit hash: 112c9be2c0a32dbf373b4d137600d2513314928d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9bbc8fc53d07a0f06e0d2777474ef9ecde640c81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:35 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 1 12:17:13 2021 -0800
Change-Id: I48eba266c1da302a1422f44b3d9c5649da4773b9
Original commit hash: d37a7f3c5c7d4d0f1211a081b4fd4153e983d5b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e3e1d89b97116a56fbc4374be1513333075d5cae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2493_00

Hsd-es-id: N/A
Original commit date: Wed Dec 1 08:49:18 2021 -0800
Change-Id: Ie0d8577e6e27ddc1f63eaff67d649db579e14222
Original commit hash: 58ecffaf820e27b811b51ecf38f2ee99775ce054

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 55f25675fa9de666bba1720b3020571be1b278b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:28 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2492_00

Hsd-es-id: N/A
Original commit date: Tue Nov 30 08:51:38 2021 -0800
Change-Id: I01c00ceb0d4b0d6d1c076ed62909d4000c689870
Original commit hash: 26766935650f60ae79e419cc151da1da65ea7d49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b2b3e416ae2e3b2aee836af7178902f00ecf390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000313

Hsd-es-id: N/A
Original commit date: Tue Nov 30 11:06:12 2021 +0530
Change-Id: Ib799d38f953e2e64befc4fc75e936a9a46c5f05d
Original commit hash: 5b41e80b39d811b5a2528a95ef54c55c298368e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 13e192863f9b977e95405bf50975ea022bf3aec1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:21 2021 +0530 
-------------------------------------------------------------------------------- 
Clear BIT19 if IMVP VendorId is 0x1E and ProdId is 0x00 or 0x08

Hsd-es-id: 15010319337
Original commit date: Thu Nov 25 12:09:46 2021 +0800
Change-Id: I8daeab1231cd803dbb7d13132cc42d0b77c0e2eb
Original commit hash: 18818eb5c64262a3633fcfb6e06d9f573d18c6fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: b1253f4b7a48bb2ae9374ab0d4361f090b8960a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:19 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 29 16:01:18 2021 -0800
Change-Id: I3b2b071d9bb3353e17cc6ee540f9306a24d3278d
Original commit hash: ff71b24f5503cefd57ee1d5d5dfb62fa9be89e0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8e136ee67b024200de460148af7e45b0e2a24ef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.41

(cherry picked from commit 309bc70898fd023eae7edb079351f70c297cfc04)

Mon Nov 29 18:36:10 2021 +0000
Original commit date: Mon Nov 29 18:36:10 2021 +0000
Original commit hash: f3d2936674224ca8b8b98532859a09bfffc88ca7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17593f64b31e79d2ee7ce4557599e2522f136ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:16 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M ADL-S | LP5 DDR5] MRC is not relaxing tWRRD parameter for LPDDR5 and DDR5

[Issue Description]
  MRC is not relaxing tWRRD parameter and using ideal calculated value for TAT.

[Resolution]
  Update MRC code to relax the tWRRD timing with correct variable

[Impacted Area]
  ADL-P ADL-S ADL-M LP5 DDR5

[Registers impacted]
  MC [x] Phy [] Both [ ]

internal only:

Hsd-es-id: 16015271637
Original commit date: Mon Nov 29 21:52:24 2021 +0530
Change-Id: I0ec565f296107edb8f10045ebcfe51fc84401c94
Original commit hash: b2eaa06ba104dd5b2fb8c83bb0e5c2356822898c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: f75571208ee1c4a8e5cd6040e72772bc966fd819 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2491_00

Hsd-es-id: N/A
Original commit date: Mon Nov 29 08:49:27 2021 -0800
Change-Id: Ia64b981d68efd6d1734983f65f411307bf4cac9b
Original commit hash: 067978a609495a731abff4f5ea1dbe56e77426f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 064267e721bbc26e7284ba67b51cde0802f62df8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.40

(cherry picked from commit 1da3e2bb54622e94f43c60d06377a2363ce0d6ff)

Mon Nov 29 16:21:21 2021 +0000
Original commit date: Mon Nov 29 16:21:21 2021 +0000
Original commit hash: 2f26a39fb71ed42313bf0f99360fc6b8a33488b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b25e74a0512e1dc48b23a606e6eb931a75c78892 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:10 2021 +0530 
-------------------------------------------------------------------------------- 
CS1/IpBlock/MemoryInit: Match declaration and definition.

gcc 11 enforces that declarations and definitions of functions should
identical. This will solve build problem of FSP using
GCC11.2.

Hsd-es-id: 16015246092
Original commit date: Mon Oct 4 16:21:15 2021 +0530
Change-Id: Iedfc300cc4f564b9b21219b46619a60ef0b8ad80
Original commit hash: 967b2774d66368821d7beee4f451a53c210e6faf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 60576dbc2d75b45743c40a02958e2fd8d299f3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:08 2021 +0530 
-------------------------------------------------------------------------------- 
[Catlow] Add Catlow Product in C1SPkg

- Add Catlow product in C1S
- Add CatlowFspPkg.dsc file for Catlow specific change
- Reuse AlderLakeFspPkg for Catlow

Hsd-es-id: 16015242147
Original commit date: Thu Nov 25 11:21:56 2021 +0530
Change-Id: I4cccdf40d2b0147befc0e82bffc190e0eced15e8
Original commit hash: 338f905a109e335907e402123389fde20aba1060

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: c86d1e4e3c43b57cbc333f57a0f8f27524cb0e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL][TCSS]iTBT - BIOS to ForcePower on _PS0

SWCM set iTBT force powenr bit on _PS0 to avoid
lose the MSIX content.

Hsd-es-id: 1309175143
Original commit date: Fri Oct 29 13:56:06 2021 +0800
Change-Id: I1634b44670972cb3696bd4b2091b88a703c81bda
Original commit hash: 15966f41f058ff8ed656ebc66603cfc32e09057a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl

================================================================================ 
Commit: 31cbfdfb03b4c49cf1ea7c2f1731787195605799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:04 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup:  Updating the setup text for "Off to High Current Mode".

The value of Off to High Current Mode must be greater that or equal to VccST board FET ramp time.

Hsd-es-id: 16015199594
Original commit date: Mon Nov 29 10:10:40 2021 +0530
Change-Id: Iffd88f025a363a4263fbae5ff4bdf3e0c687b3ac
Original commit hash: 048b970cf53629e4f1ab78cb683a8c891b5cf8b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 3cb0192d0fa1feb1e004479bdd1550ade842405c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:02 2021 +0530 
-------------------------------------------------------------------------------- 
[RPLS][POC] Provide option to enable SWCM for dTBT

Hsd-es-id: 15010249013
Original commit date: Mon Nov 8 09:35:40 2021 +0800
Change-Id: I5dbe6623a2566ab54e01c97e4cd4e490c252c634
Original commit hash: 0e244997d70278929f361bd2a03d839345985388

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: dcbee6200d0a7914d79a345856e926075f1df3fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:48:00 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][CVF] Moving GSPI, ISH I2C pins from CRD1 to CRD2 connector
[RPL-P][CVF] GPIO Setting for RPL-P
[RPL-S][CVF] CVF is not POR on RPL-S, so disabling for RPL-S

Hsd-es-id: 15010008512
Original commit date: Fri Nov 26 15:42:09 2021 +0530
Change-Id: Iea1e86e867b4cccc053ec04ea958efd175ae3924
Original commit hash: dfd512a84751d62a63bec44844fd58c25443e199

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3b8cbb56240b5ab3910c034e066f0a2766125f17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS]: GPIO to control Aux override for Non Retimer Port from BIOS for LP5 T3.

Adding support for Aux Ori Override GPIO details for IOM Config block for
Adl-P Lp5 T3 Board.

Hsd-es-id: 15010264805
Original commit date: Wed Nov 17 12:33:34 2021 +0530
Change-Id: Icd686eb25ea2b9c39622338c33ea7389fe39e865
Original commit hash: 72cfb8ef8f780a0a3b359cd120828e08ac2e1da9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 6292d0e9be5866e2644ba48ddabfa408b5102a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:56 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.39

(cherry picked from commit a9778616b18c6c72ce333becde378f1ea2f510ae)

Mon Nov 29 02:23:57 2021 +0000
Original commit date: Mon Nov 29 02:23:57 2021 +0000
Original commit hash: 114d4336490fae7db34215b12be9685f882333b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f65781d02b33fd38b2356cd9e77959a47431c8af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012129401][ADL-P | DDR5] Vtt control function

[Feature Description]
  Enable Vtt control function on ADL-P DDR5 for 2000 Frequency
  This would help save power.

[Impacted Area]
  ADLP, DDR5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 22012129401
Original commit date: Wed Sep 22 20:31:18 2021 +0530
Change-Id: I586963d3bbc863990f69f1bb21d7c1b0801dc65f
Original commit hash: d3901fa3dbb465586efdc2ae5d755dc791ee72ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 08a1b6cbe039c4f5d1c379930a8c2c86b27ac75d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix PL1 Value

PL1 will get changed when only change PL1 time, which is not expected .

Hsd-es-id: 1309069659
Original commit date: Wed Sep 8 15:40:33 2021 +0800
Change-Id: I7a7e34dd580a161881988a83d23c9e114f915e4e
Original commit hash: ad9a524538bf8e5f15cb22529e1ae07880fb21c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 201240172a3f9fe79db7caea76e9c5356daeb062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:49 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2487_00

Hsd-es-id: N/A
Original commit date: Sun Nov 28 08:50:14 2021 -0800
Change-Id: I1b7c3c18a6523c2d34dac271dcbcb83bb4e9de55
Original commit hash: 56d4c279dd4abd31e9172b743d1820bd488b25fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6294650246c85f6eb0b089dfb1b71110dfa9ba0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 28 01:52:40 2021 -0800
Change-Id: If1d7a378f7ae270fe7f382ad6d2903f863cdda98
Original commit hash: 976afdaf59bfe076edee9afaad3e7c9e2f9aad3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cb50e560242b2bcfce51e41ea35ac4865275b259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2486_00

Hsd-es-id: N/A
Original commit date: Sat Nov 27 08:50:18 2021 -0800
Change-Id: Ib36f01d0974440f9eb1ef2f54f55ef8a1763771a
Original commit hash: 6b1ed1249229ba74bb34fd6fcfc029c2dbcfe7a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15cb5c5665083b81c388b356592c98588b33d795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:44 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.38

(cherry picked from commit e60d207f7bf11234763ef37e42ff65bf11702ef9)

Sat Nov 27 14:37:19 2021 +0000
Original commit date: Sat Nov 27 14:37:19 2021 +0000
Original commit hash: c743428d7588a10003ae5161a6e0957e05d99158

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b0d3ea0f175a6e78cda4bde5aa59dabea550150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:40 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 26 17:10:27 2021 -0800
Change-Id: I374f840f041b16e075c82991b8e39cc806313b94
Original commit hash: 55941230cd01f9b8f9505e5d4b2186d04e06febc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 845088b84e1e8856fda9d36d8e4c56080057d68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2485_00

Hsd-es-id: N/A
Original commit date: Fri Nov 26 08:48:57 2021 -0800
Change-Id: I77accf3bf509778bb6ff337d989c28f216181b2f
Original commit hash: 29ce980a72d46b3ed2a295e56aef4414aaa99e7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9288f3d598c756f350ad160c2ab697e729d7ad71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.37

(cherry picked from commit d4257da3d50e3d8eac608c10a9c5c40ea6b7248b)

Fri Nov 26 15:06:51 2021 +0000
Original commit date: Fri Nov 26 15:06:51 2021 +0000
Original commit hash: 99f61bbbd84781546768eb9a472d899b62d3b022

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b943523c7b277dd4bd18e6349e69d6a007cdd20e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training

[Feature Description]
RxSDL Length optimization post MRC training, this is to save power

[Resolution]
Disable unused legs in SDL lanes

[Impacted Area]
ADL-P ADL-M LP4 LP5 DDR4 DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015107392
Original commit date: Wed Oct 27 23:37:19 2021 +0530
Change-Id: I5ef263c13ed55db279931ba463e13c719f33bfa5
Original commit hash: 14c2aacb39586bdf382d1a4342c2ac734ea8ff38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 62243eeb026a1ab933865d5e3775a1740cf054f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:32 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.36

(cherry picked from commit 9cea5144204b61a6d9240457220a1efeb23a9481)

Fri Nov 26 14:43:26 2021 +0000
Original commit date: Fri Nov 26 14:43:26 2021 +0000
Original commit hash: 1170e85ea9d83028d979300c1c6858b6da75ccbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85e68c7a196a572e40c4d05a58440bdf52f6efe4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:29 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.35

(cherry picked from commit 6b6a8d10ba735cc54f99bab4e8617f6256742512)

Fri Nov 26 13:55:29 2021 +0000
Original commit date: Fri Nov 26 13:55:29 2021 +0000
Original commit hash: b0f54925097a37ab63345633cc873feac03de9d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 421de137d5b545a5373fd680ce05c7368a3f3b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins

[Feature Description]
  Power Savings Feature enablement - Disable unused CCC Buffer Pins for all memory technologies.

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015157472
Original commit date: Mon Nov 15 10:13:15 2021 +0530
Change-Id: I0b30433eceb295bf95412bd768c0cff4381a1b5a
Original commit hash: 23786045e8e7d7f74fb1a6aa5a0c32a2bfef4688

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4e3697ae31abf3c822872187ae5cdfc32fd53f0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]Enabling support for ADL-N DDR5 Rvp.

Hsd-es-id: 16012822777
Original commit date: Tue Nov 2 14:16:49 2021 +0530
Change-Id: I93537c3b214091ee77d7ab32a364560aad7172cd
Original commit hash: e5d59ef618fba7083cb76840984e74875be39907

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlN.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNDqMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNDqsMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlNPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlNUsbOC.dsc

================================================================================ 
Commit: 59cf093a4a55c5eedb2ed8dad76142cbcd5b65be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.34

(cherry picked from commit 69e6a8112f1d1815c1ced8e0a7731c0da6413bb4)

Fri Nov 26 08:54:22 2021 +0000
Original commit date: Fri Nov 26 08:54:22 2021 +0000
Original commit hash: 57fee08c26bf20c20909261f715109659d448b4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6276d1878f78da28efe75144ca86b9de18e27605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:19 2021 +0530 
-------------------------------------------------------------------------------- 
[22013361617][ADL-N] Update SAGV points table for ADL-N

Changes:
    Update SAGV points table for ADL-N

[Impacted Platform]
ADL-N

Registers impacted: NA

Hsd-es-id: 22013361617
Original commit date: Wed Nov 17 19:10:12 2021 +0800
Change-Id: I13f209eea0ae1bc5bcdf2a8dd259ae07025592f1
Original commit hash: 60ae019a7925062c6bda6477364f337d697a7207

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8a8d1b7bb36b6a92178dc228c6b8897b33338bea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:17 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi:Power meter Support for SBGA specific board

Add Power meter Support for SBGA specific board.

Hsd-es-id: 15010185428
Original commit date: Fri Nov 26 07:42:25 2021 +0800
Change-Id: I0910683e00d0daedeb13ac5018274a4a24c0fa65
Original commit hash: fd2f0ce2c0f45566c8befa5940d58da340ee8879

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: e0b1c656f2ebf25df28c1094c9950397565742d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPS:
PmcLpmS0ixSubStateEnableMask

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:29:04 2021 +0530
Change-Id: I0ebabb097c174983b53c2f91b3e895bf1e938af4
Original commit hash: 24d337074a62c68357c2cc9cd03b9d905d32b758

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: f0688f7616a13f2bf7935592b91e28bfd796e82f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPM:
CpuPcieRpClockReqMsgEnable
CpuPcieRpPcieSpeed
FSPS:
CpuPcieRpPtmEnabled

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:24:38 2021 +0530
Change-Id: I782626ca462aa474e0bc6436dd2b7091f8790966
Original commit hash: a9d6dca3d4105692f17b0c680ce4d910edde6d2b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: cb231f71b16e75594da5a9ae16ae07869dc4a155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPM:
MemorySpdPtr*
DqsMapCpu2DramMc*Ch*
DqMapCpu2DramMc*Ch*

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:10:28 2021 +0530
Change-Id: I18d38d07df17681cf5fa0d44e9d2fa1758fd0201
Original commit hash: ba014b1c6dc87986681ffdee65efa2bbc739cf77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 11250e5c1b2b762a7bf0c87981f6dd55cfd234bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL S C0

Updated the Ucode 0x00000017 of C0

Hsd-es-id: N/A
Original commit date: Thu Nov 25 18:37:36 2021 +0800
Change-Id: I04b894d3cdcbe5a68eae77c3f365a0e030e5400a
Original commit hash: 9c02d5d62f4aa893ca37164bc47d9e9276f65995

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 244bf0f6fd0678bf56bc855cab526446ea3c3210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:06 2021 +0530 
-------------------------------------------------------------------------------- 
[Catlow] - Changes to enable Catlow IP Clean build

1. Internal graphics is not POR for Catlow. Hence the related files are snipped off using the PCD gBoardModuleTokenSpaceGuid.PcdIntelGopEnable. But the build is failed due to below error because of the call existing in AlderLakeFspPkg.dsc.

         error 000E: File/directory not found in workspace

        ClientOneSiliconPkg\Fru\AdlCpu\Graphics\IntelGraphicsPeim\Binaries\IntelGraphicsPeim.inf is not found in packages path.

2. To add restricted tag to EC as it is not POR for Catlow

Hsd-es-id: 16015251364
Original commit date: Tue Nov 23 16:56:20 2021 +0530
Change-Id: If3dd898d95c014aed7ec6a0123bb053f11c9981e
Original commit hash: 8a22b55b06665d480eb9261acfcb1b16baa995b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8f21ab986349468979dc4acbc2ea557e160152e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update policy default values for Cm and Cp.

Hsd-es-id: 16015249148
Original commit date: Thu Nov 25 14:09:13 2021 +0530
Change-Id: Ief798159c70b126f7473d42d3305fdb158c310a1
Original commit hash: 4f99175cad8a01fd5284ce8483530e437aae9748

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: b939f94995ecb43b1d65370e9ab31a1c3a601f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2484_00

Hsd-es-id: N/A
Original commit date: Thu Nov 25 08:48:11 2021 -0800
Change-Id: I868d42b2d6f6fbf8b0193f7004db1de210e988ad
Original commit hash: 151ea88994cea2018f92f942313ea3b0dd718520

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be8c0d17336f7d546045007fbec5bae66259990f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:47:00 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.33

(cherry picked from commit cd8707bfa47bdd5350db1143ef2fb697831ae9b3)

Thu Nov 25 15:55:10 2021 +0000
Original commit date: Thu Nov 25 15:55:10 2021 +0000
Original commit hash: ed0546e5d81846b8d358a5d6532ce3edaac30d12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55d6799a022e5875c2f6690efe63bdcc40342e50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:56 2021 +0530 
-------------------------------------------------------------------------------- 
Add support for SB1(0x3D) RVP

1.Updated board ID, GPIO tables, board config patch tables, clock usage mapping
  table, USB OC mapping table and VBT settings for SB1 RVP.
2.Moved 64kb from ucode FV to BFV due to insufficient BFV size in GCC
  debug build.

Hsd-es-id: 15010008507
Original commit date: Mon Oct 4 11:11:05 2021 +0800
Change-Id: I1ba0124c550605730a30ee9131941679ce17e548
Original commit hash: a57026a5b18ead1fab77dc7611ff46ca02813804

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: f81ea7612fbc503aaf3bdb9c1b63520550a72858 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization

[Feature/Issue Description]
  RxBIAS Optimization to save 100mW Power suggested by EV Team.
  Other Changes:
  	Fix for Wrong MR18 Address in IssueMRW in WCK Dynamic Implementation.

[Resolution]
  Updated the MR18 Address to mrMR18.

[Impacted Area]
  ADL-P | DDR5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015239487
Original commit date: Mon Nov 15 14:58:32 2021 +0530
Change-Id: Ia77f380624e10e0c6ad32e6bdd6d3a7499c55717
Original commit hash: da12b7c57df569618e80df97a5bee4de029c410e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 8b042bfb05bcb52ce53328bbde437f980cbcc3e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 25 03:18:05 2021 -0800
Change-Id: Ib5649527a639ed450b289f6a3e12a4fbf439b008
Original commit hash: 35d23b341a1317d7a018b39d167ace207784bb91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 37ed15123c14388ddfb53f0c0974556fd365d5cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:48 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-P GOP V1043

Hsd-es-id: NA
Original commit date: Thu Nov 25 10:19:33 2021 +0530
Change-Id: I6ee503a2883ae499f2f9d281d462596396a38d37
Original commit hash: 1e3c711f7c06b57f28794cd08281d7bdcaf739b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 98912bc85ae2262a4aa5ee658d2f59c990f7a736 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.32

(cherry picked from commit 24fb61477cb52493cb2b0d650bf29b478081198e)

Thu Nov 25 02:55:00 2021 +0000
Original commit date: Thu Nov 25 02:55:00 2021 +0000
Original commit hash: 0fefa4e45a1c0a1318abe9c89461c593d4d58941

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e462c4c5d6772dc2303252c93188f209467df5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010247259][ADL S] checking conditions before ecc injection

[Feature Description]
The ecc injection is only available for adls cpu that supports ecc and dimm that supports ecc.
And meanwhile we need to enable ecc_dft and disable write0.

[Resolution]
Check the cpu sku, ecc support, ecc_dft and write0 before injecting.

Other change: correct EccErrInjCount's default value in upd.

[Impacted Area]
ADL S

[Register Impacted]
MC

Hsd-es-id: 15010247259
Original commit date: Fri Nov 12 15:27:05 2021 +0800
Change-Id: I5e17a8694d5fbd4691998e52c959cc8e45a4439f
Original commit hash: 4db2df424886f336e5bcc3e480eda76cfe207b56

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ee4240250def3fa72ac2e36575cb55e5af5bd480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:42 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated ADL P 45W, 28W IA TDC, Irms Tau and PL4

Hsd-es-id: 22014217430
Original commit date: Wed Nov 24 15:11:24 2021 +0530
Change-Id: Ifeba010f5f97acb6dc2ebf958dc1ae4a6c13de51
Original commit hash: 166c1aec14786e89b9adfedc648ebeb5effc678f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 52fd299a8a25c6c34058519dcf3e7ea97d8b4b71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:40 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2483_00

Hsd-es-id: N/A
Original commit date: Wed Nov 24 08:48:23 2021 -0800
Change-Id: Ifb477cde3ad8b79d9942a6e4e29bce3ae6aef808
Original commit hash: 44db7ec681f71db464a38076cfd0aa40aed82596

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b79101803c97062bbe4ddd18cc4a17ede073c356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.31

(cherry picked from commit de292d6371558a6516510c2b9f1d31907a21d018)

Wed Nov 24 14:12:02 2021 +0000
Original commit date: Wed Nov 24 14:12:02 2021 +0000
Original commit hash: 9bfb09038cc9388512e0da9ca9cb0ef611b6fb1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8eb715f0566ec0e39837f541a7f780855eec0a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:37 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010309030][ADL-S ADL-P ADL-M | DDR5] Save and restore MrsFsmCtlSave per controller and per channel

[Feature Description]
Save and restore MrsFsmCtlSave per controller and per channel
It's to fix the register"TwoDPC_support" difference between first cold boot and S4 resume.

[Resolution]
1. Save and restore MrsFsmCtlSave per controller and per channel

[Impacted Area]
Fast Boot, S4

[Register Impacted]
MC

Hsd-es-id: 15010309030
Original commit date: Tue Nov 16 19:28:39 2021 +0800
Change-Id: Iafb2cde8f3cff23edfd23386598f31c2823ddf1e
Original commit hash: 74f1b50ae47caf1aead6b58e8f9be06dc4ac2a34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 4b020607a77e9bf85e956cafb2965056b354f741 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:33 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "ADL-SBGA: Support SPI Touch Panel Rework"

This reverts commit 72c75c62dbf497473715539e9e4b8ee9b4e420ee.

Hsd-es-id: 22014179853
Original commit date: Wed Nov 24 02:22:34 2021 -0700
Change-Id: I64bd0ed0fc1defad18226aefc4db49a179631666
Original commit hash: e747198519f6b304d76f9e92142c1238c90ad836

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: a7e213d3383c1d7f855eb42ad63d6f71d74bf2c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:29 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] Debug statement not visible for OEM Custom Actions

 -Added debug message for OEM Custom Actions

Hsd-es-id: 16015131330
Original commit date: Wed Nov 10 19:14:18 2021 +0530
Change-Id: Iecf7c7f524c4ad677a139d12df26e5eeb4cf24e7
Original commit hash: 32c366a3d17a0fb39ceadfbc37e8c7da6a26d59e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 346ec031a41e0c17f3e0338bc9571d0049ef24f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]:Bug fix for ConfigTdpLevel

Fix patch :Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781

Hsd-es-id: 22013985433
Original commit date: Tue Nov 23 16:17:09 2021 +0800
Change-Id: If9ca97b68d479099ce66d32ec71aa50715d1e031
Original commit hash: dae9795a8c510b2d38a2d4b4169c20306c508fa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 9b37cc449ea7b92f2241fa5e2ac24c52d0333d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:26 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.30

(cherry picked from commit ebaf6be6b8ce23508f3a07c120bb47663a1a1ba4)

Wed Nov 24 01:52:26 2021 +0000
Original commit date: Wed Nov 24 01:52:26 2021 +0000
Original commit hash: 95f1a782101deed74b708e3e296773ce7b6f5fd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3eb120ed2ecdfecfc367889384f172342d31cc90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015230273][ADL-P ADL-M | LP5] - WCK leveling training is not aligning WCK to CLK on Gear4.

[Issue Description]
At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
random MRC failures with Gear4. An additional offset of 256 PI was subtracted from
WCK2CK trained value of WckPi which was shifting the WCK alignment by 0.5CK.

[Resolution]
Skip subtracting 256 PI from trained value of WckPi value after 'Jedec WCK2K Leveling' training step.
Change default CK PI value for LP5 Gear4 from 512 to 256 and adjust Ctl, Cmd and Wck PI codes accordingly.
Adjust TxFifoSeperation for 2400G4 from -2 to -4 to avoid saturated TxRankMuxDelay values due to CLkPi change.
Program cas2wrwck, cas2rdwck and cas2fswck from 'WCK control registers' as per design recommended values.

[Additional Changes]
 - Issue MRW to correct MR10 register
 - During LockUi re-run, consider CompOffset change also

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
Phy

Hsd-es-id: 16015230273
Original commit date: Tue Nov 23 10:54:46 2021 +0530
Change-Id: I0da7161a78caae9f6499c9ed4ccf48fa2f6873b8
Original commit hash: 96cb21946c7b76608fb7514c834719bef49a93fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 80f7e50018b9080d8f1a5e6bdab8375909c25521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:21 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2482_00

Hsd-es-id: N/A
Original commit date: Tue Nov 23 09:00:31 2021 -0800
Change-Id: Icce7643fe1ab6efcae0dfd56a651c969d4facfc5
Original commit hash: 591dd0d2cd01b51ba0d12a2961227744fb5ecc6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6dc92c561b7c9aff96deb44b83ce8805aefe51c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:20 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 23 08:27:24 2021 -0800
Change-Id: I1a72974d102f442c38d9f80e43ec84ea6fe67d51
Original commit hash: 1993bc98a62304d0057c93bcb5716234bad44055

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9bbc143c7b107c67f40bd68ff81a31682043f368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.29

(cherry picked from commit 87aaa2f6690407efc41b2f03044b3ef2e1aa2e92)

Tue Nov 23 10:21:46 2021 +0000
Original commit date: Tue Nov 23 10:21:46 2021 +0000
Original commit hash: f1220ecd0e707d704cb71725742360b563b607c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 093fde94f9be663b38e4b9029497ad9a820dbe23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000413

Hsd-es-id: N/A
Original commit date: Tue Nov 23 14:12:16 2021 +0530
Change-Id: I81ffd79670e0dbea63326032c03e4b975036aa1b
Original commit hash: 34cfebb95d982fb9bd17e7a7776e9eea36c9dea8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 79311e1a841362756d3566366891fbe5269505e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:14 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010095541] DDR5 HMP MRC support
[Feature Description]
DDR5 HMP MRC support

[Resolution]
Add DDR5 HMP MRC support.

[Impacted Area]
NA

[Register Impacted]
MC and PHY

Hsd-es-id: 15010095541
Original commit date: Wed Oct 27 23:17:16 2021 +0800
Change-Id: I99102b09fd765bfbe6b624db90ce9be97fc43033
Original commit hash: c788874db75c4e2182e533d8ecf5b268a7bbb443

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 37b58b2903b41b88168cfd61c9b73b59e1cf53e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:11 2021 +0530 
-------------------------------------------------------------------------------- 
DTBT retimer capsule update will fail using two capsule files

Correct LocateHandleBuffer check status behavior for run second retimer capsule file.

Hsd-es-id: 16015193909
Original commit date: Fri Nov 19 15:26:40 2021 +0800
Change-Id: I3dc6974a96ce97d9e8106568d0784ad823cf3f32
Original commit hash: 8b8dd2420d96f0bd6c081ae4ae451af8e3141551

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: fa90c08b3e61a44f52b591db6c6ed62f5a22e6b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:09 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][R0 -Silicon ][LP5 T3 RVP][DC-3] PCIe X1 slot is not enabled on LP5 T3 RVP

Hsd-es-id: 16015223991
Original commit date: Tue Nov 23 11:21:55 2021 +0530
Change-Id: Ic7ca90f21ef8f1de53cdbd2dfe1404069e5d25ed
Original commit hash: 13de5d1250b6ae62e27924d100c7998697fd9fc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 1a5ade6a06565a63db0f8f7f597b665df90f2243 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:08 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeSamplePkg/PlatformSetup: When RTD3 is enable, non-mobile SKU would only support D3Cold

  Fix issue : D3Hot option is not saved correctly

Hsd-es-id: 15010150223
Original commit date: Tue Nov 23 12:55:08 2021 +0800
Change-Id: Iac8937cb674cda4fa97fc7fc4ecd5a1fd99bd50d
Original commit hash: e96448938f4b47edb76d47ef1ab9210480c1f75f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 23205cb363bc2cd5df071be0a20e89d974729e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:06 2021 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Check me version ton determine right GUID for me capsule

me capsule GUID depend on me version, currently, adl me version major is 16,
and rpl me version is 17, so simply use rpl build is not accurate due to compatibility,
change to use me version major to determine GUID for compatibility support.
in future, rpl me version major will change back to 16 and minor will change to 1,
will use minor to justify once this change is done.

Hsd-es-id: 16015199331
Original commit date: Mon Nov 22 14:37:31 2021 +0800
Change-Id: Iaf2d776be5ab4fb74a9da1873eaa5b0aeb7cef1d
Original commit hash: 309cf806b31719e48a966eb547c3d05212948e32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat

================================================================================ 
Commit: da655922f7105bb26c778486f36ac8fba2cf7a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:04 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Some of Turbo Flags are set even if TURBO feature is FUSE Disabled"
This reverts commit fccbbcf4c0e02ebfffe9a4e1186c50682f24fa10.
Due to the regression:: Turbo is getting disabled even if it is enabled.

Hsd-es-id: 16015075824
Original commit date: Mon Nov 22 05:14:23 2021 -0700
Change-Id: I1f532325c9ffcb568b5a3ab3abfba19b210f8141
Original commit hash: 28dbc45d47a9eed2814c40d5cd1412cb3e939c67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: b544447c4ce83b339904eb3cdaaeac0e8d4dbb55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:02 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2481_00

Hsd-es-id: N/A
Original commit date: Mon Nov 22 08:49:18 2021 -0800
Change-Id: Ia5a2f402925f986a102fae7a69f0494d69a9d6b1
Original commit hash: a0168cee5bc0a317b61c47c9be595131fd8a6ae8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59b9ee7aba868b56f2212c0edcc83b6f2232bb3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:46:00 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1073

Hsd-es-id: NA
Original commit date: Mon Nov 22 15:00:11 2021 +0530
Change-Id: Id1ca28353ac9b57754f243b0e536b711b84f2b51
Original commit hash: 9501c06e39b34bd1942e2430cdfcac17f3a0a441

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 986797df8c4e366bc9a4d109c86659ea60345fd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:58 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Fri Nov 19 19:02:51 2021 +0800
Change-Id: Ied0323baeff24a965928547f038bec3834f74bc7
Original commit hash: 06bf3ee2b764e002565c980d0d915cce63e884c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2e83a75e024b1a80f2cd0c94351477eaaf8935b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"

This reverts commit 45428314cab1819b1af2d8dd6ab2fe354b5db6f3.
Which cause HLK test fail.

Hsd-es-id: 16014644983
Original commit date: Mon Nov 22 11:30:35 2021 +0800
Change-Id: I2d0d5176348086f3031a44f13be7aa7534dcd146
Original commit hash: c5bd9fd1e5c5ed82efb5ac08a986f0cf91e602ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 7ba0971e0c314c70839c78425a4b03888a24a8fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:54 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate - Part2

To Set the MaxTolud item by default.

Hsd-es-id: 1309068768
Original commit date: Mon Nov 22 16:04:47 2021 +0800
Change-Id: Id0c5cc97005ed2d25fd11e609238a1eb5c8b57e5
Original commit hash: 563bd4afd569e26cc2a81da5516ad1a31a5a1214

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 59d8e0eeb114b5a3e79f6c11073e9b47abdd0ef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:52 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Processor PCIe x16 cannot be detected if dGFX not support CLKREQ

Hsd-es-id: 22013984790
Original commit date: Wed Nov 10 19:56:13 2021 +0530
Change-Id: I977be08cac0e40f2d61c0eb4d0b1780fe4544453
Original commit hash: 76df2fbb39b17ba99febc655e34eb3c555904be7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 7867845dee85ab06b8259e4ff565a010d9a242ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:49 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Add how to build BtGACM capsule in readme.txt

Add the description of how to build BtGACM capsule in ReadMe.txt, and modify the comment of BtGACM capsule build in capsulebuild.bat

Hsd-es-id: N/A
Original commit date: Thu Nov 18 14:06:11 2021 +0800
Change-Id: I7c71e7bae713bb2b3e7b5da113886682f153f3cd
Original commit hash: c23fb8c87ef6de1be9b3ad137cd315fec2b15735

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 53fe02a9ce194d3a76e9067045957ae9662956c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 21 12:09:53 2021 -0800
Change-Id: I71d67b5eb1026796a7ce60440313fac5600b9dd6
Original commit hash: 1f436ea6b0e66fe5854e300d771e3cec578baa75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3054377779a2f975de4c71b5a46b3dee4f9c7607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:45 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2477_00

Hsd-es-id: N/A
Original commit date: Sun Nov 21 08:50:20 2021 -0800
Change-Id: I07e87289dfff3925752993c469de4e9093f37c55
Original commit hash: b3f9025aaf638f2cb3ce234d053012d7e70e819b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 856c5fcf099485c3eeef540d042c15358fa2170e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:43 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2476_00

Hsd-es-id: N/A
Original commit date: Sat Nov 20 08:50:17 2021 -0800
Change-Id: I37b885da690b634015202759d8baf29707f5a572
Original commit hash: dbf8878f42f7bb40e7a1b877004916b09aa87087

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1ac89d303790e67cca1f399794be9aecb96465f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:41 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 20 05:35:42 2021 -0800
Change-Id: I7a4e06c76b1f2d1846113ad54c95028e1f5d43db
Original commit hash: a5c9fd495727a57d81d90cc6ca5fa58a5e2cd6d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d7b1997c9b0e26c9927e9bd5999aab88782add84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Update CPU Frequency base on cTdp

CPU Frequency should be dynamically when cTdp enable .

Hsd-es-id: 16015060243
Original commit date: Wed Oct 27 15:09:36 2021 +0800
Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781
Original commit hash: 80e1872e14760feb0888b06925dc4bcce4b41fd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 4a229a4de00982c709b4beafa6374feb59663fcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:37 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.28

(cherry picked from commit 763e6275be164598973a595107228545783e589e)

Fri Nov 19 18:06:32 2021 +0000
Original commit date: Fri Nov 19 18:06:32 2021 +0000
Original commit hash: e727b5772fc8ea84450f3682285429859b6c012a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc8dc61b9ea2707732f45bcbe048104c9f215cae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015194163][ADL-P ADL-M | LP5 ] Disable Weaklock Feature for LP5

[Issue/Feature Description]
  Memory Corruptions observed in PPV with latest parts.

[Resolution]
  Recommended by design to disable the weaklock

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015194163
Original commit date: Thu Nov 18 12:49:33 2021 +0530
Change-Id: I7115a75a050f366d1a01023374606fea98e360d2
Original commit hash: 756aa129ae1516ff12d163ae51a8dfeb55b4c9d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a0ae2d47535d2af5f7570fa8d379b57d7ca8d6a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:34 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.27

(cherry picked from commit 84cb5b5c1020e8b37634c28b09df66587ef6cb49)

Fri Nov 19 17:29:13 2021 +0000
Original commit date: Fri Nov 19 17:29:13 2021 +0000
Original commit hash: 10d13de70676a94539310aec41d17dc3588821d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b003b64fd4331df5d9e31e6bf2ca4fea54f369f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015192613][ADL-P ADL-M | LPDDR5] Tune LockUi parameters and Update Sweep Range for Read Timing Centering

[Feature Description]
MRC shall update sweep range for Read Timing Centering

[Resolution]
- InitialFwdClkOffsetPs = 120 (instead of 80)
- RDTC sweep range adjusted using (CompDataComp1.Bits.Dqs_fwdclkp/n - 64 * SaveOutputs->CompOffset)
- Clear MprLeftEdge at the beginning of each RDMPR

[Impacted Area]
ADL-P ADL-M LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 16015192613
Original commit date: Wed Nov 17 21:56:57 2021 -0800
Change-Id: If7eba1f137ada99ebd63deb0ee4ffde449443695
Original commit hash: c826cadff8eb7f90be4cfee323408749d09b8b0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4e1b9dac4ec3cdf4ea4fd6d2d5489c2ec2ca3ee3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2475_00

Hsd-es-id: N/A
Original commit date: Fri Nov 19 08:48:17 2021 -0800
Change-Id: Icfcebb82a502333c8fccad05782cba8fcd7e058e
Original commit hash: a11be1372b91c345c95b808a43c2c68627ac9d05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c5576fc50882239c126e39d4005727594f7afed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Fix PTT option is not grayouted in BIOS setup menu when accessing SUT through remote connections

PTT option is not greyed out during the remote connection. (MESH Commander/accessing over AMT/Remote KVM Session)

Solution: Using ME_SETUP_STORAGE.RemoteSessionActive to grayout PTT option. (Intel Advanced Menu -> TPM Configuration -> Intel Platform Trust Technology(PTT) state).

Hsd-es-id: 16015052444
Original commit date: Thu Nov 18 19:09:15 2021 +0800
Change-Id: Idda805ab6f82fcb52bddb819a2f9a0f940912d96
Original commit hash: 0bba0d777fb3ddb4bcde0e8483165550b3b0eebb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TcgSetup.hfr

================================================================================ 
Commit: ea5f088905a186c519b87fae7099f4dbb876b25b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PCIe BWG 2.3 update.

Hsd-es-id: 22014199565,22014199568
Original commit date: Thu Oct 28 12:53:32 2021 +0530
Change-Id: I55eb35b0569dd104acad5fbb6e7f656f00ecb5ec
Original commit hash: f1cbb86a3e39839ff56ae05fbd9d56f3a48f52a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bdc684e80dde88e95342bbf0aff16db95e2423ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:24 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 18 10:42:35 2021 -0800
Change-Id: I5030348318a7127eb2aca36f5651186382d74f9f
Original commit hash: ad09485f09cf03d8fa8d306b690f65f38d6c70a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fb2c7408da5361d0f67122828c8de73a4211a304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2474_00

Hsd-es-id: N/A
Original commit date: Thu Nov 18 08:48:43 2021 -0800
Change-Id: Ie8bb8c6e45914c6db326dc5ea66911b69493e8de
Original commit hash: 91fa0771f10d2166f80850a2045ab6082a096e33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a5921c62d146a5703a7d709943e961f5ae094a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:20 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: [Catlow] - After disabling PcdS3Enable results in assert

Change : Added check for PcdS3Enable before calling S3 script save functions.

Hsd-es-id: 18018798715
Original commit date: Wed Oct 27 15:30:02 2021 +0530
Change-Id: Ie494e9fff4ce2049d07d97c736fe68036bfbb5d4
Original commit hash: 228b5e75ac4dc24f69da0888ceadd1a62d5c0c75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/EspiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/PeiDxeSmmEspiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/PeiDxeSmmSpiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c

================================================================================ 
Commit: 7b5db74dc100ce1689fb6f53dfb09e0e8e1b9728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:18 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated ADL SBGA 55W PD Spec

Hsd-es-id: 22014217430
Original commit date: Wed Nov 17 15:12:22 2021 +0530
Change-Id: Iff7419e3bdd94c74d3214693ced5f267855311b8
Original commit hash: f4a6bc1a7f5f72f2a2d19c623e51c05b055fc88a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 8e6c966516accaec755f80380fe04df68293f2c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.26

(cherry picked from commit 30edcf8f976296e1bfb057bd718c4492acdf4e05)

Wed Nov 17 21:38:23 2021 +0000
Original commit date: Wed Nov 17 21:38:23 2021 +0000
Original commit hash: 960fbe7bc35416244daedc67277166b9d5d64e8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a8713594d6a4dd6dfcf9b931c4b99cda08cd79e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16015113301][ADL-P ADL-M | LPDDR5] Rerun Lock UI Calibration - fix MR10 update code

[Feature/Issue Description]
 In case UiLock is changing when we re-run LockUI calibration, we need to update LP5 RDPRE in MR10.
 The code was updating MR18 in the host struct by mistake.

[Resolution]
 Use mrIndexMR10 instead of mrIndexMR18

[Impacted Area]
 ADL-P ADL-M LPDDR5

Hsd-es-id: 16015113301
Original commit date: Wed Nov 17 13:13:51 2021 -0800
Change-Id: I0810999171813b5c59eef174b5de4c3fdffd5e5e
Original commit hash: 02f1246192973c19b1e2c17d51a63fb6f4f6be08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 4b04bc09d70637312e38a9f4318986be5f0c4961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2473_00

Hsd-es-id: N/A
Original commit date: Wed Nov 17 08:51:06 2021 -0800
Change-Id: I10f00438a36c5ca105b8e2474ec19f303e2a4d8a
Original commit hash: b06fc2d56e00ae1b1c1d5adb8383f7ccf79b6810

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc95adbb0f745522a6d386b169b19bde64d04259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:04 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/AMT: Allow switching AMT support from onboard 1Gb LAN to discrete Foxville 2.5Gb LAN through BIOS

Since CSME implements the feature, BIOS can enable AmtSetActiveLanInterface / AmtGetActiveLanInterface command.

Original commit date: Wed Sep 15 16:09:11 2021 +0800
Change-Id: I8d9e141be8856cc6a72320f50ea184f162c930ea
Original commit hash: dbc4df757c6bb8bfb4e1061267bd25e63a281c6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: 581c70979004eeb92bb7d7ce15361e209b385148 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S BGA][BIOS] Power Meter support

Update power meter I2C address according to ADL-S BGA DDR5 schematics.

Hsd-es-id: 15010261502
Original commit date: Tue Nov 16 10:27:27 2021 +0800
Change-Id: I033913591bf6730c3da832e8d8111f76d7a5b561
Original commit hash: f07156ea42d118d7a69325d59f2e84409b14ea21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 26f4e6c1e301147008a0a0daadec1ad5b1de20fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:45:00 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000412

Hsd-es-id: NA
Original commit date: Tue Nov 16 16:36:32 2021 +0530
Change-Id: Iaf897807a80571d4ca832040e1dc985b9a68a4e5
Original commit hash: 1e02777b5c040739e04f39bd02a2d3c108cd2612

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b853d47f1fc445ba81f7edce96a95abcfbe330e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:58 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1042

Hsd-es-id: N/A
Original commit date: Tue Nov 16 15:52:34 2021 +0530
Change-Id: I1ef766f17fedee3f454856522dc15e46ac02aeec
Original commit hash: 0dd5d344d77ac2b104f161fffb3215062856f3a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: c933f5282eb64a7e8e7f843db774ff0ec4a04f30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 16 19:27:39 2021 -0800
Change-Id: I41dddc4ec6017b492858ef5b8cc2caa810b65d1b
Original commit hash: d312ef7f5a2f6a8d0c751e2b6b937417b8867110

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4b7eed5aa8ceb3ed79cb48dbd480ff5ef9662bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2472_00

Hsd-es-id: N/A
Original commit date: Tue Nov 16 08:49:37 2021 -0800
Change-Id: I43c8651d334556a490e0fe388155279e47ab63d8
Original commit hash: f1f0e2b1fc9297d5a90f7959cbdd71a9ab19e821

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3bacac2a875fd6392a2a16d75083beca471bae69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:51 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-P: [AEP][LP5 DG 128 AEP] SPD Data Update for board and Gpio change for Cvf B23 to A7

Updated to MT62F1G32D4-031 SPD data
Cvf Gpio change: B23 to A7

Hsd-es-id: 16015028168
Original commit date: Thu Oct 28 11:36:32 2021 +0530
Change-Id: Id55da883aad9f14999e835a9cf7b6413eee08539
Original commit hash: b379fc750483b8e722c423e41ae4424048307abe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: d4635445c8347be46c923649809515c1d705421a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:47 2021 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated ADL SBGA PL1 Tau from 28 S to 56 S
 - Updated ICCMax for 401 60W

Hsd-es-id: 22013963666
Original commit date: Mon Nov 15 16:36:29 2021 +0530
Change-Id: I9b03ab710b6b97db10312da782a0cb3e1f71dabc
Original commit hash: d77d24afe940649ab131f198d60f706d8eba75de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: dd80e3443eaae049166ffffd7fee1e5e2ac9a76f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:40 2021 +0530 
-------------------------------------------------------------------------------- 
Some of Turbo Flags are set even if TURBO feature is FUSE Disabled

When TURBO FUSE is disabled, there are some flows in BIOS which needs to be corrected
If TURBO FUSE is disabled should not be accessing this MSR.

Hsd-es-id: 16015075824
Original commit date: Tue Nov 9 14:03:12 2021 +0800
Change-Id: I65be71b6ce47cedae0d11f5435a5d33e2d668832
Original commit hash: 80445607df66e20b823c4a1540b0e2812c2d6f61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: b038fc709c6e7272934e5dedb3afc84fe93579ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:38 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Tool Script Update

1. Add "BIOS_BOARD_ID" to store the BIOS target platform.
2. Get BtGAcm compatible Python 2.7.

Hsd-es-id: 16015011320 16015139302
Original commit date: Tue Nov 16 10:21:34 2021 +0800
Change-Id: I6b5fa842de95ab5e2b7f2e444d5e984e63e8deac
Original commit hash: cfe9fa2e313f5e167134541948357101d865d8cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: b6c7c5a9504654acdef9273a0bbed27fa2577b9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.25

(cherry picked from commit 288f78e3d0ce518b49d2639d9be1579edab178bb)

Tue Nov 16 06:12:19 2021 +0000
Original commit date: Tue Nov 16 06:12:19 2021 +0000
Original commit hash: 126b3a706a8270379e5485768049b16b50bbe699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b594c32e227a444b552164b6169bdcf7e02bcee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010262864][ADL-S | DDR4] Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733

[Feature Description]
Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733.
It's to solve the Memory OC Performance drop at 3733Mhz

[Resolution]
1. Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733.

[Impacted Area]
 DDR4 OC

[Register Impacted]
 MC, PHY, DRAM

Hsd-es-id: 15010262864
Original commit date: Wed Nov 10 14:22:31 2021 +0800
Change-Id: I10dce941c277d51179715952f085707cf20c8068
Original commit hash: 06ee990f9786af083d95e4c68fe4312745d9d3fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: c16d3bc8483c5975210603cbdbe978b152a702ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:32 2021 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI][ADL-S]Update function of the WiFi DSM OemWifiFeaturesDsm

Applied new CNV changes below to ADLS.
1.Support Tile BTLC Revision 1 for all ADL related sku and remove Revision 0
2.Wireless WAN/LAN Antenna Isolation
3.Update function of WifiFeaturesDsm

Hsd-es-id: 14015456385
Original commit date: Thu Nov 11 16:39:24 2021 +0800
Change-Id: Id441de32e958844f8f6f1a71073c869ec878fc9e
Original commit hash: bc42e8f4ff5e17677b82d865d01a5f57d862ac93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 88ba75dbd5773e3745671787c8b4f649e57e67fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS supports Discrete Thunderbolt Capsule Update from discrete TBT retimer [PART2]

Implement support integrated and discrete TBT retimer capsule files command.
Add Pcie root port type support.
Add last attempt status codes used in FMP device library.

Hsd-es-id: 1509147666
Original commit date: Mon Oct 25 13:53:25 2021 +0800
Change-Id: I4298804a725cceea3c3e3a3d84b6a011575c5525
Original commit hash: bcc119aa09b25fb3642885827eae5a4c83e3ce8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/CapsuleUpdateConfig/BBR_CDR_A1_ICL_PORT_0_1_rev25_sign.bin
AlderLakePlatSamplePkg/CapsuleUpdateConfig/BBR_CDR_A1_ICL_PORT_2_3_rev25_sign.bin
AlderLakePlatSamplePkg/CapsuleUpdateConfig/CapsuleOutput/TglTbtRetimer_2501.cap
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DTbtPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DTbtRetimerPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ITbtRetimerPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformDiscreteTbt.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformTbtRetimer.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/FmpLastAttemptStatusLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssTbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/TbtRetimerCommon.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/Crc32c.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/Crc32c.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvCioProtocol.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 924ee386c80cdd72c6c725ab353ae3a261f3a3a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:24 2021 +0530 
-------------------------------------------------------------------------------- 
Revert all the commits which was done for the Dot label builds
This reverts the commit from 0e9c5f1a29e3cd2a93d514c83193afa3b78c39db to dac1a6b2192b039419c830246f9ba9df296ae1f9

Hsd-es-id: N/A
Original commit date: Thu Dec 2 11:34:19 2021 +0530
Change-Id: Id922226996974492abe904bb2f55124aa8d4638c
Original commit hash: d4caf57498ac50dc28848a6fb643ddb9d8a2c6bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: f63d2225be6c4352684ffad63a1a18f512bde98a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Update BIOS Minor Version to 2471_05 for Dot label

Hsd-es-id: N/A
Original commit date: Fri Nov 26 11:25:48 2021 +0530
Change-Id: I5a8ea054a7ea75a40ffef7fc804e456e3cf1377a
Original commit hash: 0e9c5f1a29e3cd2a93d514c83193afa3b78c39db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a835f66c7c78a47ac5a04f1015c4c4d18e30c513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Dec 9 14:44:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL S C0

Updated the Ucode 0x00000017 of C0

Hsd-es-id: N/A
Original commit date: Thu Nov 25 18:37:36 2021 +0800
Change-Id: I04b894d3cdcbe5a68eae77c3f365a0e030e5400a
Original commit hash: b4b298405cb6312f4315c3c22631052897fff6ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
