# simple-5-stage-pipeline-processor-design-VERILOG
a simple design for 5 stage pipeline processor created for few combinations
