Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 17 11:32:41 2018
| Host         : C-13142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_99_00_timing_summary_routed.rpt -pb Counter_99_00_timing_summary_routed.pb -rpx Counter_99_00_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_99_00
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: DIVIDER_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: DIVIDER_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.592        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.592        0.000                      0                   25        0.252        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  DIVIDER_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    DIVIDER_reg[17]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  DIVIDER_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.502    DIVIDER_reg[21]_i_1_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.725 r  DIVIDER_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.725    DIVIDER_reg[25]_i_1_n_7
    SLICE_X3Y123         FDCE                                         r  DIVIDER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.668    15.009    CLK_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  DIVIDER_reg[25]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y123         FDCE (Setup_fdce_C_D)        0.062    15.317    DIVIDER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  DIVIDER_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    DIVIDER_reg[17]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.722 r  DIVIDER_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.722    DIVIDER_reg[21]_i_1_n_6
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.669    15.010    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[22]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDCE (Setup_fdce_C_D)        0.062    15.318    DIVIDER_reg[22]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.722    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  DIVIDER_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    DIVIDER_reg[17]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.701 r  DIVIDER_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.701    DIVIDER_reg[21]_i_1_n_4
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.669    15.010    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[24]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDCE (Setup_fdce_C_D)        0.062    15.318    DIVIDER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  DIVIDER_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    DIVIDER_reg[17]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.627 r  DIVIDER_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.627    DIVIDER_reg[21]_i_1_n_5
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.669    15.010    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[23]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDCE (Setup_fdce_C_D)        0.062    15.318    DIVIDER_reg[23]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.627    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  DIVIDER_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.388    DIVIDER_reg[17]_i_1_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.611 r  DIVIDER_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.611    DIVIDER_reg[21]_i_1_n_7
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.669    15.010    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[21]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDCE (Setup_fdce_C_D)        0.062    15.318    DIVIDER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.608 r  DIVIDER_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.608    DIVIDER_reg[17]_i_1_n_6
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.671    15.012    CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[18]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y121         FDCE (Setup_fdce_C_D)        0.062    15.320    DIVIDER_reg[18]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.587 r  DIVIDER_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.587    DIVIDER_reg[17]_i_1_n_4
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.671    15.012    CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[20]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y121         FDCE (Setup_fdce_C_D)        0.062    15.320    DIVIDER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.513 r  DIVIDER_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.513    DIVIDER_reg[17]_i_1_n_5
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.671    15.012    CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[19]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y121         FDCE (Setup_fdce_C_D)        0.062    15.320    DIVIDER_reg[19]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  DIVIDER_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.274    DIVIDER_reg[13]_i_1_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.497 r  DIVIDER_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.497    DIVIDER_reg[17]_i_1_n_7
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.671    15.012    CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[17]/C
                         clock pessimism              0.281    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X3Y121         FDCE (Setup_fdce_C_D)        0.062    15.320    DIVIDER_reg[17]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 DIVIDER_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.800     5.321    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.456     5.777 r  DIVIDER_reg[2]/Q
                         net (fo=1, routed)           0.480     6.258    DIVIDER_reg_n_0_[2]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  DIVIDER_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    DIVIDER_reg[1]_i_1_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  DIVIDER_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    DIVIDER_reg[5]_i_1_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  DIVIDER_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    DIVIDER_reg[9]_i_1_n_0
    SLICE_X3Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.494 r  DIVIDER_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.494    DIVIDER_reg[13]_i_1_n_6
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.672    15.013    CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[14]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y120         FDCE (Setup_fdce_C_D)        0.062    15.321    DIVIDER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIVIDER_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.669     1.553    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.141     1.694 r  DIVIDER_reg[4]/Q
                         net (fo=1, routed)           0.108     1.802    DIVIDER_reg_n_0_[4]
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  DIVIDER_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    DIVIDER_reg[1]_i_1_n_4
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.942     2.070    CLK_IBUF_BUFG
    SLICE_X3Y117         FDCE                                         r  DIVIDER_reg[4]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X3Y117         FDCE (Hold_fdce_C_D)         0.105     1.658    DIVIDER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIVIDER_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.668     1.552    CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  DIVIDER_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIVIDER_reg[8]/Q
                         net (fo=1, routed)           0.108     1.801    DIVIDER_reg_n_0_[8]
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  DIVIDER_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    DIVIDER_reg[5]_i_1_n_4
    SLICE_X3Y118         FDCE                                         r  DIVIDER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.941     2.069    CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  DIVIDER_reg[8]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X3Y118         FDCE (Hold_fdce_C_D)         0.105     1.657    DIVIDER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIVIDER_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.667     1.551    CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  DIVIDER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  DIVIDER_reg[12]/Q
                         net (fo=1, routed)           0.108     1.800    DIVIDER_reg_n_0_[12]
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  DIVIDER_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    DIVIDER_reg[9]_i_1_n_4
    SLICE_X3Y119         FDCE                                         r  DIVIDER_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.940     2.068    CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  DIVIDER_reg[12]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X3Y119         FDCE (Hold_fdce_C_D)         0.105     1.656    DIVIDER_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIVIDER_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.666     1.550    CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  DIVIDER_reg[16]/Q
                         net (fo=1, routed)           0.108     1.799    DIVIDER_reg_n_0_[16]
    SLICE_X3Y120         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  DIVIDER_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    DIVIDER_reg[13]_i_1_n_4
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.939     2.067    CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[16]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X3Y120         FDCE (Hold_fdce_C_D)         0.105     1.655    DIVIDER_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIVIDER_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.665     1.549    CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  DIVIDER_reg[20]/Q
                         net (fo=1, routed)           0.108     1.798    DIVIDER_reg_n_0_[20]
    SLICE_X3Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  DIVIDER_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    DIVIDER_reg[17]_i_1_n_4
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.938     2.066    CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  DIVIDER_reg[20]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X3Y121         FDCE (Hold_fdce_C_D)         0.105     1.654    DIVIDER_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIVIDER_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.665     1.549    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  DIVIDER_reg[24]/Q
                         net (fo=1, routed)           0.108     1.798    DIVIDER_reg_n_0_[24]
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  DIVIDER_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    DIVIDER_reg[21]_i_1_n_4
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.937     2.065    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[24]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y122         FDCE (Hold_fdce_C_D)         0.105     1.654    DIVIDER_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIVIDER_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.665     1.549    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  DIVIDER_reg[21]/Q
                         net (fo=1, routed)           0.105     1.795    DIVIDER_reg_n_0_[21]
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.910 r  DIVIDER_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    DIVIDER_reg[21]_i_1_n_7
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.937     2.065    CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  DIVIDER_reg[21]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X3Y122         FDCE (Hold_fdce_C_D)         0.105     1.654    DIVIDER_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIVIDER_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.667     1.551    CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  DIVIDER_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  DIVIDER_reg[9]/Q
                         net (fo=1, routed)           0.105     1.797    DIVIDER_reg_n_0_[9]
    SLICE_X3Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  DIVIDER_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    DIVIDER_reg[9]_i_1_n_7
    SLICE_X3Y119         FDCE                                         r  DIVIDER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.940     2.068    CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  DIVIDER_reg[9]/C
                         clock pessimism             -0.517     1.551    
    SLICE_X3Y119         FDCE (Hold_fdce_C_D)         0.105     1.656    DIVIDER_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIVIDER_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.668     1.552    CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  DIVIDER_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDCE (Prop_fdce_C_Q)         0.141     1.693 r  DIVIDER_reg[5]/Q
                         net (fo=1, routed)           0.105     1.798    DIVIDER_reg_n_0_[5]
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.913 r  DIVIDER_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    DIVIDER_reg[5]_i_1_n_7
    SLICE_X3Y118         FDCE                                         r  DIVIDER_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.941     2.069    CLK_IBUF_BUFG
    SLICE_X3Y118         FDCE                                         r  DIVIDER_reg[5]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X3Y118         FDCE (Hold_fdce_C_D)         0.105     1.657    DIVIDER_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIVIDER_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.666     1.550    CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  DIVIDER_reg[13]/Q
                         net (fo=1, routed)           0.105     1.796    DIVIDER_reg_n_0_[13]
    SLICE_X3Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  DIVIDER_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    DIVIDER_reg[13]_i_1_n_7
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.939     2.067    CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  DIVIDER_reg[13]/C
                         clock pessimism             -0.517     1.550    
    SLICE_X3Y120         FDCE (Hold_fdce_C_D)         0.105     1.655    DIVIDER_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   DIVIDER_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   DIVIDER_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119   DIVIDER_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   DIVIDER_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   DIVIDER_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   DIVIDER_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y120   DIVIDER_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y121   DIVIDER_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y121   DIVIDER_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121   DIVIDER_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121   DIVIDER_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121   DIVIDER_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121   DIVIDER_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   DIVIDER_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   DIVIDER_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   DIVIDER_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122   DIVIDER_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   DIVIDER_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   DIVIDER_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   DIVIDER_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   DIVIDER_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119   DIVIDER_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   DIVIDER_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   DIVIDER_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   DIVIDER_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120   DIVIDER_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   DIVIDER_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   DIVIDER_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y118   DIVIDER_reg[7]/C



