Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/spec_perlbench_001.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3275950 heartbeat IPC: 3.05255 cumulative IPC: 3.05255 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6540899 heartbeat IPC: 3.06283 cumulative IPC: 3.05768 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9857699 heartbeat IPC: 3.01495 cumulative IPC: 3.04331 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13113163 heartbeat IPC: 3.07176 cumulative IPC: 3.05037 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16386923 heartbeat IPC: 3.05459 cumulative IPC: 3.05121 (Simulation time: 0 hr 1 min 29 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16386923 (Simulation time: 0 hr 1 min 29 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 25093991 heartbeat IPC: 1.14849 cumulative IPC: 1.14849 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 33782672 heartbeat IPC: 1.15092 cumulative IPC: 1.14971 (Simulation time: 0 hr 2 min 2 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42394059 heartbeat IPC: 1.16125 cumulative IPC: 1.15353 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 48114389 heartbeat IPC: 1.74815 cumulative IPC: 1.26074 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 53994830 heartbeat IPC: 1.70055 cumulative IPC: 1.32951 (Simulation time: 0 hr 2 min 49 sec) 
Finished CPU 0 instructions: 50000001 cycles: 37607907 cumulative IPC: 1.32951 (Simulation time: 0 hr 2 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.32951 instructions: 50000001 cycles: 37607907
L1D TOTAL     ACCESS:   20858752  HIT:   20443623  MISS:     415129
L1D LOAD      ACCESS:    7256488  HIT:    7043096  MISS:     213392
L1D RFO       ACCESS:    6545779  HIT:    6527256  MISS:      18523
L1D PREFETCH  ACCESS:    7056485  HIT:    6873271  MISS:     183214
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7272967  ISSUED:    7156994  USEFUL:      55528  USELESS:     127681
L1D AVERAGE MISS LATENCY: 57.7667 cycles
L1I TOTAL     ACCESS:    9302461  HIT:    8921260  MISS:     381201
L1I LOAD      ACCESS:    9144168  HIT:    8874072  MISS:     270096
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     158293  HIT:      47188  MISS:     111105
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:     198606  ISSUED:     198606  USEFUL:      74371  USELESS:      36728
L1I AVERAGE MISS LATENCY: 17.5059 cycles
L2C TOTAL     ACCESS:    1197304  HIT:    1033399  MISS:     163905
L2C LOAD      ACCESS:     464773  HIT:     372294  MISS:      92479
L2C RFO       ACCESS:      18307  HIT:      12999  MISS:       5308
L2C PREFETCH  ACCESS:     635280  HIT:     569494  MISS:      65786
L2C WRITEBACK ACCESS:      78944  HIT:      78612  MISS:        332
L2C PREFETCH  REQUESTED:     674504  ISSUED:     674502  USEFUL:       4125  USELESS:      61854
L2C AVERAGE MISS LATENCY: 118.421 cycles
LLC TOTAL     ACCESS:     364505  HIT:     223026  MISS:     141479
LLC LOAD      ACCESS:      92470  HIT:      41173  MISS:      51297
LLC RFO       ACCESS:       5308  HIT:       2297  MISS:       3011
LLC PREFETCH  ACCESS:     241897  HIT:     155267  MISS:      86630
LLC WRITEBACK ACCESS:      24830  HIT:      24289  MISS:        541
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      15506  USELESS:      71320
LLC AVERAGE MISS LATENCY: 157.759 cycles
Major fault: 0 Minor fault: 6364
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      32157  ROW_BUFFER_MISS:     108781
 DBUS_CONGESTED:      57021
 WQ ROW_BUFFER_HIT:       4224  ROW_BUFFER_MISS:      13146  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 98.7418% MPKI: 2.47758 Average ROB Occupancy at Mispredict: 70.9868

Branch types
NOT_BRANCH: 40154100 80.3082%
BRANCH_DIRECT_JUMP: 817094 1.63419%
BRANCH_INDIRECT: 303787 0.607574%
BRANCH_CONDITIONAL: 7492103 14.9842%
BRANCH_DIRECT_CALL: 471777 0.943554%
BRANCH_INDIRECT_CALL: 144546 0.289092%
BRANCH_RETURN: 616324 1.23265%
BRANCH_OTHER: 0 0%

