SWITCH 0 SW1, 1 SW2;
CLOCK 1 CLK1, 3 CLK2;
NAND 2 G1;
OR 2 G2, 2 G3;
XOR G5;
MONITOR CLK1, CLK2, G2, G5;
CONNECT G1.I1 > CLK1, G1.I2 > CLK2, G2.I1 > SW1, G2.I2 > CLK2, G3.I1 > SW2, G3.I2 > CLK2, G4.I1 > G3, G4.I2 > G2, G4.I3 > G1, G5.I1 > G4, G5.I2 > CLK1;
