Reading timing models for corner max_ss_100C_1v60…
Reading cell library for the 'max_ss_100C_1v60' corner at '/home/nakanomiku/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading top-level netlist at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v'…
Linking design 'clk_int_div' from netlist…
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 905, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_TAPCELL_ROW_0_46.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1031, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_3.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1033, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_27.
Warning: /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/51-openroad-fillinsertion/clk_int_div.nl.v line 1046, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_133.
Reading design constraints file at '/nix/store/mr1ix0gwjfwmikfqyrq536nwhj83f0zp-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Warning: base.sdc line 79, virtual clock clk can not be propagated.
Reading top-level design parasitics for the 'max_ss_100C_1v60' corner at '/home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/53-openroad-rcx/max/clk_int_div.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: div_valid_i (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     1    0.003461    0.036660    0.019328    1.019328 ^ div_valid_i (in)
                                                         div_valid_i (net)
                      0.036660    0.000000    1.019328 ^ input10/A (sky130_fd_sc_hd__buf_1)
     3    0.009702    0.195649    0.225280    1.244608 ^ input10/X (sky130_fd_sc_hd__buf_1)
                                                         net10 (net)
                      0.195709    0.000488    1.245096 ^ _197_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.006326    0.118155    0.381562    1.626658 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.118155    0.000483    1.627141 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.035053    0.124914    0.245627    1.872768 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124942    0.001835    1.874603 ^ div_ready_o (out)
                                              1.874603   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.874603   data arrival time
---------------------------------------------------------------------------------------------
                                              2.624603   slack (MET)


Startpoint: test_mode_en_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.003038    0.019370    0.010029    1.010029 v test_mode_en_i (in)
                                                         test_mode_en_i (net)
                      0.019371    0.000000    1.010029 v input13/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.004960    0.072140    0.156943    1.166972 v input13/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net13 (net)
                      0.072140    0.000311    1.167283 v _198_/B (sky130_fd_sc_hd__nor2_1)
     1    0.004908    0.184358    0.185751    1.353034 ^ _198_/Y (sky130_fd_sc_hd__nor2_1)
                                                         _050_ (net)
                      0.184359    0.000374    1.353409 ^ _201_/S (sky130_fd_sc_hd__mux2_1)
     3    0.009669    0.158121    0.360271    1.713679 ^ _201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.158121    0.000284    1.713963 ^ _206_/B (sky130_fd_sc_hd__and2_1)
     1    0.002162    0.071338    0.251049    1.965012 ^ _206_/X (sky130_fd_sc_hd__and2_1)
                                                         net14 (net)
                      0.071338    0.000155    1.965167 ^ output14/A (sky130_fd_sc_hd__buf_2)
     1    0.034491    0.273996    0.344613    2.309781 ^ output14/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.274001    0.001646    2.311427 ^ clk_o (out)
                                              2.311427   data arrival time

                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.311427   data arrival time
---------------------------------------------------------------------------------------------
                                              3.061427   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: div_i[5] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.003136    0.019748    0.010344    1.010344 v div_i[5] (in)
                                                         div_i[5] (net)
                      0.019749    0.000000    1.010344 v input7/A (sky130_fd_sc_hd__buf_1)
     4    0.014216    0.169208    0.232625    1.242969 v input7/X (sky130_fd_sc_hd__buf_1)
                                                         net7 (net)
                      0.169208    0.000588    1.243557 v _191_/A (sky130_fd_sc_hd__or2_1)
     1    0.004413    0.113548    0.557431    1.800989 v _191_/X (sky130_fd_sc_hd__or2_1)
                                                         _044_ (net)
                      0.113548    0.000181    1.801170 v _193_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.003788    0.080267    0.353414    2.154584 v _193_/X (sky130_fd_sc_hd__a22o_1)
                                                         _046_ (net)
                      0.080267    0.000287    2.154870 v _194_/A (sky130_fd_sc_hd__or4_4)
     2    0.012344    0.180486    1.099293    3.254163 v _194_/X (sky130_fd_sc_hd__or4_4)
                                                         _047_ (net)
                      0.180486    0.001102    3.255265 v _196_/B (sky130_fd_sc_hd__nor2_2)
     1    0.003939    0.124651    0.178089    3.433354 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.124651    0.000257    3.433611 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006326    0.128771    0.329988    3.763598 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.128771    0.000483    3.764082 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.035053    0.124947    0.250454    4.014535 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124975    0.001835    4.016371 ^ div_ready_o (out)
                                              4.016371   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -4.016371   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.266371   slack (VIOLATED)


Startpoint: clk_i (input port clocked by clk)
Endpoint: clk_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.002665    0.017943    0.008852    1.008852 v clk_i (in)
                                                         clk_i (net)
                      0.017943    0.000000    1.008852 v input1/A (sky130_fd_sc_hd__buf_1)
     2    0.013361    0.160074    0.224652    1.233503 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.160075    0.000822    1.234325 v fanout34/A (sky130_fd_sc_hd__buf_2)
    10    0.042291    0.198037    0.410092    1.644417 v fanout34/X (sky130_fd_sc_hd__buf_2)
                                                         net34 (net)
                      0.198279    0.006185    1.650603 v _201_/A0 (sky130_fd_sc_hd__mux2_1)
     3    0.009117    0.169754    0.760310    2.410913 v _201_/X (sky130_fd_sc_hd__mux2_1)
                                                         _002_ (net)
                      0.169754    0.000267    2.411180 v _206_/B (sky130_fd_sc_hd__and2_1)
     1    0.002034    0.062350    0.353660    2.764840 v _206_/X (sky130_fd_sc_hd__and2_1)
                                                         net14 (net)
                      0.062350    0.000145    2.764985 v output14/A (sky130_fd_sc_hd__buf_2)
     1    0.034491    0.167102    0.341106    3.106090 v output14/X (sky130_fd_sc_hd__buf_2)
                                                         clk_o (net)
                      0.167116    0.001646    3.107736 v clk_o (out)
                                              3.107736   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -3.107736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642264   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: div_i[5] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.003136    0.019748    0.010344    1.010344 v div_i[5] (in)
                                                         div_i[5] (net)
                      0.019749    0.000000    1.010344 v input7/A (sky130_fd_sc_hd__buf_1)
     4    0.014216    0.169208    0.232625    1.242969 v input7/X (sky130_fd_sc_hd__buf_1)
                                                         net7 (net)
                      0.169208    0.000588    1.243557 v _191_/A (sky130_fd_sc_hd__or2_1)
     1    0.004413    0.113548    0.557431    1.800989 v _191_/X (sky130_fd_sc_hd__or2_1)
                                                         _044_ (net)
                      0.113548    0.000181    1.801170 v _193_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.003788    0.080267    0.353414    2.154584 v _193_/X (sky130_fd_sc_hd__a22o_1)
                                                         _046_ (net)
                      0.080267    0.000287    2.154870 v _194_/A (sky130_fd_sc_hd__or4_4)
     2    0.012344    0.180486    1.099293    3.254163 v _194_/X (sky130_fd_sc_hd__or4_4)
                                                         _047_ (net)
                      0.180486    0.001102    3.255265 v _196_/B (sky130_fd_sc_hd__nor2_2)
     1    0.003939    0.124651    0.178089    3.433354 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.124651    0.000257    3.433611 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006326    0.128771    0.329988    3.763598 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.128771    0.000483    3.764082 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.035053    0.124947    0.250454    4.014535 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124975    0.001835    4.016371 ^ div_ready_o (out)
                                              4.016371   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -4.016371   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.266371   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: div_i[5] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 v input external delay
     1    0.003136    0.019748    0.010344    1.010344 v div_i[5] (in)
                                                         div_i[5] (net)
                      0.019749    0.000000    1.010344 v input7/A (sky130_fd_sc_hd__buf_1)
     4    0.014216    0.169208    0.232625    1.242969 v input7/X (sky130_fd_sc_hd__buf_1)
                                                         net7 (net)
                      0.169208    0.000588    1.243557 v _191_/A (sky130_fd_sc_hd__or2_1)
     1    0.004413    0.113548    0.557431    1.800989 v _191_/X (sky130_fd_sc_hd__or2_1)
                                                         _044_ (net)
                      0.113548    0.000181    1.801170 v _193_/B1 (sky130_fd_sc_hd__a22o_1)
     1    0.003788    0.080267    0.353414    2.154584 v _193_/X (sky130_fd_sc_hd__a22o_1)
                                                         _046_ (net)
                      0.080267    0.000287    2.154870 v _194_/A (sky130_fd_sc_hd__or4_4)
     2    0.012344    0.180486    1.099293    3.254163 v _194_/X (sky130_fd_sc_hd__or4_4)
                                                         _047_ (net)
                      0.180486    0.001102    3.255265 v _196_/B (sky130_fd_sc_hd__nor2_2)
     1    0.003939    0.124651    0.178089    3.433354 ^ _196_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _049_ (net)
                      0.124651    0.000257    3.433611 ^ _197_/A1 (sky130_fd_sc_hd__a31o_1)
     1    0.006326    0.128771    0.329988    3.763598 ^ _197_/X (sky130_fd_sc_hd__a31o_1)
                                                         net23 (net)
                      0.128771    0.000483    3.764082 ^ output23/A (sky130_fd_sc_hd__buf_6)
     1    0.035053    0.124947    0.250454    4.014535 ^ output23/X (sky130_fd_sc_hd__buf_6)
                                                         div_ready_o (net)
                      0.124975    0.001835    4.016371 ^ div_ready_o (out)
                                              4.016371   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -4.016371   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.266371   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ss_100C_1v60 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ss_100C_1v60 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ss_100C_1v60 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 25 unclocked register/latch pins.
  _284_/CLK
  _285_/CLK
  _286_/CLK
  _287_/CLK
  _288_/CLK
  _289_/CLK
  _290_/CLK
  _291_/CLK
  _292_/CLK
  _293_/CLK
  _294_/CLK
  _295_/CLK
  _296_/CLK
  _297_/CLK
  _298_/CLK
  _299_/CLK
  _300_/CLK
  _301_/CLK
  _302_/CLK
  _303_/CLK
  _304_/CLK
  _305_/CLK
  _306_/CLK
  _307_/CLK
  _308_/GATE
Warning: There are 33 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  cycl_count_o[4]
  cycl_count_o[5]
  cycl_count_o[6]
  cycl_count_o[7]
  _284_/D
  _285_/D
  _286_/D
  _287_/D
  _288_/D
  _289_/D
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           5.959703e-05 9.738561e-05 4.847256e-07 1.574674e-04  46.0%
Combinational        1.060289e-04 7.821048e-05 8.209858e-07 1.850604e-04  54.0%
Clock                0.000000e+00 0.000000e+00 4.342178e-10 4.342178e-10   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.656259e-04 1.755960e-04 1.306146e-06 3.425281e-04 100.0%
                            48.4%        51.3%         0.4%
%OL_METRIC_F power__internal__total 0.0001656259410083294
%OL_METRIC_F power__switching__total 0.00017559604020789266
%OL_METRIC_F power__leakage__total 1.306146259594243e-6
%OL_METRIC_F power__total 0.0003425281320232898

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ss_100C_1v60 0.0
======================= max_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ss_100C_1v60 0.0
======================= max_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ss_100C_1v60 2.624603275668718
max_ss_100C_1v60: 2.624603275668718
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ss_100C_1v60 -0.2663709328504899
max_ss_100C_1v60: -0.2663709328504899
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ss_100C_1v60 0.0
max_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ss_100C_1v60 -0.2663709328504899
max_ss_100C_1v60: -0.2663709328504899
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ss_100C_1v60 0
max_ss_100C_1v60: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ss_100C_1v60 -0.2663709328504899
max_ss_100C_1v60: -0.2663709328504899
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
[setup in-out] div_i[5] -> div_ready_o : -0.266371
%OL_METRIC_I timing__hold_vio__count__corner:max_ss_100C_1v60 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ss_100C_1v60 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ss_100C_1v60 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ss_100C_1v60 1
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ss_100C_1v60 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ss_100C_1v60 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
1.646660         network latency _296_/CLK
        2.513114 network latency _308_/GATE
---------------
1.646660 2.513114 latency
        0.866454 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.515150         network latency _296_/CLK
        2.411256 network latency _286_/CLK
---------------
1.515150 2.411256 latency
        0.896106 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ss_100C_1v60 corner to /home/nakanomiku/DigitalDesign/clk_int_div/runs/RUN_2024-11-01_17-08-01/54-openroad-stapostpnr/max_ss_100C_1v60/clk_int_div__max_ss_100C_1v60.lib…
