[globcfg]
base_address = 0x12000000
data_width = 32
address_width = 32
address_alignment = data_width
force_name_case = none

[c_header]
path = ./generated/vera_regs.h
prefix = VERA
generator = ./generators/c_nocstd_generator.py::CHeaderNoCstd

[md_doc]
path = ./generated/vera_regs.md
title = VERA Register map
print_images = True
image_dir = md_img
print_conventions = True
generator = Markdown

[asm]
path = ./generated/vera_regs.s
prefix = VERA
generator = ./generators/asm_generator.py::AsmGenerator
