//pwm
2015-07-30-14-46
//author:393089250@qq.com

//this is a verilog file for PWM generation
//revision history:
//2015-07-30
//	0.1 first update, lack of clk configuration
