vendor_name = ModelSim
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/image_loader.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/pixeles_rgb.mif
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/memfile.mif
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/arm.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/controller.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/decoder.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/condlogic.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/datapath.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/regfile.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/extend.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/flopenr.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/flopr.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/mux2.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/adder.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/Alu.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/full_adder.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/full_subtractor.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/n_bit_adder.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/n_bit_subtractor.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/tb_Alu.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/vga.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/vgaController.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/pll.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/tb_arm.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/condcheck.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/imem.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/ram1.mif
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/ram1.qip
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/ram1.v
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/ram_tb.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/CPU.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/CPU_tb.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/rom.mif
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/rom.qip
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/rom.v
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/generate_graphic.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/generate_rectangle.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/decoder_tb.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/dmem.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/top.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/testbench.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/vga_prueba.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/tb_vga_prueba.sv
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/ram_rgb.qip
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/ram_rgb.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/db/altsyncram_43p1.tdf
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/db/decode_dla.tdf
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/db/decode_61a.tdf
source_file = 1, C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/Proyecto/Procesador/db/mux_tfb.tdf
design_name = vga_prueba
instance = comp, \vgaclk~output , vgaclk~output, vga_prueba, 1
instance = comp, \hsync~output , hsync~output, vga_prueba, 1
instance = comp, \vsync~output , vsync~output, vga_prueba, 1
instance = comp, \sync_b~output , sync_b~output, vga_prueba, 1
instance = comp, \blank_b~output , blank_b~output, vga_prueba, 1
instance = comp, \r[0]~output , r[0]~output, vga_prueba, 1
instance = comp, \r[1]~output , r[1]~output, vga_prueba, 1
instance = comp, \r[2]~output , r[2]~output, vga_prueba, 1
instance = comp, \r[3]~output , r[3]~output, vga_prueba, 1
instance = comp, \r[4]~output , r[4]~output, vga_prueba, 1
instance = comp, \r[5]~output , r[5]~output, vga_prueba, 1
instance = comp, \r[6]~output , r[6]~output, vga_prueba, 1
instance = comp, \r[7]~output , r[7]~output, vga_prueba, 1
instance = comp, \g[0]~output , g[0]~output, vga_prueba, 1
instance = comp, \g[1]~output , g[1]~output, vga_prueba, 1
instance = comp, \g[2]~output , g[2]~output, vga_prueba, 1
instance = comp, \g[3]~output , g[3]~output, vga_prueba, 1
instance = comp, \g[4]~output , g[4]~output, vga_prueba, 1
instance = comp, \g[5]~output , g[5]~output, vga_prueba, 1
instance = comp, \g[6]~output , g[6]~output, vga_prueba, 1
instance = comp, \g[7]~output , g[7]~output, vga_prueba, 1
instance = comp, \b[0]~output , b[0]~output, vga_prueba, 1
instance = comp, \b[1]~output , b[1]~output, vga_prueba, 1
instance = comp, \b[2]~output , b[2]~output, vga_prueba, 1
instance = comp, \b[3]~output , b[3]~output, vga_prueba, 1
instance = comp, \b[4]~output , b[4]~output, vga_prueba, 1
instance = comp, \b[5]~output , b[5]~output, vga_prueba, 1
instance = comp, \b[6]~output , b[6]~output, vga_prueba, 1
instance = comp, \b[7]~output , b[7]~output, vga_prueba, 1
instance = comp, \x[0]~output , x[0]~output, vga_prueba, 1
instance = comp, \x[1]~output , x[1]~output, vga_prueba, 1
instance = comp, \x[2]~output , x[2]~output, vga_prueba, 1
instance = comp, \x[3]~output , x[3]~output, vga_prueba, 1
instance = comp, \x[4]~output , x[4]~output, vga_prueba, 1
instance = comp, \x[5]~output , x[5]~output, vga_prueba, 1
instance = comp, \x[6]~output , x[6]~output, vga_prueba, 1
instance = comp, \x[7]~output , x[7]~output, vga_prueba, 1
instance = comp, \x[8]~output , x[8]~output, vga_prueba, 1
instance = comp, \x[9]~output , x[9]~output, vga_prueba, 1
instance = comp, \y[0]~output , y[0]~output, vga_prueba, 1
instance = comp, \y[1]~output , y[1]~output, vga_prueba, 1
instance = comp, \y[2]~output , y[2]~output, vga_prueba, 1
instance = comp, \y[3]~output , y[3]~output, vga_prueba, 1
instance = comp, \y[4]~output , y[4]~output, vga_prueba, 1
instance = comp, \y[5]~output , y[5]~output, vga_prueba, 1
instance = comp, \y[6]~output , y[6]~output, vga_prueba, 1
instance = comp, \y[7]~output , y[7]~output, vga_prueba, 1
instance = comp, \y[8]~output , y[8]~output, vga_prueba, 1
instance = comp, \y[9]~output , y[9]~output, vga_prueba, 1
instance = comp, \clk~input , clk~input, vga_prueba, 1
instance = comp, \vgapll|toggle~0 , vgapll|toggle~0, vga_prueba, 1
instance = comp, \vgapll|toggle , vgapll|toggle, vga_prueba, 1
instance = comp, \vgaCont|x[7] , vgaCont|x[7], vga_prueba, 1
instance = comp, \vgaCont|Add0~21 , vgaCont|Add0~21, vga_prueba, 1
instance = comp, \vgaCont|x[0] , vgaCont|x[0], vga_prueba, 1
instance = comp, \vgaCont|Add0~25 , vgaCont|Add0~25, vga_prueba, 1
instance = comp, \vgaCont|x[1]~feeder , vgaCont|x[1]~feeder, vga_prueba, 1
instance = comp, \vgaCont|x[1] , vgaCont|x[1], vga_prueba, 1
instance = comp, \vgaCont|Add0~29 , vgaCont|Add0~29, vga_prueba, 1
instance = comp, \vgaCont|x[2]~feeder , vgaCont|x[2]~feeder, vga_prueba, 1
instance = comp, \vgaCont|x[2] , vgaCont|x[2], vga_prueba, 1
instance = comp, \vgaCont|Add0~33 , vgaCont|Add0~33, vga_prueba, 1
instance = comp, \vgaCont|x[3]~feeder , vgaCont|x[3]~feeder, vga_prueba, 1
instance = comp, \vgaCont|x[3]~DUPLICATE , vgaCont|x[3]~DUPLICATE, vga_prueba, 1
instance = comp, \vgaCont|Add0~37 , vgaCont|Add0~37, vga_prueba, 1
instance = comp, \vgaCont|x[4]~feeder , vgaCont|x[4]~feeder, vga_prueba, 1
instance = comp, \vgaCont|x[4]~DUPLICATE , vgaCont|x[4]~DUPLICATE, vga_prueba, 1
instance = comp, \vgaCont|Add0~5 , vgaCont|Add0~5, vga_prueba, 1
instance = comp, \vgaCont|x[5] , vgaCont|x[5], vga_prueba, 1
instance = comp, \vgaCont|Add0~9 , vgaCont|Add0~9, vga_prueba, 1
instance = comp, \vgaCont|x[6] , vgaCont|x[6], vga_prueba, 1
instance = comp, \vgaCont|Add0~13 , vgaCont|Add0~13, vga_prueba, 1
instance = comp, \vgaCont|x[8] , vgaCont|x[8], vga_prueba, 1
instance = comp, \vgaCont|Add0~17 , vgaCont|Add0~17, vga_prueba, 1
instance = comp, \vgaCont|Equal0~0 , vgaCont|Equal0~0, vga_prueba, 1
instance = comp, \vgaCont|Equal0~1 , vgaCont|Equal0~1, vga_prueba, 1
instance = comp, \vgaCont|x[9]~DUPLICATE , vgaCont|x[9]~DUPLICATE, vga_prueba, 1
instance = comp, \vgaCont|Add0~1 , vgaCont|Add0~1, vga_prueba, 1
instance = comp, \vgaCont|x[9] , vgaCont|x[9], vga_prueba, 1
instance = comp, \vgaCont|x[4] , vgaCont|x[4], vga_prueba, 1
instance = comp, \vgaCont|x[5]~DUPLICATE , vgaCont|x[5]~DUPLICATE, vga_prueba, 1
instance = comp, \vgaCont|hsync~0 , vgaCont|hsync~0, vga_prueba, 1
instance = comp, \vgaCont|Add1~25 , vgaCont|Add1~25, vga_prueba, 1
instance = comp, \vgaCont|Equal1~0 , vgaCont|Equal1~0, vga_prueba, 1
instance = comp, \vgaCont|Equal1~1 , vgaCont|Equal1~1, vga_prueba, 1
instance = comp, \vgaCont|y[0]~DUPLICATE , vgaCont|y[0]~DUPLICATE, vga_prueba, 1
instance = comp, \vgaCont|Add1~1 , vgaCont|Add1~1, vga_prueba, 1
instance = comp, \vgaCont|y[1] , vgaCont|y[1], vga_prueba, 1
instance = comp, \vgaCont|Add1~29 , vgaCont|Add1~29, vga_prueba, 1
instance = comp, \vgaCont|y[2] , vgaCont|y[2], vga_prueba, 1
instance = comp, \vgaCont|Add1~33 , vgaCont|Add1~33, vga_prueba, 1
instance = comp, \vgaCont|y[3] , vgaCont|y[3], vga_prueba, 1
instance = comp, \vgaCont|Add1~37 , vgaCont|Add1~37, vga_prueba, 1
instance = comp, \vgaCont|y[4] , vgaCont|y[4], vga_prueba, 1
instance = comp, \vgaCont|Add1~9 , vgaCont|Add1~9, vga_prueba, 1
instance = comp, \vgaCont|y[5] , vgaCont|y[5], vga_prueba, 1
instance = comp, \vgaCont|Add1~13 , vgaCont|Add1~13, vga_prueba, 1
instance = comp, \vgaCont|y[6] , vgaCont|y[6], vga_prueba, 1
instance = comp, \vgaCont|Add1~17 , vgaCont|Add1~17, vga_prueba, 1
instance = comp, \vgaCont|y[7]~DUPLICATE , vgaCont|y[7]~DUPLICATE, vga_prueba, 1
instance = comp, \vgaCont|Add1~21 , vgaCont|Add1~21, vga_prueba, 1
instance = comp, \vgaCont|y[8]~feeder , vgaCont|y[8]~feeder, vga_prueba, 1
instance = comp, \vgaCont|y[8]~DUPLICATE , vgaCont|y[8]~DUPLICATE, vga_prueba, 1
instance = comp, \vgaCont|Add1~5 , vgaCont|Add1~5, vga_prueba, 1
instance = comp, \vgaCont|y[9]~feeder , vgaCont|y[9]~feeder, vga_prueba, 1
instance = comp, \vgaCont|y[9] , vgaCont|y[9], vga_prueba, 1
instance = comp, \vgaCont|vsync~1 , vgaCont|vsync~1, vga_prueba, 1
instance = comp, \vgaCont|vsync~0 , vgaCont|vsync~0, vga_prueba, 1
instance = comp, \vgaCont|y[0] , vgaCont|y[0], vga_prueba, 1
instance = comp, \vgaCont|vsync~2 , vgaCont|vsync~2, vga_prueba, 1
instance = comp, \vgaCont|sync_b , vgaCont|sync_b, vga_prueba, 1
instance = comp, \vgaCont|blank_b~0 , vgaCont|blank_b~0, vga_prueba, 1
instance = comp, \vgaCont|y[8] , vgaCont|y[8], vga_prueba, 1
instance = comp, \gen_grid|rectImage|in_rectangle~2 , gen_grid|rectImage|in_rectangle~2, vga_prueba, 1
instance = comp, \vgaCont|x[3] , vgaCont|x[3], vga_prueba, 1
instance = comp, \gen_grid|rectImage|in_rectangle~1 , gen_grid|rectImage|in_rectangle~1, vga_prueba, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, vga_prueba, 1
instance = comp, \image|Add0~13 , image|Add0~13, vga_prueba, 1
instance = comp, \image|LessThan1~1 , image|LessThan1~1, vga_prueba, 1
instance = comp, \rst~input , rst~input, vga_prueba, 1
instance = comp, \image|LessThan1~0 , image|LessThan1~0, vga_prueba, 1
instance = comp, \image|Add0~1 , image|Add0~1, vga_prueba, 1
instance = comp, \image|Add0~9 , image|Add0~9, vga_prueba, 1
instance = comp, \gen_grid|rectImage|in_rectangle~0 , gen_grid|rectImage|in_rectangle~0, vga_prueba, 1
instance = comp, \gen_grid|rectImage|in_rectangle~3 , gen_grid|rectImage|in_rectangle~3, vga_prueba, 1
instance = comp, \image|LessThan1~2 , image|LessThan1~2, vga_prueba, 1
instance = comp, \image|memAddress[12]~1 , image|memAddress[12]~1, vga_prueba, 1
instance = comp, \image|memAddress[15] , image|memAddress[15], vga_prueba, 1
instance = comp, \image|memAddress[12]~0 , image|memAddress[12]~0, vga_prueba, 1
instance = comp, \image|memAddress[0] , image|memAddress[0], vga_prueba, 1
instance = comp, \image|Add0~17 , image|Add0~17, vga_prueba, 1
instance = comp, \image|memAddress[1] , image|memAddress[1], vga_prueba, 1
instance = comp, \image|Add0~21 , image|Add0~21, vga_prueba, 1
instance = comp, \image|memAddress[2] , image|memAddress[2], vga_prueba, 1
instance = comp, \image|Add0~25 , image|Add0~25, vga_prueba, 1
instance = comp, \image|memAddress[3] , image|memAddress[3], vga_prueba, 1
instance = comp, \image|Add0~29 , image|Add0~29, vga_prueba, 1
instance = comp, \image|memAddress[4] , image|memAddress[4], vga_prueba, 1
instance = comp, \image|Add0~33 , image|Add0~33, vga_prueba, 1
instance = comp, \image|memAddress[5] , image|memAddress[5], vga_prueba, 1
instance = comp, \image|Add0~37 , image|Add0~37, vga_prueba, 1
instance = comp, \image|memAddress[6] , image|memAddress[6], vga_prueba, 1
instance = comp, \image|Add0~41 , image|Add0~41, vga_prueba, 1
instance = comp, \image|memAddress[7] , image|memAddress[7], vga_prueba, 1
instance = comp, \image|Add0~45 , image|Add0~45, vga_prueba, 1
instance = comp, \image|memAddress[8] , image|memAddress[8], vga_prueba, 1
instance = comp, \image|Add0~49 , image|Add0~49, vga_prueba, 1
instance = comp, \image|memAddress[9] , image|memAddress[9], vga_prueba, 1
instance = comp, \image|Add0~53 , image|Add0~53, vga_prueba, 1
instance = comp, \image|memAddress[10] , image|memAddress[10], vga_prueba, 1
instance = comp, \image|Add0~57 , image|Add0~57, vga_prueba, 1
instance = comp, \image|memAddress[11] , image|memAddress[11], vga_prueba, 1
instance = comp, \image|Add0~61 , image|Add0~61, vga_prueba, 1
instance = comp, \image|memAddress[12] , image|memAddress[12], vga_prueba, 1
instance = comp, \image|Add0~5 , image|Add0~5, vga_prueba, 1
instance = comp, \image|memAddress[13] , image|memAddress[13], vga_prueba, 1
instance = comp, \image|memAddress[14] , image|memAddress[14], vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0 , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode603w[3]~0, vga_prueba, 1
instance = comp, \~GND , ~GND, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a56 , image|ram|altsyncram_component|auto_generated|ram_block1a56, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|address_reg_a[2] , image|ram|altsyncram_component|auto_generated|address_reg_a[2], vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0 , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode592w[3]~0, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a48 , image|ram|altsyncram_component|auto_generated|ram_block1a48, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0 , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode581w[3]~0, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a40 , image|ram|altsyncram_component|auto_generated|ram_block1a40, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|address_reg_a[1] , image|ram|altsyncram_component|auto_generated|address_reg_a[1], vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0 , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode537w[3]~0, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a8 , image|ram|altsyncram_component|auto_generated|ram_block1a8, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|address_reg_a[0] , image|ram|altsyncram_component|auto_generated|address_reg_a[0], vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0 , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode548w[3]~0, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a16 , image|ram|altsyncram_component|auto_generated|ram_block1a16, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0 , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode559w[3]~0, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a24 , image|ram|altsyncram_component|auto_generated|ram_block1a24, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode519w[3] , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode519w[3], vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a0 , image|ram|altsyncram_component|auto_generated|ram_block1a0, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4 , image|ram|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|rden_decode|w_anode570w[3]~0 , image|ram|altsyncram_component|auto_generated|rden_decode|w_anode570w[3]~0, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|ram_block1a32 , image|ram|altsyncram_component|auto_generated|ram_block1a32, vga_prueba, 1
instance = comp, \image|ram|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 , image|ram|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0, vga_prueba, 1
instance = comp, \gen_grid|red[0]~0 , gen_grid|red[0]~0, vga_prueba, 1
instance = comp, \vgaCont|y[7] , vgaCont|y[7], vga_prueba, 1
