-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_TOP_FFT_stage_spatial_unroll_5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_TOP_FFT_stage_spatial_unroll_5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_20 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110110001010010111110";
    constant ap_const_lv32_3F0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "00111111000011100011100111011010";
    constant ap_const_lv32_BE47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010001111100010111000010";
    constant ap_const_lv32_BF54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010101001101101100110001";
    constant ap_const_lv32_3F6C835E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011001000001101011110";
    constant ap_const_lv32_3EC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110000111110111100010101";
    constant ap_const_lv32_BEC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110000111110111100010101";
    constant ap_const_lv32_BF6C835E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011001000001101011110";
    constant ap_const_lv32_3F54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010101001101101100110001";
    constant ap_const_lv32_3E47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001111100010111000010";
    constant ap_const_lv32_BF0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "10111111000011100011100111011010";
    constant ap_const_lv32_BF7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110110001010010111110";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln368_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal trunc_ln371_fu_860_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln371_reg_1653 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln371_reg_1653_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln371_reg_1653_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln371_reg_1653_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_864_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_1657 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_1657_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_888_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_1665 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_1665_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln381_fu_940_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_reg_1673_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_fu_972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_1685_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tw_36_i_fu_1000_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_36_i_reg_1757 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_36_i_reg_1757_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_38_i_fu_1024_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_38_i_reg_1765 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_38_i_reg_1765_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1048_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_1773 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_1773_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_37_i_fu_1072_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_37_i_reg_1781 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_37_i_reg_1781_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_39_i_fu_1096_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_39_i_reg_1789 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_39_i_reg_1789_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_fu_1120_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_reg_1797 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_reg_1797_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln371_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln371_reg_1825 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln368_reg_1830 : STD_LOGIC_VECTOR (0 downto 0);
    signal d0_real_reg_1834 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1834_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_1834_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1842 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1842_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_1842_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1850 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_1850_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_10_reg_1860 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_10_reg_1860_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_fu_710_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_1866 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_fu_715_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_1872 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_reg_1886 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_reg_1902 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1918 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_11_i_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_11_i_reg_1934 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_11_i_fu_725_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_11_i_reg_1940 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_1_i_fu_730_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_1_i_reg_1954 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_1_i_fu_735_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_1_i_reg_1960 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_4_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_4_reg_1974 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_4_fu_745_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_4_reg_1980 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_10_fu_1329_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_778_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_1991 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_750_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_1996 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_785_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_18_i_reg_2001 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_757_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_18_i_reg_2009 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_2_i_reg_2017 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_764_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_2_i_reg_2025 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_799_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_12_reg_2033 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_12_reg_2041 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_2049 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_2055 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_11_i_reg_2061 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_670_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_11_i_reg_2067 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_1_i_reg_2073 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_1_i_reg_2079 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_4_reg_2085 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_4_reg_2091 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln371193_phi_fu_603_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_d1_real_11_phi_fu_613_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_real_11_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_11_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_11_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_11_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_11_reg_610 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_d1_imag_11_phi_fu_625_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_imag_11_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_11_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_11_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_11_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_11_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten190_fu_184 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln368_3_fu_838_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten190_load : STD_LOGIC_VECTOR (4 downto 0);
    signal m191_fu_188 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal m_fu_852_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_m191_load : STD_LOGIC_VECTOR (8 downto 0);
    signal k192_fu_192 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal k_fu_1192_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_k192_load : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln368194_fu_196 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln368_fu_1212_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln368194_load : STD_LOGIC_VECTOR (8 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we1_local : STD_LOGIC;
    signal grp_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we1_local : STD_LOGIC;
    signal grp_fu_656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we1_local : STD_LOGIC;
    signal grp_fu_674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we1_local : STD_LOGIC;
    signal grp_fu_692_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we1_local : STD_LOGIC;
    signal grp_fu_640_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we1_local : STD_LOGIC;
    signal grp_fu_661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we1_local : STD_LOGIC;
    signal grp_fu_679_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we1_local : STD_LOGIC;
    signal grp_fu_697_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce0_local : STD_LOGIC;
    signal grp_fu_634_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_634_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_640_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_640_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_646_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_646_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_651_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_656_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_661_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_661_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_666_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_670_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_674_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_674_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_679_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_679_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_688_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_692_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_692_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_697_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_697_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_702_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_702_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_750_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_750_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_757_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_757_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_764_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_771_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_778_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_778_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_778_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_785_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_785_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_785_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_799_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_799_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln368_fu_844_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_864_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_888_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_912_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_922_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln_fu_932_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_225_fu_952_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln7_fu_962_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_36_i_fu_1000_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_38_i_fu_1024_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1048_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_37_i_fu_1072_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_39_i_fu_1096_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_18_fu_1120_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln16_fu_1300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_1303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln16_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln16_fu_1317_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1321_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_634_ce : STD_LOGIC;
    signal pre_grp_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_634_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_640_ce : STD_LOGIC;
    signal pre_grp_fu_640_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_640_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_646_ce : STD_LOGIC;
    signal pre_grp_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_646_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_651_ce : STD_LOGIC;
    signal pre_grp_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_651_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_656_ce : STD_LOGIC;
    signal pre_grp_fu_656_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_656_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_661_ce : STD_LOGIC;
    signal pre_grp_fu_661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_661_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_666_ce : STD_LOGIC;
    signal pre_grp_fu_666_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_666_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_670_ce : STD_LOGIC;
    signal pre_grp_fu_670_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_670_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_674_ce : STD_LOGIC;
    signal pre_grp_fu_674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_674_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_679_ce : STD_LOGIC;
    signal pre_grp_fu_679_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_679_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_684_ce : STD_LOGIC;
    signal pre_grp_fu_684_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_684_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_688_ce : STD_LOGIC;
    signal pre_grp_fu_688_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_688_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_692_ce : STD_LOGIC;
    signal pre_grp_fu_692_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_692_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_697_ce : STD_LOGIC;
    signal pre_grp_fu_697_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_697_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_702_ce : STD_LOGIC;
    signal pre_grp_fu_702_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_702_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_706_ce : STD_LOGIC;
    signal pre_grp_fu_706_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_706_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_362 : BOOLEAN;
    signal ap_condition_1306 : BOOLEAN;
    signal ap_condition_377 : BOOLEAN;
    signal c_fu_864_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_864_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_864_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal c_fu_864_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_888_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_888_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_888_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal d_fu_888_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_36_i_fu_1000_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_36_i_fu_1000_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_36_i_fu_1000_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_36_i_fu_1000_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_38_i_fu_1024_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_38_i_fu_1024_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_38_i_fu_1024_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_38_i_fu_1024_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_1048_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_1048_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_1048_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_fu_1048_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_37_i_fu_1072_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_37_i_fu_1072_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_37_i_fu_1072_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_37_i_fu_1072_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_39_i_fu_1096_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_39_i_fu_1096_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_39_i_fu_1096_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_39_i_fu_1096_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_18_fu_1120_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_18_fu_1120_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_18_fu_1120_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tw_18_fu_1120_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_sparsemux_9_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_no_dsp_1_U175 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_634_p0,
        din1 => grp_fu_634_p1,
        ce => grp_fu_634_ce,
        dout => pre_grp_fu_634_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U176 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_640_p0,
        din1 => grp_fu_640_p1,
        ce => grp_fu_640_ce,
        dout => pre_grp_fu_640_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U177 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_646_p0,
        din1 => grp_fu_646_p1,
        ce => grp_fu_646_ce,
        dout => pre_grp_fu_646_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U178 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_651_p0,
        din1 => grp_fu_651_p1,
        ce => grp_fu_651_ce,
        dout => pre_grp_fu_651_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U179 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_656_p0,
        din1 => grp_fu_656_p1,
        ce => grp_fu_656_ce,
        dout => pre_grp_fu_656_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U180 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_661_p0,
        din1 => grp_fu_661_p1,
        ce => grp_fu_661_ce,
        dout => pre_grp_fu_661_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U181 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_666_p0,
        din1 => grp_fu_666_p1,
        ce => grp_fu_666_ce,
        dout => pre_grp_fu_666_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U182 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_670_p0,
        din1 => grp_fu_670_p1,
        ce => grp_fu_670_ce,
        dout => pre_grp_fu_670_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U183 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_674_p0,
        din1 => grp_fu_674_p1,
        ce => grp_fu_674_ce,
        dout => pre_grp_fu_674_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U184 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_679_p0,
        din1 => grp_fu_679_p1,
        ce => grp_fu_679_ce,
        dout => pre_grp_fu_679_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U185 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_684_p0,
        din1 => grp_fu_684_p1,
        ce => grp_fu_684_ce,
        dout => pre_grp_fu_684_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U186 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_688_p0,
        din1 => grp_fu_688_p1,
        ce => grp_fu_688_ce,
        dout => pre_grp_fu_688_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U187 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_692_p0,
        din1 => grp_fu_692_p1,
        ce => grp_fu_692_ce,
        dout => pre_grp_fu_692_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U188 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_697_p0,
        din1 => grp_fu_697_p1,
        ce => grp_fu_697_ce,
        dout => pre_grp_fu_697_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U189 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_702_p0,
        din1 => grp_fu_702_p1,
        ce => grp_fu_702_ce,
        dout => pre_grp_fu_702_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U190 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_706_p0,
        din1 => grp_fu_706_p1,
        ce => grp_fu_706_ce,
        dout => pre_grp_fu_706_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U191 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0,
        din1 => d_reg_1665,
        dout => bd_fu_710_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U192 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0,
        din1 => c_reg_1657,
        dout => bc_fu_715_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U193 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q0,
        din1 => tw_37_i_reg_1781,
        dout => bd_11_i_fu_720_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U194 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q0,
        din1 => tw_36_i_reg_1757,
        dout => bc_11_i_fu_725_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U195 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_q0,
        din1 => tw_39_i_reg_1789,
        dout => bd_1_i_fu_730_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U196 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_q0,
        din1 => tw_38_i_reg_1765,
        dout => bc_1_i_fu_735_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U197 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_q0,
        din1 => tw_18_reg_1797,
        dout => bd_4_fu_740_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U198 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_q0,
        din1 => tw_reg_1773,
        dout => bc_4_fu_745_p2);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U199 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_750_p1,
        din2 => grp_fu_750_p2,
        din3 => grp_fu_750_p3,
        dout => grp_fu_750_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U200 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_757_p1,
        din2 => grp_fu_757_p2,
        din3 => grp_fu_757_p3,
        dout => grp_fu_757_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U201 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_764_p1,
        din2 => grp_fu_764_p2,
        din3 => grp_fu_764_p3,
        dout => grp_fu_764_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U202 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_771_p1,
        din2 => grp_fu_771_p2,
        din3 => grp_fu_771_p3,
        dout => grp_fu_771_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U203 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_778_p1,
        din2 => grp_fu_778_p2,
        din3 => grp_fu_778_p3,
        dout => grp_fu_778_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U204 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_785_p1,
        din2 => grp_fu_785_p2,
        din3 => grp_fu_785_p3,
        dout => grp_fu_785_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U205 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_792_p1,
        din2 => grp_fu_792_p2,
        din3 => grp_fu_792_p3,
        dout => grp_fu_792_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U206 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_799_p1,
        din2 => grp_fu_799_p2,
        din3 => grp_fu_799_p3,
        dout => grp_fu_799_p4);

    sparsemux_9_4_32_1_1_U207 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F800000,
        din1 => ap_const_lv32_3F3504F3,
        din2 => ap_const_lv32_248D3132,
        din3 => ap_const_lv32_BF3504F3,
        def => c_fu_864_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => c_fu_864_p11);

    sparsemux_9_4_32_1_1_U208 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_80000000,
        din1 => ap_const_lv32_BF3504F3,
        din2 => ap_const_lv32_BF800000,
        din3 => ap_const_lv32_BF3504F3,
        def => d_fu_888_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => d_fu_888_p11);

    sparsemux_9_4_32_1_1_U209 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7B14BE,
        din1 => ap_const_lv32_3F0E39DA,
        din2 => ap_const_lv32_BE47C5C2,
        din3 => ap_const_lv32_BF54DB31,
        def => tw_36_i_fu_1000_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => tw_36_i_fu_1000_p11);

    sparsemux_9_4_32_1_1_U210 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F6C835E,
        din1 => ap_const_lv32_3EC3EF15,
        din2 => ap_const_lv32_BEC3EF15,
        din3 => ap_const_lv32_BF6C835E,
        def => tw_38_i_fu_1024_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => tw_38_i_fu_1024_p11);

    sparsemux_9_4_32_1_1_U211 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F54DB31,
        din1 => ap_const_lv32_3E47C5C2,
        din2 => ap_const_lv32_BF0E39DA,
        din3 => ap_const_lv32_BF7B14BE,
        def => tw_fu_1048_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => tw_fu_1048_p11);

    sparsemux_9_4_32_1_1_U212 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BE47C5C2,
        din1 => ap_const_lv32_BF54DB31,
        din2 => ap_const_lv32_BF7B14BE,
        din3 => ap_const_lv32_BF0E39DA,
        def => tw_37_i_fu_1072_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => tw_37_i_fu_1072_p11);

    sparsemux_9_4_32_1_1_U213 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BEC3EF15,
        din1 => ap_const_lv32_BF6C835E,
        din2 => ap_const_lv32_BF6C835E,
        din3 => ap_const_lv32_BEC3EF15,
        def => tw_39_i_fu_1096_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => tw_39_i_fu_1096_p11);

    sparsemux_9_4_32_1_1_U214 : component FFT_TOP_sparsemux_9_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0100",
        din1_WIDTH => 32,
        CASE2 => "1000",
        din2_WIDTH => 32,
        CASE3 => "1100",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BF0E39DA,
        din1 => ap_const_lv32_BF7B14BE,
        din2 => ap_const_lv32_BF54DB31,
        din3 => ap_const_lv32_BE47C5C2,
        def => tw_18_fu_1120_p9,
        sel => trunc_ln371_fu_860_p1,
        dout => tw_18_fu_1120_p11);

    flow_control_loop_delay_pipe_U : component FFT_TOP_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    add_ln368194_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                add_ln368194_fu_196 <= add_ln368_fu_1212_p2;
            end if;
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_imag_11_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_377)) then
                if ((trunc_ln371_reg_1653 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_11_reg_622 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_11_reg_622 <= ap_phi_reg_pp0_iter1_d1_imag_11_reg_622;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_real_11_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_377)) then
                if ((trunc_ln371_reg_1653 = ap_const_lv4_0)) then 
                    ap_phi_reg_pp0_iter2_d1_real_11_reg_610 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_real_11_reg_610 <= ap_phi_reg_pp0_iter1_d1_real_11_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_imag_11_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((trunc_ln371_reg_1653_pp0_iter2_reg = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_11_reg_622 <= d1_imag_10_fu_1329_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_11_reg_622 <= ap_phi_reg_pp0_iter3_d1_imag_11_reg_622;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_real_11_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((trunc_ln371_reg_1653_pp0_iter2_reg = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter4_d1_real_11_reg_610 <= d1_real_10_reg_1860_pp0_iter2_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_11_reg_610 <= ap_phi_reg_pp0_iter3_d1_real_11_reg_610;
                end if;
            end if; 
        end if;
    end process;

    grp_fu_634_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_634_ce <= ap_const_logic_1;
            else 
                grp_fu_634_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_640_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_640_ce <= ap_const_logic_1;
            else 
                grp_fu_640_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_646_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_646_ce <= ap_const_logic_1;
            else 
                grp_fu_646_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_651_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_651_ce <= ap_const_logic_1;
            else 
                grp_fu_651_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_656_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_656_ce <= ap_const_logic_1;
            else 
                grp_fu_656_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_661_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_661_ce <= ap_const_logic_1;
            else 
                grp_fu_661_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_666_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_666_ce <= ap_const_logic_1;
            else 
                grp_fu_666_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_670_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_670_ce <= ap_const_logic_1;
            else 
                grp_fu_670_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_674_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_674_ce <= ap_const_logic_1;
            else 
                grp_fu_674_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_679_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_679_ce <= ap_const_logic_1;
            else 
                grp_fu_679_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_684_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_684_ce <= ap_const_logic_1;
            else 
                grp_fu_684_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_688_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_688_ce <= ap_const_logic_1;
            else 
                grp_fu_688_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_692_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_692_ce <= ap_const_logic_1;
            else 
                grp_fu_692_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_697_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_697_ce <= ap_const_logic_1;
            else 
                grp_fu_697_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_702_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_702_ce <= ap_const_logic_1;
            else 
                grp_fu_702_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_706_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_706_ce <= ap_const_logic_1;
            else 
                grp_fu_706_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    indvar_flatten190_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                indvar_flatten190_fu_184 <= add_ln368_3_fu_838_p2;
            end if;
        end if;
    end process;

    k192_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                k192_fu_192 <= k_fu_1192_p2;
            end if;
        end if;
    end process;

    m191_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_362)) then
                m191_fu_188 <= m_fu_852_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_reg_1886 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_reg_1902 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_q1;
                a_reg_1850 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q0;
                d0_imag_reg_1842 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q1;
                d0_real_reg_1834 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_q1;
                d1_real_10_reg_1860 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_q0;
                d1_reg_1918 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966_pp0_iter2_reg;
                a_reg_1850_pp0_iter2_reg <= a_reg_1850;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                d0_imag_reg_1842_pp0_iter2_reg <= d0_imag_reg_1842;
                d0_imag_reg_1842_pp0_iter3_reg <= d0_imag_reg_1842_pp0_iter2_reg;
                d0_real_reg_1834_pp0_iter2_reg <= d0_real_reg_1834;
                d0_real_reg_1834_pp0_iter3_reg <= d0_real_reg_1834_pp0_iter2_reg;
                d1_imag_12_reg_2041 <= grp_fu_771_p4;
                d1_imag_18_i_reg_2009 <= grp_fu_757_p4;
                d1_imag_2_i_reg_2025 <= grp_fu_764_p4;
                d1_imag_reg_1996 <= grp_fu_750_p4;
                d1_real_10_reg_1860_pp0_iter2_reg <= d1_real_10_reg_1860;
                d1_real_12_reg_2033 <= grp_fu_799_p4;
                d1_real_18_i_reg_2001 <= grp_fu_785_p4;
                d1_real_2_i_reg_2017 <= grp_fu_792_p4;
                d1_real_reg_1991 <= grp_fu_778_p4;
                d3_imag_11_i_reg_2067 <= grp_fu_670_p2;
                d3_imag_1_i_reg_2079 <= grp_fu_688_p2;
                d3_imag_4_reg_2091 <= grp_fu_706_p2;
                d3_imag_reg_2055 <= grp_fu_651_p2;
                d3_real_11_i_reg_2061 <= grp_fu_666_p2;
                d3_real_1_i_reg_2073 <= grp_fu_684_p2;
                d3_real_4_reg_2085 <= grp_fu_702_p2;
                d3_real_reg_2049 <= grp_fu_646_p2;
                trunc_ln371_reg_1653_pp0_iter2_reg <= trunc_ln371_reg_1653_pp0_iter1_reg;
                trunc_ln371_reg_1653_pp0_iter3_reg <= trunc_ln371_reg_1653_pp0_iter2_reg;
                    zext_ln381_reg_1673_pp0_iter2_reg(5 downto 0) <= zext_ln381_reg_1673_pp0_iter1_reg(5 downto 0);
                    zext_ln381_reg_1673_pp0_iter3_reg(5 downto 0) <= zext_ln381_reg_1673_pp0_iter2_reg(5 downto 0);
                    zext_ln381_reg_1673_pp0_iter4_reg(5 downto 0) <= zext_ln381_reg_1673_pp0_iter3_reg(5 downto 0);
                    zext_ln381_reg_1673_pp0_iter5_reg(5 downto 0) <= zext_ln381_reg_1673_pp0_iter4_reg(5 downto 0);
                    zext_ln381_reg_1673_pp0_iter6_reg(5 downto 0) <= zext_ln381_reg_1673_pp0_iter5_reg(5 downto 0);
                    zext_ln381_reg_1673_pp0_iter7_reg(5 downto 0) <= zext_ln381_reg_1673_pp0_iter6_reg(5 downto 0);
                    zext_ln7_reg_1685_pp0_iter2_reg(1 downto 0) <= zext_ln7_reg_1685_pp0_iter1_reg(1 downto 0);    zext_ln7_reg_1685_pp0_iter2_reg(5 downto 3) <= zext_ln7_reg_1685_pp0_iter1_reg(5 downto 3);
                    zext_ln7_reg_1685_pp0_iter3_reg(1 downto 0) <= zext_ln7_reg_1685_pp0_iter2_reg(1 downto 0);    zext_ln7_reg_1685_pp0_iter3_reg(5 downto 3) <= zext_ln7_reg_1685_pp0_iter2_reg(5 downto 3);
                    zext_ln7_reg_1685_pp0_iter4_reg(1 downto 0) <= zext_ln7_reg_1685_pp0_iter3_reg(1 downto 0);    zext_ln7_reg_1685_pp0_iter4_reg(5 downto 3) <= zext_ln7_reg_1685_pp0_iter3_reg(5 downto 3);
                    zext_ln7_reg_1685_pp0_iter5_reg(1 downto 0) <= zext_ln7_reg_1685_pp0_iter4_reg(1 downto 0);    zext_ln7_reg_1685_pp0_iter5_reg(5 downto 3) <= zext_ln7_reg_1685_pp0_iter4_reg(5 downto 3);
                    zext_ln7_reg_1685_pp0_iter6_reg(1 downto 0) <= zext_ln7_reg_1685_pp0_iter5_reg(1 downto 0);    zext_ln7_reg_1685_pp0_iter6_reg(5 downto 3) <= zext_ln7_reg_1685_pp0_iter5_reg(5 downto 3);
                    zext_ln7_reg_1685_pp0_iter7_reg(1 downto 0) <= zext_ln7_reg_1685_pp0_iter6_reg(1 downto 0);    zext_ln7_reg_1685_pp0_iter7_reg(5 downto 3) <= zext_ln7_reg_1685_pp0_iter6_reg(5 downto 3);
                    zext_ln7_reg_1685_pp0_iter8_reg(1 downto 0) <= zext_ln7_reg_1685_pp0_iter7_reg(1 downto 0);    zext_ln7_reg_1685_pp0_iter8_reg(5 downto 3) <= zext_ln7_reg_1685_pp0_iter7_reg(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bc_11_i_reg_1940 <= bc_11_i_fu_725_p2;
                bc_1_i_reg_1960 <= bc_1_i_fu_735_p2;
                bc_4_reg_1980 <= bc_4_fu_745_p2;
                bc_reg_1872 <= bc_fu_715_p2;
                bd_11_i_reg_1934 <= bd_11_i_fu_720_p2;
                bd_1_i_reg_1954 <= bd_1_i_fu_730_p2;
                bd_4_reg_1974 <= bd_4_fu_740_p2;
                bd_reg_1866 <= bd_fu_710_p2;
                c_reg_1657 <= c_fu_864_p11;
                c_reg_1657_pp0_iter1_reg <= c_reg_1657;
                d_reg_1665 <= d_fu_888_p11;
                d_reg_1665_pp0_iter1_reg <= d_reg_1665;
                icmp_ln368_reg_1830 <= icmp_ln368_fu_1218_p2;
                trunc_ln371_reg_1653 <= trunc_ln371_fu_860_p1;
                trunc_ln371_reg_1653_pp0_iter1_reg <= trunc_ln371_reg_1653;
                tw_18_reg_1797 <= tw_18_fu_1120_p11;
                tw_18_reg_1797_pp0_iter1_reg <= tw_18_reg_1797;
                tw_36_i_reg_1757 <= tw_36_i_fu_1000_p11;
                tw_36_i_reg_1757_pp0_iter1_reg <= tw_36_i_reg_1757;
                tw_37_i_reg_1781 <= tw_37_i_fu_1072_p11;
                tw_37_i_reg_1781_pp0_iter1_reg <= tw_37_i_reg_1781;
                tw_38_i_reg_1765 <= tw_38_i_fu_1024_p11;
                tw_38_i_reg_1765_pp0_iter1_reg <= tw_38_i_reg_1765;
                tw_39_i_reg_1789 <= tw_39_i_fu_1096_p11;
                tw_39_i_reg_1789_pp0_iter1_reg <= tw_39_i_reg_1789;
                tw_reg_1773 <= tw_fu_1048_p11;
                tw_reg_1773_pp0_iter1_reg <= tw_reg_1773;
                    zext_ln381_reg_1673(5 downto 0) <= zext_ln381_fu_940_p1(5 downto 0);
                    zext_ln381_reg_1673_pp0_iter1_reg(5 downto 0) <= zext_ln381_reg_1673(5 downto 0);
                    zext_ln7_reg_1685(1 downto 0) <= zext_ln7_fu_972_p1(1 downto 0);    zext_ln7_reg_1685(5 downto 3) <= zext_ln7_fu_972_p1(5 downto 3);
                    zext_ln7_reg_1685_pp0_iter1_reg(1 downto 0) <= zext_ln7_reg_1685(1 downto 0);    zext_ln7_reg_1685_pp0_iter1_reg(5 downto 3) <= zext_ln7_reg_1685(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_d1_imag_11_reg_622 <= ap_phi_reg_pp0_iter0_d1_imag_11_reg_622;
                ap_phi_reg_pp0_iter1_d1_real_11_reg_610 <= ap_phi_reg_pp0_iter0_d1_real_11_reg_610;
                xor_ln371_reg_1825 <= xor_ln371_fu_1206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_d1_imag_11_reg_622 <= ap_phi_reg_pp0_iter2_d1_imag_11_reg_622;
                ap_phi_reg_pp0_iter3_d1_real_11_reg_610 <= ap_phi_reg_pp0_iter2_d1_real_11_reg_610;
                grp_fu_750_p1 <= a_reg_1850;
                grp_fu_750_p2 <= d_reg_1665_pp0_iter1_reg;
                grp_fu_750_p3 <= bc_reg_1872;
                grp_fu_757_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_reg_1886;
                grp_fu_757_p2 <= tw_37_i_reg_1781_pp0_iter1_reg;
                grp_fu_757_p3 <= bc_11_i_reg_1940;
                grp_fu_764_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_reg_1902;
                grp_fu_764_p2 <= tw_39_i_reg_1789_pp0_iter1_reg;
                grp_fu_764_p3 <= bc_1_i_reg_1960;
                grp_fu_771_p1 <= d1_reg_1918;
                grp_fu_771_p2 <= tw_18_reg_1797_pp0_iter1_reg;
                grp_fu_771_p3 <= bc_4_reg_1980;
                grp_fu_778_p1 <= a_reg_1850;
                grp_fu_778_p2 <= c_reg_1657_pp0_iter1_reg;
                grp_fu_778_p3 <= bd_reg_1866;
                grp_fu_785_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_1_reg_1886;
                grp_fu_785_p2 <= tw_36_i_reg_1757_pp0_iter1_reg;
                grp_fu_785_p3 <= bd_11_i_reg_1934;
                grp_fu_792_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_1_reg_1902;
                grp_fu_792_p2 <= tw_38_i_reg_1765_pp0_iter1_reg;
                grp_fu_792_p3 <= bd_1_i_reg_1954;
                grp_fu_799_p1 <= d1_reg_1918;
                grp_fu_799_p2 <= tw_reg_1773_pp0_iter1_reg;
                grp_fu_799_p3 <= bd_4_reg_1974;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                grp_fu_634_p0 <= d0_real_reg_1834_pp0_iter3_reg;
                grp_fu_634_p1 <= ap_phi_mux_d1_real_11_phi_fu_613_p6;
                grp_fu_640_p0 <= d0_imag_reg_1842_pp0_iter3_reg;
                grp_fu_640_p1 <= ap_phi_mux_d1_imag_11_phi_fu_625_p6;
                grp_fu_646_p0 <= d0_real_reg_1834_pp0_iter3_reg;
                grp_fu_646_p1 <= ap_phi_mux_d1_real_11_phi_fu_613_p6;
                grp_fu_651_p0 <= d0_imag_reg_1842_pp0_iter3_reg;
                grp_fu_651_p1 <= ap_phi_mux_d1_imag_11_phi_fu_625_p6;
                grp_fu_656_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878_pp0_iter3_reg;
                grp_fu_656_p1 <= d1_real_18_i_reg_2001;
                grp_fu_661_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926_pp0_iter3_reg;
                grp_fu_661_p1 <= d1_imag_18_i_reg_2009;
                grp_fu_666_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_1_load_reg_1878_pp0_iter3_reg;
                grp_fu_666_p1 <= d1_real_18_i_reg_2001;
                grp_fu_670_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_1_load_reg_1926_pp0_iter3_reg;
                grp_fu_670_p1 <= d1_imag_18_i_reg_2009;
                grp_fu_674_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894_pp0_iter3_reg;
                grp_fu_674_p1 <= d1_real_2_i_reg_2017;
                grp_fu_679_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946_pp0_iter3_reg;
                grp_fu_679_p1 <= d1_imag_2_i_reg_2025;
                grp_fu_684_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_2_load_reg_1894_pp0_iter3_reg;
                grp_fu_684_p1 <= d1_real_2_i_reg_2017;
                grp_fu_688_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_2_load_reg_1946_pp0_iter3_reg;
                grp_fu_688_p1 <= d1_imag_2_i_reg_2025;
                grp_fu_692_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910_pp0_iter3_reg;
                grp_fu_692_p1 <= d1_real_12_reg_2033;
                grp_fu_697_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966_pp0_iter3_reg;
                grp_fu_697_p1 <= d1_imag_12_reg_2041;
                grp_fu_702_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_0_3_load_reg_1910_pp0_iter3_reg;
                grp_fu_702_p1 <= d1_real_12_reg_2033;
                grp_fu_706_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_2_1_3_load_reg_1966_pp0_iter3_reg;
                grp_fu_706_p1 <= d1_imag_12_reg_2041;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_634_ce = ap_const_logic_1)) then
                pre_grp_fu_634_p2_reg <= pre_grp_fu_634_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_640_ce = ap_const_logic_1)) then
                pre_grp_fu_640_p2_reg <= pre_grp_fu_640_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_646_ce = ap_const_logic_1)) then
                pre_grp_fu_646_p2_reg <= pre_grp_fu_646_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_651_ce = ap_const_logic_1)) then
                pre_grp_fu_651_p2_reg <= pre_grp_fu_651_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_656_ce = ap_const_logic_1)) then
                pre_grp_fu_656_p2_reg <= pre_grp_fu_656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_661_ce = ap_const_logic_1)) then
                pre_grp_fu_661_p2_reg <= pre_grp_fu_661_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_666_ce = ap_const_logic_1)) then
                pre_grp_fu_666_p2_reg <= pre_grp_fu_666_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_670_ce = ap_const_logic_1)) then
                pre_grp_fu_670_p2_reg <= pre_grp_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_674_ce = ap_const_logic_1)) then
                pre_grp_fu_674_p2_reg <= pre_grp_fu_674_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_679_ce = ap_const_logic_1)) then
                pre_grp_fu_679_p2_reg <= pre_grp_fu_679_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_684_ce = ap_const_logic_1)) then
                pre_grp_fu_684_p2_reg <= pre_grp_fu_684_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_688_ce = ap_const_logic_1)) then
                pre_grp_fu_688_p2_reg <= pre_grp_fu_688_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_692_ce = ap_const_logic_1)) then
                pre_grp_fu_692_p2_reg <= pre_grp_fu_692_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_697_ce = ap_const_logic_1)) then
                pre_grp_fu_697_p2_reg <= pre_grp_fu_697_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_702_ce = ap_const_logic_1)) then
                pre_grp_fu_702_p2_reg <= pre_grp_fu_702_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_706_ce = ap_const_logic_1)) then
                pre_grp_fu_706_p2_reg <= pre_grp_fu_706_p2;
            end if;
        end if;
    end process;
    zext_ln381_reg_1673(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1673_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1673_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1673_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1673_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1673_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1673_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln381_reg_1673_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685(2) <= '1';
    zext_ln7_reg_1685(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter1_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter1_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter2_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter2_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter3_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter4_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter4_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter5_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter5_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter6_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter6_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter7_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter7_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_1685_pp0_iter8_reg(2) <= '1';
    zext_ln7_reg_1685_pp0_iter8_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_address0 <= zext_ln7_fu_972_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_address1 <= zext_ln381_fu_940_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_d0 <= d3_real_reg_2049;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_d1 <= grp_fu_634_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_d0 <= d3_real_11_i_reg_2061;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_d1 <= grp_fu_656_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_d0 <= d3_real_1_i_reg_2073;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_d1 <= grp_fu_674_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_d0 <= d3_real_4_reg_2085;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_d1 <= grp_fu_692_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_d0 <= d3_imag_reg_2055;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_d1 <= grp_fu_640_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_d0 <= d3_imag_11_i_reg_2067;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_d1 <= grp_fu_661_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_d0 <= d3_imag_1_i_reg_2079;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_d1 <= grp_fu_679_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_address0 <= zext_ln7_reg_1685_pp0_iter8_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_address1 <= zext_ln381_reg_1673_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_d0 <= d3_imag_4_reg_2091;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_d1 <= grp_fu_697_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_3_1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln368_3_fu_838_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten190_load) + unsigned(ap_const_lv5_1));
    add_ln368_fu_1212_p2 <= std_logic_vector(unsigned(m_fu_852_p3) + unsigned(ap_const_lv9_20));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_1306_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln368_reg_1830, ap_block_pp0_stage0)
    begin
                ap_condition_1306 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln368_reg_1830 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_362_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_362 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_377_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_377 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln368_fu_1218_p2, ap_start_int)
    begin
        if (((icmp_ln368_fu_1218_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d1_imag_11_phi_fu_625_p6_assign_proc : process(trunc_ln371_reg_1653_pp0_iter3_reg, d1_imag_reg_1996, ap_phi_reg_pp0_iter4_d1_imag_11_reg_622)
    begin
        if ((not((trunc_ln371_reg_1653_pp0_iter3_reg = ap_const_lv4_0)) and not((trunc_ln371_reg_1653_pp0_iter3_reg = ap_const_lv4_8)))) then 
            ap_phi_mux_d1_imag_11_phi_fu_625_p6 <= d1_imag_reg_1996;
        else 
            ap_phi_mux_d1_imag_11_phi_fu_625_p6 <= ap_phi_reg_pp0_iter4_d1_imag_11_reg_622;
        end if; 
    end process;


    ap_phi_mux_d1_real_11_phi_fu_613_p6_assign_proc : process(trunc_ln371_reg_1653_pp0_iter3_reg, d1_real_reg_1991, ap_phi_reg_pp0_iter4_d1_real_11_reg_610)
    begin
        if ((not((trunc_ln371_reg_1653_pp0_iter3_reg = ap_const_lv4_0)) and not((trunc_ln371_reg_1653_pp0_iter3_reg = ap_const_lv4_8)))) then 
            ap_phi_mux_d1_real_11_phi_fu_613_p6 <= d1_real_reg_1991;
        else 
            ap_phi_mux_d1_real_11_phi_fu_613_p6 <= ap_phi_reg_pp0_iter4_d1_real_11_reg_610;
        end if; 
    end process;


    ap_phi_mux_icmp_ln371193_phi_fu_603_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, xor_ln371_reg_1825, ap_loop_init, ap_condition_1306)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1306)) then 
                ap_phi_mux_icmp_ln371193_phi_fu_603_p4 <= xor_ln371_reg_1825;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln371193_phi_fu_603_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_icmp_ln371193_phi_fu_603_p4 <= xor_ln371_reg_1825;
            end if;
        else 
            ap_phi_mux_icmp_ln371193_phi_fu_603_p4 <= xor_ln371_reg_1825;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_11_reg_622 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_11_reg_610 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln368194_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, add_ln368194_fu_196, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add_ln368194_load <= ap_const_lv9_20;
        else 
            ap_sig_allocacmp_add_ln368194_load <= add_ln368194_fu_196;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten190_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten190_fu_184, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten190_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten190_load <= indvar_flatten190_fu_184;
        end if; 
    end process;


    ap_sig_allocacmp_k192_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, k192_fu_192, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k192_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_k192_load <= k192_fu_192;
        end if; 
    end process;


    ap_sig_allocacmp_m191_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, m191_fu_188, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_m191_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_m191_load <= m191_fu_188;
        end if; 
    end process;

    bit_sel_fu_1303_p3 <= bitcast_ln16_fu_1300_p1(31 downto 31);
    bitcast_ln16_fu_1300_p1 <= a_reg_1850_pp0_iter2_reg;
    c_fu_864_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    d1_imag_10_fu_1329_p1 <= xor_ln_fu_1321_p3;
    d_fu_888_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    grp_fu_634_p2_assign_proc : process(grp_fu_634_ce, pre_grp_fu_634_p2, pre_grp_fu_634_p2_reg)
    begin
        if ((grp_fu_634_ce = ap_const_logic_1)) then 
            grp_fu_634_p2 <= pre_grp_fu_634_p2;
        else 
            grp_fu_634_p2 <= pre_grp_fu_634_p2_reg;
        end if; 
    end process;


    grp_fu_640_p2_assign_proc : process(grp_fu_640_ce, pre_grp_fu_640_p2, pre_grp_fu_640_p2_reg)
    begin
        if ((grp_fu_640_ce = ap_const_logic_1)) then 
            grp_fu_640_p2 <= pre_grp_fu_640_p2;
        else 
            grp_fu_640_p2 <= pre_grp_fu_640_p2_reg;
        end if; 
    end process;


    grp_fu_646_p2_assign_proc : process(grp_fu_646_ce, pre_grp_fu_646_p2, pre_grp_fu_646_p2_reg)
    begin
        if ((grp_fu_646_ce = ap_const_logic_1)) then 
            grp_fu_646_p2 <= pre_grp_fu_646_p2;
        else 
            grp_fu_646_p2 <= pre_grp_fu_646_p2_reg;
        end if; 
    end process;


    grp_fu_651_p2_assign_proc : process(grp_fu_651_ce, pre_grp_fu_651_p2, pre_grp_fu_651_p2_reg)
    begin
        if ((grp_fu_651_ce = ap_const_logic_1)) then 
            grp_fu_651_p2 <= pre_grp_fu_651_p2;
        else 
            grp_fu_651_p2 <= pre_grp_fu_651_p2_reg;
        end if; 
    end process;


    grp_fu_656_p2_assign_proc : process(grp_fu_656_ce, pre_grp_fu_656_p2, pre_grp_fu_656_p2_reg)
    begin
        if ((grp_fu_656_ce = ap_const_logic_1)) then 
            grp_fu_656_p2 <= pre_grp_fu_656_p2;
        else 
            grp_fu_656_p2 <= pre_grp_fu_656_p2_reg;
        end if; 
    end process;


    grp_fu_661_p2_assign_proc : process(grp_fu_661_ce, pre_grp_fu_661_p2, pre_grp_fu_661_p2_reg)
    begin
        if ((grp_fu_661_ce = ap_const_logic_1)) then 
            grp_fu_661_p2 <= pre_grp_fu_661_p2;
        else 
            grp_fu_661_p2 <= pre_grp_fu_661_p2_reg;
        end if; 
    end process;


    grp_fu_666_p2_assign_proc : process(grp_fu_666_ce, pre_grp_fu_666_p2, pre_grp_fu_666_p2_reg)
    begin
        if ((grp_fu_666_ce = ap_const_logic_1)) then 
            grp_fu_666_p2 <= pre_grp_fu_666_p2;
        else 
            grp_fu_666_p2 <= pre_grp_fu_666_p2_reg;
        end if; 
    end process;


    grp_fu_670_p2_assign_proc : process(grp_fu_670_ce, pre_grp_fu_670_p2, pre_grp_fu_670_p2_reg)
    begin
        if ((grp_fu_670_ce = ap_const_logic_1)) then 
            grp_fu_670_p2 <= pre_grp_fu_670_p2;
        else 
            grp_fu_670_p2 <= pre_grp_fu_670_p2_reg;
        end if; 
    end process;


    grp_fu_674_p2_assign_proc : process(grp_fu_674_ce, pre_grp_fu_674_p2, pre_grp_fu_674_p2_reg)
    begin
        if ((grp_fu_674_ce = ap_const_logic_1)) then 
            grp_fu_674_p2 <= pre_grp_fu_674_p2;
        else 
            grp_fu_674_p2 <= pre_grp_fu_674_p2_reg;
        end if; 
    end process;


    grp_fu_679_p2_assign_proc : process(grp_fu_679_ce, pre_grp_fu_679_p2, pre_grp_fu_679_p2_reg)
    begin
        if ((grp_fu_679_ce = ap_const_logic_1)) then 
            grp_fu_679_p2 <= pre_grp_fu_679_p2;
        else 
            grp_fu_679_p2 <= pre_grp_fu_679_p2_reg;
        end if; 
    end process;


    grp_fu_684_p2_assign_proc : process(grp_fu_684_ce, pre_grp_fu_684_p2, pre_grp_fu_684_p2_reg)
    begin
        if ((grp_fu_684_ce = ap_const_logic_1)) then 
            grp_fu_684_p2 <= pre_grp_fu_684_p2;
        else 
            grp_fu_684_p2 <= pre_grp_fu_684_p2_reg;
        end if; 
    end process;


    grp_fu_688_p2_assign_proc : process(grp_fu_688_ce, pre_grp_fu_688_p2, pre_grp_fu_688_p2_reg)
    begin
        if ((grp_fu_688_ce = ap_const_logic_1)) then 
            grp_fu_688_p2 <= pre_grp_fu_688_p2;
        else 
            grp_fu_688_p2 <= pre_grp_fu_688_p2_reg;
        end if; 
    end process;


    grp_fu_692_p2_assign_proc : process(grp_fu_692_ce, pre_grp_fu_692_p2, pre_grp_fu_692_p2_reg)
    begin
        if ((grp_fu_692_ce = ap_const_logic_1)) then 
            grp_fu_692_p2 <= pre_grp_fu_692_p2;
        else 
            grp_fu_692_p2 <= pre_grp_fu_692_p2_reg;
        end if; 
    end process;


    grp_fu_697_p2_assign_proc : process(grp_fu_697_ce, pre_grp_fu_697_p2, pre_grp_fu_697_p2_reg)
    begin
        if ((grp_fu_697_ce = ap_const_logic_1)) then 
            grp_fu_697_p2 <= pre_grp_fu_697_p2;
        else 
            grp_fu_697_p2 <= pre_grp_fu_697_p2_reg;
        end if; 
    end process;


    grp_fu_702_p2_assign_proc : process(grp_fu_702_ce, pre_grp_fu_702_p2, pre_grp_fu_702_p2_reg)
    begin
        if ((grp_fu_702_ce = ap_const_logic_1)) then 
            grp_fu_702_p2 <= pre_grp_fu_702_p2;
        else 
            grp_fu_702_p2 <= pre_grp_fu_702_p2_reg;
        end if; 
    end process;


    grp_fu_706_p2_assign_proc : process(grp_fu_706_ce, pre_grp_fu_706_p2, pre_grp_fu_706_p2_reg)
    begin
        if ((grp_fu_706_ce = ap_const_logic_1)) then 
            grp_fu_706_p2 <= pre_grp_fu_706_p2;
        else 
            grp_fu_706_p2 <= pre_grp_fu_706_p2_reg;
        end if; 
    end process;

    icmp_ln368_fu_1218_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten190_load = ap_const_lv5_1F) else "0";
    k_fu_1192_p2 <= std_logic_vector(unsigned(select_ln368_fu_844_p3) + unsigned(ap_const_lv5_4));
    lshr_ln_fu_932_p3 <= (tmp_fu_912_p4 & tmp_s_fu_922_p4);
    m_fu_852_p3 <= 
        ap_sig_allocacmp_m191_load when (ap_phi_mux_icmp_ln371193_phi_fu_603_p4(0) = '1') else 
        ap_sig_allocacmp_add_ln368194_load;
    or_ln7_fu_962_p4 <= ((tmp_225_fu_952_p4 & ap_const_lv1_1) & tmp_s_fu_922_p4);
    select_ln368_fu_844_p3 <= 
        ap_sig_allocacmp_k192_load when (ap_phi_mux_icmp_ln371193_phi_fu_603_p4(0) = '1') else 
        ap_const_lv5_0;
    tmp_225_fu_952_p4 <= m_fu_852_p3(7 downto 5);
    tmp_4_fu_1198_p3 <= k_fu_1192_p2(4 downto 4);
    tmp_fu_912_p4 <= m_fu_852_p3(7 downto 4);
    tmp_s_fu_922_p4 <= select_ln368_fu_844_p3(3 downto 2);
    trunc_ln16_fu_1317_p1 <= bitcast_ln16_fu_1300_p1(31 - 1 downto 0);
    trunc_ln371_fu_860_p1 <= select_ln368_fu_844_p3(4 - 1 downto 0);
    tw_18_fu_1120_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_36_i_fu_1000_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_37_i_fu_1072_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_38_i_fu_1024_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_39_i_fu_1096_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_fu_1048_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    xor_ln16_fu_1311_p2 <= (bit_sel_fu_1303_p3 xor ap_const_lv1_1);
    xor_ln371_fu_1206_p2 <= (tmp_4_fu_1198_p3 xor ap_const_lv1_1);
    xor_ln_fu_1321_p3 <= (xor_ln16_fu_1311_p2 & trunc_ln16_fu_1317_p1);
    zext_ln381_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_932_p3),64));
    zext_ln7_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln7_fu_962_p4),64));
end behav;
