
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Tue Jan 16 18:44:43 2024
| Design       : voice_loop_test
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                  
*************************************************************************************************************************************************
                                                                              Clock   Non-clock                                                  
 Clock                       Period       Waveform       Type                 Loads       Loads  Sources                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
 voice_loop_test|sys_clk     1000.000     {0 500}        Declared                 0           0  {sys_clk}                                       
 PLL|u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared               414           6  {u_pll/u_pll_e3/goppll/CLKOUT0}                 
 voice_loop_test|es1_dsclk   1000.000     {0 500}        Declared                18           2  {es1_dsclk}                                     
 voice_loop_test|es0_dsclk   1000.000     {0 500}        Declared                73           2  {es0_dsclk}                                     
 DebugCore_JCLK              50.000       {0 25}         Declared               183           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE           100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
=================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               voice_loop_test|sys_clk                   
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_pll_e3/CLKOUT0                
 Inferred_clock_group_2        asynchronous               voice_loop_test|es1_dsclk                 
 Inferred_clock_group_3        asynchronous               voice_loop_test|es0_dsclk                 
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                              1.000 MHz     303.951 MHz       1000.000          3.290        996.710
 voice_loop_test|es1_dsclk
                              1.000 MHz     420.875 MHz       1000.000          2.376        498.812
 voice_loop_test|es0_dsclk
                              1.000 MHz     404.531 MHz       1000.000          2.472        997.528
 DebugCore_JCLK              20.000 MHz     132.837 MHz         50.000          7.528         42.472
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   996.710       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   498.812       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   997.528       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK              23.908       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              21.012       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE           47.700       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.341       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.365       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.342       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK               0.342       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              24.763       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE            0.500       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.349       0.000              0            298
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.567       0.000              0            298
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0                        499.102       0.000              0            414
 voice_loop_test|es1_dsclk                         499.380       0.000              0             18
 voice_loop_test|es0_dsclk                         499.380       0.000              0             73
 DebugCore_JCLK                                     24.102       0.000              0            183
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   997.598       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                   499.156       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                   998.192       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK              24.206       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              22.278       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE           48.248       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.259       0.000              0            913
 voice_loop_test|es1_dsclk
                        voice_loop_test|es1_dsclk
                                                     0.285       0.000              0             48
 voice_loop_test|es0_dsclk
                        voice_loop_test|es0_dsclk
                                                     0.266       0.000              0            186
 DebugCore_JCLK         DebugCore_JCLK               0.266       0.000              0            626
 DebugCore_CAPTURE      DebugCore_JCLK              24.978       0.000              0            133
 DebugCore_JCLK         DebugCore_CAPTURE            0.600       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   998.037       0.000              0            298
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.445       0.000              0            298
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0                        499.282       0.000              0            414
 voice_loop_test|es1_dsclk                         499.504       0.000              0             18
 voice_loop_test|es0_dsclk                         499.504       0.000              0             73
 DebugCore_JCLK                                     24.282       0.000              0            183
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_126_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK

 CLMA_126_84/Q3                    tco                   0.288       2.951 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.603       3.554         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p
 CLMA_118_92/Y0                    td                    0.478       4.032 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=4)        0.454       4.486         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_118_96/CECO                  td                    0.184       4.670 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.670         ntR116           
 CLMA_118_100/CECO                 td                    0.184       4.854 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.854         ntR115           
 CLMA_118_104/CECO                 td                    0.184       5.038 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       5.038         ntR114           
 CLMA_118_108/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   5.038         Logic Levels: 4  
                                                                                   Logic: 1.318ns(55.495%), Route: 1.057ns(44.505%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.729    1001.748                          

 Data required time                                               1001.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.748                          
 Data arrival time                                                   5.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L2
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_118_104/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK

 CLMA_118_104/Q1                   tco                   0.291       2.954 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=4)        0.272       3.226         u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9]
 CLMS_118_101/Y2                   td                    0.478       3.704 r       u_CORES/u_debug_core_0/u_Storage_Condition/N288_6/gateop_perm/Z
                                   net (fanout=1)        0.254       3.958         u_CORES/u_debug_core_0/u_Storage_Condition/_N2895
 CLMS_118_101/Y1                   td                    0.212       4.170 r       u_CORES/u_debug_core_0/u_Storage_Condition/N288_10/gateop_perm/Z
                                   net (fanout=1)        0.441       4.611         u_CORES/u_debug_core_0/u_Storage_Condition/_N2899
 CLMS_118_93/Y2                    td                    0.210       4.821 r       u_CORES/u_debug_core_0/u_Storage_Condition/N288_13/gateop_perm/Z
                                   net (fanout=1)        0.491       5.312         u_CORES/u_debug_core_0/u_Storage_Condition/N288
 CLMA_126_84/D2                                                            r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.312         Logic Levels: 3  
                                                                                   Logic: 1.191ns(44.960%), Route: 1.458ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_126_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.368    1002.109                          

 Data required time                                               1002.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.109                          
 Data arrival time                                                   5.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.797                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_126_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK

 CLMA_126_84/Q3                    tco                   0.288       2.951 r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.603       3.554         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p
 CLMA_118_92/Y0                    td                    0.478       4.032 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=4)        0.454       4.486         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_118_96/CECO                  td                    0.184       4.670 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.670         ntR116           
 CLMA_118_100/CECO                 td                    0.184       4.854 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       4.854         ntR115           
 CLMA_118_104/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   4.854         Logic Levels: 3  
                                                                                   Logic: 1.134ns(51.757%), Route: 1.057ns(48.243%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_118_104/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.037    1002.627                          
 clock uncertainty                                      -0.150    1002.477                          

 Setup time                                             -0.729    1001.748                          

 Data required time                                               1001.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.748                          
 Data arrival time                                                   4.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.894                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMA_138_137/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_137/Q0                   tco                   0.222       2.812 f       u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/data_pipe[0] [0]
 CLMA_138_137/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_138_137/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.035       2.555                          

 Data required time                                                  2.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.555                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMA_138_172/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_172/Q0                   tco                   0.222       2.812 f       u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084       2.896         u_CORES/u_debug_core_0/data_pipe[1] [8]
 CLMA_138_172/B4                                                           f       u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.896         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMA_138_172/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.035       2.555                          

 Data required time                                                  2.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.555                          
 Data arrival time                                                   2.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.073

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMS_162_61/CLK                                                           r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK

 CLMS_162_61/Q3                    tco                   0.221       2.811 f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       2.898         ES7243E_reg_config/clock_cnt [1]
 CLMS_162_61/D4                                                            f       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.898         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_162_61/CLK                                                           r       ES7243E_reg_config/clock_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.073       2.590                          
 clock uncertainty                                       0.000       2.590                          

 Hold time                                              -0.034       2.556                          

 Data required time                                                  2.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.556                          
 Data arrival time                                                   2.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.781
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.171       4.622         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.622 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.585       6.207         ntclkbufg_4      
 CLMA_126_69/CLK                                                           r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMA_126_69/Q0                    tco                   0.289       6.496 r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.754       7.250         ES8156_i2s_tx/ws_d [1]
 CLMA_138_49/A4                                                            r       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.250         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.709%), Route: 0.754ns(72.291%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.934     504.229         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.229 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.781         ntclkbufg_4      
 CLMA_138_49/CLK                                                           f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.413     506.194                          
 clock uncertainty                                      -0.050     506.144                          

 Setup time                                             -0.082     506.062                          

 Data required time                                                506.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.062                          
 Data arrival time                                                   7.250                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.812                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.781
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.171       4.622         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.622 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.585       6.207         ntclkbufg_4      
 CLMA_130_52/CLK                                                           r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_130_52/Q0                    tco                   0.289       6.496 r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.736       7.232         ES8156_i2s_tx/ws_d [0]
 CLMA_134_68/C4                                                            r       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.232         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.195%), Route: 0.736ns(71.805%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.934     504.229         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.229 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.781         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.413     506.194                          
 clock uncertainty                                      -0.050     506.144                          

 Setup time                                             -0.083     506.061                          

 Data required time                                                506.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.061                          
 Data arrival time                                                   7.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.829                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.781
  Launch Clock Delay      :  6.207
  Clock Pessimism Removal :  0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.254       1.325 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.171       4.622         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.622 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.585       6.207         ntclkbufg_4      
 CLMA_126_69/CLK                                                           r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMA_126_69/Q0                    tco                   0.289       6.496 r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.726       7.222         ES8156_i2s_tx/ws_d [1]
 CLMS_134_53/A4                                                            r       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.222         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.473%), Route: 0.726ns(71.527%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.934     504.229         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.229 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.781         ntclkbufg_4      
 CLMS_134_53/CLK                                                           f       ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.413     506.194                          
 clock uncertainty                                      -0.050     506.144                          

 Setup time                                             -0.082     506.062                          

 Data required time                                                506.062                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.062                          
 Data arrival time                                                   7.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.840                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.393
  Launch Clock Delay      :  5.781
  Clock Pessimism Removal :  -0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.934     504.229         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.229 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.781         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_68/Q3                    tco                   0.221     506.002 f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     506.086         ES8156_i2s_tx/sr [5]
 CLMA_134_68/B0                                                            f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 506.086         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     501.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     501.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.218     504.783         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.783 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     506.393         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.612     505.781                          
 clock uncertainty                                       0.000     505.781                          

 Hold time                                              -0.060     505.721                          

 Data required time                                                505.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.721                          
 Data arrival time                                                 506.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.393
  Launch Clock Delay      :  5.781
  Clock Pessimism Removal :  -0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.934     504.229         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.229 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.781         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_68/Q2                    tco                   0.224     506.005 f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.085     506.090         ES8156_i2s_tx/sr [4]
 CLMA_134_68/D0                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 506.090         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     501.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     501.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.218     504.783         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.783 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     506.393         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.612     505.781                          
 clock uncertainty                                       0.000     505.781                          

 Hold time                                              -0.059     505.722                          

 Data required time                                                505.722                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.722                          
 Data arrival time                                                 506.090                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.368                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.393
  Launch Clock Delay      :  5.781
  Clock Pessimism Removal :  -0.612

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.142     501.213 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.213         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082     501.295 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.934     504.229         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.229 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.552     505.781         ntclkbufg_4      
 CLMA_130_56/CLK                                                           f       ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_56/Q3                    tco                   0.221     506.002 f       ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.084     506.086         ES8156_i2s_tx/sr [1]
 CLMA_130_56/C1                                                            f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 506.086         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367     501.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127     501.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.218     504.783         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     504.783 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610     506.393         ntclkbufg_4      
 CLMA_130_56/CLK                                                           f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.612     505.781                          
 clock uncertainty                                       0.000     505.781                          

 Hold time                                              -0.100     505.681                          

 Data required time                                                505.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.681                          
 Data arrival time                                                 506.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.585       5.523         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMA_138_52/Q0                    tco                   0.289       5.812 r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=24)       0.572       6.384         ES7243_i2s_rx/ws_d [0]
 CLMA_134_60/Y3                    td                    0.210       6.594 r       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=8)        0.409       7.003         ES7243_i2s_rx/N53
 CLMA_138_56/CECO                  td                    0.184       7.187 r       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.187         ntR98            
 CLMA_138_60/CECI                                                          r       ES7243_i2s_rx/sr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.187         Logic Levels: 2  
                                                                                   Logic: 0.683ns(41.046%), Route: 0.981ns(58.954%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047    1001.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048    1001.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.531    1005.190         ntclkbufg_2      
 CLMA_138_60/CLK                                                           r       ES7243_i2s_rx/sr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.729    1004.715                          

 Data required time                                               1004.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.715                          
 Data arrival time                                                   7.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.528                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.585       5.523         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMA_138_52/Q0                    tco                   0.289       5.812 r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=24)       0.572       6.384         ES7243_i2s_rx/ws_d [0]
 CLMA_134_60/Y3                    td                    0.210       6.594 r       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=8)        0.409       7.003         ES7243_i2s_rx/N53
 CLMA_138_56/CECO                  td                    0.184       7.187 r       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.187         ntR98            
 CLMA_138_60/CECI                                                          r       ES7243_i2s_rx/sr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.187         Logic Levels: 2  
                                                                                   Logic: 0.683ns(41.046%), Route: 0.981ns(58.954%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047    1001.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048    1001.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.531    1005.190         ntclkbufg_2      
 CLMA_138_60/CLK                                                           r       ES7243_i2s_rx/sr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.729    1004.715                          

 Data required time                                               1004.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.715                          
 Data arrival time                                                   7.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.528                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.585       5.523         ntclkbufg_2      
 CLMA_138_52/CLK                                                           r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/CLK

 CLMA_138_52/Q0                    tco                   0.289       5.812 r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=24)       0.572       6.384         ES7243_i2s_rx/ws_d [0]
 CLMA_134_60/Y3                    td                    0.210       6.594 r       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=8)        0.409       7.003         ES7243_i2s_rx/N53
 CLMA_138_56/CECO                  td                    0.184       7.187 r       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.187         ntR98            
 CLMA_138_60/CECI                                                          r       ES7243_i2s_rx/sr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.187         Logic Levels: 2  
                                                                                   Logic: 0.683ns(41.046%), Route: 0.981ns(58.954%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047    1001.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048    1001.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486    1003.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1003.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.531    1005.190         ntclkbufg_2      
 CLMA_138_60/CLK                                                           r       ES7243_i2s_rx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.304    1005.494                          
 clock uncertainty                                      -0.050    1005.444                          

 Setup time                                             -0.729    1004.715                          

 Data required time                                               1004.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.715                          
 Data arrival time                                                   7.187                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.528                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.531       5.190         ntclkbufg_2      
 CLMA_134_56/CLK                                                           r       ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_56/Q0                    tco                   0.222       5.412 f       ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.497         ES7243_i2s_rx/sr [14]
 CLMA_134_56/B4                                                            f       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.497         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.585       5.523         ntclkbufg_2      
 CLMA_134_56/CLK                                                           r       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.035       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   5.497                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.531       5.190         ntclkbufg_2      
 CLMA_134_60/CLK                                                           r       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_60/Q1                    tco                   0.224       5.414 f       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.499         ES7243_i2s_rx/sr [4]
 CLMA_134_60/C4                                                            f       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.585       5.523         ntclkbufg_2      
 CLMA_134_60/CLK                                                           r       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.034       5.156                          

 Data required time                                                  5.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.156                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.047       1.125 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.048       1.173 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.659 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.531       5.190         ntclkbufg_2      
 CLMA_138_56/CLK                                                           r       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_56/Q2                    tco                   0.224       5.414 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.499         ES7243_i2s_rx/sr [10]
 CLMA_138_56/A4                                                            f       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    1.254       1.332 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.076       1.408 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       3.938 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       1.585       5.523         ntclkbufg_2      
 CLMA_138_56/CLK                                                           r       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.333       5.190                          
 clock uncertainty                                       0.000       5.190                          

 Hold time                                              -0.035       5.155                          

 Data required time                                                  5.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.155                          
 Data arrival time                                                   5.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMA_150_92/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_150_92/Q0                    tco                   0.289       5.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.411       6.026         u_CORES/u_jtag_hub/data_ctrl
 CLMA_146_88/B2                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.026         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.286%), Route: 0.411ns(58.714%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.552      30.012         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.329      29.934                          

 Data required time                                                 29.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.934                          
 Data arrival time                                                   6.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.908                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMS_146_97/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMS_146_97/Q0                    tco                   0.289       5.615 r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.310       5.925         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_146_88/B3                                                            r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.925         Logic Levels: 0  
                                                                                   Logic: 0.289ns(48.247%), Route: 0.310ns(51.753%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.552      30.012         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      30.321                          
 clock uncertainty                                      -0.050      30.271                          

 Setup time                                             -0.337      29.934                          

 Data required time                                                 29.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.934                          
 Data arrival time                                                   5.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.009                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  5.326
  Clock Pessimism Removal :  0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMA_150_92/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_150_92/Q0                    tco                   0.289       5.615 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.412       6.027         u_CORES/u_jtag_hub/data_ctrl
 CLMA_146_88/A0                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   6.027         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.227%), Route: 0.412ns(58.773%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460      28.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      28.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.552      30.012         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.301      30.313                          
 clock uncertainty                                      -0.050      30.263                          

 Setup time                                             -0.155      30.108                          

 Data required time                                                 30.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.108                          
 Data arrival time                                                   6.027                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.081                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.531       4.833         ntclkbufg_1      
 CLMS_146_93/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK

 CLMS_146_93/Q0                    tco                   0.222       5.055 f       u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.140         u_CORES/u_jtag_hub/shift_data [6]
 CLMS_146_93/B4                                                            f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.140         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMS_146_93/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.531       4.833         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1]
 CLMA_138_88/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.833
  Clock Pessimism Removal :  -0.493

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302       3.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.531       4.833         ntclkbufg_1      
 CLMS_146_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_146_81/Q0                    tco                   0.222       5.055 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.141         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7]
 CLMS_146_81/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMS_146_81/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.493       4.833                          
 clock uncertainty                                       0.000       4.833                          

 Hold time                                              -0.035       4.798                          

 Data required time                                                  4.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.798                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      28.495 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_134_97/Y0                    tco                   0.375      30.455 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.720      31.175         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_130_89/Y1                    td                    0.212      31.387 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N255_1/gateop_perm/Z
                                   net (fanout=9)        0.407      31.794         u_CORES/u_debug_core_0/_N2332
 CLMA_134_88/Y3                    td                    0.210      32.004 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.402      32.406         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMS_130_89/Y2                    td                    0.196      32.602 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv/gateop_perm/Z
                                   net (fanout=7)        0.552      33.154         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461
 CLMS_130_89/CE                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.154         Logic Levels: 3  
                                                                                   Logic: 0.993ns(32.303%), Route: 2.081ns(67.697%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.531      54.833         ntclkbufg_1      
 CLMS_130_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      28.495 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_134_97/Y0                    tco                   0.375      30.455 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.720      31.175         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_130_89/Y1                    td                    0.212      31.387 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N255_1/gateop_perm/Z
                                   net (fanout=9)        0.407      31.794         u_CORES/u_debug_core_0/_N2332
 CLMA_134_88/Y3                    td                    0.210      32.004 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.402      32.406         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMS_130_89/Y2                    td                    0.196      32.602 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv/gateop_perm/Z
                                   net (fanout=7)        0.552      33.154         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461
 CLMS_130_89/CE                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.154         Logic Levels: 3  
                                                                                   Logic: 0.993ns(32.303%), Route: 2.081ns(67.697%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.531      54.833         ntclkbufg_1      
 CLMS_130_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.833
  Launch Clock Delay      :  5.080
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495      28.495         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      28.495 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585      30.080         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_134_97/Y0                    tco                   0.375      30.455 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.720      31.175         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_130_89/Y1                    td                    0.212      31.387 r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N255_1/gateop_perm/Z
                                   net (fanout=9)        0.407      31.794         u_CORES/u_debug_core_0/_N2332
 CLMA_134_88/Y3                    td                    0.210      32.004 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.402      32.406         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMS_130_89/Y2                    td                    0.196      32.602 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv/gateop_perm/Z
                                   net (fanout=7)        0.552      33.154         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461
 CLMA_130_88/CE                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  33.154         Logic Levels: 3  
                                                                                   Logic: 0.993ns(32.303%), Route: 2.081ns(67.697%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.302      53.302         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      53.302 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.531      54.833         ntclkbufg_1      
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      54.833                          
 clock uncertainty                                      -0.050      54.783                          

 Setup time                                             -0.617      54.166                          

 Data required time                                                 54.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.166                          
 Data arrival time                                                  33.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      28.136 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_138_89/Q3                    tco                   0.221      29.888 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.216      30.104         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_138_92/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.104         Logic Levels: 0  
                                                                                   Logic: 0.221ns(50.572%), Route: 0.216ns(49.428%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMA_138_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.035       5.341                          

 Data required time                                                  5.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.341                          
 Data arrival time                                                  30.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      28.136 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_134_97/Q2                    tco                   0.224      29.891 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=12)       0.351      30.242         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_134_88/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  30.242         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.957%), Route: 0.351ns(61.043%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMA_134_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                               0.053       5.429                          

 Data required time                                                  5.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.429                          
 Data arrival time                                                  30.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.813                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.326
  Launch Clock Delay      :  4.667
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136      28.136         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      28.136 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531      29.667         ntclkbufg_3      
 CLMS_130_93/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMS_130_93/Q0                    tco                   0.222      29.889 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=18)       0.091      29.980         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_130_92/D3                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  29.980         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.927%), Route: 0.091ns(29.073%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.741       3.741         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       3.741 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.585       5.326         ntclkbufg_1      
 CLMA_130_92/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       5.326                          
 clock uncertainty                                       0.050       5.376                          

 Hold time                                              -0.222       5.154                          

 Data required time                                                  5.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.154                          
 Data arrival time                                                  29.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.610      80.439         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_88/Q1                    tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.572      81.300         u_CORES/conf_sel [0]
 CLMS_134_97/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  81.300         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.566%), Route: 0.572ns(66.434%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     128.136 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.610      80.439         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_88/Q1                    tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.572      81.300         u_CORES/conf_sel [0]
 CLMS_134_97/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  81.300         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.566%), Route: 0.572ns(66.434%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     128.136 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  5.439
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.829      78.829         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      78.829 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.610      80.439         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_88/Q1                    tco                   0.289      80.728 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.572      81.300         u_CORES/conf_sel [0]
 CLMS_134_97/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  81.300         Logic Levels: 0  
                                                                                   Logic: 0.289ns(33.566%), Route: 0.572ns(66.434%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.136     128.136         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     128.136 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.531     129.667         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     129.667                          
 clock uncertainty                                      -0.050     129.617                          

 Setup time                                             -0.617     129.000                          

 Data required time                                                129.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.000                          
 Data arrival time                                                  81.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.700                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.552     130.012         ntclkbufg_1      
 CLMA_146_92/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_92/Q2                    tco                   0.224     130.236 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.370     130.606         u_CORES/id_o [4] 
 CLMA_138_89/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 130.606         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.710%), Route: 0.370ns(62.290%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     128.495 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                              -0.024     130.106                          

 Data required time                                                130.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.106                          
 Data arrival time                                                 130.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.552     130.012         ntclkbufg_1      
 CLMA_146_92/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_92/Q1                    tco                   0.250     130.262 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.362     130.624         u_CORES/id_o [1] 
 CLMA_138_89/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 130.624         Logic Levels: 0  
                                                                                   Logic: 0.250ns(40.850%), Route: 0.362ns(59.150%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     128.495 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                              -0.014     130.116                          

 Data required time                                                130.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.116                          
 Data arrival time                                                 130.624                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.508                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.080
  Launch Clock Delay      :  5.012
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        3.460     128.460         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     128.460 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      1.552     130.012         ntclkbufg_1      
 CLMA_146_92/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_92/Q0                    tco                   0.222     130.234 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.459     130.693         u_CORES/id_o [3] 
 CLMA_138_89/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 130.693         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.599%), Route: 0.459ns(67.401%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        3.495     128.495         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     128.495 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.585     130.080         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     130.080                          
 clock uncertainty                                       0.050     130.130                          

 Hold time                                               0.053     130.183                          

 Data required time                                                130.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                130.183                          
 Data arrival time                                                 130.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.368       3.031 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      1.462       4.493         u_CORES/u_debug_core_0/resetn
 CLMA_138_173/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.368ns(20.109%), Route: 1.462ns(79.891%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_173/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Recovery time                                          -0.617    1001.842                          

 Data required time                                               1001.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.842                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.368       3.031 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      1.462       4.493         u_CORES/u_debug_core_0/resetn
 CLMA_138_173/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.368ns(20.109%), Route: 1.462ns(79.891%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_173/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Recovery time                                          -0.617    1001.842                          

 Data required time                                               1001.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.842                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  2.663
  Clock Pessimism Removal :  0.019

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.368       3.031 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      1.462       4.493         u_CORES/u_debug_core_0/resetn
 CLMA_138_173/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.368ns(20.109%), Route: 1.462ns(79.891%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    1001.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1001.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531    1002.590         ntclkbufg_0      
 CLMA_138_173/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.019    1002.609                          
 clock uncertainty                                      -0.150    1002.459                          

 Recovery time                                          -0.617    1001.842                          

 Data required time                                               1001.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.842                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.284       2.874 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      0.214       3.088         u_CORES/u_debug_core_0/resetn
 CLMS_118_101/RSCO                 td                    0.105       3.193 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.193         ntR77            
 CLMS_118_105/RSCI                                                         r       u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.193         Logic Levels: 1  
                                                                                   Logic: 0.389ns(64.511%), Route: 0.214ns(35.489%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_118_105/CLK                                                          r       u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.284       2.874 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      0.214       3.088         u_CORES/u_debug_core_0/resetn
 CLMS_118_101/RSCO                 td                    0.105       3.193 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.193         ntR77            
 CLMS_118_105/RSCI                                                         r       u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.193         Logic Levels: 1  
                                                                                   Logic: 0.389ns(64.511%), Route: 0.214ns(35.489%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_118_105/CLK                                                          r       u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.663
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  -0.037

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       1.059         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.059 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.531       2.590         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.284       2.874 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      0.214       3.088         u_CORES/u_debug_core_0/resetn
 CLMS_118_101/RSCO                 td                    0.105       3.193 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.193         ntR77            
 CLMS_118_105/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv/RS

 Data arrival time                                                   3.193         Logic Levels: 1  
                                                                                   Logic: 0.389ns(64.511%), Route: 0.214ns(35.489%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       1.078         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       1.078 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      1.585       2.663         ntclkbufg_0      
 CLMS_118_105/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv/CLK
 clock pessimism                                        -0.037       2.626                          
 clock uncertainty                                       0.000       2.626                          

 Removal time                                            0.000       2.626                          

 Data required time                                                  2.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.626                          
 Data arrival time                                                   3.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : es1_sdout (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                         0.000       0.000 f                        
 W6                                                      0.000       0.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    1.367       1.438 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.438         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.127       1.565 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        3.218       4.783         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       4.783 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       1.610       6.393         ntclkbufg_4      
 CLMA_126_57/CLK                                                           f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_57/Q0                    tco                   0.287       6.680 f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.887       8.567         nt_es1_sdout     
 IOL_35_5/DO                       td                    0.139       8.706 f       es1_sdout_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.706         es1_sdout_obuf/ntO
 IOBS_TB_32_0/PAD                  td                    3.853      12.559 f       es1_sdout_obuf/opit_0/O
                                   net (fanout=1)        0.093      12.652         es1_sdout        
 AB5                                                                       f       es1_sdout (port) 

 Data arrival time                                                  12.652         Logic Levels: 2  
                                                                                   Logic: 4.279ns(68.366%), Route: 1.980ns(31.634%)
====================================================================================================

====================================================================================================

Startpoint  : lin_test (port)
Endpoint    : lin_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y13                                                     0.000       0.000 f       lin_test (port)  
                                   net (fanout=1)        0.081       0.081         lin_test         
 IOBD_165_0/DIN                    td                    1.367       1.448 f       lin_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.448         lin_test_ibuf/ntD
 IOL_167_6/RX_DATA_DD              td                    0.127       1.575 f       lin_test_ibuf/opit_1/OUT
                                   net (fanout=1)        2.691       4.266         nt_lin_test      
 CLMA_90_192/Y0                    td                    0.196       4.462 f       N0_1/gateop_perm/Z
                                   net (fanout=1)        2.626       7.088         nt_lin_led       
 IOL_19_374/DO                     td                    0.139       7.227 f       lin_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.227         lin_led_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.853      11.080 f       lin_led_obuf/opit_0/O
                                   net (fanout=1)        0.109      11.189         lin_led          
 B2                                                                        f       lin_led (port)   

 Data arrival time                                                  11.189         Logic Levels: 5  
                                                                                   Logic: 5.682ns(50.782%), Route: 5.507ns(49.218%)
====================================================================================================

====================================================================================================

Startpoint  : lout_test (port)
Endpoint    : lout_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V7                                                      0.000       0.000 f       lout_test (port) 
                                   net (fanout=1)        0.074       0.074         lout_test        
 IOBD_45_0/DIN                     td                    1.367       1.441 f       lout_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.441         lout_test_ibuf/ntD
 IOL_47_6/RX_DATA_DD               td                    0.127       1.568 f       lout_test_ibuf/opit_1/OUT
                                   net (fanout=1)        2.221       3.789         nt_lout_test     
 CLMA_22_196/Y0                    td                    0.196       3.985 f       N1_1/gateop_perm/Z
                                   net (fanout=1)        2.155       6.140         nt_lout_led      
 IOL_19_373/DO                     td                    0.139       6.279 f       lout_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.279         lout_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.853      10.132 f       lout_led_obuf/opit_0/O
                                   net (fanout=1)        0.107      10.239         lout_led         
 A2                                                                        f       lout_led (port)  

 Data arrival time                                                  10.239         Logic Levels: 5  
                                                                                   Logic: 5.682ns(55.494%), Route: 4.557ns(44.506%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : ES7243_i2s_rx/sr[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W11                                                     0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.041       0.041         es0_sdin         
 IOBS_TB_132_0/DIN                 td                    1.047       1.088 r       es0_sdin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.088         es0_sdin_ibuf/ntD
 IOL_135_5/RX_DATA_DD              td                    0.082       1.170 r       es0_sdin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.739       1.909         nt_es0_sdin      
 CLMA_134_60/M3                                                            r       ES7243_i2s_rx/sr[0]/opit_0_inv/D

 Data arrival time                                                   1.909         Logic Levels: 2  
                                                                                   Logic: 1.129ns(59.141%), Route: 0.780ns(40.859%)
====================================================================================================

====================================================================================================

Startpoint  : es0_alrck (port)
Endpoint    : ES7243_i2s_rx/ws_d[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB11                                                    0.000       0.000 r       es0_alrck (port) 
                                   net (fanout=1)        0.077       0.077         es0_alrck        
 IOBS_TB_156_0/DIN                 td                    1.047       1.124 r       es0_alrck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.124         es0_alrck_ibuf/ntD
 IOL_159_5/RX_DATA_DD              td                    0.082       1.206 r       es0_alrck_ibuf/opit_1/OUT
                                   net (fanout=3)        0.874       2.080         nt_es0_alrck     
 CLMA_138_52/M0                                                            r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/D

 Data arrival time                                                   2.080         Logic Levels: 2  
                                                                                   Logic: 1.129ns(54.279%), Route: 0.951ns(45.721%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W11                                                     0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.041       0.041         es0_sdin         
 IOBS_TB_132_0/DIN                 td                    1.047       1.088 r       es0_sdin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.088         es0_sdin_ibuf/ntD
 IOL_135_5/RX_DATA_DD              td                    0.082       1.170 r       es0_sdin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.958       2.128         nt_es0_sdin      
 CLMA_138_101/M0                                                           r       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D

 Data arrival time                                                   2.128         Logic Levels: 2  
                                                                                   Logic: 1.129ns(53.055%), Route: 0.999ns(46.945%)
====================================================================================================

{PLL|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_142_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           Low Pulse Width   DRM_142_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.102     500.000         0.898           High Pulse Width  DRM_82_88/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{voice_loop_test|es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_134_53/CLK         ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_134_53/CLK         ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           High Pulse Width  CLMS_134_53/CLK         ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{voice_loop_test|es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_130_57/CLK         ES7243_i2s_rx/cnt[2]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_130_57/CLK         ES7243_i2s_rx/cnt[2]/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_130_57/CLK         ES7243_i2s_rx/cnt[4]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_142_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_82_88/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_134_97/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_134_97/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_134_97/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_126_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK

 CLMA_126_84/Q3                    tco                   0.220       1.759 f       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.383       2.142         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p
 CLMA_118_92/Y0                    td                    0.369       2.511 r       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=4)        0.275       2.786         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_118_96/CECO                  td                    0.141       2.927 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.927         ntR116           
 CLMA_118_100/CECO                 td                    0.141       3.068 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.068         ntR115           
 CLMA_118_104/CECO                 td                    0.141       3.209 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=1)        0.000       3.209         ntR114           
 CLMA_118_108/CECI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   3.209         Logic Levels: 4  
                                                                                   Logic: 1.012ns(60.599%), Route: 0.658ns(39.401%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_118_108/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.563    1000.807                          

 Data required time                                               1000.807                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.807                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.598                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_126_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK

 CLMA_126_84/Q3                    tco                   0.220       1.759 f       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.383       2.142         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p
 CLMA_118_92/Y0                    td                    0.378       2.520 f       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=4)        0.280       2.800         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_118_96/CECO                  td                    0.132       2.932 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.932         ntR116           
 CLMA_118_100/CECO                 td                    0.132       3.064 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.064         ntR115           
 CLMA_118_104/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   3.064         Logic Levels: 3  
                                                                                   Logic: 0.862ns(56.525%), Route: 0.663ns(43.475%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_118_104/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.576    1000.794                          

 Data required time                                               1000.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.794                          
 Data arrival time                                                   3.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CE
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMA_126_84/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK

 CLMA_126_84/Q3                    tco                   0.220       1.759 f       u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.383       2.142         u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p
 CLMA_118_92/Y0                    td                    0.378       2.520 f       u_CORES/u_debug_core_0/u_Storage_Condition/N434_3/gateop_perm/Z
                                   net (fanout=4)        0.280       2.800         u_CORES/u_debug_core_0/u_Storage_Condition/N434
 CLMA_118_96/CECO                  td                    0.132       2.932 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       2.932         ntR116           
 CLMA_118_100/CECO                 td                    0.132       3.064 f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000       3.064         ntR115           
 CLMA_118_104/CECI                                                         f       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CE

 Data arrival time                                                   3.064         Logic Levels: 3  
                                                                                   Logic: 0.862ns(56.525%), Route: 0.663ns(43.475%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_118_104/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.022    1001.520                          
 clock uncertainty                                      -0.150    1001.370                          

 Setup time                                             -0.576    1000.794                          

 Data required time                                               1000.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.794                          
 Data arrival time                                                   3.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.730                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/DA0[1]
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_138_133/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK

 CLMA_138_133/Q1                   tco                   0.184       1.682 r       u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/Q
                                   net (fanout=1)        0.196       1.878         u_CORES/u_debug_core_0/DATA_ff[0] [4]
 DRM_142_128/DA0[1]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/DA0[1]

 Data arrival time                                                   1.878         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.421%), Route: 0.196ns(51.579%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 DRM_142_128/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_2/iGopDrm/CLKA[0]
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.102       1.619                          

 Data required time                                                  1.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.619                          
 Data arrival time                                                   1.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_11/iGopDrm/DA0[0]
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_138_113/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK

 CLMA_138_113/Q2                   tco                   0.183       1.681 r       u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/Q
                                   net (fanout=1)        0.197       1.878         u_CORES/u_debug_core_0/DATA_ff[0] [21]
 DRM_142_108/DA0[0]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_11/iGopDrm/DA0[0]

 Data arrival time                                                   1.878         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.158%), Route: 0.197ns(51.842%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_11/iGopDrm/CLKA[0]
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.102       1.619                          

 Data required time                                                  1.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.619                          
 Data arrival time                                                   1.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_11/iGopDrm/DA0[1]
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMA_138_113/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK

 CLMA_138_113/Q0                   tco                   0.182       1.680 r       u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/Q
                                   net (fanout=1)        0.198       1.878         u_CORES/u_debug_core_0/DATA_ff[0] [22]
 DRM_142_108/DA0[1]                                                        r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_11/iGopDrm/DA0[1]

 Data arrival time                                                   1.878         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 DRM_142_108/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_11/iGopDrm/CLKA[0]
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Hold time                                               0.102       1.619                          

 Data required time                                                  1.619                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.619                          
 Data arrival time                                                   1.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.792
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.917       2.945         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       2.945 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.925       3.870         ntclkbufg_4      
 CLMA_126_69/CLK                                                           r       ES8156_i2s_tx/ws_d[1]/opit_0_inv/CLK

 CLMA_126_69/Q0                    tco                   0.221       4.091 f       ES8156_i2s_tx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=16)       0.518       4.609         ES8156_i2s_tx/ws_d [1]
 CLMA_138_49/A4                                                            f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.609         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.905%), Route: 0.518ns(70.095%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.953     502.874         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.874 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.792         ntclkbufg_4      
 CLMA_138_49/CLK                                                           f       ES8156_i2s_tx/sr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.081     503.873                          
 clock uncertainty                                      -0.050     503.823                          

 Setup time                                             -0.058     503.765                          

 Data required time                                                503.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.765                          
 Data arrival time                                                   4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.156                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L2
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.792
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.917       2.945         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       2.945 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.925       3.870         ntclkbufg_4      
 CLMA_130_52/CLK                                                           r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_130_52/Q0                    tco                   0.221       4.091 f       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.286       4.377         ES8156_i2s_tx/ws_d [0]
 CLMA_138_57/C2                                                            f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   4.377         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.590%), Route: 0.286ns(56.410%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.953     502.874         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.874 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.792         ntclkbufg_4      
 CLMA_138_57/CLK                                                           f       ES8156_i2s_tx/sr[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.081     503.873                          
 clock uncertainty                                      -0.050     503.823                          

 Setup time                                             -0.286     503.537                          

 Data required time                                                503.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.537                          
 Data arrival time                                                   4.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.160                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK
Endpoint    : ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L3
Path Group  : voice_loop_test|es1_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.792
  Launch Clock Delay      :  3.870
  Clock Pessimism Removal :  0.081

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.861       0.932 r       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.917       2.945         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       2.945 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.925       3.870         ntclkbufg_4      
 CLMA_130_52/CLK                                                           r       ES8156_i2s_tx/ws_d[0]/opit_0_inv/CLK

 CLMA_130_52/Q0                    tco                   0.221       4.091 f       ES8156_i2s_tx/ws_d[0]/opit_0_inv/Q
                                   net (fanout=17)       0.286       4.377         ES8156_i2s_tx/ws_d [0]
 CLMA_138_57/D3                                                            f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.377         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.590%), Route: 0.286ns(56.410%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.953     502.874         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.874 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.792         ntclkbufg_4      
 CLMA_138_57/CLK                                                           f       ES8156_i2s_tx/sr[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.081     503.873                          
 clock uncertainty                                      -0.050     503.823                          

 Setup time                                             -0.267     503.556                          

 Data required time                                                503.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.556                          
 Data arrival time                                                   4.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.179                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.953     502.874         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.874 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.792         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_68/Q3                    tco                   0.178     503.970 f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     504.028         ES8156_i2s_tx/sr [5]
 CLMA_134_68/B0                                                            f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 504.028         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     500.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     501.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.091     503.177         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     503.177 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     504.127         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335     503.792                          
 clock uncertainty                                       0.000     503.792                          

 Hold time                                              -0.049     503.743                          

 Data required time                                                503.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.743                          
 Data arrival time                                                 504.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.953     502.874         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.874 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.792         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_68/Q2                    tco                   0.180     503.972 f       ES8156_i2s_tx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.059     504.031         ES8156_i2s_tx/sr [4]
 CLMA_134_68/D0                                                            f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                 504.031         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     500.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     501.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.091     503.177         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     503.177 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     504.127         ntclkbufg_4      
 CLMA_134_68/CLK                                                           f       ES8156_i2s_tx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335     503.792                          
 clock uncertainty                                       0.000     503.792                          

 Hold time                                              -0.049     503.743                          

 Data required time                                                503.743                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.743                          
 Data arrival time                                                 504.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L1
Path Group  : voice_loop_test|es1_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.127
  Launch Clock Delay      :  3.792
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.784     500.855 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.855         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066     500.921 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        1.953     502.874         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     502.874 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.918     503.792         ntclkbufg_4      
 CLMA_130_56/CLK                                                           f       ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_130_56/Q3                    tco                   0.178     503.970 f       ES8156_i2s_tx/sr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.058     504.028         ES8156_i2s_tx/sr [1]
 CLMA_130_56/C1                                                            f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                 504.028         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                       500.000     500.000 f                        
 W6                                                      0.000     500.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071     500.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918     500.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097     501.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.091     503.177         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000     503.177 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950     504.127         ntclkbufg_4      
 CLMA_130_56/CLK                                                           f       ES8156_i2s_tx/sr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.335     503.792                          
 clock uncertainty                                       0.000     503.792                          

 Hold time                                              -0.083     503.709                          

 Data required time                                                503.709                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.709                          
 Data arrival time                                                 504.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[1]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.925       3.377         ntclkbufg_2      
 CLMA_130_60/CLK                                                           r       ES7243_i2s_rx/ws_d[1]/opit_0_inv/CLK

 CLMA_130_60/Q1                    tco                   0.223       3.600 f       ES7243_i2s_rx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=23)       0.184       3.784         ES7243_i2s_rx/ws_d [1]
 CLMA_134_60/Y3                    td                    0.360       4.144 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=8)        0.264       4.408         ES7243_i2s_rx/N53
 CLMA_138_56/CECO                  td                    0.132       4.540 f       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.540         ntR98            
 CLMA_138_60/CECI                                                          f       ES7243_i2s_rx/sr[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.540         Logic Levels: 2  
                                                                                   Logic: 0.715ns(61.479%), Route: 0.448ns(38.521%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735    1000.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038    1000.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.895    1003.174         ntclkbufg_2      
 CLMA_138_60/CLK                                                           r       ES7243_i2s_rx/sr[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.576    1002.732                          

 Data required time                                               1002.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.732                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.192                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[2]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.925       3.377         ntclkbufg_2      
 CLMA_130_60/CLK                                                           r       ES7243_i2s_rx/ws_d[1]/opit_0_inv/CLK

 CLMA_130_60/Q1                    tco                   0.223       3.600 f       ES7243_i2s_rx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=23)       0.184       3.784         ES7243_i2s_rx/ws_d [1]
 CLMA_134_60/Y3                    td                    0.360       4.144 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=8)        0.264       4.408         ES7243_i2s_rx/N53
 CLMA_138_56/CECO                  td                    0.132       4.540 f       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.540         ntR98            
 CLMA_138_60/CECI                                                          f       ES7243_i2s_rx/sr[2]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.540         Logic Levels: 2  
                                                                                   Logic: 0.715ns(61.479%), Route: 0.448ns(38.521%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735    1000.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038    1000.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.895    1003.174         ntclkbufg_2      
 CLMA_138_60/CLK                                                           r       ES7243_i2s_rx/sr[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.576    1002.732                          

 Data required time                                               1002.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.732                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.192                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/ws_d[1]/opit_0_inv/CLK
Endpoint    : ES7243_i2s_rx/sr[3]/opit_0_inv_L5Q_perm/CE
Path Group  : voice_loop_test|es0_dsclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.925       3.377         ntclkbufg_2      
 CLMA_130_60/CLK                                                           r       ES7243_i2s_rx/ws_d[1]/opit_0_inv/CLK

 CLMA_130_60/Q1                    tco                   0.223       3.600 f       ES7243_i2s_rx/ws_d[1]/opit_0_inv/Q
                                   net (fanout=23)       0.184       3.784         ES7243_i2s_rx/ws_d [1]
 CLMA_134_60/Y3                    td                    0.360       4.144 f       ES7243_i2s_rx/N53/gateop_perm/Z
                                   net (fanout=8)        0.264       4.408         ES7243_i2s_rx/N53
 CLMA_138_56/CECO                  td                    0.132       4.540 f       ES7243_i2s_rx/sr[12]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       4.540         ntR98            
 CLMA_138_60/CECI                                                          f       ES7243_i2s_rx/sr[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.540         Logic Levels: 2  
                                                                                   Logic: 0.715ns(61.479%), Route: 0.448ns(38.521%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                      1000.000    1000.000 r                        
 Y11                                                     0.000    1000.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078    1000.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735    1000.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038    1000.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428    1002.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000    1002.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.895    1003.174         ntclkbufg_2      
 CLMA_138_60/CLK                                                           r       ES7243_i2s_rx/sr[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.184    1003.358                          
 clock uncertainty                                      -0.050    1003.308                          

 Setup time                                             -0.576    1002.732                          

 Data required time                                               1002.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.732                          
 Data arrival time                                                   4.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.192                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.895       3.174         ntclkbufg_2      
 CLMA_134_60/CLK                                                           r       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_60/Q1                    tco                   0.180       3.354 f       ES7243_i2s_rx/sr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.413         ES7243_i2s_rx/sr [4]
 CLMA_134_60/C4                                                            f       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.925       3.377         ntclkbufg_2      
 CLMA_134_60/CLK                                                           r       ES7243_i2s_rx/sr[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.028       3.147                          

 Data required time                                                  3.147                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.147                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.895       3.174         ntclkbufg_2      
 CLMA_134_56/CLK                                                           r       ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_134_56/Q0                    tco                   0.179       3.353 f       ES7243_i2s_rx/sr[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.412         ES7243_i2s_rx/sr [14]
 CLMA_134_56/B4                                                            f       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.925       3.377         ntclkbufg_2      
 CLMA_134_56/CLK                                                           r       ES7243_i2s_rx/sr[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.029       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/L4
Path Group  : voice_loop_test|es0_dsclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.735       0.813 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.038       0.851 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.279 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.895       3.174         ntclkbufg_2      
 CLMA_138_56/CLK                                                           r       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_56/Q2                    tco                   0.180       3.354 f       ES7243_i2s_rx/sr[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.413         ES7243_i2s_rx/sr [10]
 CLMA_138_56/A4                                                            f       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es0_dsclk (rising edge)
                                                         0.000       0.000 r                        
 Y11                                                     0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.078       0.078         es0_dsclk        
 IOBD_157_0/DIN                    td                    0.861       0.939 r       es0_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         es0_dsclk_ibuf/ntD
 IOL_159_6/INCK                    td                    0.058       0.997 r       es0_dsclk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N2              
 USCM_84_109/CLK_USCM              td                    0.000       2.452 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=73)       0.925       3.377         ntclkbufg_2      
 CLMA_138_56/CLK                                                           r       ES7243_i2s_rx/sr[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.029       3.146                          

 Data required time                                                  3.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.146                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMA_150_92/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_150_92/Q0                    tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.261       3.685         u_CORES/u_jtag_hub/data_ctrl
 CLMA_146_88/B2                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.685         Logic Levels: 0  
                                                                                   Logic: 0.221ns(45.851%), Route: 0.261ns(54.149%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.918      28.273         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.265      27.891                          

 Data required time                                                 27.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.891                          
 Data arrival time                                                   3.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.056

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMS_146_97/CLK                                                           r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK

 CLMS_146_97/Q0                    tco                   0.221       3.424 f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.188       3.612         u_CORES/u_jtag_hub/shift_data [7]
 CLMA_146_88/B3                                                            f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.612         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.034%), Route: 0.188ns(45.966%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.918      28.273         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.056      28.217                          
 clock uncertainty                                      -0.050      28.167                          

 Setup time                                             -0.267      27.900                          

 Data required time                                                 27.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.900                          
 Data arrival time                                                   3.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.203
  Clock Pessimism Removal :  -0.067

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMA_150_92/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_150_92/Q0                    tco                   0.221       3.424 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.254       3.678         u_CORES/u_jtag_hub/data_ctrl
 CLMA_146_88/A0                                                            f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.678         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.526%), Route: 0.254ns(53.474%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355      27.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      27.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.918      28.273         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.067      28.206                          
 clock uncertainty                                      -0.050      28.156                          

 Setup time                                             -0.134      28.022                          

 Data required time                                                 28.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.022                          
 Data arrival time                                                   3.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.895       2.963         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_88/Q0                    tco                   0.179       3.142 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.201         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1]
 CLMA_138_88/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMA_138_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.029       2.935                          

 Data required time                                                  2.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.935                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.895       2.963         ntclkbufg_1      
 CLMA_146_72/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_72/Q0                    tco                   0.179       3.142 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.201         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21]
 CLMA_146_72/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMA_146_72/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.029       2.935                          

 Data required time                                                  2.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.935                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.963
  Clock Pessimism Removal :  -0.239

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068       2.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.895       2.963         ntclkbufg_1      
 CLMS_130_77/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK

 CLMS_130_77/Q0                    tco                   0.179       3.142 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.201         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40]
 CLMS_130_77/B4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMS_130_77/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.239       2.964                          
 clock uncertainty                                       0.000       2.964                          

 Hold time                                              -0.029       2.935                          

 Data required time                                                  2.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.935                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      27.143 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_134_97/Y0                    tco                   0.283      28.351 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.470      28.821         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_130_89/Y1                    td                    0.151      28.972 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N255_1/gateop_perm/Z
                                   net (fanout=9)        0.262      29.234         u_CORES/u_debug_core_0/_N2332
 CLMA_134_88/Y3                    td                    0.162      29.396 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.242      29.638         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMS_130_89/Y2                    td                    0.150      29.788 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv/gateop_perm/Z
                                   net (fanout=7)        0.371      30.159         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461
 CLMS_130_89/CE                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.159         Logic Levels: 3  
                                                                                   Logic: 0.746ns(35.677%), Route: 1.345ns(64.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.895      52.963         ntclkbufg_1      
 CLMS_130_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  30.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      27.143 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_134_97/Y0                    tco                   0.283      28.351 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.470      28.821         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_130_89/Y1                    td                    0.151      28.972 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N255_1/gateop_perm/Z
                                   net (fanout=9)        0.262      29.234         u_CORES/u_debug_core_0/_N2332
 CLMA_134_88/Y3                    td                    0.162      29.396 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.242      29.638         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMS_130_89/Y2                    td                    0.150      29.788 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv/gateop_perm/Z
                                   net (fanout=7)        0.371      30.159         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461
 CLMS_130_89/CE                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.159         Logic Levels: 3  
                                                                                   Logic: 0.746ns(35.677%), Route: 1.345ns(64.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.895      52.963         ntclkbufg_1      
 CLMS_130_89/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  30.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143      27.143         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      27.143 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925      28.068         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_134_97/Y0                    tco                   0.283      28.351 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=11)       0.470      28.821         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMS_130_89/Y1                    td                    0.151      28.972 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N255_1/gateop_perm/Z
                                   net (fanout=9)        0.262      29.234         u_CORES/u_debug_core_0/_N2332
 CLMA_134_88/Y3                    td                    0.162      29.396 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z
                                   net (fanout=2)        0.242      29.638         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105
 CLMS_130_89/Y2                    td                    0.150      29.788 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461_inv/gateop_perm/Z
                                   net (fanout=7)        0.371      30.159         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N461
 CLMA_130_88/CE                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.159         Logic Levels: 3  
                                                                                   Logic: 0.746ns(35.677%), Route: 1.345ns(64.323%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.068      52.068         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      52.068 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.895      52.963         ntclkbufg_1      
 CLMA_130_88/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.963                          
 clock uncertainty                                      -0.050      52.913                          

 Setup time                                             -0.476      52.437                          

 Data required time                                                 52.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.437                          
 Data arrival time                                                  30.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      26.980 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_138_89/Q3                    tco                   0.178      28.053 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.149      28.202         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_138_92/A4                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.202         Logic Levels: 0  
                                                                                   Logic: 0.178ns(54.434%), Route: 0.149ns(45.566%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMA_138_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.029       3.224                          

 Data required time                                                  3.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.224                          
 Data arrival time                                                  28.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      26.980 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK

 CLMS_134_97/Q2                    tco                   0.183      28.058 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/Q
                                   net (fanout=12)       0.231      28.289         u_CORES/u_debug_core_0/conf_id_o [1]
 CLMA_134_88/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/D

 Data arrival time                                                  28.289         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.203%), Route: 0.231ns(55.797%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMA_134_88/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                               0.034       3.287                          

 Data required time                                                  3.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.287                          
 Data arrival time                                                  28.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  2.875
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980      26.980         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000      26.980 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895      27.875         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_138_89/Q0                    tco                   0.182      28.057 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.140      28.197         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_138_92/A1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.197         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_325_0/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.278       2.278         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000       2.278 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.925       3.203         ntclkbufg_1      
 CLMA_138_92/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.203                          
 clock uncertainty                                       0.050       3.253                          

 Hold time                                              -0.093       3.160                          

 Data required time                                                  3.160                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.160                          
 Data arrival time                                                  28.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        25.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.950      78.492         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_88/Q1                    tco                   0.223      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.386      79.101         u_CORES/conf_sel [0]
 CLMS_134_97/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  79.101         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.617%), Route: 0.386ns(63.383%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     126.980 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.950      78.492         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_88/Q1                    tco                   0.223      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.386      79.101         u_CORES/conf_sel [0]
 CLMS_134_97/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  79.101         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.617%), Route: 0.386ns(63.383%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     126.980 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.617  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.875
  Launch Clock Delay      :  3.492
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.542      77.542         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000      77.542 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.950      78.492         ntclkbufg_1      
 CLMA_146_88/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_88/Q1                    tco                   0.223      78.715 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.386      79.101         u_CORES/conf_sel [0]
 CLMS_134_97/CE                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  79.101         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.617%), Route: 0.386ns(63.383%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.980     126.980         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     126.980 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.895     127.875         ntclkbufg_3      
 CLMS_134_97/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.875                          
 clock uncertainty                                      -0.050     127.825                          

 Setup time                                             -0.476     127.349                          

 Data required time                                                127.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.349                          
 Data arrival time                                                  79.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.918     128.273         ntclkbufg_1      
 CLMA_146_92/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_92/Q2                    tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.234     128.707         u_CORES/id_o [4] 
 CLMA_138_89/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 128.707         Logic Levels: 0  
                                                                                   Logic: 0.200ns(46.083%), Route: 0.234ns(53.917%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     127.143 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.918     128.273         ntclkbufg_1      
 CLMA_146_92/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_92/Q1                    tco                   0.201     128.474 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236     128.710         u_CORES/id_o [1] 
 CLMA_138_89/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                 128.710         Logic Levels: 0  
                                                                                   Logic: 0.201ns(45.995%), Route: 0.236ns(54.005%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     127.143 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                              -0.011     128.107                          

 Data required time                                                128.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.107                          
 Data arrival time                                                 128.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.273
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_325_0/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.355     127.355         u_CORES/drck_o   
 USCM_84_110/CLK_USCM              td                    0.000     127.355 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=183)      0.918     128.273         ntclkbufg_1      
 CLMA_146_92/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_92/Q0                    tco                   0.200     128.473 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.293     128.766         u_CORES/id_o [3] 
 CLMA_138_89/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 128.766         Logic Levels: 0  
                                                                                   Logic: 0.200ns(40.568%), Route: 0.293ns(59.432%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_325_0/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.143     127.143         u_CORES/capt_o   
 USCM_84_112/CLK_USCM              td                    0.000     127.143 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=11)       0.925     128.068         ntclkbufg_3      
 CLMA_138_89/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.068                          
 clock uncertainty                                       0.050     128.118                          

 Hold time                                               0.034     128.152                          

 Data required time                                                128.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.152                          
 Data arrival time                                                 128.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.283       1.822 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      1.024       2.846         u_CORES/u_debug_core_0/resetn
 CLMA_138_173/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.846         Logic Levels: 0  
                                                                                   Logic: 0.283ns(21.653%), Route: 1.024ns(78.347%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_173/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.509                          
 clock uncertainty                                      -0.150    1001.359                          

 Recovery time                                          -0.476    1000.883                          

 Data required time                                               1000.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.883                          
 Data arrival time                                                   2.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.283       1.822 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      1.024       2.846         u_CORES/u_debug_core_0/resetn
 CLMA_138_173/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.846         Logic Levels: 0  
                                                                                   Logic: 0.283ns(21.653%), Route: 1.024ns(78.347%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_173/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.509                          
 clock uncertainty                                      -0.150    1001.359                          

 Recovery time                                          -0.476    1000.883                          

 Data required time                                               1000.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.883                          
 Data arrival time                                                   2.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.539
  Clock Pessimism Removal :  0.011

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.283       1.822 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      1.024       2.846         u_CORES/u_debug_core_0/resetn
 CLMA_138_173/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.846         Logic Levels: 0  
                                                                                   Logic: 0.283ns(21.653%), Route: 1.024ns(78.347%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000    1000.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    1000.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000    1000.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895    1001.498         ntclkbufg_0      
 CLMA_138_173/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.011    1001.509                          
 clock uncertainty                                      -0.150    1001.359                          

 Recovery time                                          -0.476    1000.883                          

 Data required time                                               1000.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.883                          
 Data arrival time                                                   2.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.228       1.726 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      0.151       1.877         u_CORES/u_debug_core_0/resetn
 CLMS_118_101/RSCO                 td                    0.085       1.962 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       1.962         ntR77            
 CLMS_118_105/RSCI                                                         r       u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.962         Logic Levels: 1  
                                                                                   Logic: 0.313ns(67.457%), Route: 0.151ns(32.543%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_118_105/CLK                                                          r       u_CORES/u_debug_core_0/status[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   1.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.228       1.726 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      0.151       1.877         u_CORES/u_debug_core_0/resetn
 CLMS_118_101/RSCO                 td                    0.085       1.962 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       1.962         ntR77            
 CLMS_118_105/RSCI                                                         r       u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.962         Logic Levels: 1  
                                                                                   Logic: 0.313ns(67.457%), Route: 0.151ns(32.543%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_118_105/CLK                                                          r       u_CORES/u_debug_core_0/status[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   1.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv/RS
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.539
  Launch Clock Delay      :  1.498
  Clock Pessimism Removal :  -0.022

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       0.603         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.603 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.895       1.498         ntclkbufg_0      
 CLMS_122_101/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_122_101/Y2                   tco                   0.228       1.726 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=176)      0.151       1.877         u_CORES/u_debug_core_0/resetn
 CLMS_118_101/RSCO                 td                    0.085       1.962 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[10]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       1.962         ntR77            
 CLMS_118_105/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv/RS

 Data arrival time                                                   1.962         Logic Levels: 1  
                                                                                   Logic: 0.313ns(67.457%), Route: 0.151ns(32.543%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 PLL_158_55/CLK_OUT0                                     0.000       0.000 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       0.614         nt_es1_mclk      
 USCM_84_108/CLK_USCM              td                    0.000       0.614 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=414)      0.925       1.539         ntclkbufg_0      
 CLMS_118_105/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[12]/opit_0_inv/CLK
 clock pessimism                                        -0.022       1.517                          
 clock uncertainty                                       0.000       1.517                          

 Removal time                                            0.000       1.517                          

 Data required time                                                  1.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.517                          
 Data arrival time                                                   1.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.445                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : es1_sdout (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock voice_loop_test|es1_dsclk (falling edge)
                                                         0.000       0.000 f                        
 W6                                                      0.000       0.000 f       es1_dsclk (port) 
                                   net (fanout=1)        0.071       0.071         es1_dsclk        
 IOBD_37_0/DIN                     td                    0.918       0.989 f       es1_dsclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.989         es1_dsclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.097       1.086 f       es1_dsclk_ibuf/opit_1/OUT
                                   net (fanout=3)        2.091       3.177         nt_es1_dsclk     
 USCM_84_111/CLK_USCM              td                    0.000       3.177 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=18)       0.950       4.127         ntclkbufg_4      
 CLMA_126_57/CLK                                                           f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_57/Q0                    tco                   0.221       4.348 f       ES8156_i2s_tx/sr[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.325       5.673         nt_es1_sdout     
 IOL_35_5/DO                       td                    0.106       5.779 f       es1_sdout_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.779         es1_sdout_obuf/ntO
 IOBS_TB_32_0/PAD                  td                    3.238       9.017 f       es1_sdout_obuf/opit_0/O
                                   net (fanout=1)        0.093       9.110         es1_sdout        
 AB5                                                                       f       es1_sdout (port) 

 Data arrival time                                                   9.110         Logic Levels: 2  
                                                                                   Logic: 3.565ns(71.543%), Route: 1.418ns(28.457%)
====================================================================================================

====================================================================================================

Startpoint  : lin_test (port)
Endpoint    : lin_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 Y13                                                     0.000       0.000 f       lin_test (port)  
                                   net (fanout=1)        0.081       0.081         lin_test         
 IOBD_165_0/DIN                    td                    0.918       0.999 f       lin_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         lin_test_ibuf/ntD
 IOL_167_6/RX_DATA_DD              td                    0.097       1.096 f       lin_test_ibuf/opit_1/OUT
                                   net (fanout=1)        1.842       2.938         nt_lin_test      
 CLMA_90_192/Y0                    td                    0.150       3.088 f       N0_1/gateop_perm/Z
                                   net (fanout=1)        1.842       4.930         nt_lin_led       
 IOL_19_374/DO                     td                    0.106       5.036 f       lin_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.036         lin_led_obuf/ntO 
 IOBD_16_376/PAD                   td                    3.238       8.274 f       lin_led_obuf/opit_0/O
                                   net (fanout=1)        0.109       8.383         lin_led          
 B2                                                                        f       lin_led (port)   

 Data arrival time                                                   8.383         Logic Levels: 5  
                                                                                   Logic: 4.509ns(53.787%), Route: 3.874ns(46.213%)
====================================================================================================

====================================================================================================

Startpoint  : lout_test (port)
Endpoint    : lout_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V7                                                      0.000       0.000 f       lout_test (port) 
                                   net (fanout=1)        0.074       0.074         lout_test        
 IOBD_45_0/DIN                     td                    0.918       0.992 f       lout_test_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.992         lout_test_ibuf/ntD
 IOL_47_6/RX_DATA_DD               td                    0.097       1.089 f       lout_test_ibuf/opit_1/OUT
                                   net (fanout=1)        1.510       2.599         nt_lout_test     
 CLMA_22_196/Y0                    td                    0.150       2.749 f       N1_1/gateop_perm/Z
                                   net (fanout=1)        1.500       4.249         nt_lout_led      
 IOL_19_373/DO                     td                    0.106       4.355 f       lout_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.355         lout_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.238       7.593 f       lout_led_obuf/opit_0/O
                                   net (fanout=1)        0.107       7.700         lout_led         
 A2                                                                        f       lout_led (port)  

 Data arrival time                                                   7.700         Logic Levels: 5  
                                                                                   Logic: 4.509ns(58.558%), Route: 3.191ns(41.442%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : ES7243_i2s_rx/sr[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W11                                                     0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.041       0.041         es0_sdin         
 IOBS_TB_132_0/DIN                 td                    0.735       0.776 r       es0_sdin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.776         es0_sdin_ibuf/ntD
 IOL_135_5/RX_DATA_DD              td                    0.066       0.842 r       es0_sdin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.457       1.299         nt_es0_sdin      
 CLMA_134_60/M3                                                            r       ES7243_i2s_rx/sr[0]/opit_0_inv/D

 Data arrival time                                                   1.299         Logic Levels: 2  
                                                                                   Logic: 0.801ns(61.663%), Route: 0.498ns(38.337%)
====================================================================================================

====================================================================================================

Startpoint  : es0_alrck (port)
Endpoint    : ES7243_i2s_rx/ws_d[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 AB11                                                    0.000       0.000 r       es0_alrck (port) 
                                   net (fanout=1)        0.077       0.077         es0_alrck        
 IOBS_TB_156_0/DIN                 td                    0.735       0.812 r       es0_alrck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.812         es0_alrck_ibuf/ntD
 IOL_159_5/RX_DATA_DD              td                    0.066       0.878 r       es0_alrck_ibuf/opit_1/OUT
                                   net (fanout=3)        0.541       1.419         nt_es0_alrck     
 CLMA_138_52/M0                                                            r       ES7243_i2s_rx/ws_d[0]/opit_0_inv/D

 Data arrival time                                                   1.419         Logic Levels: 2  
                                                                                   Logic: 0.801ns(56.448%), Route: 0.618ns(43.552%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W11                                                     0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.041       0.041         es0_sdin         
 IOBS_TB_132_0/DIN                 td                    0.735       0.776 r       es0_sdin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.776         es0_sdin_ibuf/ntD
 IOL_135_5/RX_DATA_DD              td                    0.066       0.842 r       es0_sdin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.616       1.458         nt_es0_sdin      
 CLMA_138_101/M0                                                           r       u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/D

 Data arrival time                                                   1.458         Logic Levels: 2  
                                                                                   Logic: 0.801ns(54.938%), Route: 0.657ns(45.062%)
====================================================================================================

{PLL|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_142_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           Low Pulse Width   DRM_142_148/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 499.282     500.000         0.718           High Pulse Width  DRM_82_88/CLKA[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKA[0]
====================================================================================================

{voice_loop_test|es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_134_53/CLK         ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_134_53/CLK         ES8156_i2s_tx/sr[0]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           High Pulse Width  CLMS_134_53/CLK         ES8156_i2s_tx/sr[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{voice_loop_test|es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_130_57/CLK         ES7243_i2s_rx/cnt[2]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_130_57/CLK         ES7243_i2s_rx/cnt[2]/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_130_57/CLK         ES7243_i2s_rx/cnt[4]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_142_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_148/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_82_88/CLKB[0]       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_134_97/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_134_97/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_134_97/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------+
| Type       | File Name                                                                
+----------------------------------------------------------------------------------------+
| Input      | D:/admin/desktop/voice_loop_50/place_route/voice_loop_test_pnr.adf       
| Output     | D:/admin/desktop/voice_loop_50/report_timing/voice_loop_test_rtp.adf     
|            | D:/admin/desktop/voice_loop_50/report_timing/voice_loop_test.rtr         
|            | D:/admin/desktop/voice_loop_50/report_timing/rtr.db                      
+----------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 725 MB
Total CPU  time to report_timing completion : 0h:0m:5s
Process Total CPU  time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
