DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_0"
duLibraryName "Poetic"
duName "ADC"
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
mwi 0
uid 249,0
)
(Instance
name "U_1"
duLibraryName "Poetic"
duName "regulator"
elements [
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 299,0
)
(Instance
name "I43"
duLibraryName "Modulation"
duName "pwmModulator"
elements [
(GiElement
name "signalBitNb"
type "positive"
value "12"
)
]
mwi 0
uid 317,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\motor@controller\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\motor@controller\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\motor@controller"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\motorController"
)
(vvPair
variable "date"
value "22.07.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "motorController"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "jean.nanchen"
)
(vvPair
variable "graphical_source_date"
value "22.07.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30407"
)
(vvPair
variable "graphical_source_time"
value "18:15:07"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30407"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Poetic"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Poetic"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "motorController"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\motor@controller\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Poetic\\hds\\motorController\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "18:15:07"
)
(vvPair
variable "unit"
value "motorController"
)
(vvPair
variable "user"
value "jean.nanchen"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 164,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "69000,39625,70500,40375"
)
(Line
uid 12,0
sl 0
ro 270
xt "70500,40000,71000,40000"
pts [
"70500,40000"
"71000,40000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "64600,39400,68000,40600"
st "clock"
ju 2
blo "68000,40400"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6400,36000,7200"
st "clock        : std_ulogic"
)
)
*3 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "120000,16625,121500,17375"
)
(Line
uid 26,0
sl 0
ro 270
xt "121500,17000,122000,17000"
pts [
"121500,17000"
"122000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "113800,16400,119000,17600"
st "consigne"
ju 2
blo "119000,17400"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 7
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7200,50500,8000"
st "consigne     : std_ulogic_vector(pidBitNb-1 DOWNTO 0)"
)
)
*5 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "81000,21625,82500,22375"
)
(Line
uid 40,0
sl 0
ro 90
xt "82500,22000,83000,22000"
pts [
"83000,22000"
"82500,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "76600,21400,80000,22600"
st "CS_n"
ju 2
blo "80000,22400"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
lang 11
decl (Decl
n "CS_n"
t "std_ulogic"
o 11
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10400,36000,11200"
st "CS_n         : std_ulogic"
)
)
*7 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "193500,10625,195000,11375"
)
(Line
uid 54,0
sl 0
ro 270
xt "193000,11000,193500,11000"
pts [
"193000,11000"
"193500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "196000,10400,201700,11600"
st "PWM_Out"
blo "196000,11400"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
lang 11
decl (Decl
n "PWM_Out"
t "std_ulogic"
o 13
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12000,36000,12800"
st "PWM_Out      : std_ulogic"
)
)
*9 (PortIoIn
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "69000,41625,70500,42375"
)
(Line
uid 68,0
sl 0
ro 270
xt "70500,42000,71000,42000"
pts [
"70500,42000"
"71000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "64700,41400,68000,42600"
st "reset"
ju 2
blo "68000,42400"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9600,36000,10400"
st "reset        : std_ulogic"
)
)
*11 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "81000,17625,82500,18375"
)
(Line
uid 82,0
sl 0
ro 270
xt "82500,18000,83000,18000"
pts [
"82500,18000"
"83000,18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "76500,17400,80000,18600"
st "SCLK"
ju 2
blo "80000,18400"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 4
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4800,36000,5600"
st "SCLK         : std_ulogic"
)
)
*13 (Net
uid 105,0
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 5
suid 7,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5600,36000,6400"
st "SDO          : std_ulogic"
)
)
*14 (Grouping
uid 121,0
optionalChildren [
*15 (CommentText
uid 123,0
shape (Rectangle
uid 124,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,44000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 125,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "27200,48000,39000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 126,0
shape (Rectangle
uid 127,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,44000,48000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 128,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "44200,44000,47200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 129,0
shape (Rectangle
uid 130,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,44000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 131,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "27200,46000,37200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 132,0
shape (Rectangle
uid 133,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,46000,27000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 134,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "23200,46000,25300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 135,0
shape (Rectangle
uid 136,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,45000,64000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 137,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "44200,45200,53600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 138,0
shape (Rectangle
uid 139,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,44000,64000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 140,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "48200,44000,49800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 141,0
shape (Rectangle
uid 142,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,44000,44000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 143,0
va (VaSet
fg "32768,0,0"
)
xt "28350,44400,38650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 144,0
shape (Rectangle
uid 145,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,47000,27000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 146,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "23200,47000,25300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 147,0
shape (Rectangle
uid 148,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "23000,48000,27000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 149,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "23200,48000,25900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 150,0
shape (Rectangle
uid 151,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,47000,44000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 152,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "27200,47000,38200,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 122,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "23000,44000,64000,49000"
)
oxt "14000,66000,55000,71000"
)
*25 (SaComponent
uid 249,0
optionalChildren [
*26 (CptPort
uid 221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,29625,88000,30375"
)
tg (CPTG
uid 223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,29300,92800,30700"
st "clock"
blo "89000,30500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 1,0
)
)
)
*27 (CptPort
uid 225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 226,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,21625,88000,22375"
)
tg (CPTG
uid 227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,21300,93100,22700"
st "CS_n"
blo "89000,22500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 112
suid 2,0
)
)
)
*28 (CptPort
uid 229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,30625,88000,31375"
)
tg (CPTG
uid 231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,30300,93100,31700"
st "reset"
blo "89000,31500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 3,0
)
)
)
*29 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,17625,88000,18375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,17300,93000,18700"
st "SCLK"
blo "89000,18500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 114
suid 4,0
)
)
)
*30 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,19625,88000,20375"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,19300,92500,20700"
st "SDO"
blo "89000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 113
suid 5,0
)
)
)
*31 (CptPort
uid 241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87250,12625,88000,13375"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
font "Verdana,12,0"
)
xt "89000,12300,94100,13700"
st "enable"
blo "89000,13500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*32 (CptPort
uid 245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100000,18625,100750,19375"
)
tg (CPTG
uid 247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 248,0
va (VaSet
font "Verdana,12,0"
)
xt "95200,18300,99000,19700"
st "Data"
ju 2
blo "99000,19500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Data"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 7
suid 7,0
)
)
)
]
shape (Rectangle
uid 250,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "88000,12000,100000,32000"
)
oxt "15000,6000,27000,26000"
ttg (MlTextGroup
uid 251,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 252,0
va (VaSet
font "Verdana,9,1"
)
xt "95600,13300,99400,14500"
st "Poetic"
blo "95600,14300"
tm "BdLibraryNameMgr"
)
*34 (Text
uid 253,0
va (VaSet
font "Verdana,9,1"
)
xt "95600,14500,98300,15700"
st "ADC"
blo "95600,15500"
tm "CptNameMgr"
)
*35 (Text
uid 254,0
va (VaSet
font "Verdana,9,1"
)
xt "95600,15700,98100,16900"
st "U_0"
blo "95600,16700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 255,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 256,0
text (MLText
uid 257,0
va (VaSet
font "Courier New,8,0"
)
xt "88000,32600,104500,33400"
st "adcBitNb = 12    ( integer )  "
)
header ""
)
elements [
(GiElement
name "adcBitNb"
type "integer"
value "12"
)
]
)
viewicon (ZoomableIcon
uid 258,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "88250,30250,89750,31750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*36 (SaComponent
uid 299,0
optionalChildren [
*37 (CptPort
uid 259,0
ps "OnEdgeStrategy"
shape (Triangle
uid 260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,18625,126000,19375"
)
tg (CPTG
uid 261,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 262,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,18300,133700,19700"
st "adc_data"
blo "127000,19500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "adc_data"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 127
suid 1,0
)
)
)
*38 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,33625,126000,34375"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 266,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,33300,130800,34700"
st "clock"
blo "127000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 23
suid 2,0
)
)
)
*39 (CptPort
uid 267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 268,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,11625,126000,12375"
)
tg (CPTG
uid 269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 270,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,11300,131900,12700"
st "kd_sw"
blo "127000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kd_sw"
t "std_ulogic"
o 124
suid 3,0
)
)
)
*40 (CptPort
uid 271,0
ps "OnEdgeStrategy"
shape (Triangle
uid 272,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,9625,126000,10375"
)
tg (CPTG
uid 273,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 274,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,9300,131400,10700"
st "ki_sw"
blo "127000,10500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ki_sw"
t "std_ulogic"
o 124
suid 4,0
)
)
)
*41 (CptPort
uid 275,0
ps "OnEdgeStrategy"
shape (Triangle
uid 276,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,7625,126000,8375"
)
tg (CPTG
uid 277,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 278,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,7300,131900,8700"
st "kp_sw"
blo "127000,8500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "kp_sw"
t "std_ulogic"
o 123
suid 5,0
)
)
)
*42 (CptPort
uid 279,0
ps "OnEdgeStrategy"
shape (Triangle
uid 280,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,5625,126000,6375"
)
tg (CPTG
uid 281,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 282,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,5300,137400,6700"
st "on_off_switch"
blo "127000,6500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "on_off_switch"
t "std_ulogic"
o 128
suid 6,0
)
)
)
*43 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146000,10625,146750,11375"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 286,0
va (VaSet
font "Verdana,12,0"
)
xt "140000,10300,145000,11700"
st "output"
ju 2
blo "145000,11500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "output"
t "unsigned"
b "(pidBitNb-1 DOWNTO 0)"
o 129
suid 7,0
)
)
)
*44 (CptPort
uid 287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,35625,126000,36375"
)
tg (CPTG
uid 289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 290,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,35300,131100,36700"
st "reset"
blo "127000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 24
suid 8,0
)
)
)
*45 (CptPort
uid 291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,16625,126000,17375"
)
tg (CPTG
uid 293,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 294,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,16300,131700,17700"
st "Setval"
blo "127000,17500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Setval"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 126
suid 9,0
)
)
)
*46 (CptPort
uid 295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 296,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,23625,126000,24375"
)
tg (CPTG
uid 297,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 298,0
va (VaSet
font "Verdana,12,0"
)
xt "127000,23300,132300,24700"
st "update"
blo "127000,24500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "update"
t "std_ulogic"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 300,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,5000,146000,38000"
)
oxt "15000,6000,35000,39000"
ttg (MlTextGroup
uid 301,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 302,0
va (VaSet
font "Verdana,9,1"
)
xt "133400,15300,137200,16500"
st "Poetic"
blo "133400,16300"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 303,0
va (VaSet
font "Verdana,9,1"
)
xt "133400,16500,138600,17700"
st "regulator"
blo "133400,17500"
tm "CptNameMgr"
)
*49 (Text
uid 304,0
va (VaSet
font "Verdana,9,1"
)
xt "133400,17700,135900,18900"
st "U_1"
blo "133400,18700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 305,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 306,0
text (MLText
uid 307,0
va (VaSet
font "Courier New,8,0"
)
xt "102000,12500,119000,13300"
st "pidBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
]
)
viewicon (ZoomableIcon
uid 308,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "126250,36250,127750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*50 (SaComponent
uid 317,0
optionalChildren [
*51 (CptPort
uid 326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,14625,173000,15375"
)
tg (CPTG
uid 328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 329,0
va (VaSet
)
xt "174000,14400,177400,15600"
st "clock"
blo "174000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
)
)
)
*52 (CptPort
uid 330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,16625,173000,17375"
)
tg (CPTG
uid 332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 333,0
va (VaSet
)
xt "174000,16400,177300,17600"
st "reset"
blo "174000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
)
)
)
*53 (CptPort
uid 334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "172250,10625,173000,11375"
)
tg (CPTG
uid 336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 337,0
va (VaSet
)
xt "174000,10400,180200,11600"
st "parallelIn"
blo "174000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "parallelIn"
t "unsigned"
b "(signalBitNb-1 DOWNTO 0)"
o 2
)
)
)
*54 (CptPort
uid 338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "189000,10625,189750,11375"
)
tg (CPTG
uid 340,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 341,0
va (VaSet
)
xt "182600,10400,188000,11600"
st "serialOut"
ju 2
blo "188000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "serialOut"
t "std_ulogic"
o 4
)
)
)
]
shape (Rectangle
uid 318,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "173000,7000,189000,19000"
)
oxt "35000,11000,51000,23000"
ttg (MlTextGroup
uid 319,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 320,0
va (VaSet
font "Verdana,9,1"
)
xt "173050,18800,179750,20000"
st "Modulation"
blo "173050,19800"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 321,0
va (VaSet
font "Verdana,9,1"
)
xt "173050,20000,181650,21200"
st "pwmModulator"
blo "173050,21000"
tm "CptNameMgr"
)
*57 (Text
uid 322,0
va (VaSet
font "Verdana,9,1"
)
xt "173050,21200,175350,22400"
st "I43"
blo "173050,22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 323,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 324,0
text (MLText
uid 325,0
va (VaSet
font "Verdana,8,0"
)
xt "173000,22600,187500,23600"
st "signalBitNb = 12    ( positive )  "
)
header ""
)
elements [
(GiElement
name "signalBitNb"
type "positive"
value "12"
)
]
)
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*58 (Net
uid 342,0
lang 11
decl (Decl
n "output"
t "unsigned"
b "(pidBitNb-1 DOWNTO 0)"
o 14
suid 10,0
)
declText (MLText
uid 343,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,49500,14800"
st "SIGNAL output       : unsigned(pidBitNb-1 DOWNTO 0)"
)
)
*59 (PortIoIn
uid 403,0
shape (CompositeShape
uid 404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 405,0
sl 0
ro 270
xt "81000,12625,82500,13375"
)
(Line
uid 406,0
sl 0
ro 270
xt "82500,13000,83000,13000"
pts [
"82500,13000"
"83000,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "75100,12500,80000,13700"
st "en_ADC"
ju 2
blo "80000,13500"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 415,0
lang 11
decl (Decl
n "en_ADC"
t "std_ulogic"
o 8
suid 11,0
)
declText (MLText
uid 416,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8000,36000,8800"
st "en_ADC       : std_ulogic"
)
)
*61 (PortIoIn
uid 552,0
shape (CompositeShape
uid 553,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 554,0
sl 0
ro 270
xt "109000,5625,110500,6375"
)
(Line
uid 555,0
sl 0
ro 270
xt "110500,6000,111000,6000"
pts [
"110500,6000"
"111000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 556,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "100000,5500,108000,6700"
st "en_Regulator"
ju 2
blo "108000,6500"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 564,0
lang 11
decl (Decl
n "en_Regulator"
t "std_ulogic"
o 9
suid 14,0
)
declText (MLText
uid 565,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8800,36000,9600"
st "en_Regulator : std_ulogic"
)
)
*63 (PortIoIn
uid 566,0
shape (CompositeShape
uid 567,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 568,0
sl 0
ro 270
xt "109000,7625,110500,8375"
)
(Line
uid 569,0
sl 0
ro 270
xt "110500,8000,111000,8000"
pts [
"110500,8000"
"111000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 570,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 571,0
va (VaSet
)
xt "106600,7500,108000,8700"
st "P"
ju 2
blo "108000,8500"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 578,0
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 3
suid 15,0
)
declText (MLText
uid 579,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4000,36000,4800"
st "P            : std_ulogic"
)
)
*65 (PortIoIn
uid 580,0
shape (CompositeShape
uid 581,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 582,0
sl 0
ro 270
xt "109000,9625,110500,10375"
)
(Line
uid 583,0
sl 0
ro 270
xt "110500,10000,111000,10000"
pts [
"110500,10000"
"111000,10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 584,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 585,0
va (VaSet
)
xt "106800,9500,108000,10700"
st "I"
ju 2
blo "108000,10500"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 592,0
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 2
suid 16,0
)
declText (MLText
uid 593,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3200,36000,4000"
st "I            : std_ulogic"
)
)
*67 (PortIoIn
uid 594,0
shape (CompositeShape
uid 595,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 596,0
sl 0
ro 270
xt "109000,11625,110500,12375"
)
(Line
uid 597,0
sl 0
ro 270
xt "110500,12000,111000,12000"
pts [
"110500,12000"
"111000,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 598,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "106500,11500,108000,12700"
st "D"
ju 2
blo "108000,12500"
tm "WireNameMgr"
)
)
)
*68 (Net
uid 606,0
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 1
suid 17,0
)
declText (MLText
uid 607,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2400,36000,3200"
st "D            : std_ulogic"
)
)
*69 (PortIoIn
uid 654,0
shape (CompositeShape
uid 655,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 656,0
sl 0
ro 270
xt "81000,19625,82500,20375"
)
(Line
uid 657,0
sl 0
ro 270
xt "82500,20000,83000,20000"
pts [
"82500,20000"
"83000,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 658,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 659,0
va (VaSet
)
xt "76900,19400,80000,20600"
st "SDO"
ju 2
blo "80000,20400"
tm "WireNameMgr"
)
)
)
*70 (PortIoOut
uid 795,0
shape (CompositeShape
uid 796,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 797,0
sl 0
ro 270
xt "178500,-3375,180000,-2625"
)
(Line
uid 798,0
sl 0
ro 270
xt "178000,-3000,178500,-3000"
pts [
"178000,-3000"
"178500,-3000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 799,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 800,0
va (VaSet
)
xt "181000,-3500,186000,-2300"
st "OutADC"
blo "181000,-2500"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 807,0
lang 11
decl (Decl
n "OutADC"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 12
suid 19,0
)
declText (MLText
uid 808,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11200,50500,12000"
st "OutADC       : std_ulogic_vector(adcBitNb-1 DOWNTO 0)"
)
)
*72 (Wire
uid 15,0
optionalChildren [
*73 (BdJunction
uid 352,0
ps "OnConnectorStrategy"
shape (Circle
uid 353,0
va (VaSet
vasetType 1
)
xt "80600,39600,81400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "71000,30000,87250,40000"
pts [
"71000,40000"
"81000,40000"
"81000,30000"
"87250,30000"
]
)
start &1
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "73000,38800,76400,40000"
st "clock"
blo "73000,39800"
tm "WireNameMgr"
)
)
on &2
)
*74 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "122000,17000,125250,17000"
pts [
"122000,17000"
"125250,17000"
]
)
start &3
end &45
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "117000,15800,132000,17000"
st "consigne : (pidBitNb-1:0)"
blo "117000,16800"
tm "WireNameMgr"
)
)
on &4
)
*75 (Wire
uid 43,0
optionalChildren [
*76 (BdJunction
uid 1041,0
ps "OnConnectorStrategy"
shape (Circle
uid 1042,0
va (VaSet
vasetType 1
)
xt "83600,21600,84400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "83000,22000,87250,22000"
pts [
"83000,22000"
"87250,22000"
]
)
start &5
end &27
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "82000,20800,85400,22000"
st "CS_n"
blo "82000,21800"
tm "WireNameMgr"
)
)
on &6
)
*77 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "189750,11000,193000,11000"
pts [
"193000,11000"
"189750,11000"
]
)
start &7
end &54
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "192000,9800,197700,11000"
st "PWM_Out"
blo "192000,10800"
tm "WireNameMgr"
)
)
on &8
)
*78 (Wire
uid 71,0
optionalChildren [
*79 (BdJunction
uid 358,0
ps "OnConnectorStrategy"
shape (Circle
uid 359,0
va (VaSet
vasetType 1
)
xt "82600,41600,83400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "71000,31000,87250,42000"
pts [
"71000,42000"
"83000,42000"
"83000,31000"
"87250,31000"
]
)
start &9
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "73000,40800,76300,42000"
st "reset"
blo "73000,41800"
tm "WireNameMgr"
)
)
on &10
)
*80 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "83000,18000,87250,18000"
pts [
"83000,18000"
"87250,18000"
]
)
start &11
end &29
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "85000,16800,88500,18000"
st "SCLK"
blo "85000,17800"
tm "WireNameMgr"
)
)
on &12
)
*81 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "83000,20000,87250,20000"
pts [
"83000,20000"
"87250,20000"
]
)
start &69
end &30
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "82000,18800,85100,20000"
st "SDO"
blo "82000,19800"
tm "WireNameMgr"
)
)
on &13
)
*82 (Wire
uid 344,0
shape (OrthoPolyLine
uid 345,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146750,11000,172250,11000"
pts [
"146750,11000"
"172250,11000"
]
)
start &43
end &53
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 346,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 347,0
va (VaSet
)
xt "148750,9800,152650,11000"
st "output"
blo "148750,10800"
tm "WireNameMgr"
)
)
on &58
)
*83 (Wire
uid 348,0
optionalChildren [
*84 (BdJunction
uid 364,0
ps "OnConnectorStrategy"
shape (Circle
uid 365,0
va (VaSet
vasetType 1
)
xt "119600,39600,120400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "81000,34000,125250,40000"
pts [
"81000,40000"
"120000,40000"
"120000,34000"
"125250,34000"
]
)
start &73
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 351,0
va (VaSet
)
xt "121250,32800,124650,34000"
st "clock"
blo "121250,33800"
tm "WireNameMgr"
)
)
on &2
)
*85 (Wire
uid 354,0
optionalChildren [
*86 (BdJunction
uid 370,0
ps "OnConnectorStrategy"
shape (Circle
uid 371,0
va (VaSet
vasetType 1
)
xt "121600,41600,122400,42400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 355,0
va (VaSet
vasetType 3
)
xt "83000,36000,125250,42000"
pts [
"83000,42000"
"122000,42000"
"122000,36000"
"125250,36000"
]
)
start &79
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 357,0
va (VaSet
)
xt "121250,34800,124550,36000"
st "reset"
blo "121250,35800"
tm "WireNameMgr"
)
)
on &10
)
*87 (Wire
uid 360,0
shape (OrthoPolyLine
uid 361,0
va (VaSet
vasetType 3
)
xt "120000,15000,172250,40000"
pts [
"120000,40000"
"168000,40000"
"168000,15000"
"172250,15000"
]
)
start &84
end &51
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 363,0
va (VaSet
)
xt "168250,13800,171650,15000"
st "clock"
blo "168250,14800"
tm "WireNameMgr"
)
)
on &2
)
*88 (Wire
uid 366,0
shape (OrthoPolyLine
uid 367,0
va (VaSet
vasetType 3
)
xt "122000,17000,172250,42000"
pts [
"122000,42000"
"171000,42000"
"171000,17000"
"172250,17000"
]
)
start &86
end &52
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "168250,15800,171550,17000"
st "reset"
blo "168250,16800"
tm "WireNameMgr"
)
)
on &10
)
*89 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "83000,13000,87250,13000"
pts [
"83000,13000"
"87250,13000"
]
)
start &59
end &31
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
isHidden 1
)
xt "85000,11800,89900,13000"
st "en_ADC"
blo "85000,12800"
tm "WireNameMgr"
)
)
on &60
)
*90 (Wire
uid 558,0
shape (OrthoPolyLine
uid 559,0
va (VaSet
vasetType 3
)
xt "111000,6000,125250,6000"
pts [
"111000,6000"
"125250,6000"
]
)
start &61
end &42
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 562,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 563,0
va (VaSet
isHidden 1
)
xt "117000,4800,125000,6000"
st "en_Regulator"
blo "117000,5800"
tm "WireNameMgr"
)
)
on &62
)
*91 (Wire
uid 572,0
shape (OrthoPolyLine
uid 573,0
va (VaSet
vasetType 3
)
xt "111000,8000,125250,8000"
pts [
"111000,8000"
"125250,8000"
]
)
start &63
end &41
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 577,0
va (VaSet
isHidden 1
)
xt "113000,6800,114400,8000"
st "P"
blo "113000,7800"
tm "WireNameMgr"
)
)
on &64
)
*92 (Wire
uid 586,0
shape (OrthoPolyLine
uid 587,0
va (VaSet
vasetType 3
)
xt "111000,10000,125250,10000"
pts [
"111000,10000"
"125250,10000"
]
)
start &65
end &40
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 591,0
va (VaSet
isHidden 1
)
xt "113000,8800,114200,10000"
st "I"
blo "113000,9800"
tm "WireNameMgr"
)
)
on &66
)
*93 (Wire
uid 600,0
shape (OrthoPolyLine
uid 601,0
va (VaSet
vasetType 3
)
xt "111000,12000,125250,12000"
pts [
"111000,12000"
"125250,12000"
]
)
start &67
end &39
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 605,0
va (VaSet
isHidden 1
)
xt "113000,10800,114500,12000"
st "D"
blo "113000,11800"
tm "WireNameMgr"
)
)
on &68
)
*94 (Wire
uid 801,0
optionalChildren [
*95 (BdJunction
uid 933,0
ps "OnConnectorStrategy"
shape (Circle
uid 934,0
va (VaSet
vasetType 1
)
xt "105600,-3400,106400,-2600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 802,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,-3000,178000,-3000"
pts [
"91000,-3000"
"178000,-3000"
]
)
end &70
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 805,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 806,0
va (VaSet
isHidden 1
)
xt "170000,-4200,185100,-3000"
st "OutADC : (adcBitNb-1:0)"
blo "170000,-3200"
tm "WireNameMgr"
)
)
on &71
)
*96 (Wire
uid 834,0
optionalChildren [
*97 (BdJunction
uid 844,0
ps "OnConnectorStrategy"
shape (Circle
uid 845,0
va (VaSet
vasetType 1
)
xt "105600,18600,106400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 835,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "100750,-3000,106000,19000"
pts [
"106000,-3000"
"106000,19000"
"100750,19000"
]
)
start &95
end &32
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 837,0
va (VaSet
)
xt "102750,17800,107750,19000"
st "OutADC"
blo "102750,18800"
tm "WireNameMgr"
)
)
on &71
)
*98 (Wire
uid 840,0
shape (OrthoPolyLine
uid 841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106000,19000,125250,19000"
pts [
"106000,19000"
"125250,19000"
]
)
start &97
end &37
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 842,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 843,0
va (VaSet
)
xt "119250,17800,124250,19000"
st "OutADC"
blo "119250,18800"
tm "WireNameMgr"
)
)
on &71
)
*99 (Wire
uid 1037,0
shape (OrthoPolyLine
uid 1038,0
va (VaSet
vasetType 3
)
xt "84000,22000,125250,34000"
pts [
"84000,22000"
"84000,34000"
"109000,34000"
"109000,24000"
"125250,24000"
]
)
start &76
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1040,0
va (VaSet
)
xt "121250,22800,124650,24000"
st "CS_n"
blo "121250,23800"
tm "WireNameMgr"
)
)
on &6
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *100 (PackageList
uid 153,0
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 154,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*102 (MLText
uid 155,0
va (VaSet
)
xt "0,1200,17500,4800"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 156,0
stg "VerticalLayoutStrategy"
textVec [
*103 (Text
uid 157,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,30800,1200"
st "Compiler Directives"
blo "20000,1000"
)
*104 (Text
uid 158,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,1200,33100,2400"
st "Pre-module directives:"
blo "20000,2200"
)
*105 (MLText
uid 159,0
va (VaSet
isHidden 1
)
xt "20000,2400,32100,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*106 (Text
uid 160,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,4800,33700,6000"
st "Post-module directives:"
blo "20000,5800"
)
*107 (MLText
uid 161,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*108 (Text
uid 162,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,6000,33200,7200"
st "End-module directives:"
blo "20000,7000"
)
*109 (MLText
uid 163,0
va (VaSet
isHidden 1
)
xt "20000,7200,20000,7200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1921,1080"
viewArea "67400,-15400,190989,50300"
cachedDiagramExtent "0,-4200,201700,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,-49000"
lastUid 1067,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,3200,6700,4400"
st "<library>"
blo "1300,4200"
tm "BdLibraryNameMgr"
)
*111 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,4400,6100,5600"
st "<block>"
blo "1300,5400"
tm "BlkNameMgr"
)
*112 (Text
va (VaSet
font "Verdana,9,1"
)
xt "1300,5600,3800,6800"
st "U_0"
blo "1300,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "1300,13200,1300,13200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,3200,3750,4400"
st "Library"
blo "-350,4200"
)
*114 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,4400,8350,5600"
st "MWComponent"
blo "-350,5400"
)
*115 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-350,5600,2150,6800"
st "U_0"
blo "-350,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7350,1200,-7350,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,3200,4100,4400"
st "Library"
blo "0,4200"
tm "BdLibraryNameMgr"
)
*117 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,4400,8000,5600"
st "SaComponent"
blo "0,5400"
tm "CptNameMgr"
)
*118 (Text
va (VaSet
font "Verdana,9,1"
)
xt "0,5600,2500,6800"
st "U_0"
blo "0,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7000,1200,-7000,1200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1000,0,9000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,3200,3600,4400"
st "Library"
blo "-500,4200"
)
*120 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,4400,8500,5600"
st "VhdlComponent"
blo "-500,5400"
)
*121 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-500,5600,2000,6800"
st "U_0"
blo "-500,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-7500,1200,-7500,1200"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1650,0,9650,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*122 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,3200,2950,4400"
st "Library"
blo "-1150,4200"
)
*123 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,4400,9150,5600"
st "VerilogComponent"
blo "-1150,5400"
)
*124 (Text
va (VaSet
font "Verdana,9,1"
)
xt "-1150,5600,1350,6800"
st "U_0"
blo "-1150,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-8150,1200,-8150,1200"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,3800,5200,5000"
st "eb1"
blo "2800,4800"
tm "HdlTextNameMgr"
)
*126 (Text
va (VaSet
font "Verdana,9,1"
)
xt "2800,5000,4000,6200"
st "1"
blo "2800,6000"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Verdana,9,1"
)
xt "-650,-600,650,600"
st "G"
blo "-650,400"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2900,1200"
st "sig0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,3800,1200"
st "dbus0"
blo "0,1000"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,4700,1200"
st "bundle0"
blo "0,1000"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1200,1500,2400"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*128 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1850,1650"
)
num (Text
va (VaSet
)
xt "250,250,1650,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11200,20000,22000,21200"
st "Frame Declarations"
blo "11200,21000"
)
*130 (MLText
va (VaSet
)
xt "11200,21200,11200,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1950"
st "Port"
blo "0,1750"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,0,27400,1200"
st "Declarations"
blo "20000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,1200,23700,2400"
st "Ports:"
blo "20000,2200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,25200,1200"
st "Pre User:"
blo "20000,1000"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,9,1"
)
xt "20000,12800,29500,14000"
st "Diagram Signals:"
blo "20000,13800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "20000,0,26400,1200"
st "Post User:"
blo "20000,1000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 20,0
usingSuid 1
emptyRow *131 (LEmptyRow
)
uid 166,0
optionalChildren [
*132 (RefLabelRowHdr
)
*133 (TitleRowHdr
)
*134 (FilterRowHdr
)
*135 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*136 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*137 (GroupColHdr
tm "GroupColHdrMgr"
)
*138 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*139 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*140 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*141 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*142 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*143 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*144 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "SCLK"
t "std_ulogic"
o 4
suid 6,0
)
)
uid 107,0
)
*145 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 1,0
)
)
uid 109,0
)
*146 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "consigne"
t "std_ulogic_vector"
b "(pidBitNb-1 DOWNTO 0)"
o 7
suid 2,0
)
)
uid 111,0
)
*147 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 5,0
)
)
uid 113,0
)
*148 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "CS_n"
t "std_ulogic"
o 11
suid 3,0
)
)
uid 115,0
)
*149 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "PWM_Out"
t "std_ulogic"
o 13
suid 4,0
)
)
uid 117,0
)
*150 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "SDO"
t "std_ulogic"
o 5
suid 7,0
)
)
uid 119,0
)
*151 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "output"
t "unsigned"
b "(pidBitNb-1 DOWNTO 0)"
o 14
suid 10,0
)
)
uid 374,0
)
*152 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "en_ADC"
t "std_ulogic"
o 8
suid 11,0
)
)
uid 400,0
)
*153 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "en_Regulator"
t "std_ulogic"
o 9
suid 14,0
)
)
uid 544,0
scheme 0
)
*154 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 3
suid 15,0
)
)
uid 546,0
scheme 0
)
*155 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 2
suid 16,0
)
)
uid 548,0
scheme 0
)
*156 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 1
suid 17,0
)
)
uid 550,0
scheme 0
)
*157 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "OutADC"
t "std_ulogic_vector"
b "(adcBitNb-1 DOWNTO 0)"
o 12
suid 19,0
)
)
uid 794,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 179,0
optionalChildren [
*158 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *159 (MRCItem
litem &131
pos 14
dimension 20
)
uid 181,0
optionalChildren [
*160 (MRCItem
litem &132
pos 0
dimension 20
uid 182,0
)
*161 (MRCItem
litem &133
pos 1
dimension 23
uid 183,0
)
*162 (MRCItem
litem &134
pos 2
hidden 1
dimension 20
uid 184,0
)
*163 (MRCItem
litem &144
pos 6
dimension 20
uid 108,0
)
*164 (MRCItem
litem &145
pos 0
dimension 20
uid 110,0
)
*165 (MRCItem
litem &146
pos 1
dimension 20
uid 112,0
)
*166 (MRCItem
litem &147
pos 5
dimension 20
uid 114,0
)
*167 (MRCItem
litem &148
pos 2
dimension 20
uid 116,0
)
*168 (MRCItem
litem &149
pos 4
dimension 20
uid 118,0
)
*169 (MRCItem
litem &150
pos 7
dimension 20
uid 120,0
)
*170 (MRCItem
litem &151
pos 13
dimension 20
uid 375,0
)
*171 (MRCItem
litem &152
pos 3
dimension 20
uid 399,0
)
*172 (MRCItem
litem &153
pos 8
dimension 20
uid 545,0
)
*173 (MRCItem
litem &154
pos 9
dimension 20
uid 547,0
)
*174 (MRCItem
litem &155
pos 10
dimension 20
uid 549,0
)
*175 (MRCItem
litem &156
pos 11
dimension 20
uid 551,0
)
*176 (MRCItem
litem &157
pos 12
dimension 20
uid 793,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 185,0
optionalChildren [
*177 (MRCItem
litem &135
pos 0
dimension 20
uid 186,0
)
*178 (MRCItem
litem &137
pos 1
dimension 50
uid 187,0
)
*179 (MRCItem
litem &138
pos 2
dimension 100
uid 188,0
)
*180 (MRCItem
litem &139
pos 3
dimension 50
uid 189,0
)
*181 (MRCItem
litem &140
pos 4
dimension 100
uid 190,0
)
*182 (MRCItem
litem &141
pos 5
dimension 100
uid 191,0
)
*183 (MRCItem
litem &142
pos 6
dimension 50
uid 192,0
)
*184 (MRCItem
litem &143
pos 7
dimension 80
uid 193,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 180,0
vaOverrides [
]
)
]
)
uid 165,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *185 (LEmptyRow
)
uid 195,0
optionalChildren [
*186 (RefLabelRowHdr
)
*187 (TitleRowHdr
)
*188 (FilterRowHdr
)
*189 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*190 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*191 (GroupColHdr
tm "GroupColHdrMgr"
)
*192 (NameColHdr
tm "GenericNameColHdrMgr"
)
*193 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*194 (InitColHdr
tm "GenericValueColHdrMgr"
)
*195 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*196 (EolColHdr
tm "GenericEolColHdrMgr"
)
*197 (LogGeneric
generic (GiElement
name "pidBitNb"
type "positive"
value "12"
)
uid 515,0
)
*198 (LogGeneric
generic (GiElement
name "adcBitNb"
type "positive"
value "12"
)
uid 517,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 207,0
optionalChildren [
*199 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *200 (MRCItem
litem &185
pos 2
dimension 20
)
uid 209,0
optionalChildren [
*201 (MRCItem
litem &186
pos 0
dimension 20
uid 210,0
)
*202 (MRCItem
litem &187
pos 1
dimension 23
uid 211,0
)
*203 (MRCItem
litem &188
pos 2
hidden 1
dimension 20
uid 212,0
)
*204 (MRCItem
litem &197
pos 0
dimension 20
uid 516,0
)
*205 (MRCItem
litem &198
pos 1
dimension 20
uid 518,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 213,0
optionalChildren [
*206 (MRCItem
litem &189
pos 0
dimension 20
uid 214,0
)
*207 (MRCItem
litem &191
pos 1
dimension 50
uid 215,0
)
*208 (MRCItem
litem &192
pos 2
dimension 100
uid 216,0
)
*209 (MRCItem
litem &193
pos 3
dimension 100
uid 217,0
)
*210 (MRCItem
litem &194
pos 4
dimension 50
uid 218,0
)
*211 (MRCItem
litem &195
pos 5
dimension 50
uid 219,0
)
*212 (MRCItem
litem &196
pos 6
dimension 80
uid 220,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 208,0
vaOverrides [
]
)
]
)
uid 194,0
type 1
)
activeModelName "BlockDiag"
)
