# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../duty_cycle.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" \
"../../../../duty_cycle.srcs/sources_1/new/DPWM_dead_time_circuit.v" \
"../../../../duty_cycle.srcs/sources_1/new/PI_controller.v" \
"../../../../duty_cycle.srcs/sources_1/new/clock_generator.v" \
"../../../../duty_cycle.srcs/sources_1/new/main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
