<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab9_10.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab9_10_io_wrapper.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab9_10_io_wrapper.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab9_10_io_wrapper.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab9_10_io_wrapper.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab9_10_io_wrapper.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab9_10_io_wrapper.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_10_io_wrapper.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab9_10_io_wrapper.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab9_10_io_wrapper.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab9_10_io_wrapper.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab9_10_io_wrapper.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab9_10_io_wrapper.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab9_10_io_wrapper.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab9_10_io_wrapper.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab9_10_io_wrapper.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab9_10_io_wrapper.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab9_10_io_wrapper.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab9_10_io_wrapper.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab9_10_io_wrapper.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab9_10_io_wrapper.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab9_10_io_wrapper.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab9_10_io_wrapper.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab9_10_io_wrapper.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab9_10_io_wrapper_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_10_io_wrapper_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab9_10_io_wrapper_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab9_10_io_wrapper_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab9_10_io_wrapper_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab9_10_io_wrapper_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_10_io_wrapper_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_10_io_wrapper_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab9_10_io_wrapper_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab9_10_io_wrapper_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_10_io_wrapper_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab9_10_io_wrapper_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab9_10_io_wrapper_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab9_10_io_wrapper_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab9_10_io_wrapper_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sw_ctrl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_css_ctrl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_dbnc_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sw_core_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_sw_core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_sw_core_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_sw_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1352401117" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1352401117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401117" xil_pn:in_ck="-3416273828584477346" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1352401117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter_0to5.v"/>
      <outfile xil_pn:name="counter_0to9.v"/>
      <outfile xil_pn:name="css_ctrl.v"/>
      <outfile xil_pn:name="ctr_blk.v"/>
      <outfile xil_pn:name="dbnc_ctrl.v"/>
      <outfile xil_pn:name="divideby100.v"/>
      <outfile xil_pn:name="dsp_drvr.v"/>
      <outfile xil_pn:name="svn_seg_decoder.v"/>
      <outfile xil_pn:name="sw_core.v"/>
      <outfile xil_pn:name="sw_ctrl.v"/>
      <outfile xil_pn:name="tb_css_ctrl.v"/>
      <outfile xil_pn:name="tb_dbnc_ctrl.v"/>
      <outfile xil_pn:name="tb_sw_core.v"/>
      <outfile xil_pn:name="tb_sw_ctrl.v"/>
    </transform>
    <transform xil_pn:end_ts="1352401117" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7800717332000647842" xil_pn:start_ts="1352401117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401117" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4610777880674105056" xil_pn:start_ts="1352401117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401117" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-569876706789971842" xil_pn:start_ts="1352401117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401117" xil_pn:in_ck="-3416273828584477346" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1352401117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="counter_0to5.v"/>
      <outfile xil_pn:name="counter_0to9.v"/>
      <outfile xil_pn:name="css_ctrl.v"/>
      <outfile xil_pn:name="ctr_blk.v"/>
      <outfile xil_pn:name="dbnc_ctrl.v"/>
      <outfile xil_pn:name="divideby100.v"/>
      <outfile xil_pn:name="dsp_drvr.v"/>
      <outfile xil_pn:name="svn_seg_decoder.v"/>
      <outfile xil_pn:name="sw_core.v"/>
      <outfile xil_pn:name="sw_ctrl.v"/>
      <outfile xil_pn:name="tb_css_ctrl.v"/>
      <outfile xil_pn:name="tb_dbnc_ctrl.v"/>
      <outfile xil_pn:name="tb_sw_core.v"/>
      <outfile xil_pn:name="tb_sw_ctrl.v"/>
    </transform>
    <transform xil_pn:end_ts="1352401120" xil_pn:in_ck="-3416273828584477346" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1975069505931940381" xil_pn:start_ts="1352401117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sw_core_beh.prj"/>
      <outfile xil_pn:name="tb_sw_core_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1352401120" xil_pn:in_ck="9066744642731367253" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1516440398910553152" xil_pn:start_ts="1352401120">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_sw_core_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1352401891" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401891" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7228280241574935640" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401891" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-569876706789971842" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401891" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401891" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2891538471142566550" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401891" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401891" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1631070064611236360" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401908" xil_pn:in_ck="-4239724873776525701" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2609491227539646469" xil_pn:start_ts="1352401891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.lso"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.ngc"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.ngr"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.prj"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.stx"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.syr"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.xst"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1352401908" xil_pn:in_ck="-2543396298083576066" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="295297255835536961" xil_pn:start_ts="1352401908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1352401917" xil_pn:in_ck="-6422596055183858109" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-541555170657575807" xil_pn:start_ts="1352401908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.bld"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.ngd"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1352401925" xil_pn:in_ck="-6422596055183858108" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1352401917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.pcf"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_map.map"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_map.mrp"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_map.ncd"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_map.ngm"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_map.xrpt"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_summary.xml"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1352401946" xil_pn:in_ck="5985165211883485021" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1352401925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.ncd"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.pad"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.par"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.ptwx"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.unroutes"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.xpi"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_pad.csv"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_pad.txt"/>
      <outfile xil_pn:name="lab9_10_io_wrapper_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1352401956" xil_pn:in_ck="-2915483763578663870" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1352401946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.bgn"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.bit"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.drc"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1352401946" xil_pn:in_ck="-6422596055183858240" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1352401942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.twr"/>
      <outfile xil_pn:name="lab9_10_io_wrapper.twx"/>
    </transform>
  </transforms>

</generated_project>
