MIG: 23:41:27 : Running customizer.xit
MIG: 23:41:27 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 23:41:28 : Writing IN file for 'mig_7series_0'...compDirPath: e:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: c:/Users/sinply/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10408-LAPTOP-H7IBKP99/coregen/mig_7series_0
MIG: 23:41:28 : synp_flow:  -- synthesis_mode: Other
MIG: 23:41:28 : outputDirectory: c:/Users/sinply/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10408-LAPTOP-H7IBKP99/coregen/mig_7series_0/_tmp/
MIG: 23:41:28 : vivado_mode: xpg_pa
MIG: 23:41:28 :  locked false  
MIG: 23:41:28 : HDL Language: Verilog
MIG: 23:41:28 : compInfo: true
MIG: 23:41:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 23:41:28 : xilinx_path: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 23:41:28 : I am in catch area
MIG: 23:41:28 : Running E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp c:/Users/sinply/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10408-LAPTOP-H7IBKP99/coregen/mig_7series_0/xil_txt.in -cg_exc_out c:/Users/sinply/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10408-LAPTOP-H7IBKP99/coregen/mig_7series_0/xil_txt.out ... 
MIG: 00:24:24 : Prasad before: xmlPropertyPrj --  .prj
MIG: 00:24:24 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 00:24:24 : XML_INPUT_FILE: c:/Users/sinply/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10408-LAPTOP-H7IBKP99/coregen/mig_7series_0/mig_a.prj
MIG: 00:24:24 : Component_Name: ddr3_ctrl
MIG: 00:24:24 : Moving ddr3_ctrl ...
MIG: 00:24:24 : Moving ddr3_ctrl.veo ...
MIG: 00:24:24 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 00:24:24 : Sending back 0
MIG: 00:24:28 : xml_input_file: mig_a.prj
MIG: 00:24:28 : Absolute path of xml_input_file: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:24:28 : xml_input_file: mig_a.prj
MIG: 00:24:28 : Absolute path of xml_input_file: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:24:28 : In updateAllModelParams
MIG: 00:24:28 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 00:24:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:24:28 : XGUI hdlLanguage: Verilog
MIG: 00:24:28 : xgui vivado_mode: xpg_pa
MIG: 00:24:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 00:24:28 : Reading E:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig.v ...
MIG: 00:24:29 : 1
MIG: 00:24:29 : Inside fn mem: DDR3
MIG: 00:24:29 : detect_uiclk: 100000000
MIG: 00:24:29 : cntrl:  memtype: DDR3
MIG: 00:24:29 : 800
MIG: 00:24:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 00:24:29 : 
MIG: 00:24:29 : 
MIG: 00:24:29 : 100000000
MIG: 00:24:29 : 
MIG: 00:24:29 :  polarity_value: 1
MIG: 00:24:29 : 
MIG: 00:24:29 : 
MIG: 00:24:29 : cntrl:  memtype: DDR3
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 00:24:29 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 00:24:29 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 00:24:29 : 2
MIG: 00:24:29 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 00:24:29 : 16
MIG: 00:24:29 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 00:24:29 : 2
MIG: 00:24:29 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: ECC ==> OFF
MIG: 00:24:29 : 16
MIG: 00:24:29 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 00:24:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 00:24:29 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 00:24:29 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 00:24:29 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 00:24:29 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 00:24:29 : 28
MIG: 00:24:29 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 00:24:29 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 00:24:29 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 00:24:29 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 00:24:29 :  Invalid Param: DDR3_AL ==> "0"
MIG: 00:24:29 :  Invalid Param: DDR3_nAL ==> 0
MIG: 00:24:29 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 00:24:29 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 00:24:29 :  Invalid Param: DDR3_CL ==> 6
MIG: 00:24:29 :  Invalid Param: DDR3_CWL ==> 5
MIG: 00:24:29 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 00:24:29 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 00:24:29 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 00:24:29 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 00:24:29 : 
MIG: 00:24:29 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 00:24:29 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 00:24:29 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 00:24:29 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 00:24:29 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 00:24:29 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 00:24:29 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 00:24:29 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 00:24:29 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 00:24:29 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 00:24:29 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 00:24:29 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 00:24:29 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 00:24:29 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 00:24:29 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 00:24:29 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 00:24:29 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 00:24:29 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 00:24:29 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 00:24:29 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 00:24:29 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 00:24:29 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 00:24:29 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 00:24:29 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 00:24:29 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 00:24:29 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 00:24:29 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 00:24:29 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 00:24:29 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 00:24:29 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 00:24:29 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 00:24:29 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FF7_C00_000
MIG: 00:24:29 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 00:24:29 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_124_131_134_139_125_129_122_132_12A_133_12B_127_135_126
MIG: 00:24:29 :  Invalid Param: DDR3_BANK_MAP ==> 36'h128_137_120
MIG: 00:24:29 :  Invalid Param: DDR3_CAS_MAP ==> 12'h136
MIG: 00:24:29 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 00:24:29 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 00:24:29 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 00:24:29 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_130
MIG: 00:24:29 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 00:24:29 :  Invalid Param: DDR3_RAS_MAP ==> 12'h138
MIG: 00:24:29 :  Invalid Param: DDR3_WE_MAP ==> 12'h121
MIG: 00:24:29 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 00:24:29 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 00:24:29 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 00:24:29 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:29 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 00:24:30 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 00:24:30 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 00:24:30 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 00:24:30 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 00:24:30 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 00:24:30 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 00:24:30 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 00:24:30 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 00:24:30 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 00:24:30 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 00:24:30 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 00:24:30 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 00:24:30 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 00:24:30 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 00:24:30 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 00:24:30 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 00:24:30 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 00:24:30 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 00:24:30 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 00:24:30 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DDR3_CTRL_IODELAY_MIG0"
MIG: 00:24:30 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DDR3_CTRL_IODELAY_MIG1"
MIG: 00:24:30 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 00:24:30 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 00:24:30 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 00:24:30 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 00:24:30 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 00:24:30 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 00:24:30 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 00:24:30 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 00:24:30 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 00:24:30 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 00:24:30 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 00:24:30 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 00:24:30 : 4
MIG: 00:24:30 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 00:24:30 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 00:24:30 : 
MIG: 00:24:30 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 00:24:30 : 
MIG: 00:24:30 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 00:24:30 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 00:24:30 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 00:24:30 : SINGLE
MIG: 00:24:30 : NONE
MIG: 00:24:30 : 
MIG: 00:24:30 : Same Interface
MIG: 00:24:37 : ################# RUNNING MIG BATCH ###################
MIG: 00:24:37 : Writing IN file for 'ddr3_ctrl'...compDirPath: e:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 00:24:37 : synp_flow:  -- synthesis_mode: Other
MIG: 00:24:37 : outputDirectory: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 00:24:37 : vivado_mode: xpg_pa
MIG: 00:24:37 :  locked false  
MIG: 00:24:37 : HDL Language: Verilog
MIG: 00:24:37 : compInfo: false
MIG: 00:24:37 : Vivado Options xc7a75t fgg484 -2
MIG: 00:24:37 : 1: xc7a75t 2: fgg484 3: -2
MIG: 00:24:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:24:37 : xilinx_path: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:24:37 : I am in catch area
MIG: 00:24:37 : Running E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 00:24:50 : XML_INPUT_FILE: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:24:50 : Component_Name: ddr3_ctrl
MIG: 00:24:50 : Moving ddr3_ctrl ...
MIG: 00:24:50 : Moving ddr3_ctrl.veo ...
MIG: 00:24:50 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 00:24:50 : Running synthesis.xit
MIG: 00:24:50 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 00:24:50 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:24:50 : ERR:             <Pin PADName="K4(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="K4" Bank="35" name="sys_clk_i" /> 
MIG: 00:24:50 : ################# RUNNING MIG BATCH ###################
MIG: 00:24:50 : Writing IN file for 'ddr3_ctrl'...compDirPath: e:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 00:24:50 : synp_flow:  -- synthesis_mode: Other
MIG: 00:24:50 : outputDirectory: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 00:24:50 : vivado_mode: xpg_pa
MIG: 00:24:50 :  locked false  
MIG: 00:24:50 : HDL Language: Verilog
MIG: 00:24:50 : compInfo: false
MIG: 00:24:50 : Vivado Options xc7a75t fgg484 -2
MIG: 00:24:50 : 1: xc7a75t 2: fgg484 3: -2
MIG: 00:24:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:24:50 : xilinx_path: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:24:50 : I am in catch area
MIG: 00:24:50 : Running E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 00:25:02 : XML_INPUT_FILE: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:25:02 : Component_Name: ddr3_ctrl
MIG: 00:25:02 : Moving ddr3_ctrl ...
MIG: 00:25:02 : Moving ddr3_ctrl.veo ...
MIG: 00:25:02 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 00:25:03 : Running vlog_synth_rpr.xit
MIG: 00:25:03 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 00:25:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:25:03 : ERR:             <Pin PADName="K4(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="K4" Bank="35" name="sys_clk_i" /> 
MIG: 00:25:03 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:03 : Writing IN file for 'ddr3_ctrl'...compDirPath: e:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 00:25:03 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:03 : outputDirectory: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 00:25:03 : vivado_mode: xpg_pa
MIG: 00:25:03 :  locked false  
MIG: 00:25:04 : HDL Language: Verilog
MIG: 00:25:04 : compInfo: false
MIG: 00:25:04 : Vivado Options xc7a75t fgg484 -2
MIG: 00:25:04 : 1: xc7a75t 2: fgg484 3: -2
MIG: 00:25:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:25:04 : xilinx_path: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:25:04 : I am in catch area
MIG: 00:25:04 : Running E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 00:25:18 : XML_INPUT_FILE: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:25:18 : Component_Name: ddr3_ctrl
MIG: 00:25:18 : Moving ddr3_ctrl ...
MIG: 00:25:18 : Moving ddr3_ctrl.veo ...
MIG: 00:25:18 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 00:25:18 : Running simulation.xit
MIG: 00:25:18 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 00:25:18 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:25:18 : ERR:             <Pin PADName="K4(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="K4" Bank="35" name="sys_clk_i" /> 
MIG: 00:25:18 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:18 : Writing IN file for 'ddr3_ctrl'...compDirPath: e:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 00:25:18 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:18 : outputDirectory: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 00:25:18 : vivado_mode: xpg_pa
MIG: 00:25:18 :  locked false  
MIG: 00:25:18 : HDL Language: Verilog
MIG: 00:25:18 : compInfo: false
MIG: 00:25:18 : Vivado Options xc7a75t fgg484 -2
MIG: 00:25:18 : 1: xc7a75t 2: fgg484 3: -2
MIG: 00:25:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:25:19 : xilinx_path: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:25:19 : I am in catch area
MIG: 00:25:19 : Running E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 00:25:30 : XML_INPUT_FILE: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:25:30 : Component_Name: ddr3_ctrl
MIG: 00:25:30 : Moving ddr3_ctrl ...
MIG: 00:25:30 : Moving ddr3_ctrl.veo ...
MIG: 00:25:30 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 00:25:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:25:31 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 00:25:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:25:31 : ERR:             <Pin PADName="K4(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="K4" Bank="35" name="sys_clk_i" /> 
MIG: 00:25:31 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:31 : Writing IN file for 'ddr3_ctrl'...compDirPath: e:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 00:25:31 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:31 : outputDirectory: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 00:25:31 : vivado_mode: xpg_pa
MIG: 00:25:31 :  locked false  
MIG: 00:25:31 : HDL Language: Verilog
MIG: 00:25:31 : compInfo: false
MIG: 00:25:31 : Vivado Options xc7a75t fgg484 -2
MIG: 00:25:31 : 1: xc7a75t 2: fgg484 3: -2
MIG: 00:25:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:25:31 : xilinx_path: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:25:31 : I am in catch area
MIG: 00:25:31 : Running E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 00:25:41 : XML_INPUT_FILE: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:25:41 : Component_Name: ddr3_ctrl
MIG: 00:25:41 : Moving ddr3_ctrl ...
MIG: 00:25:41 : Moving ddr3_ctrl.veo ...
MIG: 00:25:41 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 00:25:41 : Running implementation.xit
MIG: 00:25:41 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 00:25:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 00:25:41 : ERR:             <Pin PADName="K4(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="K4" Bank="35" name="sys_clk_i" /> 
MIG: 00:25:41 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:41 : Writing IN file for 'ddr3_ctrl'...compDirPath: e:/Material/FPGA/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 00:25:41 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:41 : outputDirectory: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 00:25:41 : vivado_mode: xpg_pa
MIG: 00:25:41 :  locked false  
MIG: 00:25:41 : HDL Language: Verilog
MIG: 00:25:41 : compInfo: false
MIG: 00:25:41 : Vivado Options xc7a75t fgg484 -2
MIG: 00:25:41 : 1: xc7a75t 2: fgg484 3: -2
MIG: 00:25:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 00:25:41 : xilinx_path: E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 00:25:41 : I am in catch area
MIG: 00:25:41 : Running E:/Material/FPGA/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 00:25:50 : XML_INPUT_FILE: e:/Exercise/Software/FPGA/V3-High/01_ddr_set_ctrl/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 00:25:50 : Component_Name: ddr3_ctrl
MIG: 00:25:50 : Moving ddr3_ctrl ...
MIG: 00:25:50 : Moving ddr3_ctrl.veo ...
MIG: 00:25:50 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 18:48:10 : Running simulation.xit
MIG: 18:48:10 : ################# RUNNING MIG BATCH ###################
MIG: 18:48:10 : Writing IN file for 'ddr3_ctrl'...compDirPath: d:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 18:48:10 : synp_flow:  -- synthesis_mode: Other
MIG: 18:48:10 : outputDirectory: e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 18:48:10 : vivado_mode: xpg_pa
MIG: 18:48:10 :  locked false  
MIG: 18:48:10 : HDL Language: Verilog
MIG: 18:48:10 : compInfo: false
MIG: 18:48:10 : Vivado Options xc7a75t fgg484 -2
MIG: 18:48:10 : 1: xc7a75t 2: fgg484 3: -2
MIG: 18:48:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:48:10 : xilinx_path: D:/ProgramData/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:48:10 : I am in catch area
MIG: 18:48:10 : Running D:/ProgramData/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 18:48:18 : XML_INPUT_FILE: e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 18:48:18 : Component_Name: ddr3_ctrl
MIG: 18:48:18 : Moving ddr3_ctrl ...
MIG: 18:48:18 : Moving ddr3_ctrl.veo ...
MIG: 18:48:18 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 18:48:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:48:19 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 18:48:19 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:48:19 : ERR:             <Pin PADName="K4(MRCC_P)" Bank="35" name="sys_clk_i" /> <==>             <Pin PADName="K4" Bank="35" name="sys_clk_i" /> 
MIG: 18:48:19 : ################# RUNNING MIG BATCH ###################
MIG: 18:48:19 : Writing IN file for 'ddr3_ctrl'...compDirPath: d:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl
MIG: 18:48:19 : synp_flow:  -- synthesis_mode: Other
MIG: 18:48:19 : outputDirectory: e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/_tmp/
MIG: 18:48:19 : vivado_mode: xpg_pa
MIG: 18:48:19 :  locked false  
MIG: 18:48:19 : HDL Language: Verilog
MIG: 18:48:19 : compInfo: false
MIG: 18:48:19 : Vivado Options xc7a75t fgg484 -2
MIG: 18:48:19 : 1: xc7a75t 2: fgg484 3: -2
MIG: 18:48:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 18:48:19 : xilinx_path: D:/ProgramData/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 18:48:19 : I am in catch area
MIG: 18:48:19 : Running D:/ProgramData/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/xil_txt.out ... 
MIG: 18:48:26 : XML_INPUT_FILE: e:/Exercise/FPGA/v3edu/05_ddr_wr_rd_fifo/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 18:48:26 : Component_Name: ddr3_ctrl
MIG: 18:48:26 : Moving ddr3_ctrl ...
MIG: 18:48:26 : Moving ddr3_ctrl.veo ...
MIG: 18:48:26 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 16:55:33 : xml_input_file: mig_a.prj
MIG: 16:55:33 : Absolute path of xml_input_file: e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 16:55:33 : xml_input_file: mig_a.prj
MIG: 16:55:33 : Absolute path of xml_input_file: e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_a.prj
MIG: 16:55:36 : Running customizer.xit
MIG: 16:55:36 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 16:55:36 : Writing IN file for 'ddr3_ctrl'...compDirPath: d:/ProgramData/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/.Xil/Vivado-2728-LAPTOP-7SLKK6BV/coregen/ddr3_ctrl
MIG: 16:55:36 : synp_flow:  -- synthesis_mode: Other
MIG: 16:55:36 : outputDirectory: e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/.Xil/Vivado-2728-LAPTOP-7SLKK6BV/coregen/ddr3_ctrl/_tmp/
MIG: 16:55:36 : vivado_mode: xpg_pa
MIG: 16:55:36 :  locked false  
MIG: 16:55:36 : HDL Language: Verilog
MIG: 16:55:36 : compInfo: false
MIG: 16:55:36 : Vivado Options xc7a75t fgg484 -2
MIG: 16:55:36 : 1: xc7a75t 2: fgg484 3: -2
MIG: 16:55:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 16:55:36 : xilinx_path: D:/ProgramData/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 16:55:36 : I am in catch area
MIG: 16:55:36 : Running D:/ProgramData/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/.Xil/Vivado-2728-LAPTOP-7SLKK6BV/coregen/ddr3_ctrl/xil_txt.in -cg_exc_out e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/.Xil/Vivado-2728-LAPTOP-7SLKK6BV/coregen/ddr3_ctrl/xil_txt.out ... 
MIG: 16:56:54 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 16:56:54 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 16:56:54 : XML_INPUT_FILE: e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/.Xil/Vivado-2728-LAPTOP-7SLKK6BV/coregen/ddr3_ctrl/mig_b.prj
MIG: 16:56:54 : Component_Name: ddr3_ctrl
MIG: 16:56:54 : Moving ddr3_ctrl ...
MIG: 16:56:54 : Moving ddr3_ctrl.veo ...
MIG: 16:56:54 : Moving ddr3_ctrl_xmdf.tcl ...
MIG: 16:56:54 : Sending back 0
MIG: 16:56:55 : xml_input_file: mig_b.prj
MIG: 16:56:55 : Absolute path of xml_input_file: e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_b.prj
MIG: 16:56:55 : xml_input_file: mig_b.prj
MIG: 16:56:55 : Absolute path of xml_input_file: e:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/mig_b.prj
MIG: 16:56:56 : In updateAllModelParams
MIG: 16:56:56 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 16:56:56 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:56:56 : XGUI hdlLanguage: Verilog
MIG: 16:56:56 : xgui vivado_mode: xpg_pa
MIG: 16:56:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:56:56 : Reading E:/Exercise/FPGA/v3edu/07_ddr_hdmi/vivado/ddr3_hdmi.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/rtl/ddr3_ctrl_mig.v ...
MIG: 16:56:56 : 
MIG: 16:56:56 : Inside fn mem: DDR3
MIG: 16:56:56 : detect_uiclk: 100000000
MIG: 16:56:56 : cntrl:  memtype: DDR3
MIG: 16:56:56 : 
MIG: 16:56:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 16:56:56 : 
MIG: 16:56:56 : 
MIG: 16:56:56 : 
MIG: 16:56:56 : 
MIG: 16:56:56 :  polarity_value: 1
MIG: 16:56:56 : 
MIG: 16:56:56 : 
MIG: 16:56:56 : cntrl:  memtype: DDR3
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 16:56:56 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 16:56:56 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:56:56 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 16:56:56 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 16:56:56 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: ECC ==> OFF
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 16:56:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:56:56 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:56:56 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:56:56 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 16:56:56 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 16:56:56 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 16:56:56 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 16:56:56 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 16:56:56 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 16:56:56 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 16:56:56 :  Invalid Param: DDR3_AL ==> "0"
MIG: 16:56:56 :  Invalid Param: DDR3_nAL ==> 0
MIG: 16:56:56 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 16:56:56 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 16:56:56 :  Invalid Param: DDR3_CL ==> 6
MIG: 16:56:56 :  Invalid Param: DDR3_CWL ==> 5
MIG: 16:56:56 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 16:56:56 :  Invalid Param: DDR3_RTT_NOM ==> "60"
MIG: 16:56:56 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 16:56:56 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 16:56:56 : 
MIG: 16:56:56 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 16:56:56 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 16:56:56 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 16:56:56 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 16:56:56 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 16:56:56 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 16:56:56 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 16:56:56 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 16:56:57 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 16:56:57 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 16:56:57 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 16:56:57 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 16:56:57 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 16:56:57 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:56:57 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 16:56:57 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 16:56:57 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 16:56:57 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 16:56:57 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 16:56:57 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 16:56:57 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 16:56:57 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 16:56:57 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 16:56:57 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 16:56:57 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 16:56:57 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:56:57 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 16:56:57 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1100
MIG: 16:56:57 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 16:56:57 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:56:57 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:56:57 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 16:56:57 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 16:56:57 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h3FF_FF7_C00_000
MIG: 16:56:57 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_13
MIG: 16:56:57 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_124_131_134_139_125_129_122_132_12A_133_12B_127_135_126
MIG: 16:56:57 :  Invalid Param: DDR3_BANK_MAP ==> 36'h128_137_120
MIG: 16:56:57 :  Invalid Param: DDR3_CAS_MAP ==> 12'h136
MIG: 16:56:57 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:56:57 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_11B
MIG: 16:56:57 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_11A
MIG: 16:56:57 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_130
MIG: 16:56:57 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 16:56:57 :  Invalid Param: DDR3_RAS_MAP ==> 12'h138
MIG: 16:56:57 :  Invalid Param: DDR3_WE_MAP ==> 12'h121
MIG: 16:56:57 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 16:56:57 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h031_032_033_034_035_036_037_038
MIG: 16:56:57 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h021_022_023_024_025_026_027_028
MIG: 16:56:57 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 16:56:57 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:56:57 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:56:57 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:56:57 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:56:57 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:56:57 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 16:56:57 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:56:57 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 16:56:57 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 16:56:57 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 16:56:57 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 16:56:57 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:56:57 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 16:56:57 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 16:56:57 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 16:56:57 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 16:56:57 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 16:56:57 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 16:56:57 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 16:56:57 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DDR3_CTRL_IODELAY_MIG0"
MIG: 16:56:57 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DDR3_CTRL_IODELAY_MIG1"
MIG: 16:56:57 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:56:57 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:56:57 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 16:56:57 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 16:56:57 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:56:57 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 16:56:57 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 16:56:57 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 16:56:57 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 16:56:57 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 16:56:57 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:56:57 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 16:56:57 : 
MIG: 16:56:57 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 16:56:57 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:56:57 : 
MIG: 16:56:57 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 16:56:57 : 
MIG: 16:56:57 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:56:57 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 16:56:57 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 16:56:57 : NOBUF
MIG: 16:56:57 : 
MIG: 16:56:57 : 
MIG: 16:56:57 : Same Interface
MIG: 16:57:02 : Running synthesis.xit
MIG: 16:57:02 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 16:57:02 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:57:03 : Running vlog_synth_rpr.xit
MIG: 16:57:03 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 16:57:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:57:03 : Running simulation.xit
MIG: 16:57:03 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 16:57:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:57:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:57:03 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 16:57:03 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 16:57:04 : Running implementation.xit
MIG: 16:57:04 : IGN:     <ModuleName>ddr3_ctrl</ModuleName> <==>     <ModuleName>ddr3_ctrl</ModuleName> 
MIG: 16:57:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
