WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500118 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000118 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250119 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250119 cumulative IPC: 4 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 12859784 heartbeat IPC: 1.272 cumulative IPC: 0.7565 (Simulation time: 00 hr 01 min 21 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_10.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 26477527 heartbeat IPC: 0.7343 cumulative IPC: 0.7416 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 40105349 heartbeat IPC: 0.7338 cumulative IPC: 0.7384 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 53616590 heartbeat IPC: 0.7401 cumulative IPC: 0.7389 (Simulation time: 00 hr 04 min 09 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_10.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 67209889 heartbeat IPC: 0.7357 cumulative IPC: 0.7382 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 80957807 heartbeat IPC: 0.7274 cumulative IPC: 0.7362 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 94430294 heartbeat IPC: 0.7423 cumulative IPC: 0.7371 (Simulation time: 00 hr 06 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_10.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 107995869 heartbeat IPC: 0.7372 cumulative IPC: 0.7371 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 121791176 heartbeat IPC: 0.7249 cumulative IPC: 0.7357 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 135370531 heartbeat IPC: 0.7364 cumulative IPC: 0.7357 (Simulation time: 00 hr 09 min 45 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_10.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 135708451 cumulative IPC: 0.7369 (Simulation time: 00 hr 10 min 13 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 135708451 cumulative IPC: 0.7369 (Simulation time: 00 hr 10 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_10.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7369 instructions: 100000001 cycles: 135708451
CPU 0 Branch Prediction Accuracy: 82.41% MPKI: 31.67 Average ROB Occupancy at Mispredict: 16.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.754
BRANCH_INDIRECT: 16.9
BRANCH_CONDITIONAL: 10.9
BRANCH_DIRECT_CALL: 1.44
BRANCH_INDIRECT_CALL: 0.671
BRANCH_RETURN: 1.02

LLC TOTAL        ACCESS:    2465883 HIT:    2294429 MISS:     171454
LLC LOAD         ACCESS:    1816342 HIT:    1703151 MISS:     113191
LLC RFO          ACCESS:     116164 HIT:      92767 MISS:      23397
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     321503 HIT:     321351 MISS:        152
LLC TRANSLATION  ACCESS:     211874 HIT:     177160 MISS:      34714
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 156.1 cycles
cpu0_DTLB TOTAL        ACCESS:   22120374 HIT:   20556174 MISS:    1564200
cpu0_DTLB LOAD         ACCESS:   22120374 HIT:   20556174 MISS:    1564200
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.1 cycles
cpu0_ITLB TOTAL        ACCESS:    9329918 HIT:    8554655 MISS:     775263
cpu0_ITLB LOAD         ACCESS:    9329918 HIT:    8554655 MISS:     775263
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.907 cycles
cpu0_L1D TOTAL        ACCESS:   27220313 HIT:   24964429 MISS:    2255884
cpu0_L1D LOAD         ACCESS:   16823709 HIT:   15308983 MISS:    1514726
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10107956 HIT:    9622584 MISS:     485372
cpu0_L1D TRANSLATION  ACCESS:     288648 HIT:      32862 MISS:     255786
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 25.2 cycles
cpu0_L1I TOTAL        ACCESS:   10476106 HIT:    7171002 MISS:    3305104
cpu0_L1I LOAD         ACCESS:   10476106 HIT:    7171002 MISS:    3305104
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.4 cycles
cpu0_L2C TOTAL        ACCESS:    4621214 HIT:    2474668 MISS:    2146546
cpu0_L2C LOAD         ACCESS:    3650396 HIT:    1834054 MISS:    1816342
cpu0_L2C RFO          ACCESS:     191505 HIT:      75341 MISS:     116164
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     524674 HIT:     522508 MISS:       2166
cpu0_L2C TRANSLATION  ACCESS:     254639 HIT:      42765 MISS:     211874
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 32.53 cycles
cpu0_STLB TOTAL        ACCESS:    1601646 HIT:    1369936 MISS:     231710
cpu0_STLB LOAD         ACCESS:    1601646 HIT:    1369936 MISS:     231710
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 63.82 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      29941
  ROW_BUFFER_MISS:     141357
 AVG DBUS CONGESTED CYCLE: 3.9
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20745
  FULL:      84387
