INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week06/lab_ALU/testbench/tb_alu_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu_32bit
