m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e vcom 2022.2 2022.04, Apr 25 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/cbdeboef/CprE381_git
T_opt
!s110 1667796673
V:zXQ;`zjkUJef^8`Vzoj;3
04 15 5 work tb_controllogic mixed 1
=1-6805ca4a94a1-63688ec1-2c38c-727
R0
Z2 !s124 OEM100
Z3 o-quiet -auto_acc_if_foreign -work work +acc
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2022.2;75
R1
T_opt1
!s110 1668902628
VYIbP4;EAkK14MXQ_jNYY_2
04 18 5 work tb_completemipsalu mixed 1
=1-00133b5b2bd3-63796ee4-2ccc1-42d0
R0
R2
R3
R4
n@_opt1
R5
Eaddersubtractor
Z6 w1667780959
Z7 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z8 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 93
Z9 d/home/blattner/cpre381_f22/CprE381_git
Z10 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/AdderSubtractor.vhd
Z11 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/AdderSubtractor.vhd
l0
L4 1
VT32cfQ:QabfeOX1k^XVD30
!s100 n8Gj8bZV9@WhXMCMmeT_R0
Z12 OL;C;2022.2;75
33
Z13 !s110 1668902589
!i10b 1
Z14 !s108 1668902589.000000
Z15 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/AdderSubtractor.vhd|
Z16 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/AdderSubtractor.vhd|
!i113 0
Z17 o-work work
Z18 tExplicit 1 NoCoverage 1 CvgOpt 0
Astructural
R7
R8
DEx4 work 15 addersubtractor 0 22 T32cfQ:QabfeOX1k^XVD30
!i122 93
l41
L15 47
V9AB11FFg9YH^Ik:Ueo^WS2
!s100 46?:KEg?@ZIUbGn`M5]X>1
R12
33
R13
!i10b 1
R14
R15
R16
!i113 0
R17
R18
Eand32
Z19 w1668894914
R7
R8
!i122 111
R9
Z20 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/and32.vhd
Z21 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/and32.vhd
l0
L4 1
VCZc1VS0WR0]O8N0efh>i]3
!s100 a<aPAGRZXoCSm:FDdS0:51
R12
33
Z22 !s110 1668902607
!i10b 1
Z23 !s108 1668902607.000000
Z24 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/and32.vhd|
Z25 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/and32.vhd|
!i113 0
R17
R18
Astructural
R7
R8
DEx4 work 5 and32 0 22 CZc1VS0WR0]O8N0efh>i]3
!i122 111
l17
Z26 L10 16
VL`jk_^JAMGkb[RO?=1o0C1
!s100 3e^>_VF=eAZNmg_7:kLIZ1
R12
33
R22
!i10b 1
R23
R24
R25
!i113 0
R17
R18
Eandg2
Z27 w1575899276
R7
R8
!i122 112
R9
Z28 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/andg2.vhd
Z29 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/andg2.vhd
l0
Z30 L23 1
V`ZXnieNX25Iz2HDXPGzo91
!s100 0e<Rg^QbB^Y@JP[zKSc0[3
R12
33
R22
!i10b 1
R23
Z31 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/andg2.vhd|
Z32 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/andg2.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
DEx4 work 5 andg2 0 22 `ZXnieNX25Iz2HDXPGzo91
!i122 112
l32
Z33 L31 6
VaH[`4RgPnZ4F<9<6AYHeb1
!s100 CbBW?3Q;N[15?`QCEQ<@f2
R12
33
R22
!i10b 1
R23
R31
R32
!i113 0
R17
R18
Ecascade_or
Z34 w1668890934
Z35 DPx4 work 13 cpre381custom 0 22 j:KRF^O:4:<[E^oF_3^iS1
Z36 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
R7
R8
!i122 94
R9
Z37 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/cascade_or.vhd
Z38 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/cascade_or.vhd
l0
L7 1
V3T9JC>TAXf1Vj:ZkaQn<d0
!s100 >V>J>Hb:C4A?CE6f0Glm02
R12
33
R13
!i10b 1
R14
Z39 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/cascade_or.vhd|
Z40 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/cascade_or.vhd|
!i113 0
R17
R18
Astructural
R35
R36
R7
R8
DEx4 work 10 cascade_or 0 22 3T9JC>TAXf1Vj:ZkaQn<d0
!i122 94
l24
L14 27
VCC<Camh@gGZ;CZE5h`<eU0
!s100 7bQPHZlk53lB`?ZIUij580
R12
33
R13
!i10b 1
R14
R39
R40
!i113 0
R17
R18
Ecompletemipsalu
Z41 w1668901472
R35
R36
R7
R8
!i122 95
R9
Z42 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/completeMipsAlu.vhd
Z43 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/completeMipsAlu.vhd
l0
L7 1
Vd1GN`<=[BL2`S2>15W]?G2
!s100 2G``oa6cQ2>bFbTWl@jkS0
R12
33
R13
!i10b 1
R14
Z44 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/completeMipsAlu.vhd|
Z45 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/completeMipsAlu.vhd|
!i113 0
R17
R18
Astructural
R35
R36
R7
R8
DEx4 work 15 completemipsalu 0 22 d1GN`<=[BL2`S2>15W]?G2
!i122 95
l137
L18 233
V9PmEPRH5@4oXdXN@OYok>0
!s100 cef6EdC:]C[VAZ<7gfAT<1
R12
33
R13
!i10b 1
R14
R44
R45
!i113 0
R17
R18
Econtrollogic
Z46 w1667796650
R36
R7
R8
!i122 1
R1
Z47 8/home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
Z48 F/home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd
l0
L6 1
V3T@g8FQZVNklKf[@CO[<Y3
!s100 cCG_93QVV?jUSQZUTdOl21
R12
33
Z49 !s110 1667796666
!i10b 1
Z50 !s108 1667796666.000000
Z51 !s90 -reportprogress|300|-work|work|/home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd|/home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd|
Z52 !s107 /home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd|/home/cbdeboef/CprE381_git/proj/ControlLogic/controlLogic.vhd|
!i113 0
R17
R18
Adataflow
R36
R7
R8
DEx4 work 12 controllogic 0 22 3T@g8FQZVNklKf[@CO[<Y3
!i122 1
l38
L32 115
VjJV35c<Z6[AZ^h>MLJQl90
!s100 mfYi=8ETF2ZnYhh6o;hbN1
R12
33
R49
!i10b 1
R50
R51
R52
!i113 0
R17
R18
Pcpre381custom
R7
R8
!i122 120
Z53 w1663248310
R9
Z54 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/package cpre381Custom is.vhd
Z55 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/package cpre381Custom is.vhd
l0
L4 5
Vj:KRF^O:4:<[E^oF_3^iS1
!s100 jVLKjE17[BRGPiK6V2hGC1
R12
33
Z56 !s110 1668902608
!i10b 1
Z57 !s108 1668902608.000000
Z58 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/package cpre381Custom is.vhd|
Z59 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/package cpre381Custom is.vhd|
!i113 0
R17
R18
Bbody
R35
R7
R8
!i122 120
l0
L10 3
VJ1FX6eDdlk7LYfQWnZ4gK0
!s100 VFQ?fbPK8NVKkCBP>JnI?2
R12
33
R56
!i10b 1
R57
R58
R59
!i113 0
R17
R18
Efetchlogic
Z60 w1667799290
R36
R7
R8
!i122 15
R1
Z61 8/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
Z62 F/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd
l0
L6 1
V?AKeGn@MdFI>?I?YTPFHH2
!s100 RI<o?i9Ul;1X4c<jQ4V0Y1
R12
33
Z63 !s110 1667799292
!i10b 1
Z64 !s108 1667799292.000000
Z65 !s90 -reportprogress|300|-work|work|/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd|/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd|
Z66 !s107 /home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd|/home/cbdeboef/CprE381_git/proj/fetchLogic/fetchLogic.vhd|
!i113 0
R17
R18
Adataflow
R36
R7
R8
DEx4 work 10 fetchlogic 0 22 ?AKeGn@MdFI>?I?YTPFHH2
!i122 15
l23
L18 15
VV4h4AVjf`KekMTkMXMO232
!s100 oeCnE1;PMGTggZn=YenT32
R12
33
R63
!i10b 1
R64
R65
R66
!i113 0
R17
R18
Efulladder
R6
R7
R8
!i122 113
R9
Z67 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder.vhd
Z68 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder.vhd
l0
L4 1
VdBjDkSVjZUojL0OSeFl0N2
!s100 l?8SNfQ:9?8z`bzZGM`9X0
R12
33
R22
!i10b 1
R23
Z69 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder.vhd|
Z70 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder.vhd|
!i113 0
R17
R18
Astructure
R7
R8
DEx4 work 9 fulladder 0 22 dBjDkSVjZUojL0OSeFl0N2
!i122 113
l37
Z71 L13 52
VFkl8NeQlAFOH6k3eP3`]^3
!s100 E_5GSCBiI9;lSg:?:OenL2
R12
33
R22
!i10b 1
R23
R69
R70
!i113 0
R17
R18
Efulladder_n
R6
R7
R8
!i122 114
R9
Z72 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder_N.vhd
Z73 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder_N.vhd
l0
L4 1
VRoD9@1WdRJ:a>^^SajgZ32
!s100 o>jeBZ[?^j4EB=JmzGN:I2
R12
33
R56
!i10b 1
R57
Z74 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder_N.vhd|
Z75 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/FullAdder_N.vhd|
!i113 0
R17
R18
Astructural
R7
R8
DEx4 work 11 fulladder_n 0 22 RoD9@1WdRJ:a>^^SajgZ32
!i122 114
l27
L15 27
VGhDPEBe:jeFV3B22dol`S0
!s100 ?hE][7ALO;UYic7D`U:9L0
R12
33
R56
!i10b 1
R57
R74
R75
!i113 0
R17
R18
Einvg
R27
R7
R8
!i122 115
R9
Z76 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg.vhd
Z77 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg.vhd
l0
R30
V^IQhB0M:TibmTX48^HJa:0
!s100 5^0jfQ^dVk:bl_Za_KajG0
R12
33
R56
!i10b 1
R57
Z78 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg.vhd|
Z79 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
DEx4 work 4 invg 0 22 ^IQhB0M:TibmTX48^HJa:0
!i122 115
l31
L30 6
VGnAN1IHi;Y?=mi4968o873
!s100 Q?`9^ToWC]zk1[=<LdPdE3
R12
33
R56
!i10b 1
R57
R78
R79
!i113 0
R17
R18
Einvg32
Z80 w1668896320
R7
R8
!i122 116
R9
Z81 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg32.vhd
Z82 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg32.vhd
l0
L4 1
V8Ob6ZSK8TKRglHh6?YR>B2
!s100 VS[HLBVi@@IR:HcFzTDQi0
R12
33
R56
!i10b 1
R57
Z83 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg32.vhd|
Z84 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/invg32.vhd|
!i113 0
R17
R18
Astructural
R7
R8
DEx4 work 6 invg32 0 22 8Ob6ZSK8TKRglHh6?YR>B2
!i122 116
l15
L9 15
V>@jl8dSJXPg[gSKQ7oE`E3
!s100 kf=cL7l=aIWOJn^3lgLJe1
R12
33
R56
!i10b 1
R57
R83
R84
!i113 0
R17
R18
Emux2t1_dataflow
Z85 w1661958571
R7
R8
!i122 117
R9
Z86 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/mux2t1_dataflow.vhd
Z87 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/mux2t1_dataflow.vhd
l0
L21 1
V37`LJm>CVkTiG1=:Y7Soa0
!s100 03:EK;2gK9oe>U=iz6a;m3
R12
33
R56
!i10b 1
R57
Z88 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/mux2t1_dataflow.vhd|
Z89 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/mux2t1_dataflow.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
DEx4 work 15 mux2t1_dataflow 0 22 37`LJm>CVkTiG1=:Y7Soa0
!i122 117
l29
L28 7
V`iUMhJeL0^^HjXF^:7a]O0
!s100 @R9PU5ZH6l6WnE0CjiRBQ1
R12
33
R56
!i10b 1
R57
R88
R89
!i113 0
R17
R18
Emux32_2to1
Z90 w1668897560
R35
R36
R7
R8
!i122 97
R9
Z91 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_2to1.vhd
Z92 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_2to1.vhd
l0
R30
V5miA6^MAomMWcFGfL@Gnf1
!s100 Ta0FdgLEPTBc>b@ZfiWff1
R12
33
R13
!i10b 1
R14
Z93 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_2to1.vhd|
Z94 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_2to1.vhd|
!i113 0
R17
R18
Adataflow
R35
R36
R7
R8
DEx4 work 10 mux32_2to1 0 22 5miA6^MAomMWcFGfL@Gnf1
!i122 97
l34
Z95 L32 8
VcAUhXX0YH?NB^2ILE27>F3
!s100 UD:1aV=e=6B9R?X<f4I5E1
R12
33
R13
!i10b 1
R14
R93
R94
!i113 0
R17
R18
Emux32_8to1
Z96 w1668892256
R35
R36
R7
R8
!i122 98
R9
Z97 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_8to1.vhd
Z98 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_8to1.vhd
l0
R30
V96WDW4E_G=BDJYBTCXKV;2
!s100 [M42@aHkGE`bg:[ANWZDP2
R12
33
R13
!i10b 1
R14
Z99 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_8to1.vhd|
Z100 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux32_8to1.vhd|
!i113 0
R17
R18
Adataflow
R35
R36
R7
R8
DEx4 work 10 mux32_8to1 0 22 96WDW4E_G=BDJYBTCXKV;2
!i122 98
l34
L31 8
Vh?=neNgh]37DC<33LVPBa1
!s100 NZL]m9Z:d2Xem:<6Ba=ch3
R12
33
R13
!i10b 1
R14
R99
R100
!i113 0
R17
R18
Emux5_2to1
Z101 w1668898927
R35
R36
R7
R8
!i122 96
R9
Z102 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux5_2to1.vhd
Z103 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux5_2to1.vhd
l0
R30
Vz5JVVBYVF3BO:nR=ReIYz3
!s100 12P8EnAUJMiAZFK5lnLHi3
R12
33
R13
!i10b 1
R14
Z104 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux5_2to1.vhd|
Z105 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/mux5_2to1.vhd|
!i113 0
R17
R18
Adataflow
R35
R36
R7
R8
DEx4 work 9 mux5_2to1 0 22 z5JVVBYVF3BO:nR=ReIYz3
!i122 96
l34
R95
VYGUC1klObXZko4:[z5iWn3
!s100 lIJzXzU;<]cmT0:MinK[T0
R12
33
R13
!i10b 1
R14
R104
R105
!i113 0
R17
R18
Eor32
Z106 w1668895078
R7
R8
!i122 118
R9
Z107 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/or32.vhd
Z108 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/or32.vhd
l0
L4 1
Ve7XAdELjEKN[nP]0;eg9H3
!s100 Ce9Pk2=1eX6:Pl6cH[fM23
R12
33
R56
!i10b 1
R57
Z109 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/or32.vhd|
Z110 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/or32.vhd|
!i113 0
R17
R18
Astructural
R7
R8
DEx4 work 4 or32 0 22 e7XAdELjEKN[nP]0;eg9H3
!i122 118
l17
R26
V<`aB?CBCL_0<=OSWZb1KW2
!s100 naQ=5705RVS[<cY4B6:kH2
R12
33
R56
!i10b 1
R57
R109
R110
!i113 0
R17
R18
Eorg2
R27
R7
R8
!i122 119
R9
Z111 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/org2.vhd
Z112 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/org2.vhd
l0
R30
VkbW`>IOf=9G1AFX9^DNzY1
!s100 hJAZ>EB8bm_e<^5IFaP9e1
R12
33
R56
!i10b 1
R57
Z113 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/org2.vhd|
Z114 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/org2.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
DEx4 work 4 org2 0 22 kbW`>IOf=9G1AFX9^DNzY1
!i122 119
l32
R33
Vgb<e=7>XBQTJGCc<Rd:i:1
!s100 nma>Pa=mMW`KzzjeW=1[d1
R12
33
R56
!i10b 1
R57
R113
R114
!i113 0
R17
R18
Ereplqb
Z115 w1667795530
R36
R7
R8
!i122 99
R9
Z116 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/replQb.vhd
Z117 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/replQb.vhd
l0
L5 1
VHB9?8HKDn=n`_l3abj_dQ2
!s100 X==NhVh2zFgnmCzCL;f1T0
R12
33
R13
!i10b 1
R14
Z118 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/replQb.vhd|
Z119 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/replQb.vhd|
!i113 0
R17
R18
Adataflow
R36
R7
R8
DEx4 work 6 replqb 0 22 HB9?8HKDn=n`_l3abj_dQ2
!i122 99
l11
L10 4
Vz>AoiI;?X9j^cfEYm[Hj]1
!s100 =XML?H<`lJ1aJ1clKMk1d1
R12
33
Z120 !s110 1668902590
!i10b 1
R14
R118
R119
!i113 0
R17
R18
Eshifter
Z121 w1667770278
R36
R7
R8
!i122 102
R9
Z122 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifterDataflow.vhd
Z123 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifterDataflow.vhd
l0
L6 1
V@Y6kI2k2@A]25m1Y5gIOm1
!s100 `6==?j<gUT6ZjjB4AaAHa3
R12
33
R120
!i10b 1
Z124 !s108 1668902590.000000
Z125 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifterDataflow.vhd|
Z126 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifterDataflow.vhd|
!i113 0
R17
R18
Adataflow
R36
R7
R8
DEx4 work 7 shifter 0 22 @Y6kI2k2@A]25m1Y5gIOm1
!i122 102
l25
L19 19
V5R@=6nIJXRZ>hDlC6UhRO3
!s100 P6aagfQT_Jo_jn8bVb[3h1
R12
33
R120
!i10b 1
R124
R125
R126
!i113 0
R17
R18
Astructural
R36
R7
R8
DEx4 work 7 shifter 0 22 MZmDCacCifczF?1bzkdA[1
!i122 100
l41
L16 141
VebKV7o[A0Ha1mJ<W=o1]02
!s100 =Vki9]PkhcE2S4ZJYXVS22
R12
33
R120
!i10b 1
R124
!s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter.vhd|
!s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter.vhd|
!i113 0
R17
R18
F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter.vhd
w1667793604
8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter.vhd
Eshifter_2
Z127 w1667783920
R36
R7
R8
!i122 101
R9
Z128 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter_2.vhd
Z129 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter_2.vhd
l0
L9 1
V:zCSCoaXY]4hGYL38ldzN1
!s100 aB^4g59FMfcjbG7keF0PX3
R12
33
R120
!i10b 1
R124
Z130 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter_2.vhd|
Z131 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/shifter_2.vhd|
!i113 0
R17
R18
Astructural
R36
R7
R8
DEx4 work 9 shifter_2 0 22 :zCSCoaXY]4hGYL38ldzN1
!i122 101
l36
L16 90
V4NaLNFK3I?@nhV?3[6aOP2
!s100 56^A_?X905:fVF2gcH1^A0
R12
33
R120
!i10b 1
R124
R130
R131
!i113 0
R17
R18
Etb_addersubtractor
R6
Z132 DPx3 std 3 env 0 22 QPZJVBPkV?55nUWhDzFik0
Z133 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
R7
R8
!i122 103
R9
Z134 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_AdderSubtractor.vhd
Z135 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_AdderSubtractor.vhd
l0
L9 1
VmibTZcgW>la6BNmG9cL]a2
!s100 8E5BmRNYBH^`kW?cOn44a0
R12
33
R120
!i10b 1
R124
Z136 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_AdderSubtractor.vhd|
Z137 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_AdderSubtractor.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 18 tb_addersubtractor 0 22 mibTZcgW>la6BNmG9cL]a2
!i122 103
l41
L14 116
V3nd`dzQi=YX;Cl77nUY4h0
!s100 f_;X0XjmMg70=Y8mDW[WQ2
R12
33
R120
!i10b 1
R124
R136
R137
!i113 0
R17
R18
Etb_and32
Z138 w1668894082
R132
R133
R7
R8
!i122 121
R9
Z139 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_and32.vhd
Z140 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_and32.vhd
l0
L8 1
VjeGY>XOmFT?8l^=gGD^992
!s100 l]i5IRYnFe9K:iT`32_nN0
R12
33
R56
!i10b 1
R57
Z141 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_and32.vhd|
Z142 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_and32.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 8 tb_and32 0 22 jeGY>XOmFT?8l^=gGD^992
!i122 121
l29
Z143 L12 47
VHnifK:Z>8Hb`Wh8NQK8NA2
!s100 Y;<3FXXdlPBm5?N]1k@US1
R12
33
R56
!i10b 1
R57
R141
R142
!i113 0
R17
R18
Etb_cascade_or
Z144 w1668891679
R132
R133
R7
R8
!i122 104
R9
Z145 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_cascade_or.vhd
Z146 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_cascade_or.vhd
l0
L9 1
Vz44EZLdPdI9A[_8EaZzR00
!s100 <RWL]h^<hhR`T6P551azJ1
R12
33
R120
!i10b 1
R124
Z147 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_cascade_or.vhd|
Z148 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_cascade_or.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 13 tb_cascade_or 0 22 z44EZLdPdI9A[_8EaZzR00
!i122 104
l34
L13 56
V54fAz5MgmT>mHM?;TAD7c2
!s100 MFoONH:FB696zicQP_2cL3
R12
33
R120
!i10b 1
R124
R147
R148
!i113 0
R17
R18
Etb_completemipsalu
Z149 w1668901764
R132
R133
R7
R8
!i122 105
R9
Z150 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_completeMipsAlu.vhd
Z151 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_completeMipsAlu.vhd
l0
L9 1
V2;QQZc5^M[zPzad4D5Ezm3
!s100 dW1;imP[MF7MJnJ:aOf5f0
R12
33
R120
!i10b 1
R124
Z152 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_completeMipsAlu.vhd|
Z153 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_completeMipsAlu.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 18 tb_completemipsalu 0 22 2;QQZc5^M[zPzad4D5Ezm3
!i122 105
l41
L13 375
V1IT[jANY_73d81IRzA<h62
!s100 hlXIQBO60cY=0[C_m=05B1
R12
33
R120
!i10b 1
R124
R152
R153
!i113 0
R17
R18
Etb_controllogic
Z154 w1667796104
R132
R133
R7
R8
!i122 1
R1
Z155 8/home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
Z156 F/home/cbdeboef/CprE381_git/proj/ControlLogic/tb_controlLogic.vhd
l0
L9 1
VkB27kd;cmYgo[O<WO>[XG2
!s100 bKVnC`4=H4blWWH?z3Wh70
R12
33
R49
!i10b 1
R50
R51
R52
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 15 tb_controllogic 0 22 kB27kd;cmYgo[O<WO>[XG2
!i122 1
l54
L13 208
VoFnEK5fiOfFhef:[cPb`L0
!s100 ]z4nN`MOH2gNFWGFA7<5a0
R12
33
R49
!i10b 1
R50
R51
R52
!i113 0
R17
R18
Etb_fetchlogic
Z157 w1667798710
R132
R133
R7
R8
!i122 15
R1
Z158 8/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
Z159 F/home/cbdeboef/CprE381_git/proj/fetchLogic/tb_fetchLogic.vhd
l0
L9 1
Vaeh1e0eKGIz2doiZ5XOa=0
!s100 eVneJ=]kJPPiU@CRfn1P00
R12
33
R63
!i10b 1
R64
R65
R66
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 13 tb_fetchlogic 0 22 aeh1e0eKGIz2doiZ5XOa=0
!i122 15
l44
L13 88
VIBo1a^fVa2Yz1onX32@fo1
!s100 ZhjaPO3N@aTPl_lgImH;E3
R12
33
R63
!i10b 1
R64
R65
R66
!i113 0
R17
R18
Etb_invg32
Z160 w1668895875
R132
R133
R7
R8
!i122 122
R9
Z161 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_invg32.vhd
Z162 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_invg32.vhd
l0
R30
V^SJ9bE`IhnlKTCGN@d=h93
!s100 ]bAJZ8?@?f>8XL?[22nOm0
R12
33
Z163 !s110 1668902609
!i10b 1
Z164 !s108 1668902609.000000
Z165 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_invg32.vhd|
Z166 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_invg32.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 9 tb_invg32 0 22 ^SJ9bE`IhnlKTCGN@d=h93
!i122 122
l43
L27 42
VH_<TJ>ES8@A@lS?h@MmK=2
!s100 K17FQMP9<h4znGS3lQ8752
R12
33
R163
!i10b 1
R164
R165
R166
!i113 0
R17
R18
Etb_mux32_2to1
Z167 w1668897628
R35
R36
R7
R8
!i122 106
R9
Z168 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_2to1.vhd
Z169 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_2to1.vhd
l0
R30
Vl;l^9Ne8hG991BB]IE6ZT0
!s100 9PiKPGYcTTIi0TGQDhmbL3
R12
33
R120
!i10b 1
R124
Z170 !s90 -reportprogress|30|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_2to1.vhd|
Z171 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_2to1.vhd|
!i113 0
R17
R18
Abehavior
R35
R36
R7
R8
DEx4 work 13 tb_mux32_2to1 0 22 l;l^9Ne8hG991BB]IE6ZT0
!i122 106
l46
L27 48
VbWoL^8JBjKBLP>zVP[]Ce0
!s100 aI[BBWE1_Xb;=gINI1f;C2
R12
33
R120
!i10b 1
R124
R170
R171
!i113 0
R17
R18
Etb_mux32_8to1
Z172 w1668892456
R35
R36
R7
R8
!i122 107
R9
Z173 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_8to1.vhd
Z174 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_8to1.vhd
l0
R30
VYCW9L5]GCZQZzC:GQZ:T?0
!s100 _9Jido@8GBd;B7T?deQFn2
R12
33
R120
!i10b 1
R124
Z175 !s90 -reportprogress|30|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_8to1.vhd|
Z176 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_mux32_8to1.vhd|
!i113 0
R17
R18
Abehavior
R35
R36
R7
R8
DEx4 work 13 tb_mux32_8to1 0 22 YCW9L5]GCZQZzC:GQZ:T?0
!i122 107
l44
L27 49
V=c0eeY^mK2gk`<0zN8@?h0
!s100 ^H9PO1zo3bPm[>XNnchcn1
R12
33
R120
!i10b 1
R124
R175
R176
!i113 0
R17
R18
Etb_or32
Z177 w1668895214
R132
R133
R7
R8
!i122 123
R9
Z178 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_or32.vhd
Z179 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_or32.vhd
l0
L8 1
V85F:m1KO;i7m]RCfIm0mg1
!s100 i93SKz]e2lTVY8X@BoSoG2
R12
33
R163
!i10b 1
R164
Z180 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_or32.vhd|
Z181 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_or32.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 7 tb_or32 0 22 85F:m1KO;i7m]RCfIm0mg1
!i122 123
l29
R143
VzAXe^ceXMBC>eA>O47DWG1
!s100 oXno:fEEk?Zl>MdQG^B912
R12
33
R163
!i10b 1
R164
R180
R181
!i113 0
R17
R18
Etb_replqb
R115
R132
R133
R7
R8
!i122 108
R9
Z182 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd
Z183 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd
l0
L9 1
VSSYRoC<JE61[b]BDf;]`W1
!s100 4:Kn1X9IU6ZgI:^d9GJz53
R12
33
Z184 !s110 1668902591
!i10b 1
R124
Z185 !s90 -reportprogress|30|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd|
Z186 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_replQb.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 9 tb_replqb 0 22 SSYRoC<JE61[b]BDf;]`W1
!i122 108
l34
R71
V;J;b[[`0L5egzfSYj6kYa2
!s100 OT3Q[lFd_zDIf<204i>KN3
R12
33
R184
!i10b 1
R124
R185
R186
!i113 0
R17
R18
Etb_shifter
Z187 w1667793606
R132
R133
R7
R8
!i122 109
R9
Z188 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd
Z189 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd
l0
L9 1
Vkh[Vc;Wz0UN`;;lMj`lzG3
!s100 6djoh>8cHC5_iCnSO:FVJ1
R12
33
R184
!i10b 1
Z190 !s108 1668902591.000000
Z191 !s90 -reportprogress|30|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd|
Z192 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 10 tb_shifter 0 22 kh[Vc;Wz0UN`;;lMj`lzG3
!i122 109
l39
L13 111
V113gi??GFi5G1ICcbJ54h1
!s100 GBLCFP5fkiECFY1cG1:232
R12
33
R184
!i10b 1
R190
R191
R192
!i113 0
R17
R18
Etb_shifter_2
Z193 w1667784288
R132
R133
R7
R8
!i122 110
R9
Z194 8/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter_2.vhd
Z195 F/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter_2.vhd
l0
L9 1
Vz@F=0g4Uf?]nOczAGnd363
!s100 kH;oHdGTDYB2cWABEgCV02
R12
33
R184
!i10b 1
R190
Z196 !s90 -reportprogress|30|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter_2.vhd|
Z197 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/completeMipsAlu/tb_shifter_2.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 12 tb_shifter_2 0 22 z@F=0g4Uf?]nOczAGnd363
!i122 110
l39
L13 145
Vo6A?QZQ^Sjn?g_Sa@=Y<]0
!s100 VQ1kH_;[ZQbD<^]T<?j[=1
R12
33
R184
!i10b 1
R190
R196
R197
!i113 0
R17
R18
Etb_xor32
Z198 w1668895611
R132
R133
R7
R8
!i122 124
R9
Z199 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_xor32.vhd
Z200 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_xor32.vhd
l0
L8 1
VYI8DUA4lbN8RH7=4HS`ha0
!s100 X]]LAGm:JHbdGcCDj22@[3
R12
33
R163
!i10b 1
R164
Z201 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_xor32.vhd|
Z202 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/tb_xor32.vhd|
!i113 0
R17
R18
Amixed
R132
R133
R7
R8
DEx4 work 8 tb_xor32 0 22 YI8DUA4lbN8RH7=4HS`ha0
!i122 124
l29
R143
V<CkAUCNgz?OK7Z@1lmlZB2
!s100 EMNGW8C7`<X8^0Lk^5nT_0
R12
33
R163
!i10b 1
R164
R201
R202
!i113 0
R17
R18
Exor32
Z203 w1668895310
R7
R8
!i122 125
R9
Z204 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xor32.vhd
Z205 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xor32.vhd
l0
L4 1
VYZXHbXbKPYYO7[4fK^gn>2
!s100 KGTm?9bLZo3:fhRNQ]L7R3
R12
33
R163
!i10b 1
R164
Z206 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xor32.vhd|
Z207 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xor32.vhd|
!i113 0
R17
R18
Astructural
R7
R8
DEx4 work 5 xor32 0 22 YZXHbXbKPYYO7[4fK^gn>2
!i122 125
l17
R26
VhTlUG<ZM_LSKI?KmV2D<`0
!s100 H]1JZMleW^Vll7W:_IMf@3
R12
33
R163
!i10b 1
R164
R206
R207
!i113 0
R17
R18
Exorg2
R27
R7
R8
!i122 126
R9
Z208 8/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xorg2.vhd
Z209 F/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xorg2.vhd
l0
R30
VESJV1emcX7m;an9A`9kkk3
!s100 zGkHVGJ]HQ5RboN2N>KzN1
R12
33
R163
!i10b 1
R164
Z210 !s90 -reportprogress|300|-work|work|/home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xorg2.vhd|
Z211 !s107 /home/blattner/cpre381_f22/CprE381_git/proj/generalComponents/xorg2.vhd|
!i113 0
R17
R18
Adataflow
R7
R8
DEx4 work 5 xorg2 0 22 ESJV1emcX7m;an9A`9kkk3
!i122 126
l32
R33
VI5[iO;Q^1X31k599`eic[1
!s100 2<f]d3XziROLh_[:_6mNg2
R12
33
R163
!i10b 1
R164
R210
R211
!i113 0
R17
R18
