
hearmeout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2c8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  0800c488  0800c488  0000d488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c874  0800c874  0000e1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c874  0800c874  0000d874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c87c  0800c87c  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c87c  0800c87c  0000d87c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c884  0800c884  0000d884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20040000  0800c888  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008ac  200401d4  0800ca5c  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20040a80  0800ca5c  0000ea80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c939  00000000  00000000  0000e204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000347d  00000000  00000000  0002ab3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017f0  00000000  00000000  0002dfc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ac  00000000  00000000  0002f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030dea  00000000  00000000  00030a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001adb2  00000000  00000000  00061846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00120ea9  00000000  00000000  0007c5f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019d4a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007678  00000000  00000000  0019d4e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  001a4b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200401d4 	.word	0x200401d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800c470 	.word	0x0800c470

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200401d8 	.word	0x200401d8
 80001fc:	0800c470 	.word	0x0800c470

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock>:
    uint8_t frame_buf[32]; // array of bytes for PixyBlock
    uint8_t frame_pos = 0; // tracks the number of bytes stored so far in frame_buf
    uint8_t tx_buff[6]; // buffer for sending over TX line

    // parses raw bytes of b and stores data in PixyBlock
    bool parse_one_block(const uint8_t *b, PixyBlock *o) {
 8000f04:	b480      	push	{r7}
 8000f06:	b089      	sub	sp, #36	@ 0x24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
        if (b[0] != 0xAF || b[1] != 0xC1 || b[2] != 0x21 || b[3] != 0x0E)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2baf      	cmp	r3, #175	@ 0xaf
 8000f16:	d10e      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	2bc1      	cmp	r3, #193	@ 0xc1
 8000f20:	d109      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	3302      	adds	r3, #2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	2b21      	cmp	r3, #33	@ 0x21
 8000f2a:	d104      	bne.n	8000f36 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x32>
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	3303      	adds	r3, #3
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b0e      	cmp	r3, #14
 8000f34:	d001      	beq.n	8000f3a <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x36>
            return false;
 8000f36:	2300      	movs	r3, #0
 8000f38:	e089      	b.n	800104e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x14a>

        uint16_t chk = b[4] | (b[5] << 8);
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	3304      	adds	r3, #4
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	3305      	adds	r3, #5
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	82fb      	strh	r3, [r7, #22]
        uint16_t sum = 0;
 8000f54:	2300      	movs	r3, #0
 8000f56:	83fb      	strh	r3, [r7, #30]
        for (int i = 6; i < 20; ++i) sum += b[i];
 8000f58:	2306      	movs	r3, #6
 8000f5a:	61bb      	str	r3, [r7, #24]
 8000f5c:	e00a      	b.n	8000f74 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x70>
 8000f5e:	69bb      	ldr	r3, [r7, #24]
 8000f60:	68ba      	ldr	r2, [r7, #8]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	461a      	mov	r2, r3
 8000f68:	8bfb      	ldrh	r3, [r7, #30]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	83fb      	strh	r3, [r7, #30]
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	3301      	adds	r3, #1
 8000f72:	61bb      	str	r3, [r7, #24]
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	2b13      	cmp	r3, #19
 8000f78:	ddf1      	ble.n	8000f5e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x5a>
        if (sum != chk)
 8000f7a:	8bfa      	ldrh	r2, [r7, #30]
 8000f7c:	8afb      	ldrh	r3, [r7, #22]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	d001      	beq.n	8000f86 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x82>
            return false;
 8000f82:	2300      	movs	r3, #0
 8000f84:	e063      	b.n	800104e <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock+0x14a>

        o->sig   = b[6]  | (b[7]  << 8);
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	3306      	adds	r3, #6
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b21a      	sxth	r2, r3
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	3307      	adds	r3, #7
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b21b      	sxth	r3, r3
 8000f96:	021b      	lsls	r3, r3, #8
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	b29a      	uxth	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	801a      	strh	r2, [r3, #0]
        o->x     = b[8]  | (b[9]  << 8);
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	3308      	adds	r3, #8
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	b21a      	sxth	r2, r3
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	3309      	adds	r3, #9
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	021b      	lsls	r3, r3, #8
 8000fb6:	b21b      	sxth	r3, r3
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	805a      	strh	r2, [r3, #2]
        o->y     = b[10] | (b[11] << 8);
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	330a      	adds	r3, #10
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	b21a      	sxth	r2, r3
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	330b      	adds	r3, #11
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	021b      	lsls	r3, r3, #8
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	809a      	strh	r2, [r3, #4]
        o->w     = b[12] | (b[13] << 8);
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	330c      	adds	r3, #12
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	b21a      	sxth	r2, r3
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	330d      	adds	r3, #13
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	b21b      	sxth	r3, r3
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	80da      	strh	r2, [r3, #6]
        o->h     = b[14] | (b[15] << 8);
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	330e      	adds	r3, #14
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	b21a      	sxth	r2, r3
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	330f      	adds	r3, #15
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	b21b      	sxth	r3, r3
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	b21b      	sxth	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b21b      	sxth	r3, r3
 8001016:	b29a      	uxth	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	811a      	strh	r2, [r3, #8]
        o->angle = b[16] | (b[17] << 8);
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	3310      	adds	r3, #16
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	b21a      	sxth	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	3311      	adds	r3, #17
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	b21b      	sxth	r3, r3
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	b21b      	sxth	r3, r3
 8001030:	4313      	orrs	r3, r2
 8001032:	b21a      	sxth	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	815a      	strh	r2, [r3, #10]
        o->idx   = b[18];
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	3312      	adds	r3, #18
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	731a      	strb	r2, [r3, #12]
        o->age   = b[19];
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	3313      	adds	r3, #19
 8001046:	781a      	ldrb	r2, [r3, #0]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	735a      	strb	r2, [r3, #13]

        return true;
 800104c:	2301      	movs	r3, #1
    }
 800104e:	4618      	mov	r0, r3
 8001050:	3724      	adds	r7, #36	@ 0x24
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <_ZN6Gimbal12handle_blockERK9PixyBlock>:

    // updates the smoothed values based on blk, updates CCR after finding values
    void handle_block(const PixyBlock &blk) {
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
 8001062:	6039      	str	r1, [r7, #0]
        if (blk.sig == 1) {
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	2b01      	cmp	r3, #1
 800106a:	d15b      	bne.n	8001124 <_ZN6Gimbal12handle_blockERK9PixyBlock+0xca>
            smooth_x = alpha * blk.x + (1.0f - alpha) * smooth_x;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	ed93 7a06 	vldr	s14, [r3, #24]
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	885b      	ldrh	r3, [r3, #2]
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800107e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	edd3 7a06 	vldr	s15, [r3, #24]
 8001088:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800108c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	edd3 7a04 	vldr	s15, [r3, #16]
 8001096:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800109a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	edc3 7a04 	vstr	s15, [r3, #16]
            smooth_y = alpha * blk.y + (1.0f - alpha) * smooth_y;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	ed93 7a06 	vldr	s14, [r3, #24]
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	889b      	ldrh	r3, [r3, #4]
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	edd3 7a06 	vldr	s15, [r3, #24]
 80010c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80010c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	edd3 7a05 	vldr	s15, [r3, #20]
 80010ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	edc3 7a05 	vstr	s15, [r3, #20]

            A_v = calculate_A_v(smooth_y, A_v);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	edd3 7a05 	vldr	s15, [r3, #20]
 80010e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010e6:	ee17 3a90 	vmov	r3, s15
 80010ea:	b299      	uxth	r1, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	8b9b      	ldrh	r3, [r3, #28]
 80010f0:	461a      	mov	r2, r3
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f000 f926 	bl	8001344 <_ZN6Gimbal13calculate_A_vEtt>
 80010f8:	4603      	mov	r3, r0
 80010fa:	461a      	mov	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	839a      	strh	r2, [r3, #28]
            A_h = calculate_A_h(smooth_x, A_h);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	edd3 7a04 	vldr	s15, [r3, #16]
 8001106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110a:	ee17 3a90 	vmov	r3, s15
 800110e:	b299      	uxth	r1, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	8bdb      	ldrh	r3, [r3, #30]
 8001114:	461a      	mov	r2, r3
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f000 f986 	bl	8001428 <_ZN6Gimbal13calculate_A_hEtt>
 800111c:	4603      	mov	r3, r0
 800111e:	461a      	mov	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	83da      	strh	r2, [r3, #30]
        }

        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_1, A_v);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	8b9a      	ldrh	r2, [r3, #28]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_2, A_h);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	8bda      	ldrh	r2, [r3, #30]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <_ZN6Gimbal13process_bytesEPht>:

    // adds received bytes to frame_buf and converts frame_buf to PixyBlock when 20 have arrived
    void process_bytes(uint8_t *data, uint16_t len) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	4613      	mov	r3, r2
 8001150:	80fb      	strh	r3, [r7, #6]
        for (uint16_t i = 0; i < len; i++) {
 8001152:	2300      	movs	r3, #0
 8001154:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001156:	e061      	b.n	800121c <_ZN6Gimbal13process_bytesEPht+0xd8>
            uint8_t b = data[i];
 8001158:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	4413      	add	r3, r2
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            frame_buf[frame_pos++] = b;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	b2d1      	uxtb	r1, r2
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	f882 1142 	strb.w	r1, [r2, #322]	@ 0x142
 8001174:	461a      	mov	r2, r3
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	4413      	add	r3, r2
 800117a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800117e:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122

            if (frame_pos >= 4) {
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 8001188:	2b03      	cmp	r3, #3
 800118a:	d929      	bls.n	80011e0 <_ZN6Gimbal13process_bytesEPht+0x9c>
                if (!(frame_buf[0] == 0xAF && frame_buf[1] == 0xC1 && frame_buf[2] == 0x21 && frame_buf[3] == 0x0E)) {
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f893 3122 	ldrb.w	r3, [r3, #290]	@ 0x122
 8001192:	2baf      	cmp	r3, #175	@ 0xaf
 8001194:	d10e      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	f893 3123 	ldrb.w	r3, [r3, #291]	@ 0x123
 800119c:	2bc1      	cmp	r3, #193	@ 0xc1
 800119e:	d109      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	f893 3124 	ldrb.w	r3, [r3, #292]	@ 0x124
 80011a6:	2b21      	cmp	r3, #33	@ 0x21
 80011a8:	d104      	bne.n	80011b4 <_ZN6Gimbal13process_bytesEPht+0x70>
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 80011b0:	2b0e      	cmp	r3, #14
 80011b2:	d015      	beq.n	80011e0 <_ZN6Gimbal13process_bytesEPht+0x9c>
                    memmove(frame_buf, frame_buf + 1, --frame_pos);
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f503 7091 	add.w	r0, r3, #290	@ 0x122
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 80011c0:	1c59      	adds	r1, r3, #1
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011c8:	3b01      	subs	r3, #1
 80011ca:	b2da      	uxtb	r2, r3
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011d8:	461a      	mov	r2, r3
 80011da:	f009 fb53 	bl	800a884 <memmove>
                    continue;
 80011de:	e01a      	b.n	8001216 <_ZN6Gimbal13process_bytesEPht+0xd2>
                }
            }

            if (frame_pos == 20) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	f893 3142 	ldrb.w	r3, [r3, #322]	@ 0x142
 80011e6:	2b14      	cmp	r3, #20
 80011e8:	d115      	bne.n	8001216 <_ZN6Gimbal13process_bytesEPht+0xd2>
                PixyBlock p;
                if (parse_one_block(frame_buf, &p))
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f503 7391 	add.w	r3, r3, #290	@ 0x122
 80011f0:	f107 0214 	add.w	r2, r7, #20
 80011f4:	4619      	mov	r1, r3
 80011f6:	68f8      	ldr	r0, [r7, #12]
 80011f8:	f7ff fe84 	bl	8000f04 <_ZN6Gimbal15parse_one_blockEPKhP9PixyBlock>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d005      	beq.n	800120e <_ZN6Gimbal13process_bytesEPht+0xca>
                    handle_block(p);
 8001202:	f107 0314 	add.w	r3, r7, #20
 8001206:	4619      	mov	r1, r3
 8001208:	68f8      	ldr	r0, [r7, #12]
 800120a:	f7ff ff26 	bl	800105a <_ZN6Gimbal12handle_blockERK9PixyBlock>

                frame_pos = 0;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
        for (uint16_t i = 0; i < len; i++) {
 8001216:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001218:	3301      	adds	r3, #1
 800121a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800121c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800121e:	88fb      	ldrh	r3, [r7, #6]
 8001220:	429a      	cmp	r2, r3
 8001222:	d399      	bcc.n	8001158 <_ZN6Gimbal13process_bytesEPht+0x14>
            }
        }
    }
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3728      	adds	r7, #40	@ 0x28
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef>:
public:
    // default constructor for gimbal, init will actually construct the gimbal
    Gimbal() = default;

    // initializes the gimbal, need this instead of constructor so initialization happens after main.c even with globals
    void init(TIM_HandleTypeDef* servo_tim_in, TIM_HandleTypeDef* cam_tim_in, UART_HandleTypeDef* uart_in) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
 800123c:	603b      	str	r3, [r7, #0]
        servo_tim = servo_tim_in;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	68ba      	ldr	r2, [r7, #8]
 8001242:	601a      	str	r2, [r3, #0]
        cam_tim = cam_tim_in;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	605a      	str	r2, [r3, #4]
        uart = uart_in;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	683a      	ldr	r2, [r7, #0]
 800124e:	609a      	str	r2, [r3, #8]

        max_step = 300;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001256:	819a      	strh	r2, [r3, #12]
        smooth_x = 157.5f;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4a26      	ldr	r2, [pc, #152]	@ (80012f4 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xc4>)
 800125c:	611a      	str	r2, [r3, #16]
        smooth_y = 103.5f;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4a25      	ldr	r2, [pc, #148]	@ (80012f8 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xc8>)
 8001262:	615a      	str	r2, [r3, #20]
        alpha = 1.0f;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800126a:	619a      	str	r2, [r3, #24]
        A_v = 1500;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001272:	839a      	strh	r2, [r3, #28]
        A_h = 1500;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800127a:	83da      	strh	r2, [r3, #30]

        uint8_t cmd[6] = {0xAE, 0xC1, 0x20, 0x02, 0x01, 0xFF};
 800127c:	4a1f      	ldr	r2, [pc, #124]	@ (80012fc <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef+0xcc>)
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001286:	6018      	str	r0, [r3, #0]
 8001288:	3304      	adds	r3, #4
 800128a:	8019      	strh	r1, [r3, #0]
        memcpy(tx_buff, cmd, 6);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f203 1343 	addw	r3, r3, #323	@ 0x143
 8001292:	461a      	mov	r2, r3
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	6818      	ldr	r0, [r3, #0]
 800129a:	6010      	str	r0, [r2, #0]
 800129c:	889b      	ldrh	r3, [r3, #4]
 800129e:	8093      	strh	r3, [r2, #4]

        HAL_TIM_PWM_Start(servo_tim, TIM_CHANNEL_1);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f005 fba6 	bl	80069f8 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(servo_tim, TIM_CHANNEL_2);
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2104      	movs	r1, #4
 80012b2:	4618      	mov	r0, r3
 80012b4:	f005 fba0 	bl	80069f8 <HAL_TIM_PWM_Start>
        HAL_TIM_Base_Start_IT(cam_tim);
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	4618      	mov	r0, r3
 80012be:	f005 fac9 	bl	8006854 <HAL_TIM_Base_Start_IT>

        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_1, A_v);
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8b9a      	ldrh	r2, [r3, #28]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(servo_tim, TIM_CHANNEL_2, A_h);
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	8bda      	ldrh	r2, [r3, #30]
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	639a      	str	r2, [r3, #56]	@ 0x38

        HAL_UARTEx_ReceiveToIdle_DMA(uart, dma_rx_buf, DMA_RX_BUFFER_SIZE);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	6898      	ldr	r0, [r3, #8]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	3320      	adds	r3, #32
 80012e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012e6:	4619      	mov	r1, r3
 80012e8:	f008 fb84 	bl	80099f4 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
 80012ec:	bf00      	nop
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	431d8000 	.word	0x431d8000
 80012f8:	42cf0000 	.word	0x42cf0000
 80012fc:	0800c488 	.word	0x0800c488

08001300 <_ZN6Gimbal16process_rx_bytesEt>:

    void process_rx_bytes(uint16_t size) {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	807b      	strh	r3, [r7, #2]
    	process_bytes(dma_rx_buf, size);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3320      	adds	r3, #32
 8001310:	887a      	ldrh	r2, [r7, #2]
 8001312:	4619      	mov	r1, r3
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff15 	bl	8001144 <_ZN6Gimbal13process_bytesEPht>
    }
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <_ZN6Gimbal11request_posEv>:

    // requests a pixy block from the pixy cam
    void request_pos() {
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
        HAL_UART_Transmit_IT(uart, tx_buff, sizeof(tx_buff));
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6898      	ldr	r0, [r3, #8]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f203 1343 	addw	r3, r3, #323	@ 0x143
 8001334:	2206      	movs	r2, #6
 8001336:	4619      	mov	r1, r3
 8001338:	f006 fdb0 	bl	8007e9c <HAL_UART_Transmit_IT>
    }
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <_ZN6Gimbal13calculate_A_vEtt>:
            dma_last_pos = pos;
        }
    }

    // calculates new vertical CCR
    uint16_t calculate_A_v(uint16_t y, uint16_t A_v) {
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	807b      	strh	r3, [r7, #2]
 8001350:	4613      	mov	r3, r2
 8001352:	803b      	strh	r3, [r7, #0]
        if (y > 108.5f || y < 98.5f) {
 8001354:	887b      	ldrh	r3, [r7, #2]
 8001356:	ee07 3a90 	vmov	s15, r3
 800135a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800135e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001418 <_ZN6Gimbal13calculate_A_vEtt+0xd4>
 8001362:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136a:	dc0b      	bgt.n	8001384 <_ZN6Gimbal13calculate_A_vEtt+0x40>
 800136c:	887b      	ldrh	r3, [r7, #2]
 800136e:	ee07 3a90 	vmov	s15, r3
 8001372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001376:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 800141c <_ZN6Gimbal13calculate_A_vEtt+0xd8>
 800137a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800137e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001382:	d541      	bpl.n	8001408 <_ZN6Gimbal13calculate_A_vEtt+0xc4>
            int16_t delta = (y - 103.5f) / 5.175f * (5.0f) / 2.0f;
 8001384:	887b      	ldrh	r3, [r7, #2]
 8001386:	ee07 3a90 	vmov	s15, r3
 800138a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800138e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001420 <_ZN6Gimbal13calculate_A_vEtt+0xdc>
 8001392:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001396:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001424 <_ZN6Gimbal13calculate_A_vEtt+0xe0>
 800139a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800139e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80013a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013a6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80013aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013b2:	ee17 3a90 	vmov	r3, s15
 80013b6:	81fb      	strh	r3, [r7, #14]
            if (delta > max_step) delta = max_step;
 80013b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	8992      	ldrh	r2, [r2, #12]
 80013c0:	4293      	cmp	r3, r2
 80013c2:	dd02      	ble.n	80013ca <_ZN6Gimbal13calculate_A_vEtt+0x86>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	899b      	ldrh	r3, [r3, #12]
 80013c8:	81fb      	strh	r3, [r7, #14]
            if (delta < -max_step) delta = -max_step;
 80013ca:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	899b      	ldrh	r3, [r3, #12]
 80013d2:	425b      	negs	r3, r3
 80013d4:	429a      	cmp	r2, r3
 80013d6:	da04      	bge.n	80013e2 <_ZN6Gimbal13calculate_A_vEtt+0x9e>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	899b      	ldrh	r3, [r3, #12]
 80013dc:	425b      	negs	r3, r3
 80013de:	b29b      	uxth	r3, r3
 80013e0:	81fb      	strh	r3, [r7, #14]

            A_v += delta;
 80013e2:	89fa      	ldrh	r2, [r7, #14]
 80013e4:	883b      	ldrh	r3, [r7, #0]
 80013e6:	4413      	add	r3, r2
 80013e8:	803b      	strh	r3, [r7, #0]
            if (A_v > 2300) A_v = 2300;
 80013ea:	883b      	ldrh	r3, [r7, #0]
 80013ec:	f640 02fc 	movw	r2, #2300	@ 0x8fc
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d902      	bls.n	80013fa <_ZN6Gimbal13calculate_A_vEtt+0xb6>
 80013f4:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 80013f8:	803b      	strh	r3, [r7, #0]
            if (A_v < 800) A_v = 800;
 80013fa:	883b      	ldrh	r3, [r7, #0]
 80013fc:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8001400:	d202      	bcs.n	8001408 <_ZN6Gimbal13calculate_A_vEtt+0xc4>
 8001402:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8001406:	803b      	strh	r3, [r7, #0]
        }
        return A_v;
 8001408:	883b      	ldrh	r3, [r7, #0]
    }
 800140a:	4618      	mov	r0, r3
 800140c:	3714      	adds	r7, #20
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr
 8001416:	bf00      	nop
 8001418:	42d90000 	.word	0x42d90000
 800141c:	42c50000 	.word	0x42c50000
 8001420:	42cf0000 	.word	0x42cf0000
 8001424:	40a5999a 	.word	0x40a5999a

08001428 <_ZN6Gimbal13calculate_A_hEtt>:

    // calculates new horizontal CCR
    uint16_t calculate_A_h(uint16_t x, uint16_t A_h) {
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	460b      	mov	r3, r1
 8001432:	807b      	strh	r3, [r7, #2]
 8001434:	4613      	mov	r3, r2
 8001436:	803b      	strh	r3, [r7, #0]
        if (x > 165 || x < 150) {
 8001438:	887b      	ldrh	r3, [r7, #2]
 800143a:	2ba5      	cmp	r3, #165	@ 0xa5
 800143c:	d802      	bhi.n	8001444 <_ZN6Gimbal13calculate_A_hEtt+0x1c>
 800143e:	887b      	ldrh	r3, [r7, #2]
 8001440:	2b95      	cmp	r3, #149	@ 0x95
 8001442:	d841      	bhi.n	80014c8 <_ZN6Gimbal13calculate_A_hEtt+0xa0>
            int16_t delta = (157.5f - x) / 5.25f * (7.0f) / 2.0f;
 8001444:	887b      	ldrh	r3, [r7, #2]
 8001446:	ee07 3a90 	vmov	s15, r3
 800144a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80014d8 <_ZN6Gimbal13calculate_A_hEtt+0xb0>
 8001452:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001456:	eef1 6a05 	vmov.f32	s13, #21	@ 0x40a80000  5.250
 800145a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800145e:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 8001462:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001466:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800146a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800146e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001472:	ee17 3a90 	vmov	r3, s15
 8001476:	81fb      	strh	r3, [r7, #14]
            if (delta > max_step) delta = max_step;
 8001478:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	8992      	ldrh	r2, [r2, #12]
 8001480:	4293      	cmp	r3, r2
 8001482:	dd02      	ble.n	800148a <_ZN6Gimbal13calculate_A_hEtt+0x62>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	899b      	ldrh	r3, [r3, #12]
 8001488:	81fb      	strh	r3, [r7, #14]
            if (delta < -max_step) delta = -max_step;
 800148a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	899b      	ldrh	r3, [r3, #12]
 8001492:	425b      	negs	r3, r3
 8001494:	429a      	cmp	r2, r3
 8001496:	da04      	bge.n	80014a2 <_ZN6Gimbal13calculate_A_hEtt+0x7a>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	899b      	ldrh	r3, [r3, #12]
 800149c:	425b      	negs	r3, r3
 800149e:	b29b      	uxth	r3, r3
 80014a0:	81fb      	strh	r3, [r7, #14]

            A_h += delta;
 80014a2:	89fa      	ldrh	r2, [r7, #14]
 80014a4:	883b      	ldrh	r3, [r7, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	803b      	strh	r3, [r7, #0]
            if (A_h > 2500) A_h = 2500;
 80014aa:	883b      	ldrh	r3, [r7, #0]
 80014ac:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d902      	bls.n	80014ba <_ZN6Gimbal13calculate_A_hEtt+0x92>
 80014b4:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80014b8:	803b      	strh	r3, [r7, #0]
            if (A_h < 500) A_h = 500;
 80014ba:	883b      	ldrh	r3, [r7, #0]
 80014bc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014c0:	d202      	bcs.n	80014c8 <_ZN6Gimbal13calculate_A_hEtt+0xa0>
 80014c2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014c6:	803b      	strh	r3, [r7, #0]
        }
        return A_h;
 80014c8:	883b      	ldrh	r3, [r7, #0]
    }
 80014ca:	4618      	mov	r0, r3
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	431d8000 	.word	0x431d8000

080014dc <_ZN6GimbalC1Ev>:
    Gimbal() = default;
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	4618      	mov	r0, r3
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
	...

08001504 <_Z10event_loopv>:
//SD sd; // sd object used to handle updating CCR based on audio file
Gimbal gimbal; // need to update cam class to have default constuctor with init function
volatile bool send_req = false;

// main loop
void event_loop() {
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
    while (true) {
    	if (send_req) {
 8001508:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <_Z10event_loopv+0x1c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	2b00      	cmp	r3, #0
 8001510:	d0fa      	beq.n	8001508 <_Z10event_loopv+0x4>
    		send_req = false;
 8001512:	4b03      	ldr	r3, [pc, #12]	@ (8001520 <_Z10event_loopv+0x1c>)
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]
    		gimbal.request_pos();
 8001518:	4802      	ldr	r0, [pc, #8]	@ (8001524 <_Z10event_loopv+0x20>)
 800151a:	f7ff ff02 	bl	8001322 <_ZN6Gimbal11request_posEv>
    	if (send_req) {
 800151e:	e7f3      	b.n	8001508 <_Z10event_loopv+0x4>
 8001520:	2004033c 	.word	0x2004033c
 8001524:	200401f0 	.word	0x200401f0

08001528 <_Z4initv>:
    	}
    }
}

// initialize program and start event_loop
void init() {
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
//	sd.init(filename, &htim1, &hdma_tim1_up);
	gimbal.init(&htim4, &htim5, &huart2);
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <_Z4initv+0x20>)
 800152e:	4a07      	ldr	r2, [pc, #28]	@ (800154c <_Z4initv+0x24>)
 8001530:	4907      	ldr	r1, [pc, #28]	@ (8001550 <_Z4initv+0x28>)
 8001532:	4808      	ldr	r0, [pc, #32]	@ (8001554 <_Z4initv+0x2c>)
 8001534:	f7ff fe7c 	bl	8001230 <_ZN6Gimbal4initEP17TIM_HandleTypeDefS1_P20__UART_HandleTypeDef>
	gimbal.request_pos();
 8001538:	4806      	ldr	r0, [pc, #24]	@ (8001554 <_Z4initv+0x2c>)
 800153a:	f7ff fef2 	bl	8001322 <_ZN6Gimbal11request_posEv>
	event_loop();
 800153e:	f7ff ffe1 	bl	8001504 <_Z10event_loopv>
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	2004043c 	.word	0x2004043c
 800154c:	20040880 	.word	0x20040880
 8001550:	20040834 	.word	0x20040834
 8001554:	200401f0 	.word	0x200401f0

08001558 <HAL_TIM_PeriodElapsedCallback>:

// HAL C functions
extern "C" {

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a05      	ldr	r2, [pc, #20]	@ (800157c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d102      	bne.n	8001570 <HAL_TIM_PeriodElapsedCallback+0x18>
    	send_req = true;
 800156a:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800156c:	2201      	movs	r2, #1
 800156e:	701a      	strb	r2, [r3, #0]
    }
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	40000c00 	.word	0x40000c00
 8001580:	2004033c 	.word	0x2004033c

08001584 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	807b      	strh	r3, [r7, #2]
    if (huart == &huart2)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4a06      	ldr	r2, [pc, #24]	@ (80015ac <HAL_UARTEx_RxEventCallback+0x28>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d104      	bne.n	80015a2 <HAL_UARTEx_RxEventCallback+0x1e>
        gimbal.process_rx_bytes(size);
 8001598:	887b      	ldrh	r3, [r7, #2]
 800159a:	4619      	mov	r1, r3
 800159c:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <HAL_UARTEx_RxEventCallback+0x2c>)
 800159e:	f7ff feaf 	bl	8001300 <_ZN6Gimbal16process_rx_bytesEt>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2004043c 	.word	0x2004043c
 80015b0:	200401f0 	.word	0x200401f0

080015b4 <HAL_PostInit>:

void HAL_PostInit() {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
    init();
 80015b8:	f7ff ffb6 	bl	8001528 <_Z4initv>
}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}

080015c0 <_Z41__static_initialization_and_destruction_0v>:

}
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
Gimbal gimbal; // need to update cam class to have default constuctor with init function
 80015c4:	4802      	ldr	r0, [pc, #8]	@ (80015d0 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80015c6:	f7ff ff89 	bl	80014dc <_ZN6GimbalC1Ev>
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200401f0 	.word	0x200401f0

080015d4 <_GLOBAL__sub_I_gimbal>:
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	f7ff fff2 	bl	80015c0 <_Z41__static_initialization_and_destruction_0v>
 80015dc:	bd80      	pop	{r7, pc}

080015de <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015e2:	f001 fb14 	bl	8002c0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015e6:	f000 f821 	bl	800162c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ea:	f000 fccb 	bl	8001f84 <MX_GPIO_Init>
  MX_DMA_Init();
 80015ee:	f000 fc87 	bl	8001f00 <MX_DMA_Init>
  MX_TIM1_Init();
 80015f2:	f000 fa45 	bl	8001a80 <MX_TIM1_Init>
  MX_SPI1_Init();
 80015f6:	f000 f989 	bl	800190c <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 80015fa:	f000 f8cd 	bl	8001798 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 80015fe:	f000 faeb 	bl	8001bd8 <MX_TIM2_Init>
  MX_SPI2_Init();
 8001602:	f000 f9c1 	bl	8001988 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001606:	f000 f9fd 	bl	8001a04 <MX_SPI3_Init>
  MX_TIM3_Init();
 800160a:	f000 fb5b 	bl	8001cc4 <MX_TIM3_Init>
  MX_ADC1_Init();
 800160e:	f000 f85f 	bl	80016d0 <MX_ADC1_Init>
  MX_OPAMP2_Init();
 8001612:	f000 f959 	bl	80018c8 <MX_OPAMP2_Init>
  MX_USART2_UART_Init();
 8001616:	f000 f90b 	bl	8001830 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 800161a:	f000 fba1 	bl	8001d60 <MX_TIM4_Init>
  MX_TIM5_Init();
 800161e:	f000 fc21 	bl	8001e64 <MX_TIM5_Init>
//
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_PostInit();
 8001622:	f7ff ffc7 	bl	80015b4 <HAL_PostInit>
 8001626:	2300      	movs	r3, #0
//
//
//
//  }
  /* USER CODE END 3 */
}
 8001628:	4618      	mov	r0, r3
 800162a:	bd80      	pop	{r7, pc}

0800162c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b096      	sub	sp, #88	@ 0x58
 8001630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	2244      	movs	r2, #68	@ 0x44
 8001638:	2100      	movs	r1, #0
 800163a:	4618      	mov	r0, r3
 800163c:	f009 f93c 	bl	800a8b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001640:	463b      	mov	r3, r7
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800164e:	2000      	movs	r0, #0
 8001650:	f003 fb62 	bl	8004d18 <HAL_PWREx_ControlVoltageScaling>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800165a:	f000 fd4d 	bl	80020f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800165e:	2310      	movs	r3, #16
 8001660:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001662:	2301      	movs	r3, #1
 8001664:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800166a:	2360      	movs	r3, #96	@ 0x60
 800166c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800166e:	2302      	movs	r3, #2
 8001670:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001672:	2301      	movs	r3, #1
 8001674:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001676:	2301      	movs	r3, #1
 8001678:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800167a:	233c      	movs	r3, #60	@ 0x3c
 800167c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800167e:	2302      	movs	r3, #2
 8001680:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001682:	2302      	movs	r3, #2
 8001684:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001686:	2302      	movs	r3, #2
 8001688:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800168a:	f107 0314 	add.w	r3, r7, #20
 800168e:	4618      	mov	r0, r3
 8001690:	f003 fbf6 	bl	8004e80 <HAL_RCC_OscConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800169a:	f000 fd2d 	bl	80020f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169e:	230f      	movs	r3, #15
 80016a0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a2:	2303      	movs	r3, #3
 80016a4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016b2:	463b      	mov	r3, r7
 80016b4:	2105      	movs	r1, #5
 80016b6:	4618      	mov	r0, r3
 80016b8:	f003 fffc 	bl	80056b4 <HAL_RCC_ClockConfig>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80016c2:	f000 fd19 	bl	80020f8 <Error_Handler>
  }
}
 80016c6:	bf00      	nop
 80016c8:	3758      	adds	r7, #88	@ 0x58
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016d6:	463b      	mov	r3, r7
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
 80016e4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80016e6:	4b29      	ldr	r3, [pc, #164]	@ (800178c <MX_ADC1_Init+0xbc>)
 80016e8:	4a29      	ldr	r2, [pc, #164]	@ (8001790 <MX_ADC1_Init+0xc0>)
 80016ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV128;
 80016ec:	4b27      	ldr	r3, [pc, #156]	@ (800178c <MX_ADC1_Init+0xbc>)
 80016ee:	f44f 1220 	mov.w	r2, #2621440	@ 0x280000
 80016f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016f4:	4b25      	ldr	r3, [pc, #148]	@ (800178c <MX_ADC1_Init+0xbc>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016fa:	4b24      	ldr	r3, [pc, #144]	@ (800178c <MX_ADC1_Init+0xbc>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001700:	4b22      	ldr	r3, [pc, #136]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001702:	2200      	movs	r2, #0
 8001704:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001706:	4b21      	ldr	r3, [pc, #132]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001708:	2204      	movs	r2, #4
 800170a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800170c:	4b1f      	ldr	r3, [pc, #124]	@ (800178c <MX_ADC1_Init+0xbc>)
 800170e:	2200      	movs	r2, #0
 8001710:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001712:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001714:	2201      	movs	r2, #1
 8001716:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001718:	4b1c      	ldr	r3, [pc, #112]	@ (800178c <MX_ADC1_Init+0xbc>)
 800171a:	2201      	movs	r2, #1
 800171c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800171e:	4b1b      	ldr	r3, [pc, #108]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001726:	4b19      	ldr	r3, [pc, #100]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001728:	2200      	movs	r2, #0
 800172a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800172c:	4b17      	ldr	r3, [pc, #92]	@ (800178c <MX_ADC1_Init+0xbc>)
 800172e:	2200      	movs	r2, #0
 8001730:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001732:	4b16      	ldr	r3, [pc, #88]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001734:	2200      	movs	r2, #0
 8001736:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800173a:	4b14      	ldr	r3, [pc, #80]	@ (800178c <MX_ADC1_Init+0xbc>)
 800173c:	2200      	movs	r2, #0
 800173e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001740:	4b12      	ldr	r3, [pc, #72]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001742:	2200      	movs	r2, #0
 8001744:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001748:	4810      	ldr	r0, [pc, #64]	@ (800178c <MX_ADC1_Init+0xbc>)
 800174a:	f001 fc9b 	bl	8003084 <HAL_ADC_Init>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001754:	f000 fcd0 	bl	80020f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001758:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <MX_ADC1_Init+0xc4>)
 800175a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800175c:	2306      	movs	r3, #6
 800175e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001764:	237f      	movs	r3, #127	@ 0x7f
 8001766:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001768:	2304      	movs	r3, #4
 800176a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001770:	463b      	mov	r3, r7
 8001772:	4619      	mov	r1, r3
 8001774:	4805      	ldr	r0, [pc, #20]	@ (800178c <MX_ADC1_Init+0xbc>)
 8001776:	f001 ff9d 	bl	80036b4 <HAL_ADC_ConfigChannel>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001780:	f000 fcba 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001784:	bf00      	nop
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	20040340 	.word	0x20040340
 8001790:	50040000 	.word	0x50040000
 8001794:	04300002 	.word	0x04300002

08001798 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800179c:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 800179e:	4a23      	ldr	r2, [pc, #140]	@ (800182c <MX_LPUART1_UART_Init+0x94>)
 80017a0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80017a2:	4b21      	ldr	r3, [pc, #132]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017a8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80017b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80017b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80017bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017be:	220c      	movs	r2, #12
 80017c0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017c8:	4b17      	ldr	r3, [pc, #92]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017ce:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017d4:	4b14      	ldr	r3, [pc, #80]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80017da:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017dc:	2200      	movs	r2, #0
 80017de:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80017e0:	4811      	ldr	r0, [pc, #68]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017e2:	f006 fa7d 	bl	8007ce0 <HAL_UART_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80017ec:	f000 fc84 	bl	80020f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017f0:	2100      	movs	r1, #0
 80017f2:	480d      	ldr	r0, [pc, #52]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 80017f4:	f008 f882 	bl	80098fc <HAL_UARTEx_SetTxFifoThreshold>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80017fe:	f000 fc7b 	bl	80020f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001802:	2100      	movs	r1, #0
 8001804:	4808      	ldr	r0, [pc, #32]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 8001806:	f008 f8b7 	bl	8009978 <HAL_UARTEx_SetRxFifoThreshold>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001810:	f000 fc72 	bl	80020f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001814:	4804      	ldr	r0, [pc, #16]	@ (8001828 <MX_LPUART1_UART_Init+0x90>)
 8001816:	f008 f838 	bl	800988a <HAL_UARTEx_DisableFifoMode>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001820:	f000 fc6a 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	200403a8 	.word	0x200403a8
 800182c:	40008000 	.word	0x40008000

08001830 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001834:	4b22      	ldr	r3, [pc, #136]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 8001836:	4a23      	ldr	r2, [pc, #140]	@ (80018c4 <MX_USART2_UART_Init+0x94>)
 8001838:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800183a:	4b21      	ldr	r3, [pc, #132]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 800183c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001840:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001842:	4b1f      	ldr	r3, [pc, #124]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001848:	4b1d      	ldr	r3, [pc, #116]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 800184a:	2200      	movs	r2, #0
 800184c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800184e:	4b1c      	ldr	r3, [pc, #112]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001854:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 8001856:	220c      	movs	r2, #12
 8001858:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800185a:	4b19      	ldr	r3, [pc, #100]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001860:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001866:	4b16      	ldr	r3, [pc, #88]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 8001868:	2200      	movs	r2, #0
 800186a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800186c:	4b14      	ldr	r3, [pc, #80]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 800186e:	2200      	movs	r2, #0
 8001870:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001872:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 8001874:	2200      	movs	r2, #0
 8001876:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001878:	4811      	ldr	r0, [pc, #68]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 800187a:	f006 fa31 	bl	8007ce0 <HAL_UART_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001884:	f000 fc38 	bl	80020f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001888:	2100      	movs	r1, #0
 800188a:	480d      	ldr	r0, [pc, #52]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 800188c:	f008 f836 	bl	80098fc <HAL_UARTEx_SetTxFifoThreshold>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001896:	f000 fc2f 	bl	80020f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800189a:	2100      	movs	r1, #0
 800189c:	4808      	ldr	r0, [pc, #32]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 800189e:	f008 f86b 	bl	8009978 <HAL_UARTEx_SetRxFifoThreshold>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80018a8:	f000 fc26 	bl	80020f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80018ac:	4804      	ldr	r0, [pc, #16]	@ (80018c0 <MX_USART2_UART_Init+0x90>)
 80018ae:	f007 ffec 	bl	800988a <HAL_UARTEx_DisableFifoMode>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80018b8:	f000 fc1e 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	2004043c 	.word	0x2004043c
 80018c4:	40004400 	.word	0x40004400

080018c8 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 80018cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001904 <MX_OPAMP2_Init+0x3c>)
 80018ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001908 <MX_OPAMP2_Init+0x40>)
 80018d0:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_LOW;
 80018d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001904 <MX_OPAMP2_Init+0x3c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_FOLLOWER_MODE;
 80018d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <MX_OPAMP2_Init+0x3c>)
 80018da:	220c      	movs	r2, #12
 80018dc:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80018de:	4b09      	ldr	r3, [pc, #36]	@ (8001904 <MX_OPAMP2_Init+0x3c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	615a      	str	r2, [r3, #20]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER;
 80018e4:	4b07      	ldr	r3, [pc, #28]	@ (8001904 <MX_OPAMP2_Init+0x3c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	609a      	str	r2, [r3, #8]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80018ea:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <MX_OPAMP2_Init+0x3c>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80018f0:	4804      	ldr	r0, [pc, #16]	@ (8001904 <MX_OPAMP2_Init+0x3c>)
 80018f2:	f003 f91b 	bl	8004b2c <HAL_OPAMP_Init>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_OPAMP2_Init+0x38>
  {
    Error_Handler();
 80018fc:	f000 fbfc 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8001900:	bf00      	nop
 8001902:	bd80      	pop	{r7, pc}
 8001904:	20040530 	.word	0x20040530
 8001908:	40007810 	.word	0x40007810

0800190c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001910:	4b1b      	ldr	r3, [pc, #108]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001912:	4a1c      	ldr	r2, [pc, #112]	@ (8001984 <MX_SPI1_Init+0x78>)
 8001914:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001916:	4b1a      	ldr	r3, [pc, #104]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001918:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800191c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800191e:	4b18      	ldr	r3, [pc, #96]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001920:	2200      	movs	r2, #0
 8001922:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001924:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001926:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800192a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800192c:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <MX_SPI1_Init+0x74>)
 800192e:	2200      	movs	r2, #0
 8001930:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001934:	2200      	movs	r2, #0
 8001936:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001938:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <MX_SPI1_Init+0x74>)
 800193a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800193e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001940:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001942:	2220      	movs	r2, #32
 8001944:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001946:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001948:	2200      	movs	r2, #0
 800194a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <MX_SPI1_Init+0x74>)
 800194e:	2200      	movs	r2, #0
 8001950:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001954:	2200      	movs	r2, #0
 8001956:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001958:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <MX_SPI1_Init+0x74>)
 800195a:	2207      	movs	r2, #7
 800195c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800195e:	4b08      	ldr	r3, [pc, #32]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001960:	2200      	movs	r2, #0
 8001962:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001964:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <MX_SPI1_Init+0x74>)
 8001966:	2208      	movs	r2, #8
 8001968:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800196a:	4805      	ldr	r0, [pc, #20]	@ (8001980 <MX_SPI1_Init+0x74>)
 800196c:	f004 fe78 	bl	8006660 <HAL_SPI_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001976:	f000 fbbf 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20040564 	.word	0x20040564
 8001984:	40013000 	.word	0x40013000

08001988 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800198c:	4b1b      	ldr	r3, [pc, #108]	@ (80019fc <MX_SPI2_Init+0x74>)
 800198e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a00 <MX_SPI2_Init+0x78>)
 8001990:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001992:	4b1a      	ldr	r3, [pc, #104]	@ (80019fc <MX_SPI2_Init+0x74>)
 8001994:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001998:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800199a:	4b18      	ldr	r3, [pc, #96]	@ (80019fc <MX_SPI2_Init+0x74>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80019a0:	4b16      	ldr	r3, [pc, #88]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019a2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80019a6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019a8:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019ae:	4b13      	ldr	r3, [pc, #76]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019b4:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019ba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80019bc:	4b0f      	ldr	r3, [pc, #60]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019be:	2228      	movs	r2, #40	@ 0x28
 80019c0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019c2:	4b0e      	ldr	r3, [pc, #56]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019c8:	4b0c      	ldr	r3, [pc, #48]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ce:	4b0b      	ldr	r3, [pc, #44]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80019d4:	4b09      	ldr	r3, [pc, #36]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019d6:	2207      	movs	r2, #7
 80019d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019da:	4b08      	ldr	r3, [pc, #32]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019dc:	2200      	movs	r2, #0
 80019de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019e0:	4b06      	ldr	r3, [pc, #24]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019e2:	2208      	movs	r2, #8
 80019e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80019e6:	4805      	ldr	r0, [pc, #20]	@ (80019fc <MX_SPI2_Init+0x74>)
 80019e8:	f004 fe3a 	bl	8006660 <HAL_SPI_Init>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80019f2:	f000 fb81 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	200405c8 	.word	0x200405c8
 8001a00:	40003800 	.word	0x40003800

08001a04 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001a08:	4b1b      	ldr	r3, [pc, #108]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a0a:	4a1c      	ldr	r2, [pc, #112]	@ (8001a7c <MX_SPI3_Init+0x78>)
 8001a0c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a14:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a16:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a1e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a22:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a24:	4b14      	ldr	r3, [pc, #80]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a2a:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a30:	4b11      	ldr	r3, [pc, #68]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a36:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a38:	4b0f      	ldr	r3, [pc, #60]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a44:	4b0c      	ldr	r3, [pc, #48]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a50:	4b09      	ldr	r3, [pc, #36]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a52:	2207      	movs	r2, #7
 8001a54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a56:	4b08      	ldr	r3, [pc, #32]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a5c:	4b06      	ldr	r3, [pc, #24]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a5e:	2208      	movs	r2, #8
 8001a60:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a62:	4805      	ldr	r0, [pc, #20]	@ (8001a78 <MX_SPI3_Init+0x74>)
 8001a64:	f004 fdfc 	bl	8006660 <HAL_SPI_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001a6e:	f000 fb43 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	2004062c 	.word	0x2004062c
 8001a7c:	40003c00 	.word	0x40003c00

08001a80 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b09a      	sub	sp, #104	@ 0x68
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a86:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a94:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aa0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]
 8001ab0:	615a      	str	r2, [r3, #20]
 8001ab2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	222c      	movs	r2, #44	@ 0x2c
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f008 fefc 	bl	800a8b8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ac0:	4b43      	ldr	r3, [pc, #268]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001ac2:	4a44      	ldr	r2, [pc, #272]	@ (8001bd4 <MX_TIM1_Init+0x154>)
 8001ac4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ac6:	4b42      	ldr	r3, [pc, #264]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001acc:	4b40      	ldr	r3, [pc, #256]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 8001ad2:	4b3f      	ldr	r3, [pc, #252]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001ad4:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001ad8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ada:	4b3d      	ldr	r3, [pc, #244]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ae0:	4b3b      	ldr	r3, [pc, #236]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae6:	4b3a      	ldr	r3, [pc, #232]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001aec:	4838      	ldr	r0, [pc, #224]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001aee:	f004 fe5a 	bl	80067a6 <HAL_TIM_Base_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001af8:	f000 fafe 	bl	80020f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001afc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b00:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b02:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001b06:	4619      	mov	r1, r3
 8001b08:	4831      	ldr	r0, [pc, #196]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001b0a:	f005 fa97 	bl	800703c <HAL_TIM_ConfigClockSource>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001b14:	f000 faf0 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b18:	482d      	ldr	r0, [pc, #180]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001b1a:	f004 ff0b 	bl	8006934 <HAL_TIM_PWM_Init>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001b24:	f000 fae8 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b28:	2320      	movs	r3, #32
 8001b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b34:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4825      	ldr	r0, [pc, #148]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001b3c:	f005 ffac 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001b46:	f000 fad7 	bl	80020f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b4a:	2360      	movs	r3, #96	@ 0x60
 8001b4c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b52:	2300      	movs	r3, #0
 8001b54:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b56:	2300      	movs	r3, #0
 8001b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b62:	2300      	movs	r3, #0
 8001b64:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b66:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4818      	ldr	r0, [pc, #96]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001b70:	f005 f950 	bl	8006e14 <HAL_TIM_PWM_ConfigChannel>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001b7a:	f000 fabd 	bl	80020f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b82:	2300      	movs	r3, #0
 8001b84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001ba0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4807      	ldr	r0, [pc, #28]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001bb4:	f005 fff8 	bl	8007ba8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001bbe:	f000 fa9b 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001bc2:	4803      	ldr	r0, [pc, #12]	@ (8001bd0 <MX_TIM1_Init+0x150>)
 8001bc4:	f000 fe18 	bl	80027f8 <HAL_TIM_MspPostInit>

}
 8001bc8:	bf00      	nop
 8001bca:	3768      	adds	r7, #104	@ 0x68
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20040750 	.word	0x20040750
 8001bd4:	40012c00 	.word	0x40012c00

08001bd8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b08e      	sub	sp, #56	@ 0x38
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bde:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	605a      	str	r2, [r3, #4]
 8001be8:	609a      	str	r2, [r3, #8]
 8001bea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bec:	f107 031c 	add.w	r3, r7, #28
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bf8:	463b      	mov	r3, r7
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	60da      	str	r2, [r3, #12]
 8001c04:	611a      	str	r2, [r3, #16]
 8001c06:	615a      	str	r2, [r3, #20]
 8001c08:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c10:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c12:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c18:	4b29      	ldr	r3, [pc, #164]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 8001c1e:	4b28      	ldr	r3, [pc, #160]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c20:	f240 52db 	movw	r2, #1499	@ 0x5db
 8001c24:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c26:	4b26      	ldr	r3, [pc, #152]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2c:	4b24      	ldr	r3, [pc, #144]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c32:	4823      	ldr	r0, [pc, #140]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c34:	f004 fdb7 	bl	80067a6 <HAL_TIM_Base_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001c3e:	f000 fa5b 	bl	80020f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c48:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	481c      	ldr	r0, [pc, #112]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c50:	f005 f9f4 	bl	800703c <HAL_TIM_ConfigClockSource>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001c5a:	f000 fa4d 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c5e:	4818      	ldr	r0, [pc, #96]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c60:	f004 fe68 	bl	8006934 <HAL_TIM_PWM_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001c6a:	f000 fa45 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c76:	f107 031c 	add.w	r3, r7, #28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4810      	ldr	r0, [pc, #64]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001c7e:	f005 ff0b 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001c88:	f000 fa36 	bl	80020f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c8c:	2360      	movs	r3, #96	@ 0x60
 8001c8e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c94:	2300      	movs	r3, #0
 8001c96:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c9c:	463b      	mov	r3, r7
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4807      	ldr	r0, [pc, #28]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001ca4:	f005 f8b6 	bl	8006e14 <HAL_TIM_PWM_ConfigChannel>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001cae:	f000 fa23 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001cb2:	4803      	ldr	r0, [pc, #12]	@ (8001cc0 <MX_TIM2_Init+0xe8>)
 8001cb4:	f000 fda0 	bl	80027f8 <HAL_TIM_MspPostInit>

}
 8001cb8:	bf00      	nop
 8001cba:	3738      	adds	r7, #56	@ 0x38
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	2004079c 	.word	0x2004079c

08001cc4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cca:	f107 0310 	add.w	r3, r7, #16
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd8:	1d3b      	adds	r3, r7, #4
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ce2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8001d5c <MX_TIM3_Init+0x98>)
 8001ce6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 119;
 8001ce8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001cea:	2277      	movs	r2, #119	@ 0x77
 8001cec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cee:	4b1a      	ldr	r3, [pc, #104]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8001cf4:	4b18      	ldr	r3, [pc, #96]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001cf6:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8001cfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfc:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d02:	4b15      	ldr	r3, [pc, #84]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d08:	4813      	ldr	r0, [pc, #76]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001d0a:	f004 fd4c 	bl	80067a6 <HAL_TIM_Base_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001d14:	f000 f9f0 	bl	80020f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d1e:	f107 0310 	add.w	r3, r7, #16
 8001d22:	4619      	mov	r1, r3
 8001d24:	480c      	ldr	r0, [pc, #48]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001d26:	f005 f989 	bl	800703c <HAL_TIM_ConfigClockSource>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001d30:	f000 f9e2 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d34:	2300      	movs	r3, #0
 8001d36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d3c:	1d3b      	adds	r3, r7, #4
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4805      	ldr	r0, [pc, #20]	@ (8001d58 <MX_TIM3_Init+0x94>)
 8001d42:	f005 fea9 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001d4c:	f000 f9d4 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d50:	bf00      	nop
 8001d52:	3720      	adds	r7, #32
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	200407e8 	.word	0x200407e8
 8001d5c:	40000400 	.word	0x40000400

08001d60 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08e      	sub	sp, #56	@ 0x38
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d74:	f107 031c 	add.w	r3, r7, #28
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
 8001d7c:	605a      	str	r2, [r3, #4]
 8001d7e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d80:	463b      	mov	r3, r7
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	609a      	str	r2, [r3, #8]
 8001d8a:	60da      	str	r2, [r3, #12]
 8001d8c:	611a      	str	r2, [r3, #16]
 8001d8e:	615a      	str	r2, [r3, #20]
 8001d90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d92:	4b32      	ldr	r3, [pc, #200]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001d94:	4a32      	ldr	r2, [pc, #200]	@ (8001e60 <MX_TIM4_Init+0x100>)
 8001d96:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 119;
 8001d98:	4b30      	ldr	r3, [pc, #192]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001d9a:	2277      	movs	r2, #119	@ 0x77
 8001d9c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2499;
 8001da4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001da6:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001daa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dac:	4b2b      	ldr	r3, [pc, #172]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001db8:	4828      	ldr	r0, [pc, #160]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001dba:	f004 fcf4 	bl	80067a6 <HAL_TIM_Base_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001dc4:	f000 f998 	bl	80020f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001dce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4821      	ldr	r0, [pc, #132]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001dd6:	f005 f931 	bl	800703c <HAL_TIM_ConfigClockSource>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001de0:	f000 f98a 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001de4:	481d      	ldr	r0, [pc, #116]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001de6:	f004 fda5 	bl	8006934 <HAL_TIM_PWM_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001df0:	f000 f982 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df4:	2300      	movs	r3, #0
 8001df6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001dfc:	f107 031c 	add.w	r3, r7, #28
 8001e00:	4619      	mov	r1, r3
 8001e02:	4816      	ldr	r0, [pc, #88]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001e04:	f005 fe48 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001e0e:	f000 f973 	bl	80020f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e12:	2360      	movs	r3, #96	@ 0x60
 8001e14:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e22:	463b      	mov	r3, r7
 8001e24:	2200      	movs	r2, #0
 8001e26:	4619      	mov	r1, r3
 8001e28:	480c      	ldr	r0, [pc, #48]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001e2a:	f004 fff3 	bl	8006e14 <HAL_TIM_PWM_ConfigChannel>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001e34:	f000 f960 	bl	80020f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e38:	463b      	mov	r3, r7
 8001e3a:	2204      	movs	r2, #4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4807      	ldr	r0, [pc, #28]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001e40:	f004 ffe8 	bl	8006e14 <HAL_TIM_PWM_ConfigChannel>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8001e4a:	f000 f955 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e4e:	4803      	ldr	r0, [pc, #12]	@ (8001e5c <MX_TIM4_Init+0xfc>)
 8001e50:	f000 fcd2 	bl	80027f8 <HAL_TIM_MspPostInit>

}
 8001e54:	bf00      	nop
 8001e56:	3738      	adds	r7, #56	@ 0x38
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20040834 	.word	0x20040834
 8001e60:	40000800 	.word	0x40000800

08001e64 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e6a:	f107 0310 	add.w	r3, r7, #16
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001e82:	4b1d      	ldr	r3, [pc, #116]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001e84:	4a1d      	ldr	r2, [pc, #116]	@ (8001efc <MX_TIM5_Init+0x98>)
 8001e86:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 119;
 8001e88:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001e8a:	2277      	movs	r2, #119	@ 0x77
 8001e8c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9999;
 8001e94:	4b18      	ldr	r3, [pc, #96]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001e96:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e9a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9c:	4b16      	ldr	r3, [pc, #88]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ea2:	4b15      	ldr	r3, [pc, #84]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001ea8:	4813      	ldr	r0, [pc, #76]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001eaa:	f004 fc7c 	bl	80067a6 <HAL_TIM_Base_Init>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001eb4:	f000 f920 	bl	80020f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ebc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ebe:	f107 0310 	add.w	r3, r7, #16
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	480c      	ldr	r0, [pc, #48]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001ec6:	f005 f8b9 	bl	800703c <HAL_TIM_ConfigClockSource>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001ed0:	f000 f912 	bl	80020f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001edc:	1d3b      	adds	r3, r7, #4
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <MX_TIM5_Init+0x94>)
 8001ee2:	f005 fdd9 	bl	8007a98 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001eec:	f000 f904 	bl	80020f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001ef0:	bf00      	nop
 8001ef2:	3720      	adds	r7, #32
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20040880 	.word	0x20040880
 8001efc:	40000c00 	.word	0x40000c00

08001f00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001f06:	4b1e      	ldr	r3, [pc, #120]	@ (8001f80 <MX_DMA_Init+0x80>)
 8001f08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f0a:	4a1d      	ldr	r2, [pc, #116]	@ (8001f80 <MX_DMA_Init+0x80>)
 8001f0c:	f043 0304 	orr.w	r3, r3, #4
 8001f10:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f12:	4b1b      	ldr	r3, [pc, #108]	@ (8001f80 <MX_DMA_Init+0x80>)
 8001f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f1e:	4b18      	ldr	r3, [pc, #96]	@ (8001f80 <MX_DMA_Init+0x80>)
 8001f20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f22:	4a17      	ldr	r2, [pc, #92]	@ (8001f80 <MX_DMA_Init+0x80>)
 8001f24:	f043 0301 	orr.w	r3, r3, #1
 8001f28:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f2a:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <MX_DMA_Init+0x80>)
 8001f2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	603b      	str	r3, [r7, #0]
 8001f34:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f36:	2200      	movs	r2, #0
 8001f38:	2100      	movs	r1, #0
 8001f3a:	200b      	movs	r0, #11
 8001f3c:	f002 f8c3 	bl	80040c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f40:	200b      	movs	r0, #11
 8001f42:	f002 f8dc 	bl	80040fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001f46:	2200      	movs	r2, #0
 8001f48:	2100      	movs	r1, #0
 8001f4a:	200c      	movs	r0, #12
 8001f4c:	f002 f8bb 	bl	80040c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001f50:	200c      	movs	r0, #12
 8001f52:	f002 f8d4 	bl	80040fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2100      	movs	r1, #0
 8001f5a:	200d      	movs	r0, #13
 8001f5c:	f002 f8b3 	bl	80040c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001f60:	200d      	movs	r0, #13
 8001f62:	f002 f8cc 	bl	80040fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	200e      	movs	r0, #14
 8001f6c:	f002 f8ab 	bl	80040c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001f70:	200e      	movs	r0, #14
 8001f72:	f002 f8c4 	bl	80040fe <HAL_NVIC_EnableIRQ>

}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40021000 	.word	0x40021000

08001f84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b08c      	sub	sp, #48	@ 0x30
 8001f88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8a:	f107 031c 	add.w	r3, r7, #28
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	605a      	str	r2, [r3, #4]
 8001f94:	609a      	str	r2, [r3, #8]
 8001f96:	60da      	str	r2, [r3, #12]
 8001f98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f9a:	4b4b      	ldr	r3, [pc, #300]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	4a4a      	ldr	r2, [pc, #296]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fa0:	f043 0320 	orr.w	r3, r3, #32
 8001fa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fa6:	4b48      	ldr	r3, [pc, #288]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001faa:	f003 0320 	and.w	r3, r3, #32
 8001fae:	61bb      	str	r3, [r7, #24]
 8001fb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fb2:	4b45      	ldr	r3, [pc, #276]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	4a44      	ldr	r2, [pc, #272]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fb8:	f043 0304 	orr.w	r3, r3, #4
 8001fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fbe:	4b42      	ldr	r3, [pc, #264]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	4b3f      	ldr	r3, [pc, #252]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	4a3e      	ldr	r2, [pc, #248]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fd6:	4b3c      	ldr	r3, [pc, #240]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe2:	4b39      	ldr	r3, [pc, #228]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fe6:	4a38      	ldr	r2, [pc, #224]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001fe8:	f043 0302 	orr.w	r3, r3, #2
 8001fec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fee:	4b36      	ldr	r3, [pc, #216]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ffa:	4b33      	ldr	r3, [pc, #204]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8001ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ffe:	4a32      	ldr	r2, [pc, #200]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8002000:	f043 0310 	orr.w	r3, r3, #16
 8002004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002006:	4b30      	ldr	r3, [pc, #192]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8002008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200a:	f003 0310 	and.w	r3, r3, #16
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002012:	4b2d      	ldr	r3, [pc, #180]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002016:	4a2c      	ldr	r2, [pc, #176]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8002018:	f043 0308 	orr.w	r3, r3, #8
 800201c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800201e:	4b2a      	ldr	r3, [pc, #168]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800202a:	4b27      	ldr	r3, [pc, #156]	@ (80020c8 <MX_GPIO_Init+0x144>)
 800202c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800202e:	4a26      	ldr	r2, [pc, #152]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8002030:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002034:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002036:	4b24      	ldr	r3, [pc, #144]	@ (80020c8 <MX_GPIO_Init+0x144>)
 8002038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800203a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800203e:	603b      	str	r3, [r7, #0]
 8002040:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 8002042:	f002 ff0d 	bl	8004e60 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, D_RST_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	2128      	movs	r1, #40	@ 0x28
 800204a:	4820      	ldr	r0, [pc, #128]	@ (80020cc <MX_GPIO_Init+0x148>)
 800204c:	f002 fd32 	bl	8004ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPI_CS_Pin|T_CS_Pin|D_CS_Pin, GPIO_PIN_RESET);
 8002050:	2200      	movs	r2, #0
 8002052:	f244 0105 	movw	r1, #16389	@ 0x4005
 8002056:	481e      	ldr	r0, [pc, #120]	@ (80020d0 <MX_GPIO_Init+0x14c>)
 8002058:	f002 fd2c 	bl	8004ab4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D_RST_Pin PF5 */
  GPIO_InitStruct.Pin = D_RST_Pin|GPIO_PIN_5;
 800205c:	2328      	movs	r3, #40	@ 0x28
 800205e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002060:	2301      	movs	r3, #1
 8002062:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002068:	2300      	movs	r3, #0
 800206a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800206c:	f107 031c 	add.w	r3, r7, #28
 8002070:	4619      	mov	r1, r3
 8002072:	4816      	ldr	r0, [pc, #88]	@ (80020cc <MX_GPIO_Init+0x148>)
 8002074:	f002 fb8c 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_CS_Pin T_CS_Pin D_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|T_CS_Pin|D_CS_Pin;
 8002078:	f244 0305 	movw	r3, #16389	@ 0x4005
 800207c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207e:	2301      	movs	r3, #1
 8002080:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002082:	2300      	movs	r3, #0
 8002084:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002086:	2300      	movs	r3, #0
 8002088:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800208a:	f107 031c 	add.w	r3, r7, #28
 800208e:	4619      	mov	r1, r3
 8002090:	480f      	ldr	r0, [pc, #60]	@ (80020d0 <MX_GPIO_Init+0x14c>)
 8002092:	f002 fb7d 	bl	8004790 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002096:	2380      	movs	r3, #128	@ 0x80
 8002098:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800209a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800209e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020a0:	2301      	movs	r3, #1
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020a4:	f107 031c 	add.w	r3, r7, #28
 80020a8:	4619      	mov	r1, r3
 80020aa:	4809      	ldr	r0, [pc, #36]	@ (80020d0 <MX_GPIO_Init+0x14c>)
 80020ac:	f002 fb70 	bl	8004790 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80020b0:	2200      	movs	r2, #0
 80020b2:	2100      	movs	r1, #0
 80020b4:	2017      	movs	r0, #23
 80020b6:	f002 f806 	bl	80040c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020ba:	2017      	movs	r0, #23
 80020bc:	f002 f81f 	bl	80040fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80020c0:	bf00      	nop
 80020c2:	3730      	adds	r7, #48	@ 0x30
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40021000 	.word	0x40021000
 80020cc:	48001400 	.word	0x48001400
 80020d0:	48000c00 	.word	0x48000c00

080020d4 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80020dc:	1d39      	adds	r1, r7, #4
 80020de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020e2:	2201      	movs	r2, #1
 80020e4:	4803      	ldr	r0, [pc, #12]	@ (80020f4 <__io_putchar+0x20>)
 80020e6:	f005 fe4b 	bl	8007d80 <HAL_UART_Transmit>
  return ch;
 80020ea:	687b      	ldr	r3, [r7, #4]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	200403a8 	.word	0x200403a8

080020f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020fc:	b672      	cpsid	i
}
 80020fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <Error_Handler+0x8>

08002104 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	4b0f      	ldr	r3, [pc, #60]	@ (8002148 <HAL_MspInit+0x44>)
 800210c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800210e:	4a0e      	ldr	r2, [pc, #56]	@ (8002148 <HAL_MspInit+0x44>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6613      	str	r3, [r2, #96]	@ 0x60
 8002116:	4b0c      	ldr	r3, [pc, #48]	@ (8002148 <HAL_MspInit+0x44>)
 8002118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002122:	4b09      	ldr	r3, [pc, #36]	@ (8002148 <HAL_MspInit+0x44>)
 8002124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002126:	4a08      	ldr	r2, [pc, #32]	@ (8002148 <HAL_MspInit+0x44>)
 8002128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800212c:	6593      	str	r3, [r2, #88]	@ 0x58
 800212e:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <HAL_MspInit+0x44>)
 8002130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000

0800214c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b0ae      	sub	sp, #184	@ 0xb8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002164:	f107 0310 	add.w	r3, r7, #16
 8002168:	2294      	movs	r2, #148	@ 0x94
 800216a:	2100      	movs	r1, #0
 800216c:	4618      	mov	r0, r3
 800216e:	f008 fba3 	bl	800a8b8 <memset>
  if(hadc->Instance==ADC1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a2b      	ldr	r2, [pc, #172]	@ (8002224 <HAL_ADC_MspInit+0xd8>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d14e      	bne.n	800221a <HAL_ADC_MspInit+0xce>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800217c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002180:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002182:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002186:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800218a:	2301      	movs	r3, #1
 800218c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800218e:	2301      	movs	r3, #1
 8002190:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002192:	2310      	movs	r3, #16
 8002194:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8002196:	2302      	movs	r3, #2
 8002198:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800219a:	2302      	movs	r3, #2
 800219c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800219e:	2302      	movs	r3, #2
 80021a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80021a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021a8:	f107 0310 	add.w	r3, r7, #16
 80021ac:	4618      	mov	r0, r3
 80021ae:	f003 fd3f 	bl	8005c30 <HAL_RCCEx_PeriphCLKConfig>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80021b8:	f7ff ff9e 	bl	80020f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80021bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002228 <HAL_ADC_MspInit+0xdc>)
 80021be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021c0:	4a19      	ldr	r2, [pc, #100]	@ (8002228 <HAL_ADC_MspInit+0xdc>)
 80021c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80021c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021c8:	4b17      	ldr	r3, [pc, #92]	@ (8002228 <HAL_ADC_MspInit+0xdc>)
 80021ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d4:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <HAL_ADC_MspInit+0xdc>)
 80021d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021d8:	4a13      	ldr	r2, [pc, #76]	@ (8002228 <HAL_ADC_MspInit+0xdc>)
 80021da:	f043 0304 	orr.w	r3, r3, #4
 80021de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021e0:	4b11      	ldr	r3, [pc, #68]	@ (8002228 <HAL_ADC_MspInit+0xdc>)
 80021e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80021ec:	2301      	movs	r3, #1
 80021ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80021f2:	230b      	movs	r3, #11
 80021f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021fe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002202:	4619      	mov	r1, r3
 8002204:	4809      	ldr	r0, [pc, #36]	@ (800222c <HAL_ADC_MspInit+0xe0>)
 8002206:	f002 fac3 	bl	8004790 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2100      	movs	r1, #0
 800220e:	2012      	movs	r0, #18
 8002210:	f001 ff59 	bl	80040c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002214:	2012      	movs	r0, #18
 8002216:	f001 ff72 	bl	80040fe <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800221a:	bf00      	nop
 800221c:	37b8      	adds	r7, #184	@ 0xb8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	50040000 	.word	0x50040000
 8002228:	40021000 	.word	0x40021000
 800222c:	48000800 	.word	0x48000800

08002230 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b0b0      	sub	sp, #192	@ 0xc0
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002248:	f107 0318 	add.w	r3, r7, #24
 800224c:	2294      	movs	r2, #148	@ 0x94
 800224e:	2100      	movs	r1, #0
 8002250:	4618      	mov	r0, r3
 8002252:	f008 fb31 	bl	800a8b8 <memset>
  if(huart->Instance==LPUART1)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a5c      	ldr	r2, [pc, #368]	@ (80023cc <HAL_UART_MspInit+0x19c>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d13e      	bne.n	80022de <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002260:	2320      	movs	r3, #32
 8002262:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002264:	2300      	movs	r3, #0
 8002266:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002268:	f107 0318 	add.w	r3, r7, #24
 800226c:	4618      	mov	r0, r3
 800226e:	f003 fcdf 	bl	8005c30 <HAL_RCCEx_PeriphCLKConfig>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d001      	beq.n	800227c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002278:	f7ff ff3e 	bl	80020f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800227c:	4b54      	ldr	r3, [pc, #336]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 800227e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002280:	4a53      	ldr	r2, [pc, #332]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002288:	4b51      	ldr	r3, [pc, #324]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 800228a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002294:	4b4e      	ldr	r3, [pc, #312]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 8002296:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002298:	4a4d      	ldr	r2, [pc, #308]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 800229a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800229e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022a0:	4b4b      	ldr	r3, [pc, #300]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 80022a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022a8:	613b      	str	r3, [r7, #16]
 80022aa:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80022ac:	f002 fdd8 	bl	8004e60 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80022b0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80022b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c4:	2303      	movs	r3, #3
 80022c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80022ca:	2308      	movs	r3, #8
 80022cc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022d0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80022d4:	4619      	mov	r1, r3
 80022d6:	483f      	ldr	r0, [pc, #252]	@ (80023d4 <HAL_UART_MspInit+0x1a4>)
 80022d8:	f002 fa5a 	bl	8004790 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80022dc:	e072      	b.n	80023c4 <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART2)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a3d      	ldr	r2, [pc, #244]	@ (80023d8 <HAL_UART_MspInit+0x1a8>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d16d      	bne.n	80023c4 <HAL_UART_MspInit+0x194>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80022e8:	2302      	movs	r3, #2
 80022ea:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80022ec:	2300      	movs	r3, #0
 80022ee:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f0:	f107 0318 	add.w	r3, r7, #24
 80022f4:	4618      	mov	r0, r3
 80022f6:	f003 fc9b 	bl	8005c30 <HAL_RCCEx_PeriphCLKConfig>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002300:	f7ff fefa 	bl	80020f8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002304:	4b32      	ldr	r3, [pc, #200]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 8002306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002308:	4a31      	ldr	r2, [pc, #196]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 800230a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800230e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002310:	4b2f      	ldr	r3, [pc, #188]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 8002312:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231c:	4b2c      	ldr	r3, [pc, #176]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 800231e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002320:	4a2b      	ldr	r2, [pc, #172]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 8002322:	f043 0301 	orr.w	r3, r3, #1
 8002326:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002328:	4b29      	ldr	r3, [pc, #164]	@ (80023d0 <HAL_UART_MspInit+0x1a0>)
 800232a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Gimbal_UART_TX_Pin|Gimbal_UART_RX_Pin;
 8002334:	230c      	movs	r3, #12
 8002336:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233a:	2302      	movs	r3, #2
 800233c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002346:	2303      	movs	r3, #3
 8002348:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800234c:	2307      	movs	r3, #7
 800234e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002352:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002356:	4619      	mov	r1, r3
 8002358:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800235c:	f002 fa18 	bl	8004790 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel4;
 8002360:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 8002362:	4a1f      	ldr	r2, [pc, #124]	@ (80023e0 <HAL_UART_MspInit+0x1b0>)
 8002364:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002366:	4b1d      	ldr	r3, [pc, #116]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 8002368:	221a      	movs	r2, #26
 800236a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800236c:	4b1b      	ldr	r3, [pc, #108]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 800236e:	2200      	movs	r2, #0
 8002370:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002372:	4b1a      	ldr	r3, [pc, #104]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 8002374:	2200      	movs	r2, #0
 8002376:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002378:	4b18      	ldr	r3, [pc, #96]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 800237a:	2280      	movs	r2, #128	@ 0x80
 800237c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800237e:	4b17      	ldr	r3, [pc, #92]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 8002380:	2200      	movs	r2, #0
 8002382:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002384:	4b15      	ldr	r3, [pc, #84]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 8002386:	2200      	movs	r2, #0
 8002388:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800238a:	4b14      	ldr	r3, [pc, #80]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 800238c:	2220      	movs	r2, #32
 800238e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002390:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 8002392:	2200      	movs	r2, #0
 8002394:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002396:	4811      	ldr	r0, [pc, #68]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 8002398:	f001 fecc 	bl	8004134 <HAL_DMA_Init>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_UART_MspInit+0x176>
      Error_Handler();
 80023a2:	f7ff fea9 	bl	80020f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a0c      	ldr	r2, [pc, #48]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 80023aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80023ae:	4a0b      	ldr	r2, [pc, #44]	@ (80023dc <HAL_UART_MspInit+0x1ac>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80023b4:	2200      	movs	r2, #0
 80023b6:	2100      	movs	r1, #0
 80023b8:	2026      	movs	r0, #38	@ 0x26
 80023ba:	f001 fe84 	bl	80040c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80023be:	2026      	movs	r0, #38	@ 0x26
 80023c0:	f001 fe9d 	bl	80040fe <HAL_NVIC_EnableIRQ>
}
 80023c4:	bf00      	nop
 80023c6:	37c0      	adds	r7, #192	@ 0xc0
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	40008000 	.word	0x40008000
 80023d0:	40021000 	.word	0x40021000
 80023d4:	48001800 	.word	0x48001800
 80023d8:	40004400 	.word	0x40004400
 80023dc:	200404d0 	.word	0x200404d0
 80023e0:	40020044 	.word	0x40020044

080023e4 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b08a      	sub	sp, #40	@ 0x28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ec:	f107 0314 	add.w	r3, r7, #20
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	605a      	str	r2, [r3, #4]
 80023f6:	609a      	str	r2, [r3, #8]
 80023f8:	60da      	str	r2, [r3, #12]
 80023fa:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP2)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a21      	ldr	r2, [pc, #132]	@ (8002488 <HAL_OPAMP_MspInit+0xa4>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d13c      	bne.n	8002480 <HAL_OPAMP_MspInit+0x9c>
  {
    /* USER CODE BEGIN OPAMP2_MspInit 0 */

    /* USER CODE END OPAMP2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 8002406:	4b21      	ldr	r3, [pc, #132]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 8002408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240a:	4a20      	ldr	r2, [pc, #128]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 800240c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002410:	6593      	str	r3, [r2, #88]	@ 0x58
 8002412:	4b1e      	ldr	r3, [pc, #120]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 8002414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002416:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800241a:	613b      	str	r3, [r7, #16]
 800241c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241e:	4b1b      	ldr	r3, [pc, #108]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 8002420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002422:	4a1a      	ldr	r2, [pc, #104]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800242a:	4b18      	ldr	r3, [pc, #96]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 800242c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002436:	4b15      	ldr	r3, [pc, #84]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 8002438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243a:	4a14      	ldr	r2, [pc, #80]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002442:	4b12      	ldr	r3, [pc, #72]	@ (800248c <HAL_OPAMP_MspInit+0xa8>)
 8002444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	60bb      	str	r3, [r7, #8]
 800244c:	68bb      	ldr	r3, [r7, #8]
    /**OPAMP2 GPIO Configuration
    PA6     ------> OPAMP2_VINP
    PB0     ------> OPAMP2_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800244e:	2340      	movs	r3, #64	@ 0x40
 8002450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002452:	2303      	movs	r3, #3
 8002454:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245a:	f107 0314 	add.w	r3, r7, #20
 800245e:	4619      	mov	r1, r3
 8002460:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002464:	f002 f994 	bl	8004790 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002468:	2301      	movs	r3, #1
 800246a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800246c:	2303      	movs	r3, #3
 800246e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002474:	f107 0314 	add.w	r3, r7, #20
 8002478:	4619      	mov	r1, r3
 800247a:	4805      	ldr	r0, [pc, #20]	@ (8002490 <HAL_OPAMP_MspInit+0xac>)
 800247c:	f002 f988 	bl	8004790 <HAL_GPIO_Init>

    /* USER CODE END OPAMP2_MspInit 1 */

  }

}
 8002480:	bf00      	nop
 8002482:	3728      	adds	r7, #40	@ 0x28
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40007810 	.word	0x40007810
 800248c:	40021000 	.word	0x40021000
 8002490:	48000400 	.word	0x48000400

08002494 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08e      	sub	sp, #56	@ 0x38
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a71      	ldr	r2, [pc, #452]	@ (8002678 <HAL_SPI_MspInit+0x1e4>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d17f      	bne.n	80025b6 <HAL_SPI_MspInit+0x122>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80024b6:	4b71      	ldr	r3, [pc, #452]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80024b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ba:	4a70      	ldr	r2, [pc, #448]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80024bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80024c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80024c2:	4b6e      	ldr	r3, [pc, #440]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80024c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024ca:	623b      	str	r3, [r7, #32]
 80024cc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80024ce:	4b6b      	ldr	r3, [pc, #428]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80024d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d2:	4a6a      	ldr	r2, [pc, #424]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80024d4:	f043 0310 	orr.w	r3, r3, #16
 80024d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024da:	4b68      	ldr	r3, [pc, #416]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80024dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	61fb      	str	r3, [r7, #28]
 80024e4:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80024e6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80024ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ec:	2302      	movs	r3, #2
 80024ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f0:	2300      	movs	r3, #0
 80024f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f4:	2303      	movs	r3, #3
 80024f6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024f8:	2305      	movs	r3, #5
 80024fa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002500:	4619      	mov	r1, r3
 8002502:	485f      	ldr	r0, [pc, #380]	@ (8002680 <HAL_SPI_MspInit+0x1ec>)
 8002504:	f002 f944 	bl	8004790 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002508:	4b5e      	ldr	r3, [pc, #376]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 800250a:	4a5f      	ldr	r2, [pc, #380]	@ (8002688 <HAL_SPI_MspInit+0x1f4>)
 800250c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 800250e:	4b5d      	ldr	r3, [pc, #372]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002510:	220a      	movs	r2, #10
 8002512:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002514:	4b5b      	ldr	r3, [pc, #364]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002516:	2200      	movs	r2, #0
 8002518:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800251a:	4b5a      	ldr	r3, [pc, #360]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 800251c:	2200      	movs	r2, #0
 800251e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002520:	4b58      	ldr	r3, [pc, #352]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002522:	2280      	movs	r2, #128	@ 0x80
 8002524:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002526:	4b57      	ldr	r3, [pc, #348]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002528:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800252c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800252e:	4b55      	ldr	r3, [pc, #340]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002530:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002534:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002536:	4b53      	ldr	r3, [pc, #332]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002538:	2200      	movs	r2, #0
 800253a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800253c:	4b51      	ldr	r3, [pc, #324]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 800253e:	2200      	movs	r2, #0
 8002540:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002542:	4850      	ldr	r0, [pc, #320]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002544:	f001 fdf6 	bl	8004134 <HAL_DMA_Init>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d001      	beq.n	8002552 <HAL_SPI_MspInit+0xbe>
    {
      Error_Handler();
 800254e:	f7ff fdd3 	bl	80020f8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a4b      	ldr	r2, [pc, #300]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 8002556:	659a      	str	r2, [r3, #88]	@ 0x58
 8002558:	4a4a      	ldr	r2, [pc, #296]	@ (8002684 <HAL_SPI_MspInit+0x1f0>)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800255e:	4b4b      	ldr	r3, [pc, #300]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 8002560:	4a4b      	ldr	r2, [pc, #300]	@ (8002690 <HAL_SPI_MspInit+0x1fc>)
 8002562:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8002564:	4b49      	ldr	r3, [pc, #292]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 8002566:	220b      	movs	r2, #11
 8002568:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800256a:	4b48      	ldr	r3, [pc, #288]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 800256c:	2210      	movs	r2, #16
 800256e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002570:	4b46      	ldr	r3, [pc, #280]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 8002572:	2200      	movs	r2, #0
 8002574:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002576:	4b45      	ldr	r3, [pc, #276]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 8002578:	2280      	movs	r2, #128	@ 0x80
 800257a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800257c:	4b43      	ldr	r3, [pc, #268]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 800257e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002582:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002584:	4b41      	ldr	r3, [pc, #260]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 8002586:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800258a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800258c:	4b3f      	ldr	r3, [pc, #252]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 800258e:	2200      	movs	r2, #0
 8002590:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002592:	4b3e      	ldr	r3, [pc, #248]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 8002594:	2200      	movs	r2, #0
 8002596:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002598:	483c      	ldr	r0, [pc, #240]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 800259a:	f001 fdcb 	bl	8004134 <HAL_DMA_Init>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <HAL_SPI_MspInit+0x114>
    {
      Error_Handler();
 80025a4:	f7ff fda8 	bl	80020f8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a38      	ldr	r2, [pc, #224]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 80025ac:	655a      	str	r2, [r3, #84]	@ 0x54
 80025ae:	4a37      	ldr	r2, [pc, #220]	@ (800268c <HAL_SPI_MspInit+0x1f8>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 80025b4:	e05b      	b.n	800266e <HAL_SPI_MspInit+0x1da>
  else if(hspi->Instance==SPI2)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a36      	ldr	r2, [pc, #216]	@ (8002694 <HAL_SPI_MspInit+0x200>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d128      	bne.n	8002612 <HAL_SPI_MspInit+0x17e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025c0:	4b2e      	ldr	r3, [pc, #184]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80025c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c4:	4a2d      	ldr	r2, [pc, #180]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80025c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80025cc:	4b2b      	ldr	r3, [pc, #172]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80025ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025d4:	61bb      	str	r3, [r7, #24]
 80025d6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025d8:	4b28      	ldr	r3, [pc, #160]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80025da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025dc:	4a27      	ldr	r2, [pc, #156]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80025de:	f043 0308 	orr.w	r3, r3, #8
 80025e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025e4:	4b25      	ldr	r3, [pc, #148]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 80025e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025e8:	f003 0308 	and.w	r3, r3, #8
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 80025f0:	231a      	movs	r3, #26
 80025f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f4:	2302      	movs	r3, #2
 80025f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002600:	2305      	movs	r3, #5
 8002602:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002604:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002608:	4619      	mov	r1, r3
 800260a:	4823      	ldr	r0, [pc, #140]	@ (8002698 <HAL_SPI_MspInit+0x204>)
 800260c:	f002 f8c0 	bl	8004790 <HAL_GPIO_Init>
}
 8002610:	e02d      	b.n	800266e <HAL_SPI_MspInit+0x1da>
  else if(hspi->Instance==SPI3)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a21      	ldr	r2, [pc, #132]	@ (800269c <HAL_SPI_MspInit+0x208>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d128      	bne.n	800266e <HAL_SPI_MspInit+0x1da>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800261c:	4b17      	ldr	r3, [pc, #92]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 800261e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002620:	4a16      	ldr	r2, [pc, #88]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 8002622:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002626:	6593      	str	r3, [r2, #88]	@ 0x58
 8002628:	4b14      	ldr	r3, [pc, #80]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 800262a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002634:	4b11      	ldr	r3, [pc, #68]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 8002636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002638:	4a10      	ldr	r2, [pc, #64]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 800263a:	f043 0304 	orr.w	r3, r3, #4
 800263e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002640:	4b0e      	ldr	r3, [pc, #56]	@ (800267c <HAL_SPI_MspInit+0x1e8>)
 8002642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	60fb      	str	r3, [r7, #12]
 800264a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800264c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002650:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002652:	2302      	movs	r3, #2
 8002654:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002656:	2300      	movs	r3, #0
 8002658:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800265a:	2303      	movs	r3, #3
 800265c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800265e:	2306      	movs	r3, #6
 8002660:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002666:	4619      	mov	r1, r3
 8002668:	480d      	ldr	r0, [pc, #52]	@ (80026a0 <HAL_SPI_MspInit+0x20c>)
 800266a:	f002 f891 	bl	8004790 <HAL_GPIO_Init>
}
 800266e:	bf00      	nop
 8002670:	3738      	adds	r7, #56	@ 0x38
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40013000 	.word	0x40013000
 800267c:	40021000 	.word	0x40021000
 8002680:	48001000 	.word	0x48001000
 8002684:	20040690 	.word	0x20040690
 8002688:	4002001c 	.word	0x4002001c
 800268c:	200406f0 	.word	0x200406f0
 8002690:	40020030 	.word	0x40020030
 8002694:	40003800 	.word	0x40003800
 8002698:	48000c00 	.word	0x48000c00
 800269c:	40003c00 	.word	0x40003c00
 80026a0:	48000800 	.word	0x48000800

080026a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b088      	sub	sp, #32
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a4a      	ldr	r2, [pc, #296]	@ (80027dc <HAL_TIM_Base_MspInit+0x138>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d137      	bne.n	8002726 <HAL_TIM_Base_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026b6:	4b4a      	ldr	r3, [pc, #296]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 80026b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ba:	4a49      	ldr	r2, [pc, #292]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 80026bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80026c2:	4b47      	ldr	r3, [pc, #284]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 80026c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80026ca:	61fb      	str	r3, [r7, #28]
 80026cc:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA1_Channel1;
 80026ce:	4b45      	ldr	r3, [pc, #276]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026d0:	4a45      	ldr	r2, [pc, #276]	@ (80027e8 <HAL_TIM_Base_MspInit+0x144>)
 80026d2:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Request = DMA_REQUEST_TIM1_UP;
 80026d4:	4b43      	ldr	r3, [pc, #268]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026d6:	222e      	movs	r2, #46	@ 0x2e
 80026d8:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026da:	4b42      	ldr	r3, [pc, #264]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026dc:	2210      	movs	r2, #16
 80026de:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80026e0:	4b40      	ldr	r3, [pc, #256]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026e2:	2200      	movs	r2, #0
 80026e4:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 80026e6:	4b3f      	ldr	r3, [pc, #252]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026e8:	2280      	movs	r2, #128	@ 0x80
 80026ea:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026ec:	4b3d      	ldr	r3, [pc, #244]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80026f2:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026f4:	4b3b      	ldr	r3, [pc, #236]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026fa:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_NORMAL;
 80026fc:	4b39      	ldr	r3, [pc, #228]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 80026fe:	2200      	movs	r2, #0
 8002700:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 8002702:	4b38      	ldr	r3, [pc, #224]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 8002704:	2200      	movs	r2, #0
 8002706:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8002708:	4836      	ldr	r0, [pc, #216]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 800270a:	f001 fd13 	bl	8004134 <HAL_DMA_Init>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8002714:	f7ff fcf0 	bl	80020f8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a32      	ldr	r2, [pc, #200]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 800271c:	621a      	str	r2, [r3, #32]
 800271e:	4a31      	ldr	r2, [pc, #196]	@ (80027e4 <HAL_TIM_Base_MspInit+0x140>)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002724:	e056      	b.n	80027d4 <HAL_TIM_Base_MspInit+0x130>
  else if(htim_base->Instance==TIM2)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800272e:	d10c      	bne.n	800274a <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002730:	4b2b      	ldr	r3, [pc, #172]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 8002732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002734:	4a2a      	ldr	r2, [pc, #168]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	6593      	str	r3, [r2, #88]	@ 0x58
 800273c:	4b28      	ldr	r3, [pc, #160]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 800273e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	61bb      	str	r3, [r7, #24]
 8002746:	69bb      	ldr	r3, [r7, #24]
}
 8002748:	e044      	b.n	80027d4 <HAL_TIM_Base_MspInit+0x130>
  else if(htim_base->Instance==TIM3)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a27      	ldr	r2, [pc, #156]	@ (80027ec <HAL_TIM_Base_MspInit+0x148>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d114      	bne.n	800277e <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002754:	4b22      	ldr	r3, [pc, #136]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 8002756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002758:	4a21      	ldr	r2, [pc, #132]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 800275a:	f043 0302 	orr.w	r3, r3, #2
 800275e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002760:	4b1f      	ldr	r3, [pc, #124]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 8002762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	617b      	str	r3, [r7, #20]
 800276a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800276c:	2200      	movs	r2, #0
 800276e:	2100      	movs	r1, #0
 8002770:	201d      	movs	r0, #29
 8002772:	f001 fca8 	bl	80040c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002776:	201d      	movs	r0, #29
 8002778:	f001 fcc1 	bl	80040fe <HAL_NVIC_EnableIRQ>
}
 800277c:	e02a      	b.n	80027d4 <HAL_TIM_Base_MspInit+0x130>
  else if(htim_base->Instance==TIM4)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a1b      	ldr	r2, [pc, #108]	@ (80027f0 <HAL_TIM_Base_MspInit+0x14c>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d10c      	bne.n	80027a2 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002788:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 800278a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800278c:	4a14      	ldr	r2, [pc, #80]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 800278e:	f043 0304 	orr.w	r3, r3, #4
 8002792:	6593      	str	r3, [r2, #88]	@ 0x58
 8002794:	4b12      	ldr	r3, [pc, #72]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 8002796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	613b      	str	r3, [r7, #16]
 800279e:	693b      	ldr	r3, [r7, #16]
}
 80027a0:	e018      	b.n	80027d4 <HAL_TIM_Base_MspInit+0x130>
  else if(htim_base->Instance==TIM5)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a13      	ldr	r2, [pc, #76]	@ (80027f4 <HAL_TIM_Base_MspInit+0x150>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d113      	bne.n	80027d4 <HAL_TIM_Base_MspInit+0x130>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027ac:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 80027ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b0:	4a0b      	ldr	r2, [pc, #44]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 80027b2:	f043 0308 	orr.w	r3, r3, #8
 80027b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80027b8:	4b09      	ldr	r3, [pc, #36]	@ (80027e0 <HAL_TIM_Base_MspInit+0x13c>)
 80027ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027bc:	f003 0308 	and.w	r3, r3, #8
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2100      	movs	r1, #0
 80027c8:	2032      	movs	r0, #50	@ 0x32
 80027ca:	f001 fc7c 	bl	80040c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80027ce:	2032      	movs	r0, #50	@ 0x32
 80027d0:	f001 fc95 	bl	80040fe <HAL_NVIC_EnableIRQ>
}
 80027d4:	bf00      	nop
 80027d6:	3720      	adds	r7, #32
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40012c00 	.word	0x40012c00
 80027e0:	40021000 	.word	0x40021000
 80027e4:	200408cc 	.word	0x200408cc
 80027e8:	40020008 	.word	0x40020008
 80027ec:	40000400 	.word	0x40000400
 80027f0:	40000800 	.word	0x40000800
 80027f4:	40000c00 	.word	0x40000c00

080027f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08a      	sub	sp, #40	@ 0x28
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002800:	f107 0314 	add.w	r3, r7, #20
 8002804:	2200      	movs	r2, #0
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	605a      	str	r2, [r3, #4]
 800280a:	609a      	str	r2, [r3, #8]
 800280c:	60da      	str	r2, [r3, #12]
 800280e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a34      	ldr	r2, [pc, #208]	@ (80028e8 <HAL_TIM_MspPostInit+0xf0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d11d      	bne.n	8002856 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800281a:	4b34      	ldr	r3, [pc, #208]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 800281c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800281e:	4a33      	ldr	r2, [pc, #204]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 8002820:	f043 0310 	orr.w	r3, r3, #16
 8002824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002826:	4b31      	ldr	r3, [pc, #196]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 8002828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800282a:	f003 0310 	and.w	r3, r3, #16
 800282e:	613b      	str	r3, [r7, #16]
 8002830:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002832:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002836:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002838:	2302      	movs	r3, #2
 800283a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	2300      	movs	r3, #0
 800283e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002840:	2300      	movs	r3, #0
 8002842:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002844:	2301      	movs	r3, #1
 8002846:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	4619      	mov	r1, r3
 800284e:	4828      	ldr	r0, [pc, #160]	@ (80028f0 <HAL_TIM_MspPostInit+0xf8>)
 8002850:	f001 ff9e 	bl	8004790 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002854:	e044      	b.n	80028e0 <HAL_TIM_MspPostInit+0xe8>
  else if(htim->Instance==TIM2)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800285e:	d11d      	bne.n	800289c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002860:	4b22      	ldr	r3, [pc, #136]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 8002862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002864:	4a21      	ldr	r2, [pc, #132]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800286c:	4b1f      	ldr	r3, [pc, #124]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 800286e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002878:	2320      	movs	r3, #32
 800287a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800287c:	2302      	movs	r3, #2
 800287e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002884:	2300      	movs	r3, #0
 8002886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002888:	2301      	movs	r3, #1
 800288a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288c:	f107 0314 	add.w	r3, r7, #20
 8002890:	4619      	mov	r1, r3
 8002892:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002896:	f001 ff7b 	bl	8004790 <HAL_GPIO_Init>
}
 800289a:	e021      	b.n	80028e0 <HAL_TIM_MspPostInit+0xe8>
  else if(htim->Instance==TIM4)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a14      	ldr	r2, [pc, #80]	@ (80028f4 <HAL_TIM_MspPostInit+0xfc>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d11c      	bne.n	80028e0 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028a6:	4b11      	ldr	r3, [pc, #68]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	4a10      	ldr	r2, [pc, #64]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 80028ac:	f043 0308 	orr.w	r3, r3, #8
 80028b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028b2:	4b0e      	ldr	r3, [pc, #56]	@ (80028ec <HAL_TIM_MspPostInit+0xf4>)
 80028b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80028be:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80028c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028d0:	2302      	movs	r3, #2
 80028d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	4619      	mov	r1, r3
 80028da:	4807      	ldr	r0, [pc, #28]	@ (80028f8 <HAL_TIM_MspPostInit+0x100>)
 80028dc:	f001 ff58 	bl	8004790 <HAL_GPIO_Init>
}
 80028e0:	bf00      	nop
 80028e2:	3728      	adds	r7, #40	@ 0x28
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40012c00 	.word	0x40012c00
 80028ec:	40021000 	.word	0x40021000
 80028f0:	48001000 	.word	0x48001000
 80028f4:	40000800 	.word	0x40000800
 80028f8:	48000c00 	.word	0x48000c00

080028fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002900:	bf00      	nop
 8002902:	e7fd      	b.n	8002900 <NMI_Handler+0x4>

08002904 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002908:	bf00      	nop
 800290a:	e7fd      	b.n	8002908 <HardFault_Handler+0x4>

0800290c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002910:	bf00      	nop
 8002912:	e7fd      	b.n	8002910 <MemManage_Handler+0x4>

08002914 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002918:	bf00      	nop
 800291a:	e7fd      	b.n	8002918 <BusFault_Handler+0x4>

0800291c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002920:	bf00      	nop
 8002922:	e7fd      	b.n	8002920 <UsageFault_Handler+0x4>

08002924 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002928:	bf00      	nop
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002932:	b480      	push	{r7}
 8002934:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002936:	bf00      	nop
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002944:	bf00      	nop
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002952:	f000 f9b1 	bl	8002cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002956:	bf00      	nop
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8002960:	4802      	ldr	r0, [pc, #8]	@ (800296c <DMA1_Channel1_IRQHandler+0x10>)
 8002962:	f001 fdc5 	bl	80044f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002966:	bf00      	nop
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	200408cc 	.word	0x200408cc

08002970 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002974:	4802      	ldr	r0, [pc, #8]	@ (8002980 <DMA1_Channel2_IRQHandler+0x10>)
 8002976:	f001 fdbb 	bl	80044f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20040690 	.word	0x20040690

08002984 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002988:	4802      	ldr	r0, [pc, #8]	@ (8002994 <DMA1_Channel3_IRQHandler+0x10>)
 800298a:	f001 fdb1 	bl	80044f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800298e:	bf00      	nop
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	200406f0 	.word	0x200406f0

08002998 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800299c:	4802      	ldr	r0, [pc, #8]	@ (80029a8 <DMA1_Channel4_IRQHandler+0x10>)
 800299e:	f001 fda7 	bl	80044f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80029a2:	bf00      	nop
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	200404d0 	.word	0x200404d0

080029ac <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80029b0:	4802      	ldr	r0, [pc, #8]	@ (80029bc <ADC1_IRQHandler+0x10>)
 80029b2:	f000 fcad 	bl	8003310 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80029b6:	bf00      	nop
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20040340 	.word	0x20040340

080029c0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80029c4:	2080      	movs	r0, #128	@ 0x80
 80029c6:	f002 f88d 	bl	8004ae4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80029ca:	bf00      	nop
 80029cc:	bd80      	pop	{r7, pc}
	...

080029d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029d4:	4802      	ldr	r0, [pc, #8]	@ (80029e0 <TIM3_IRQHandler+0x10>)
 80029d6:	f004 f915 	bl	8006c04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029da:	bf00      	nop
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	200407e8 	.word	0x200407e8

080029e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029e8:	4802      	ldr	r0, [pc, #8]	@ (80029f4 <USART2_IRQHandler+0x10>)
 80029ea:	f005 faeb 	bl	8007fc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029ee:	bf00      	nop
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	2004043c 	.word	0x2004043c

080029f8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80029fc:	4802      	ldr	r0, [pc, #8]	@ (8002a08 <TIM5_IRQHandler+0x10>)
 80029fe:	f004 f901 	bl	8006c04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002a02:	bf00      	nop
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	20040880 	.word	0x20040880

08002a0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return 1;
 8002a10:	2301      	movs	r3, #1
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <_kill>:

int _kill(int pid, int sig)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a26:	f007 ffa9 	bl	800a97c <__errno>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2216      	movs	r2, #22
 8002a2e:	601a      	str	r2, [r3, #0]
  return -1;
 8002a30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3708      	adds	r7, #8
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <_exit>:

void _exit (int status)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a44:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff ffe7 	bl	8002a1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a4e:	bf00      	nop
 8002a50:	e7fd      	b.n	8002a4e <_exit+0x12>

08002a52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b086      	sub	sp, #24
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	60f8      	str	r0, [r7, #12]
 8002a5a:	60b9      	str	r1, [r7, #8]
 8002a5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	e00a      	b.n	8002a7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a64:	f3af 8000 	nop.w
 8002a68:	4601      	mov	r1, r0
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	60ba      	str	r2, [r7, #8]
 8002a70:	b2ca      	uxtb	r2, r1
 8002a72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	3301      	adds	r3, #1
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	697a      	ldr	r2, [r7, #20]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	dbf0      	blt.n	8002a64 <_read+0x12>
  }

  return len;
 8002a82:	687b      	ldr	r3, [r7, #4]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]
 8002a9c:	e009      	b.n	8002ab2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	1c5a      	adds	r2, r3, #1
 8002aa2:	60ba      	str	r2, [r7, #8]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fb14 	bl	80020d4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	dbf1      	blt.n	8002a9e <_write+0x12>
  }
  return len;
 8002aba:	687b      	ldr	r3, [r7, #4]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3718      	adds	r7, #24
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}

08002ac4 <_close>:

int _close(int file)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002acc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002aec:	605a      	str	r2, [r3, #4]
  return 0;
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <_isatty>:

int _isatty(int file)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b04:	2301      	movs	r3, #1
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr

08002b12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b12:	b480      	push	{r7}
 8002b14:	b085      	sub	sp, #20
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	60f8      	str	r0, [r7, #12]
 8002b1a:	60b9      	str	r1, [r7, #8]
 8002b1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr

08002b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b34:	4a14      	ldr	r2, [pc, #80]	@ (8002b88 <_sbrk+0x5c>)
 8002b36:	4b15      	ldr	r3, [pc, #84]	@ (8002b8c <_sbrk+0x60>)
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b40:	4b13      	ldr	r3, [pc, #76]	@ (8002b90 <_sbrk+0x64>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d102      	bne.n	8002b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b48:	4b11      	ldr	r3, [pc, #68]	@ (8002b90 <_sbrk+0x64>)
 8002b4a:	4a12      	ldr	r2, [pc, #72]	@ (8002b94 <_sbrk+0x68>)
 8002b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b4e:	4b10      	ldr	r3, [pc, #64]	@ (8002b90 <_sbrk+0x64>)
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4413      	add	r3, r2
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d207      	bcs.n	8002b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b5c:	f007 ff0e 	bl	800a97c <__errno>
 8002b60:	4603      	mov	r3, r0
 8002b62:	220c      	movs	r2, #12
 8002b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b6a:	e009      	b.n	8002b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b6c:	4b08      	ldr	r3, [pc, #32]	@ (8002b90 <_sbrk+0x64>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b72:	4b07      	ldr	r3, [pc, #28]	@ (8002b90 <_sbrk+0x64>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4413      	add	r3, r2
 8002b7a:	4a05      	ldr	r2, [pc, #20]	@ (8002b90 <_sbrk+0x64>)
 8002b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	200a0000 	.word	0x200a0000
 8002b8c:	00000400 	.word	0x00000400
 8002b90:	2004092c 	.word	0x2004092c
 8002b94:	20040a80 	.word	0x20040a80

08002b98 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b9c:	4b06      	ldr	r3, [pc, #24]	@ (8002bb8 <SystemInit+0x20>)
 8002b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ba2:	4a05      	ldr	r2, [pc, #20]	@ (8002bb8 <SystemInit+0x20>)
 8002ba4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ba8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002bac:	bf00      	nop
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	e000ed00 	.word	0xe000ed00

08002bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002bbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bf4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bc0:	f7ff ffea 	bl	8002b98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
   ldr r0, =_sdata
 8002bc4:	480c      	ldr	r0, [pc, #48]	@ (8002bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002bc6:	490d      	ldr	r1, [pc, #52]	@ (8002bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002c00 <LoopForever+0xe>)
  movs r3, #0
 8002bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bcc:	e002      	b.n	8002bd4 <LoopCopyDataInit>

08002bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bd2:	3304      	adds	r3, #4

08002bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd8:	d3f9      	bcc.n	8002bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bda:	4a0a      	ldr	r2, [pc, #40]	@ (8002c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bdc:	4c0a      	ldr	r4, [pc, #40]	@ (8002c08 <LoopForever+0x16>)
  movs r3, #0
 8002bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002be0:	e001      	b.n	8002be6 <LoopFillZerobss>

08002be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002be4:	3204      	adds	r2, #4

08002be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be8:	d3fb      	bcc.n	8002be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bea:	f007 fecd 	bl	800a988 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002bee:	f7fe fcf6 	bl	80015de <main>

08002bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8002bf2:	e7fe      	b.n	8002bf2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002bf4:	200a0000 	.word	0x200a0000
   ldr r0, =_sdata
 8002bf8:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002bfc:	200401d4 	.word	0x200401d4
  ldr r2, =_sidata
 8002c00:	0800c888 	.word	0x0800c888
  ldr r2, =_sbss
 8002c04:	200401d4 	.word	0x200401d4
  ldr r4, =_ebss
 8002c08:	20040a80 	.word	0x20040a80

08002c0c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c0c:	e7fe      	b.n	8002c0c <CAN1_RX0_IRQHandler>

08002c0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b082      	sub	sp, #8
 8002c12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002c14:	2300      	movs	r3, #0
 8002c16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f001 fa49 	bl	80040b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002c1e:	200f      	movs	r0, #15
 8002c20:	f000 f80e 	bl	8002c40 <HAL_InitTick>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	71fb      	strb	r3, [r7, #7]
 8002c2e:	e001      	b.n	8002c34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002c30:	f7ff fa68 	bl	8002104 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002c34:	79fb      	ldrb	r3, [r7, #7]
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
	...

08002c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002c4c:	4b17      	ldr	r3, [pc, #92]	@ (8002cac <HAL_InitTick+0x6c>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d023      	beq.n	8002c9c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002c54:	4b16      	ldr	r3, [pc, #88]	@ (8002cb0 <HAL_InitTick+0x70>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b14      	ldr	r3, [pc, #80]	@ (8002cac <HAL_InitTick+0x6c>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f001 fa55 	bl	800411a <HAL_SYSTICK_Config>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10f      	bne.n	8002c96 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b0f      	cmp	r3, #15
 8002c7a:	d809      	bhi.n	8002c90 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c84:	f001 fa1f 	bl	80040c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c88:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb4 <HAL_InitTick+0x74>)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6013      	str	r3, [r2, #0]
 8002c8e:	e007      	b.n	8002ca0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	73fb      	strb	r3, [r7, #15]
 8002c94:	e004      	b.n	8002ca0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	73fb      	strb	r3, [r7, #15]
 8002c9a:	e001      	b.n	8002ca0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3710      	adds	r7, #16
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20040008 	.word	0x20040008
 8002cb0:	20040000 	.word	0x20040000
 8002cb4:	20040004 	.word	0x20040004

08002cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002cbc:	4b06      	ldr	r3, [pc, #24]	@ (8002cd8 <HAL_IncTick+0x20>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <HAL_IncTick+0x24>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	4a04      	ldr	r2, [pc, #16]	@ (8002cdc <HAL_IncTick+0x24>)
 8002cca:	6013      	str	r3, [r2, #0]
}
 8002ccc:	bf00      	nop
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	20040008 	.word	0x20040008
 8002cdc:	20040930 	.word	0x20040930

08002ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ce4:	4b03      	ldr	r3, [pc, #12]	@ (8002cf4 <HAL_GetTick+0x14>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	20040930 	.word	0x20040930

08002cf8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	609a      	str	r2, [r3, #8]
}
 8002d12:	bf00      	nop
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
 8002d26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	609a      	str	r2, [r3, #8]
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	607a      	str	r2, [r7, #4]
 8002d6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	3360      	adds	r3, #96	@ 0x60
 8002d72:	461a      	mov	r2, r3
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	4b08      	ldr	r3, [pc, #32]	@ (8002da4 <LL_ADC_SetOffset+0x44>)
 8002d82:	4013      	ands	r3, r2
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002d98:	bf00      	nop
 8002d9a:	371c      	adds	r7, #28
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr
 8002da4:	03fff000 	.word	0x03fff000

08002da8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	3360      	adds	r3, #96	@ 0x60
 8002db6:	461a      	mov	r2, r3
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	4413      	add	r3, r2
 8002dbe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b087      	sub	sp, #28
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	3360      	adds	r3, #96	@ 0x60
 8002de4:	461a      	mov	r2, r3
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	4413      	add	r3, r2
 8002dec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002dfe:	bf00      	nop
 8002e00:	371c      	adds	r7, #28
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
 8002e12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	615a      	str	r2, [r3, #20]
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002e44:	2301      	movs	r3, #1
 8002e46:	e000      	b.n	8002e4a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr

08002e56 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002e56:	b480      	push	{r7}
 8002e58:	b087      	sub	sp, #28
 8002e5a:	af00      	add	r7, sp, #0
 8002e5c:	60f8      	str	r0, [r7, #12]
 8002e5e:	60b9      	str	r1, [r7, #8]
 8002e60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	3330      	adds	r3, #48	@ 0x30
 8002e66:	461a      	mov	r2, r3
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	0a1b      	lsrs	r3, r3, #8
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	f003 030c 	and.w	r3, r3, #12
 8002e72:	4413      	add	r3, r2
 8002e74:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	f003 031f 	and.w	r3, r3, #31
 8002e80:	211f      	movs	r1, #31
 8002e82:	fa01 f303 	lsl.w	r3, r1, r3
 8002e86:	43db      	mvns	r3, r3
 8002e88:	401a      	ands	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	0e9b      	lsrs	r3, r3, #26
 8002e8e:	f003 011f 	and.w	r1, r3, #31
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	f003 031f 	and.w	r3, r3, #31
 8002e98:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002ea2:	bf00      	nop
 8002ea4:	371c      	adds	r7, #28
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b083      	sub	sp, #12
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eba:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d101      	bne.n	8002ec6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e000      	b.n	8002ec8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b087      	sub	sp, #28
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	3314      	adds	r3, #20
 8002ee4:	461a      	mov	r2, r3
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	0e5b      	lsrs	r3, r3, #25
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	f003 0304 	and.w	r3, r3, #4
 8002ef0:	4413      	add	r3, r2
 8002ef2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	0d1b      	lsrs	r3, r3, #20
 8002efc:	f003 031f 	and.w	r3, r3, #31
 8002f00:	2107      	movs	r1, #7
 8002f02:	fa01 f303 	lsl.w	r3, r1, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	401a      	ands	r2, r3
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	0d1b      	lsrs	r3, r3, #20
 8002f0e:	f003 031f 	and.w	r3, r3, #31
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	fa01 f303 	lsl.w	r3, r1, r3
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002f1e:	bf00      	nop
 8002f20:	371c      	adds	r7, #28
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f44:	43db      	mvns	r3, r3
 8002f46:	401a      	ands	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f003 0318 	and.w	r3, r3, #24
 8002f4e:	4908      	ldr	r1, [pc, #32]	@ (8002f70 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002f50:	40d9      	lsrs	r1, r3
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	400b      	ands	r3, r1
 8002f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002f62:	bf00      	nop
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	0007ffff 	.word	0x0007ffff

08002f74 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002f84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6093      	str	r3, [r2, #8]
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002fa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fac:	d101      	bne.n	8002fb2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e000      	b.n	8002fb4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002fd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002fd4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002fdc:	bf00      	nop
 8002fde:	370c      	adds	r7, #12
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr

08002fe8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b083      	sub	sp, #12
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ff8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ffc:	d101      	bne.n	8003002 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ffe:	2301      	movs	r3, #1
 8003000:	e000      	b.n	8003004 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b01      	cmp	r3, #1
 8003022:	d101      	bne.n	8003028 <LL_ADC_IsEnabled+0x18>
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <LL_ADC_IsEnabled+0x1a>
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr

08003036 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f003 0304 	and.w	r3, r3, #4
 8003046:	2b04      	cmp	r3, #4
 8003048:	d101      	bne.n	800304e <LL_ADC_REG_IsConversionOngoing+0x18>
 800304a:	2301      	movs	r3, #1
 800304c:	e000      	b.n	8003050 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b08      	cmp	r3, #8
 800306e:	d101      	bne.n	8003074 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003070:	2301      	movs	r3, #1
 8003072:	e000      	b.n	8003076 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	370c      	adds	r7, #12
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
	...

08003084 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b088      	sub	sp, #32
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003090:	2300      	movs	r3, #0
 8003092:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e129      	b.n	80032f2 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d109      	bne.n	80030c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7ff f84d 	bl	800214c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff ff67 	bl	8002f98 <LL_ADC_IsDeepPowerDownEnabled>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d004      	beq.n	80030da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff ff4d 	bl	8002f74 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff ff82 	bl	8002fe8 <LL_ADC_IsInternalRegulatorEnabled>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d115      	bne.n	8003116 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7ff ff66 	bl	8002fc0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030f4:	4b81      	ldr	r3, [pc, #516]	@ (80032fc <HAL_ADC_Init+0x278>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	099b      	lsrs	r3, r3, #6
 80030fa:	4a81      	ldr	r2, [pc, #516]	@ (8003300 <HAL_ADC_Init+0x27c>)
 80030fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003100:	099b      	lsrs	r3, r3, #6
 8003102:	3301      	adds	r3, #1
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003108:	e002      	b.n	8003110 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	3b01      	subs	r3, #1
 800310e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f9      	bne.n	800310a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f7ff ff64 	bl	8002fe8 <LL_ADC_IsInternalRegulatorEnabled>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d10d      	bne.n	8003142 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800312a:	f043 0210 	orr.w	r2, r3, #16
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003136:	f043 0201 	orr.w	r2, r3, #1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f7ff ff75 	bl	8003036 <LL_ADC_REG_IsConversionOngoing>
 800314c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003152:	f003 0310 	and.w	r3, r3, #16
 8003156:	2b00      	cmp	r3, #0
 8003158:	f040 80c2 	bne.w	80032e0 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	2b00      	cmp	r3, #0
 8003160:	f040 80be 	bne.w	80032e0 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003168:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800316c:	f043 0202 	orr.w	r2, r3, #2
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff ff49 	bl	8003010 <LL_ADC_IsEnabled>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d10b      	bne.n	800319c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003184:	485f      	ldr	r0, [pc, #380]	@ (8003304 <HAL_ADC_Init+0x280>)
 8003186:	f7ff ff43 	bl	8003010 <LL_ADC_IsEnabled>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d105      	bne.n	800319c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	4619      	mov	r1, r3
 8003196:	485c      	ldr	r0, [pc, #368]	@ (8003308 <HAL_ADC_Init+0x284>)
 8003198:	f7ff fdae 	bl	8002cf8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	7e5b      	ldrb	r3, [r3, #25]
 80031a0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80031a6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80031ac:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80031b2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031ba:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80031bc:	4313      	orrs	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d106      	bne.n	80031d8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	3b01      	subs	r3, #1
 80031d0:	045b      	lsls	r3, r3, #17
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d009      	beq.n	80031f4 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80031ee:	69ba      	ldr	r2, [r7, #24]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68da      	ldr	r2, [r3, #12]
 80031fa:	4b44      	ldr	r3, [pc, #272]	@ (800330c <HAL_ADC_Init+0x288>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6812      	ldr	r2, [r2, #0]
 8003202:	69b9      	ldr	r1, [r7, #24]
 8003204:	430b      	orrs	r3, r1
 8003206:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff ff25 	bl	800305c <LL_ADC_INJ_IsConversionOngoing>
 8003212:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d140      	bne.n	800329c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d13d      	bne.n	800329c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	7e1b      	ldrb	r3, [r3, #24]
 8003228:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800322a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003232:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003234:	4313      	orrs	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003242:	f023 0306 	bic.w	r3, r3, #6
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6812      	ldr	r2, [r2, #0]
 800324a:	69b9      	ldr	r1, [r7, #24]
 800324c:	430b      	orrs	r3, r1
 800324e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003256:	2b01      	cmp	r3, #1
 8003258:	d118      	bne.n	800328c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003264:	f023 0304 	bic.w	r3, r3, #4
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003270:	4311      	orrs	r1, r2
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003276:	4311      	orrs	r1, r2
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800327c:	430a      	orrs	r2, r1
 800327e:	431a      	orrs	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f042 0201 	orr.w	r2, r2, #1
 8003288:	611a      	str	r2, [r3, #16]
 800328a:	e007      	b.n	800329c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	691a      	ldr	r2, [r3, #16]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f022 0201 	bic.w	r2, r2, #1
 800329a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d10c      	bne.n	80032be <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	f023 010f 	bic.w	r1, r3, #15
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	1e5a      	subs	r2, r3, #1
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	430a      	orrs	r2, r1
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
 80032bc:	e007      	b.n	80032ce <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 020f 	bic.w	r2, r2, #15
 80032cc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d2:	f023 0303 	bic.w	r3, r3, #3
 80032d6:	f043 0201 	orr.w	r2, r3, #1
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80032de:	e007      	b.n	80032f0 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e4:	f043 0210 	orr.w	r2, r3, #16
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80032f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3720      	adds	r7, #32
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20040000 	.word	0x20040000
 8003300:	053e2d63 	.word	0x053e2d63
 8003304:	50040000 	.word	0x50040000
 8003308:	50040300 	.word	0x50040300
 800330c:	fff0c007 	.word	0xfff0c007

08003310 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003318:	2300      	movs	r3, #0
 800331a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	2b00      	cmp	r3, #0
 8003334:	d017      	beq.n	8003366 <HAL_ADC_IRQHandler+0x56>
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b00      	cmp	r3, #0
 800333e:	d012      	beq.n	8003366 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003344:	f003 0310 	and.w	r3, r3, #16
 8003348:	2b00      	cmp	r3, #0
 800334a:	d105      	bne.n	8003358 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003350:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f000 fdcf 	bl	8003efc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2202      	movs	r2, #2
 8003364:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	f003 0304 	and.w	r3, r3, #4
 800336c:	2b00      	cmp	r3, #0
 800336e:	d004      	beq.n	800337a <HAL_ADC_IRQHandler+0x6a>
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f003 0304 	and.w	r3, r3, #4
 8003376:	2b00      	cmp	r3, #0
 8003378:	d109      	bne.n	800338e <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003380:	2b00      	cmp	r3, #0
 8003382:	d05e      	beq.n	8003442 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d059      	beq.n	8003442 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003392:	f003 0310 	and.w	r3, r3, #16
 8003396:	2b00      	cmp	r3, #0
 8003398:	d105      	bne.n	80033a6 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff fd40 	bl	8002e30 <LL_ADC_REG_IsTriggerSourceSWStart>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d03e      	beq.n	8003434 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d135      	bne.n	8003434 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0308 	and.w	r3, r3, #8
 80033d2:	2b08      	cmp	r3, #8
 80033d4:	d12e      	bne.n	8003434 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fe2b 	bl	8003036 <LL_ADC_REG_IsConversionOngoing>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d11a      	bne.n	800341c <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 020c 	bic.w	r2, r2, #12
 80033f4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003406:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d112      	bne.n	8003434 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003412:	f043 0201 	orr.w	r2, r3, #1
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	659a      	str	r2, [r3, #88]	@ 0x58
 800341a:	e00b      	b.n	8003434 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003420:	f043 0210 	orr.w	r2, r3, #16
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800342c:	f043 0201 	orr.w	r2, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 f91f 	bl	8003678 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	220c      	movs	r2, #12
 8003440:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	f003 0320 	and.w	r3, r3, #32
 8003448:	2b00      	cmp	r3, #0
 800344a:	d004      	beq.n	8003456 <HAL_ADC_IRQHandler+0x146>
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b00      	cmp	r3, #0
 8003454:	d109      	bne.n	800346a <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800345c:	2b00      	cmp	r3, #0
 800345e:	d072      	beq.n	8003546 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003466:	2b00      	cmp	r3, #0
 8003468:	d06d      	beq.n	8003546 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b00      	cmp	r3, #0
 8003474:	d105      	bne.n	8003482 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff fd11 	bl	8002eae <LL_ADC_INJ_IsTriggerSourceSWStart>
 800348c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff fccc 	bl	8002e30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003498:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d047      	beq.n	8003538 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d007      	beq.n	80034c2 <HAL_ADC_IRQHandler+0x1b2>
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d03f      	beq.n	8003538 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d13a      	bne.n	8003538 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034cc:	2b40      	cmp	r3, #64	@ 0x40
 80034ce:	d133      	bne.n	8003538 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d12e      	bne.n	8003538 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fdbc 	bl	800305c <LL_ADC_INJ_IsConversionOngoing>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d11a      	bne.n	8003520 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80034f8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800350e:	2b00      	cmp	r3, #0
 8003510:	d112      	bne.n	8003538 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003516:	f043 0201 	orr.w	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	659a      	str	r2, [r3, #88]	@ 0x58
 800351e:	e00b      	b.n	8003538 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003524:	f043 0210 	orr.w	r2, r3, #16
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003530:	f043 0201 	orr.w	r2, r3, #1
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 fcb7 	bl	8003eac <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2260      	movs	r2, #96	@ 0x60
 8003544:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800354c:	2b00      	cmp	r3, #0
 800354e:	d011      	beq.n	8003574 <HAL_ADC_IRQHandler+0x264>
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00c      	beq.n	8003574 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f890 	bl	800368c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2280      	movs	r2, #128	@ 0x80
 8003572:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d012      	beq.n	80035a4 <HAL_ADC_IRQHandler+0x294>
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00d      	beq.n	80035a4 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 fc9d 	bl	8003ed4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80035a2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80035a4:	69bb      	ldr	r3, [r7, #24]
 80035a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d012      	beq.n	80035d4 <HAL_ADC_IRQHandler+0x2c4>
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00d      	beq.n	80035d4 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035bc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 fc8f 	bl	8003ee8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035d2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	f003 0310 	and.w	r3, r3, #16
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d02a      	beq.n	8003634 <HAL_ADC_IRQHandler+0x324>
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 0310 	and.w	r3, r3, #16
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d025      	beq.n	8003634 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d102      	bne.n	80035f6 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80035f0:	2301      	movs	r3, #1
 80035f2:	61fb      	str	r3, [r7, #28]
 80035f4:	e008      	b.n	8003608 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	f003 0301 	and.w	r3, r3, #1
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8003604:	2301      	movs	r3, #1
 8003606:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d10e      	bne.n	800362c <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003612:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800361e:	f043 0202 	orr.w	r2, r3, #2
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 f83a 	bl	80036a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2210      	movs	r2, #16
 8003632:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800363a:	2b00      	cmp	r3, #0
 800363c:	d018      	beq.n	8003670 <HAL_ADC_IRQHandler+0x360>
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003644:	2b00      	cmp	r3, #0
 8003646:	d013      	beq.n	8003670 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003658:	f043 0208 	orr.w	r2, r3, #8
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003668:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800366a:	6878      	ldr	r0, [r7, #4]
 800366c:	f000 fc28 	bl	8003ec0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003670:	bf00      	nop
 8003672:	3720      	adds	r7, #32
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b0b6      	sub	sp, #216	@ 0xd8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036be:	2300      	movs	r3, #0
 80036c0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80036c4:	2300      	movs	r3, #0
 80036c6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d101      	bne.n	80036d6 <HAL_ADC_ConfigChannel+0x22>
 80036d2:	2302      	movs	r3, #2
 80036d4:	e3d5      	b.n	8003e82 <HAL_ADC_ConfigChannel+0x7ce>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7ff fca7 	bl	8003036 <LL_ADC_REG_IsConversionOngoing>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f040 83ba 	bne.w	8003e64 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2b05      	cmp	r3, #5
 80036fe:	d824      	bhi.n	800374a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	3b02      	subs	r3, #2
 8003706:	2b03      	cmp	r3, #3
 8003708:	d81b      	bhi.n	8003742 <HAL_ADC_ConfigChannel+0x8e>
 800370a:	a201      	add	r2, pc, #4	@ (adr r2, 8003710 <HAL_ADC_ConfigChannel+0x5c>)
 800370c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003710:	08003721 	.word	0x08003721
 8003714:	08003729 	.word	0x08003729
 8003718:	08003731 	.word	0x08003731
 800371c:	08003739 	.word	0x08003739
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003720:	230c      	movs	r3, #12
 8003722:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003726:	e010      	b.n	800374a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8003728:	2312      	movs	r3, #18
 800372a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800372e:	e00c      	b.n	800374a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003730:	2318      	movs	r3, #24
 8003732:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003736:	e008      	b.n	800374a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8003738:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800373c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003740:	e003      	b.n	800374a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003742:	2306      	movs	r3, #6
 8003744:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8003748:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6818      	ldr	r0, [r3, #0]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	461a      	mov	r2, r3
 8003754:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8003758:	f7ff fb7d 	bl	8002e56 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff fc68 	bl	8003036 <LL_ADC_REG_IsConversionOngoing>
 8003766:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff fc74 	bl	800305c <LL_ADC_INJ_IsConversionOngoing>
 8003774:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003778:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800377c:	2b00      	cmp	r3, #0
 800377e:	f040 81bf 	bne.w	8003b00 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003782:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003786:	2b00      	cmp	r3, #0
 8003788:	f040 81ba 	bne.w	8003b00 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003794:	d10f      	bne.n	80037b6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6818      	ldr	r0, [r3, #0]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2200      	movs	r2, #0
 80037a0:	4619      	mov	r1, r3
 80037a2:	f7ff fb97 	bl	8002ed4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7ff fb2b 	bl	8002e0a <LL_ADC_SetSamplingTimeCommonConfig>
 80037b4:	e00e      	b.n	80037d4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6819      	ldr	r1, [r3, #0]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	461a      	mov	r2, r3
 80037c4:	f7ff fb86 	bl	8002ed4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2100      	movs	r1, #0
 80037ce:	4618      	mov	r0, r3
 80037d0:	f7ff fb1b 	bl	8002e0a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	695a      	ldr	r2, [r3, #20]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	08db      	lsrs	r3, r3, #3
 80037e0:	f003 0303 	and.w	r3, r3, #3
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	691b      	ldr	r3, [r3, #16]
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d00a      	beq.n	800380c <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6818      	ldr	r0, [r3, #0]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	6919      	ldr	r1, [r3, #16]
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003806:	f7ff faab 	bl	8002d60 <LL_ADC_SetOffset>
 800380a:	e179      	b.n	8003b00 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	2100      	movs	r1, #0
 8003812:	4618      	mov	r0, r3
 8003814:	f7ff fac8 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 8003818:	4603      	mov	r3, r0
 800381a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800381e:	2b00      	cmp	r3, #0
 8003820:	d10a      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x184>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2100      	movs	r1, #0
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff fabd 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 800382e:	4603      	mov	r3, r0
 8003830:	0e9b      	lsrs	r3, r3, #26
 8003832:	f003 021f 	and.w	r2, r3, #31
 8003836:	e01e      	b.n	8003876 <HAL_ADC_ConfigChannel+0x1c2>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2100      	movs	r1, #0
 800383e:	4618      	mov	r0, r3
 8003840:	f7ff fab2 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 8003844:	4603      	mov	r3, r0
 8003846:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800384a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800384e:	fa93 f3a3 	rbit	r3, r3
 8003852:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003856:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800385a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800385e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003862:	2b00      	cmp	r3, #0
 8003864:	d101      	bne.n	800386a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8003866:	2320      	movs	r3, #32
 8003868:	e004      	b.n	8003874 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800386a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800386e:	fab3 f383 	clz	r3, r3
 8003872:	b2db      	uxtb	r3, r3
 8003874:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800387e:	2b00      	cmp	r3, #0
 8003880:	d105      	bne.n	800388e <HAL_ADC_ConfigChannel+0x1da>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	0e9b      	lsrs	r3, r3, #26
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	e018      	b.n	80038c0 <HAL_ADC_ConfigChannel+0x20c>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800389a:	fa93 f3a3 	rbit	r3, r3
 800389e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80038a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80038a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80038aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80038b2:	2320      	movs	r3, #32
 80038b4:	e004      	b.n	80038c0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80038b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038ba:	fab3 f383 	clz	r3, r3
 80038be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d106      	bne.n	80038d2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	2200      	movs	r2, #0
 80038ca:	2100      	movs	r1, #0
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff fa81 	bl	8002dd4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2101      	movs	r1, #1
 80038d8:	4618      	mov	r0, r3
 80038da:	f7ff fa65 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 80038de:	4603      	mov	r3, r0
 80038e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d10a      	bne.n	80038fe <HAL_ADC_ConfigChannel+0x24a>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	2101      	movs	r1, #1
 80038ee:	4618      	mov	r0, r3
 80038f0:	f7ff fa5a 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 80038f4:	4603      	mov	r3, r0
 80038f6:	0e9b      	lsrs	r3, r3, #26
 80038f8:	f003 021f 	and.w	r2, r3, #31
 80038fc:	e01e      	b.n	800393c <HAL_ADC_ConfigChannel+0x288>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2101      	movs	r1, #1
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff fa4f 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 800390a:	4603      	mov	r3, r0
 800390c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003910:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003914:	fa93 f3a3 	rbit	r3, r3
 8003918:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800391c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003920:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8003924:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800392c:	2320      	movs	r3, #32
 800392e:	e004      	b.n	800393a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003930:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003934:	fab3 f383 	clz	r3, r3
 8003938:	b2db      	uxtb	r3, r3
 800393a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003944:	2b00      	cmp	r3, #0
 8003946:	d105      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x2a0>
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	0e9b      	lsrs	r3, r3, #26
 800394e:	f003 031f 	and.w	r3, r3, #31
 8003952:	e018      	b.n	8003986 <HAL_ADC_ConfigChannel+0x2d2>
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800395c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003960:	fa93 f3a3 	rbit	r3, r3
 8003964:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003968:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800396c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003970:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003974:	2b00      	cmp	r3, #0
 8003976:	d101      	bne.n	800397c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003978:	2320      	movs	r3, #32
 800397a:	e004      	b.n	8003986 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800397c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003980:	fab3 f383 	clz	r3, r3
 8003984:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003986:	429a      	cmp	r2, r3
 8003988:	d106      	bne.n	8003998 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2200      	movs	r2, #0
 8003990:	2101      	movs	r1, #1
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff fa1e 	bl	8002dd4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2102      	movs	r1, #2
 800399e:	4618      	mov	r0, r3
 80039a0:	f7ff fa02 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 80039a4:	4603      	mov	r3, r0
 80039a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10a      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x310>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2102      	movs	r1, #2
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff f9f7 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 80039ba:	4603      	mov	r3, r0
 80039bc:	0e9b      	lsrs	r3, r3, #26
 80039be:	f003 021f 	and.w	r2, r3, #31
 80039c2:	e01e      	b.n	8003a02 <HAL_ADC_ConfigChannel+0x34e>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2102      	movs	r1, #2
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff f9ec 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 80039d0:	4603      	mov	r3, r0
 80039d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039da:	fa93 f3a3 	rbit	r3, r3
 80039de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80039e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80039ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80039f2:	2320      	movs	r3, #32
 80039f4:	e004      	b.n	8003a00 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80039f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039fa:	fab3 f383 	clz	r3, r3
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d105      	bne.n	8003a1a <HAL_ADC_ConfigChannel+0x366>
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	0e9b      	lsrs	r3, r3, #26
 8003a14:	f003 031f 	and.w	r3, r3, #31
 8003a18:	e014      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x390>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a22:	fa93 f3a3 	rbit	r3, r3
 8003a26:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003a28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003a2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003a36:	2320      	movs	r3, #32
 8003a38:	e004      	b.n	8003a44 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003a3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a3e:	fab3 f383 	clz	r3, r3
 8003a42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d106      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2102      	movs	r1, #2
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff f9bf 	bl	8002dd4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2103      	movs	r1, #3
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff f9a3 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 8003a62:	4603      	mov	r3, r0
 8003a64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10a      	bne.n	8003a82 <HAL_ADC_ConfigChannel+0x3ce>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2103      	movs	r1, #3
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7ff f998 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	0e9b      	lsrs	r3, r3, #26
 8003a7c:	f003 021f 	and.w	r2, r3, #31
 8003a80:	e017      	b.n	8003ab2 <HAL_ADC_ConfigChannel+0x3fe>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2103      	movs	r1, #3
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff f98d 	bl	8002da8 <LL_ADC_GetOffsetChannel>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a94:	fa93 f3a3 	rbit	r3, r3
 8003a98:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003a9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a9c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003a9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d101      	bne.n	8003aa8 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003aa4:	2320      	movs	r3, #32
 8003aa6:	e003      	b.n	8003ab0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8003aa8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aaa:	fab3 f383 	clz	r3, r3
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d105      	bne.n	8003aca <HAL_ADC_ConfigChannel+0x416>
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	0e9b      	lsrs	r3, r3, #26
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	e011      	b.n	8003aee <HAL_ADC_ConfigChannel+0x43a>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ad2:	fa93 f3a3 	rbit	r3, r3
 8003ad6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003ad8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ada:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003adc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003ae2:	2320      	movs	r3, #32
 8003ae4:	e003      	b.n	8003aee <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003ae6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ae8:	fab3 f383 	clz	r3, r3
 8003aec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d106      	bne.n	8003b00 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2200      	movs	r2, #0
 8003af8:	2103      	movs	r1, #3
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff f96a 	bl	8002dd4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff fa83 	bl	8003010 <LL_ADC_IsEnabled>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f040 813f 	bne.w	8003d90 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	6819      	ldr	r1, [r3, #0]
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	f7ff fa04 	bl	8002f2c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	4a8e      	ldr	r2, [pc, #568]	@ (8003d64 <HAL_ADC_ConfigChannel+0x6b0>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	f040 8130 	bne.w	8003d90 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10b      	bne.n	8003b58 <HAL_ADC_ConfigChannel+0x4a4>
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	0e9b      	lsrs	r3, r3, #26
 8003b46:	3301      	adds	r3, #1
 8003b48:	f003 031f 	and.w	r3, r3, #31
 8003b4c:	2b09      	cmp	r3, #9
 8003b4e:	bf94      	ite	ls
 8003b50:	2301      	movls	r3, #1
 8003b52:	2300      	movhi	r3, #0
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	e019      	b.n	8003b8c <HAL_ADC_ConfigChannel+0x4d8>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b60:	fa93 f3a3 	rbit	r3, r3
 8003b64:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003b66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b68:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003b6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003b70:	2320      	movs	r3, #32
 8003b72:	e003      	b.n	8003b7c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003b74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b76:	fab3 f383 	clz	r3, r3
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	f003 031f 	and.w	r3, r3, #31
 8003b82:	2b09      	cmp	r3, #9
 8003b84:	bf94      	ite	ls
 8003b86:	2301      	movls	r3, #1
 8003b88:	2300      	movhi	r3, #0
 8003b8a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d079      	beq.n	8003c84 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d107      	bne.n	8003bac <HAL_ADC_ConfigChannel+0x4f8>
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	0e9b      	lsrs	r3, r3, #26
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	069b      	lsls	r3, r3, #26
 8003ba6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003baa:	e015      	b.n	8003bd8 <HAL_ADC_ConfigChannel+0x524>
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bb4:	fa93 f3a3 	rbit	r3, r3
 8003bb8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003bba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bbc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003bbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003bc4:	2320      	movs	r3, #32
 8003bc6:	e003      	b.n	8003bd0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003bc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bca:	fab3 f383 	clz	r3, r3
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	069b      	lsls	r3, r3, #26
 8003bd4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d109      	bne.n	8003bf8 <HAL_ADC_ConfigChannel+0x544>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	0e9b      	lsrs	r3, r3, #26
 8003bea:	3301      	adds	r3, #1
 8003bec:	f003 031f 	and.w	r3, r3, #31
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf6:	e017      	b.n	8003c28 <HAL_ADC_ConfigChannel+0x574>
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c00:	fa93 f3a3 	rbit	r3, r3
 8003c04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c08:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003c0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003c10:	2320      	movs	r3, #32
 8003c12:	e003      	b.n	8003c1c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003c14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c16:	fab3 f383 	clz	r3, r3
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	f003 031f 	and.w	r3, r3, #31
 8003c22:	2101      	movs	r1, #1
 8003c24:	fa01 f303 	lsl.w	r3, r1, r3
 8003c28:	ea42 0103 	orr.w	r1, r2, r3
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d10a      	bne.n	8003c4e <HAL_ADC_ConfigChannel+0x59a>
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	0e9b      	lsrs	r3, r3, #26
 8003c3e:	3301      	adds	r3, #1
 8003c40:	f003 021f 	and.w	r2, r3, #31
 8003c44:	4613      	mov	r3, r2
 8003c46:	005b      	lsls	r3, r3, #1
 8003c48:	4413      	add	r3, r2
 8003c4a:	051b      	lsls	r3, r3, #20
 8003c4c:	e018      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x5cc>
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c56:	fa93 f3a3 	rbit	r3, r3
 8003c5a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003c66:	2320      	movs	r3, #32
 8003c68:	e003      	b.n	8003c72 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6c:	fab3 f383 	clz	r3, r3
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	3301      	adds	r3, #1
 8003c74:	f003 021f 	and.w	r2, r3, #31
 8003c78:	4613      	mov	r3, r2
 8003c7a:	005b      	lsls	r3, r3, #1
 8003c7c:	4413      	add	r3, r2
 8003c7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c80:	430b      	orrs	r3, r1
 8003c82:	e080      	b.n	8003d86 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d107      	bne.n	8003ca0 <HAL_ADC_ConfigChannel+0x5ec>
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	0e9b      	lsrs	r3, r3, #26
 8003c96:	3301      	adds	r3, #1
 8003c98:	069b      	lsls	r3, r3, #26
 8003c9a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c9e:	e015      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x618>
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca8:	fa93 f3a3 	rbit	r3, r3
 8003cac:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d101      	bne.n	8003cbc <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003cb8:	2320      	movs	r3, #32
 8003cba:	e003      	b.n	8003cc4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cbe:	fab3 f383 	clz	r3, r3
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	069b      	lsls	r3, r3, #26
 8003cc8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d109      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x638>
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	0e9b      	lsrs	r3, r3, #26
 8003cde:	3301      	adds	r3, #1
 8003ce0:	f003 031f 	and.w	r3, r3, #31
 8003ce4:	2101      	movs	r1, #1
 8003ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cea:	e017      	b.n	8003d1c <HAL_ADC_ConfigChannel+0x668>
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	fa93 f3a3 	rbit	r3, r3
 8003cf8:	61bb      	str	r3, [r7, #24]
  return result;
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003cfe:	6a3b      	ldr	r3, [r7, #32]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003d04:	2320      	movs	r3, #32
 8003d06:	e003      	b.n	8003d10 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	fab3 f383 	clz	r3, r3
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	3301      	adds	r3, #1
 8003d12:	f003 031f 	and.w	r3, r3, #31
 8003d16:	2101      	movs	r1, #1
 8003d18:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1c:	ea42 0103 	orr.w	r1, r2, r3
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10d      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x694>
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	0e9b      	lsrs	r3, r3, #26
 8003d32:	3301      	adds	r3, #1
 8003d34:	f003 021f 	and.w	r2, r3, #31
 8003d38:	4613      	mov	r3, r2
 8003d3a:	005b      	lsls	r3, r3, #1
 8003d3c:	4413      	add	r3, r2
 8003d3e:	3b1e      	subs	r3, #30
 8003d40:	051b      	lsls	r3, r3, #20
 8003d42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003d46:	e01d      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x6d0>
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	fa93 f3a3 	rbit	r3, r3
 8003d54:	60fb      	str	r3, [r7, #12]
  return result;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d103      	bne.n	8003d68 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003d60:	2320      	movs	r3, #32
 8003d62:	e005      	b.n	8003d70 <HAL_ADC_ConfigChannel+0x6bc>
 8003d64:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	fab3 f383 	clz	r3, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	3301      	adds	r3, #1
 8003d72:	f003 021f 	and.w	r2, r3, #31
 8003d76:	4613      	mov	r3, r2
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	4413      	add	r3, r2
 8003d7c:	3b1e      	subs	r3, #30
 8003d7e:	051b      	lsls	r3, r3, #20
 8003d80:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d84:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	f7ff f8a2 	bl	8002ed4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	4b3d      	ldr	r3, [pc, #244]	@ (8003e8c <HAL_ADC_ConfigChannel+0x7d8>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d06c      	beq.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d9c:	483c      	ldr	r0, [pc, #240]	@ (8003e90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d9e:	f7fe ffd1 	bl	8002d44 <LL_ADC_GetCommonPathInternalCh>
 8003da2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a3a      	ldr	r2, [pc, #232]	@ (8003e94 <HAL_ADC_ConfigChannel+0x7e0>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d127      	bne.n	8003e00 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003db0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003db4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d121      	bne.n	8003e00 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a35      	ldr	r2, [pc, #212]	@ (8003e98 <HAL_ADC_ConfigChannel+0x7e4>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d157      	bne.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003dca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003dce:	4619      	mov	r1, r3
 8003dd0:	482f      	ldr	r0, [pc, #188]	@ (8003e90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003dd2:	f7fe ffa4 	bl	8002d1e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dd6:	4b31      	ldr	r3, [pc, #196]	@ (8003e9c <HAL_ADC_ConfigChannel+0x7e8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	099b      	lsrs	r3, r3, #6
 8003ddc:	4a30      	ldr	r2, [pc, #192]	@ (8003ea0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	099b      	lsrs	r3, r3, #6
 8003de4:	1c5a      	adds	r2, r3, #1
 8003de6:	4613      	mov	r3, r2
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	4413      	add	r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003df0:	e002      	b.n	8003df8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	3b01      	subs	r3, #1
 8003df6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f9      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003dfe:	e03a      	b.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a27      	ldr	r2, [pc, #156]	@ (8003ea4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d113      	bne.n	8003e32 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003e0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10d      	bne.n	8003e32 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8003e98 <HAL_ADC_ConfigChannel+0x7e4>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d12a      	bne.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e28:	4619      	mov	r1, r3
 8003e2a:	4819      	ldr	r0, [pc, #100]	@ (8003e90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003e2c:	f7fe ff77 	bl	8002d1e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e30:	e021      	b.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea8 <HAL_ADC_ConfigChannel+0x7f4>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d11c      	bne.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003e3c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d116      	bne.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a12      	ldr	r2, [pc, #72]	@ (8003e98 <HAL_ADC_ConfigChannel+0x7e4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d111      	bne.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e56:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	480c      	ldr	r0, [pc, #48]	@ (8003e90 <HAL_ADC_ConfigChannel+0x7dc>)
 8003e5e:	f7fe ff5e 	bl	8002d1e <LL_ADC_SetCommonPathInternalCh>
 8003e62:	e008      	b.n	8003e76 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e68:	f043 0220 	orr.w	r2, r3, #32
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003e7e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	37d8      	adds	r7, #216	@ 0xd8
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	80080000 	.word	0x80080000
 8003e90:	50040300 	.word	0x50040300
 8003e94:	c7520000 	.word	0xc7520000
 8003e98:	50040000 	.word	0x50040000
 8003e9c:	20040000 	.word	0x20040000
 8003ea0:	053e2d63 	.word	0x053e2d63
 8003ea4:	cb840000 	.word	0xcb840000
 8003ea8:	80000001 	.word	0x80000001

08003eac <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003ec8:	bf00      	nop
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f003 0307 	and.w	r3, r3, #7
 8003f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f20:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <__NVIC_SetPriorityGrouping+0x44>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f26:	68ba      	ldr	r2, [r7, #8]
 8003f28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f42:	4a04      	ldr	r2, [pc, #16]	@ (8003f54 <__NVIC_SetPriorityGrouping+0x44>)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	60d3      	str	r3, [r2, #12]
}
 8003f48:	bf00      	nop
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	e000ed00 	.word	0xe000ed00

08003f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f5c:	4b04      	ldr	r3, [pc, #16]	@ (8003f70 <__NVIC_GetPriorityGrouping+0x18>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	0a1b      	lsrs	r3, r3, #8
 8003f62:	f003 0307 	and.w	r3, r3, #7
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr
 8003f70:	e000ed00 	.word	0xe000ed00

08003f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	db0b      	blt.n	8003f9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f86:	79fb      	ldrb	r3, [r7, #7]
 8003f88:	f003 021f 	and.w	r2, r3, #31
 8003f8c:	4907      	ldr	r1, [pc, #28]	@ (8003fac <__NVIC_EnableIRQ+0x38>)
 8003f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f92:	095b      	lsrs	r3, r3, #5
 8003f94:	2001      	movs	r0, #1
 8003f96:	fa00 f202 	lsl.w	r2, r0, r2
 8003f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f9e:	bf00      	nop
 8003fa0:	370c      	adds	r7, #12
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	e000e100 	.word	0xe000e100

08003fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	6039      	str	r1, [r7, #0]
 8003fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	db0a      	blt.n	8003fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	490c      	ldr	r1, [pc, #48]	@ (8003ffc <__NVIC_SetPriority+0x4c>)
 8003fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fce:	0112      	lsls	r2, r2, #4
 8003fd0:	b2d2      	uxtb	r2, r2
 8003fd2:	440b      	add	r3, r1
 8003fd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fd8:	e00a      	b.n	8003ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	b2da      	uxtb	r2, r3
 8003fde:	4908      	ldr	r1, [pc, #32]	@ (8004000 <__NVIC_SetPriority+0x50>)
 8003fe0:	79fb      	ldrb	r3, [r7, #7]
 8003fe2:	f003 030f 	and.w	r3, r3, #15
 8003fe6:	3b04      	subs	r3, #4
 8003fe8:	0112      	lsls	r2, r2, #4
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	440b      	add	r3, r1
 8003fee:	761a      	strb	r2, [r3, #24]
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr
 8003ffc:	e000e100 	.word	0xe000e100
 8004000:	e000ed00 	.word	0xe000ed00

08004004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004004:	b480      	push	{r7}
 8004006:	b089      	sub	sp, #36	@ 0x24
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	f1c3 0307 	rsb	r3, r3, #7
 800401e:	2b04      	cmp	r3, #4
 8004020:	bf28      	it	cs
 8004022:	2304      	movcs	r3, #4
 8004024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	3304      	adds	r3, #4
 800402a:	2b06      	cmp	r3, #6
 800402c:	d902      	bls.n	8004034 <NVIC_EncodePriority+0x30>
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	3b03      	subs	r3, #3
 8004032:	e000      	b.n	8004036 <NVIC_EncodePriority+0x32>
 8004034:	2300      	movs	r3, #0
 8004036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004038:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800403c:	69bb      	ldr	r3, [r7, #24]
 800403e:	fa02 f303 	lsl.w	r3, r2, r3
 8004042:	43da      	mvns	r2, r3
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	401a      	ands	r2, r3
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800404c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	fa01 f303 	lsl.w	r3, r1, r3
 8004056:	43d9      	mvns	r1, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800405c:	4313      	orrs	r3, r2
         );
}
 800405e:	4618      	mov	r0, r3
 8004060:	3724      	adds	r7, #36	@ 0x24
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
	...

0800406c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3b01      	subs	r3, #1
 8004078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800407c:	d301      	bcc.n	8004082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800407e:	2301      	movs	r3, #1
 8004080:	e00f      	b.n	80040a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004082:	4a0a      	ldr	r2, [pc, #40]	@ (80040ac <SysTick_Config+0x40>)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	3b01      	subs	r3, #1
 8004088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800408a:	210f      	movs	r1, #15
 800408c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004090:	f7ff ff8e 	bl	8003fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004094:	4b05      	ldr	r3, [pc, #20]	@ (80040ac <SysTick_Config+0x40>)
 8004096:	2200      	movs	r2, #0
 8004098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800409a:	4b04      	ldr	r3, [pc, #16]	@ (80040ac <SysTick_Config+0x40>)
 800409c:	2207      	movs	r2, #7
 800409e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3708      	adds	r7, #8
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	e000e010 	.word	0xe000e010

080040b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f7ff ff29 	bl	8003f10 <__NVIC_SetPriorityGrouping>
}
 80040be:	bf00      	nop
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b086      	sub	sp, #24
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	4603      	mov	r3, r0
 80040ce:	60b9      	str	r1, [r7, #8]
 80040d0:	607a      	str	r2, [r7, #4]
 80040d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80040d4:	2300      	movs	r3, #0
 80040d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80040d8:	f7ff ff3e 	bl	8003f58 <__NVIC_GetPriorityGrouping>
 80040dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	68b9      	ldr	r1, [r7, #8]
 80040e2:	6978      	ldr	r0, [r7, #20]
 80040e4:	f7ff ff8e 	bl	8004004 <NVIC_EncodePriority>
 80040e8:	4602      	mov	r2, r0
 80040ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ee:	4611      	mov	r1, r2
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff ff5d 	bl	8003fb0 <__NVIC_SetPriority>
}
 80040f6:	bf00      	nop
 80040f8:	3718      	adds	r7, #24
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	4603      	mov	r3, r0
 8004106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410c:	4618      	mov	r0, r3
 800410e:	f7ff ff31 	bl	8003f74 <__NVIC_EnableIRQ>
}
 8004112:	bf00      	nop
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800411a:	b580      	push	{r7, lr}
 800411c:	b082      	sub	sp, #8
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7ff ffa2 	bl	800406c <SysTick_Config>
 8004128:	4603      	mov	r3, r0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
	...

08004134 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b084      	sub	sp, #16
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e08d      	b.n	8004262 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	4b47      	ldr	r3, [pc, #284]	@ (800426c <HAL_DMA_Init+0x138>)
 800414e:	429a      	cmp	r2, r3
 8004150:	d80f      	bhi.n	8004172 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	4b45      	ldr	r3, [pc, #276]	@ (8004270 <HAL_DMA_Init+0x13c>)
 800415a:	4413      	add	r3, r2
 800415c:	4a45      	ldr	r2, [pc, #276]	@ (8004274 <HAL_DMA_Init+0x140>)
 800415e:	fba2 2303 	umull	r2, r3, r2, r3
 8004162:	091b      	lsrs	r3, r3, #4
 8004164:	009a      	lsls	r2, r3, #2
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a42      	ldr	r2, [pc, #264]	@ (8004278 <HAL_DMA_Init+0x144>)
 800416e:	641a      	str	r2, [r3, #64]	@ 0x40
 8004170:	e00e      	b.n	8004190 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	4b40      	ldr	r3, [pc, #256]	@ (800427c <HAL_DMA_Init+0x148>)
 800417a:	4413      	add	r3, r2
 800417c:	4a3d      	ldr	r2, [pc, #244]	@ (8004274 <HAL_DMA_Init+0x140>)
 800417e:	fba2 2303 	umull	r2, r3, r2, r3
 8004182:	091b      	lsrs	r3, r3, #4
 8004184:	009a      	lsls	r2, r3, #2
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a3c      	ldr	r2, [pc, #240]	@ (8004280 <HAL_DMA_Init+0x14c>)
 800418e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80041a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80041b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 fa72 	bl	80046cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041f0:	d102      	bne.n	80041f8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685a      	ldr	r2, [r3, #4]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004200:	b2d2      	uxtb	r2, r2
 8004202:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800420c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d010      	beq.n	8004238 <HAL_DMA_Init+0x104>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b04      	cmp	r3, #4
 800421c:	d80c      	bhi.n	8004238 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fa92 	bl	8004748 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004234:	605a      	str	r2, [r3, #4]
 8004236:	e008      	b.n	800424a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40020407 	.word	0x40020407
 8004270:	bffdfff8 	.word	0xbffdfff8
 8004274:	cccccccd 	.word	0xcccccccd
 8004278:	40020000 	.word	0x40020000
 800427c:	bffdfbf8 	.word	0xbffdfbf8
 8004280:	40020400 	.word	0x40020400

08004284 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	60b9      	str	r1, [r7, #8]
 800428e:	607a      	str	r2, [r7, #4]
 8004290:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004292:	2300      	movs	r3, #0
 8004294:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800429c:	2b01      	cmp	r3, #1
 800429e:	d101      	bne.n	80042a4 <HAL_DMA_Start_IT+0x20>
 80042a0:	2302      	movs	r3, #2
 80042a2:	e066      	b.n	8004372 <HAL_DMA_Start_IT+0xee>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d155      	bne.n	8004364 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0201 	bic.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	68b9      	ldr	r1, [r7, #8]
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 f9b6 	bl	800464e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d008      	beq.n	80042fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f042 020e 	orr.w	r2, r2, #14
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	e00f      	b.n	800431c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f022 0204 	bic.w	r2, r2, #4
 800430a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f042 020a 	orr.w	r2, r2, #10
 800431a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d007      	beq.n	800433a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004334:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004338:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800433e:	2b00      	cmp	r3, #0
 8004340:	d007      	beq.n	8004352 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800434c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004350:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f042 0201 	orr.w	r2, r2, #1
 8004360:	601a      	str	r2, [r3, #0]
 8004362:	e005      	b.n	8004370 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800436c:	2302      	movs	r3, #2
 800436e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004370:	7dfb      	ldrb	r3, [r7, #23]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800437a:	b480      	push	{r7}
 800437c:	b085      	sub	sp, #20
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004382:	2300      	movs	r3, #0
 8004384:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b02      	cmp	r3, #2
 8004390:	d008      	beq.n	80043a4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2204      	movs	r2, #4
 8004396:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e040      	b.n	8004426 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 020e 	bic.w	r2, r2, #14
 80043b2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043c2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 0201 	bic.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d8:	f003 021c 	and.w	r2, r3, #28
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e0:	2101      	movs	r1, #1
 80043e2:	fa01 f202 	lsl.w	r2, r1, r2
 80043e6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80043f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00c      	beq.n	8004414 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004404:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004408:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004412:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004424:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004426:	4618      	mov	r0, r3
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b084      	sub	sp, #16
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800443a:	2300      	movs	r3, #0
 800443c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b02      	cmp	r3, #2
 8004448:	d005      	beq.n	8004456 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2204      	movs	r2, #4
 800444e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	73fb      	strb	r3, [r7, #15]
 8004454:	e047      	b.n	80044e6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 020e 	bic.w	r2, r2, #14
 8004464:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 0201 	bic.w	r2, r2, #1
 8004474:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004480:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004484:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800448a:	f003 021c 	and.w	r2, r3, #28
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004492:	2101      	movs	r1, #1
 8004494:	fa01 f202 	lsl.w	r2, r1, r2
 8004498:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80044a2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d00c      	beq.n	80044c6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80044ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80044c4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d003      	beq.n	80044e6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	4798      	blx	r3
    }
  }
  return status;
 80044e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800450c:	f003 031c 	and.w	r3, r3, #28
 8004510:	2204      	movs	r2, #4
 8004512:	409a      	lsls	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4013      	ands	r3, r2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d026      	beq.n	800456a <HAL_DMA_IRQHandler+0x7a>
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f003 0304 	and.w	r3, r3, #4
 8004522:	2b00      	cmp	r3, #0
 8004524:	d021      	beq.n	800456a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0320 	and.w	r3, r3, #32
 8004530:	2b00      	cmp	r3, #0
 8004532:	d107      	bne.n	8004544 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 0204 	bic.w	r2, r2, #4
 8004542:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004548:	f003 021c 	and.w	r2, r3, #28
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	2104      	movs	r1, #4
 8004552:	fa01 f202 	lsl.w	r2, r1, r2
 8004556:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455c:	2b00      	cmp	r3, #0
 800455e:	d071      	beq.n	8004644 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004568:	e06c      	b.n	8004644 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456e:	f003 031c 	and.w	r3, r3, #28
 8004572:	2202      	movs	r2, #2
 8004574:	409a      	lsls	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	4013      	ands	r3, r2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d02e      	beq.n	80045dc <HAL_DMA_IRQHandler+0xec>
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d029      	beq.n	80045dc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0320 	and.w	r3, r3, #32
 8004592:	2b00      	cmp	r3, #0
 8004594:	d10b      	bne.n	80045ae <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 020a 	bic.w	r2, r2, #10
 80045a4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b2:	f003 021c 	and.w	r2, r3, #28
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ba:	2102      	movs	r1, #2
 80045bc:	fa01 f202 	lsl.w	r2, r1, r2
 80045c0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d038      	beq.n	8004644 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80045da:	e033      	b.n	8004644 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e0:	f003 031c 	and.w	r3, r3, #28
 80045e4:	2208      	movs	r2, #8
 80045e6:	409a      	lsls	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4013      	ands	r3, r2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d02a      	beq.n	8004646 <HAL_DMA_IRQHandler+0x156>
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d025      	beq.n	8004646 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f022 020e 	bic.w	r2, r2, #14
 8004608:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800460e:	f003 021c 	and.w	r2, r3, #28
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004616:	2101      	movs	r1, #1
 8004618:	fa01 f202 	lsl.w	r2, r1, r2
 800461c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2201      	movs	r2, #1
 8004628:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004644:	bf00      	nop
 8004646:	bf00      	nop
}
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800464e:	b480      	push	{r7}
 8004650:	b085      	sub	sp, #20
 8004652:	af00      	add	r7, sp, #0
 8004654:	60f8      	str	r0, [r7, #12]
 8004656:	60b9      	str	r1, [r7, #8]
 8004658:	607a      	str	r2, [r7, #4]
 800465a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004664:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800466a:	2b00      	cmp	r3, #0
 800466c:	d004      	beq.n	8004678 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004672:	68fa      	ldr	r2, [r7, #12]
 8004674:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004676:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800467c:	f003 021c 	and.w	r2, r3, #28
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004684:	2101      	movs	r1, #1
 8004686:	fa01 f202 	lsl.w	r2, r1, r2
 800468a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	683a      	ldr	r2, [r7, #0]
 8004692:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2b10      	cmp	r3, #16
 800469a:	d108      	bne.n	80046ae <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68ba      	ldr	r2, [r7, #8]
 80046aa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046ac:	e007      	b.n	80046be <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68ba      	ldr	r2, [r7, #8]
 80046b4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	60da      	str	r2, [r3, #12]
}
 80046be:	bf00      	nop
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
	...

080046cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	461a      	mov	r2, r3
 80046da:	4b17      	ldr	r3, [pc, #92]	@ (8004738 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80046dc:	429a      	cmp	r2, r3
 80046de:	d80a      	bhi.n	80046f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e4:	089b      	lsrs	r3, r3, #2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046ec:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6493      	str	r3, [r2, #72]	@ 0x48
 80046f4:	e007      	b.n	8004706 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fa:	089b      	lsrs	r3, r3, #2
 80046fc:	009a      	lsls	r2, r3, #2
 80046fe:	4b0f      	ldr	r3, [pc, #60]	@ (800473c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004700:	4413      	add	r3, r2
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	b2db      	uxtb	r3, r3
 800470c:	3b08      	subs	r3, #8
 800470e:	4a0c      	ldr	r2, [pc, #48]	@ (8004740 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004710:	fba2 2303 	umull	r2, r3, r2, r3
 8004714:	091b      	lsrs	r3, r3, #4
 8004716:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a0a      	ldr	r2, [pc, #40]	@ (8004744 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800471c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f003 031f 	and.w	r3, r3, #31
 8004724:	2201      	movs	r2, #1
 8004726:	409a      	lsls	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800472c:	bf00      	nop
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr
 8004738:	40020407 	.word	0x40020407
 800473c:	4002081c 	.word	0x4002081c
 8004740:	cccccccd 	.word	0xcccccccd
 8004744:	40020880 	.word	0x40020880

08004748 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	b2db      	uxtb	r3, r3
 8004756:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	4b0b      	ldr	r3, [pc, #44]	@ (8004788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800475c:	4413      	add	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	461a      	mov	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a08      	ldr	r2, [pc, #32]	@ (800478c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800476a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	3b01      	subs	r3, #1
 8004770:	f003 0303 	and.w	r3, r3, #3
 8004774:	2201      	movs	r2, #1
 8004776:	409a      	lsls	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800477c:	bf00      	nop
 800477e:	3714      	adds	r7, #20
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	1000823f 	.word	0x1000823f
 800478c:	40020940 	.word	0x40020940

08004790 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800479a:	2300      	movs	r3, #0
 800479c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800479e:	e166      	b.n	8004a6e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	2101      	movs	r1, #1
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	fa01 f303 	lsl.w	r3, r1, r3
 80047ac:	4013      	ands	r3, r2
 80047ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 8158 	beq.w	8004a68 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f003 0303 	and.w	r3, r3, #3
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d005      	beq.n	80047d0 <HAL_GPIO_Init+0x40>
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	f003 0303 	and.w	r3, r3, #3
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d130      	bne.n	8004832 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	2203      	movs	r2, #3
 80047dc:	fa02 f303 	lsl.w	r3, r2, r3
 80047e0:	43db      	mvns	r3, r3
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	4013      	ands	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	68da      	ldr	r2, [r3, #12]
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	005b      	lsls	r3, r3, #1
 80047f0:	fa02 f303 	lsl.w	r3, r2, r3
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	693a      	ldr	r2, [r7, #16]
 80047fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004806:	2201      	movs	r2, #1
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	fa02 f303 	lsl.w	r3, r2, r3
 800480e:	43db      	mvns	r3, r3
 8004810:	693a      	ldr	r2, [r7, #16]
 8004812:	4013      	ands	r3, r2
 8004814:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	091b      	lsrs	r3, r3, #4
 800481c:	f003 0201 	and.w	r2, r3, #1
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	fa02 f303 	lsl.w	r3, r2, r3
 8004826:	693a      	ldr	r2, [r7, #16]
 8004828:	4313      	orrs	r3, r2
 800482a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	2b03      	cmp	r3, #3
 800483c:	d017      	beq.n	800486e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	2203      	movs	r2, #3
 800484a:	fa02 f303 	lsl.w	r3, r2, r3
 800484e:	43db      	mvns	r3, r3
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	4013      	ands	r3, r2
 8004854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	689a      	ldr	r2, [r3, #8]
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	005b      	lsls	r3, r3, #1
 800485e:	fa02 f303 	lsl.w	r3, r2, r3
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	693a      	ldr	r2, [r7, #16]
 800486c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d123      	bne.n	80048c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	08da      	lsrs	r2, r3, #3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	3208      	adds	r2, #8
 8004882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004886:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	220f      	movs	r2, #15
 8004892:	fa02 f303 	lsl.w	r3, r2, r3
 8004896:	43db      	mvns	r3, r3
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4013      	ands	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	691a      	ldr	r2, [r3, #16]
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	fa02 f303 	lsl.w	r3, r2, r3
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	08da      	lsrs	r2, r3, #3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3208      	adds	r2, #8
 80048bc:	6939      	ldr	r1, [r7, #16]
 80048be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	005b      	lsls	r3, r3, #1
 80048cc:	2203      	movs	r2, #3
 80048ce:	fa02 f303 	lsl.w	r3, r2, r3
 80048d2:	43db      	mvns	r3, r3
 80048d4:	693a      	ldr	r2, [r7, #16]
 80048d6:	4013      	ands	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f003 0203 	and.w	r2, r3, #3
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	f000 80b2 	beq.w	8004a68 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004904:	4b61      	ldr	r3, [pc, #388]	@ (8004a8c <HAL_GPIO_Init+0x2fc>)
 8004906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004908:	4a60      	ldr	r2, [pc, #384]	@ (8004a8c <HAL_GPIO_Init+0x2fc>)
 800490a:	f043 0301 	orr.w	r3, r3, #1
 800490e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004910:	4b5e      	ldr	r3, [pc, #376]	@ (8004a8c <HAL_GPIO_Init+0x2fc>)
 8004912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004914:	f003 0301 	and.w	r3, r3, #1
 8004918:	60bb      	str	r3, [r7, #8]
 800491a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800491c:	4a5c      	ldr	r2, [pc, #368]	@ (8004a90 <HAL_GPIO_Init+0x300>)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	089b      	lsrs	r3, r3, #2
 8004922:	3302      	adds	r3, #2
 8004924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004928:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f003 0303 	and.w	r3, r3, #3
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	220f      	movs	r2, #15
 8004934:	fa02 f303 	lsl.w	r3, r2, r3
 8004938:	43db      	mvns	r3, r3
 800493a:	693a      	ldr	r2, [r7, #16]
 800493c:	4013      	ands	r3, r2
 800493e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004946:	d02b      	beq.n	80049a0 <HAL_GPIO_Init+0x210>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a52      	ldr	r2, [pc, #328]	@ (8004a94 <HAL_GPIO_Init+0x304>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d025      	beq.n	800499c <HAL_GPIO_Init+0x20c>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a51      	ldr	r2, [pc, #324]	@ (8004a98 <HAL_GPIO_Init+0x308>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d01f      	beq.n	8004998 <HAL_GPIO_Init+0x208>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	4a50      	ldr	r2, [pc, #320]	@ (8004a9c <HAL_GPIO_Init+0x30c>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d019      	beq.n	8004994 <HAL_GPIO_Init+0x204>
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a4f      	ldr	r2, [pc, #316]	@ (8004aa0 <HAL_GPIO_Init+0x310>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d013      	beq.n	8004990 <HAL_GPIO_Init+0x200>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a4e      	ldr	r2, [pc, #312]	@ (8004aa4 <HAL_GPIO_Init+0x314>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d00d      	beq.n	800498c <HAL_GPIO_Init+0x1fc>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a4d      	ldr	r2, [pc, #308]	@ (8004aa8 <HAL_GPIO_Init+0x318>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d007      	beq.n	8004988 <HAL_GPIO_Init+0x1f8>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a4c      	ldr	r2, [pc, #304]	@ (8004aac <HAL_GPIO_Init+0x31c>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d101      	bne.n	8004984 <HAL_GPIO_Init+0x1f4>
 8004980:	2307      	movs	r3, #7
 8004982:	e00e      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 8004984:	2308      	movs	r3, #8
 8004986:	e00c      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 8004988:	2306      	movs	r3, #6
 800498a:	e00a      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 800498c:	2305      	movs	r3, #5
 800498e:	e008      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 8004990:	2304      	movs	r3, #4
 8004992:	e006      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 8004994:	2303      	movs	r3, #3
 8004996:	e004      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 8004998:	2302      	movs	r3, #2
 800499a:	e002      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 800499c:	2301      	movs	r3, #1
 800499e:	e000      	b.n	80049a2 <HAL_GPIO_Init+0x212>
 80049a0:	2300      	movs	r3, #0
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	f002 0203 	and.w	r2, r2, #3
 80049a8:	0092      	lsls	r2, r2, #2
 80049aa:	4093      	lsls	r3, r2
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80049b2:	4937      	ldr	r1, [pc, #220]	@ (8004a90 <HAL_GPIO_Init+0x300>)
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	089b      	lsrs	r3, r3, #2
 80049b8:	3302      	adds	r3, #2
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80049c0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	43db      	mvns	r3, r3
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	4013      	ands	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d003      	beq.n	80049e4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80049e4:	4a32      	ldr	r2, [pc, #200]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80049ea:	4b31      	ldr	r3, [pc, #196]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	43db      	mvns	r3, r3
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	4013      	ands	r3, r2
 80049f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004a06:	693a      	ldr	r2, [r7, #16]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004a0e:	4a28      	ldr	r2, [pc, #160]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004a14:	4b26      	ldr	r3, [pc, #152]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	4013      	ands	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004a30:	693a      	ldr	r2, [r7, #16]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a38:	4a1d      	ldr	r2, [pc, #116]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	43db      	mvns	r3, r3
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a62:	4a13      	ldr	r2, [pc, #76]	@ (8004ab0 <HAL_GPIO_Init+0x320>)
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	fa22 f303 	lsr.w	r3, r2, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f47f ae91 	bne.w	80047a0 <HAL_GPIO_Init+0x10>
  }
}
 8004a7e:	bf00      	nop
 8004a80:	bf00      	nop
 8004a82:	371c      	adds	r7, #28
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr
 8004a8c:	40021000 	.word	0x40021000
 8004a90:	40010000 	.word	0x40010000
 8004a94:	48000400 	.word	0x48000400
 8004a98:	48000800 	.word	0x48000800
 8004a9c:	48000c00 	.word	0x48000c00
 8004aa0:	48001000 	.word	0x48001000
 8004aa4:	48001400 	.word	0x48001400
 8004aa8:	48001800 	.word	0x48001800
 8004aac:	48001c00 	.word	0x48001c00
 8004ab0:	40010400 	.word	0x40010400

08004ab4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	807b      	strh	r3, [r7, #2]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ac4:	787b      	ldrb	r3, [r7, #1]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d003      	beq.n	8004ad2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004aca:	887a      	ldrh	r2, [r7, #2]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ad0:	e002      	b.n	8004ad8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ad2:	887a      	ldrh	r2, [r7, #2]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	4603      	mov	r3, r0
 8004aec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004aee:	4b08      	ldr	r3, [pc, #32]	@ (8004b10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004af0:	695a      	ldr	r2, [r3, #20]
 8004af2:	88fb      	ldrh	r3, [r7, #6]
 8004af4:	4013      	ands	r3, r2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d006      	beq.n	8004b08 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004afa:	4a05      	ldr	r2, [pc, #20]	@ (8004b10 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004afc:	88fb      	ldrh	r3, [r7, #6]
 8004afe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004b00:	88fb      	ldrh	r3, [r7, #6]
 8004b02:	4618      	mov	r0, r3
 8004b04:	f000 f806 	bl	8004b14 <HAL_GPIO_EXTI_Callback>
  }
}
 8004b08:	bf00      	nop
 8004b0a:	3708      	adds	r7, #8
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40010400 	.word	0x40010400

08004b14 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004b1e:	bf00      	nop
 8004b20:	370c      	adds	r7, #12
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
	...

08004b2c <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b34:	2300      	movs	r3, #0
 8004b36:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e0c3      	b.n	8004cca <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b05      	cmp	r3, #5
 8004b4c:	d101      	bne.n	8004b52 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e0bb      	b.n	8004cca <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d101      	bne.n	8004b62 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e0b3      	b.n	8004cca <HAL_OPAMP_Init+0x19e>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	69db      	ldr	r3, [r3, #28]
 8004b66:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d103      	bne.n	8004b7e <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f7fd fc30 	bl	80023e4 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004b92:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	2b08      	cmp	r3, #8
 8004b9a:	d11b      	bne.n	8004bd4 <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 8004ba6:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6891      	ldr	r1, [r2, #8]
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	68d2      	ldr	r2, [r2, #12]
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6992      	ldr	r2, [r2, #24]
 8004bb8:	4311      	orrs	r1, r2
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	6912      	ldr	r2, [r2, #16]
 8004bbe:	4311      	orrs	r1, r2
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6952      	ldr	r2, [r2, #20]
 8004bc4:	4311      	orrs	r1, r2
 8004bc6:	687a      	ldr	r2, [r7, #4]
 8004bc8:	69d2      	ldr	r2, [r2, #28]
 8004bca:	4311      	orrs	r1, r2
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6812      	ldr	r2, [r2, #0]
 8004bd0:	430b      	orrs	r3, r1
 8004bd2:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	2b0c      	cmp	r3, #12
 8004bda:	d115      	bne.n	8004c08 <HAL_OPAMP_Init+0xdc>
    {
    /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 8004be6:	f023 030e 	bic.w	r3, r3, #14
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6891      	ldr	r1, [r2, #8]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	68d2      	ldr	r2, [r2, #12]
 8004bf2:	4311      	orrs	r1, r2
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	6952      	ldr	r2, [r2, #20]
 8004bf8:	4311      	orrs	r1, r2
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	69d2      	ldr	r2, [r2, #28]
 8004bfe:	4311      	orrs	r1, r2
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	6812      	ldr	r2, [r2, #0]
 8004c04:	430b      	orrs	r3, r1
 8004c06:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.Mode | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d118      	bne.n	8004c42 <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 8004c1a:	f023 030e 	bic.w	r3, r3, #14
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	6891      	ldr	r1, [r2, #8]
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	68d2      	ldr	r2, [r2, #12]
 8004c26:	4311      	orrs	r1, r2
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	6912      	ldr	r2, [r2, #16]
 8004c2c:	4311      	orrs	r1, r2
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	6952      	ldr	r2, [r2, #20]
 8004c32:	4311      	orrs	r1, r2
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	69d2      	ldr	r2, [r2, #28]
 8004c38:	4311      	orrs	r1, r2
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6812      	ldr	r2, [r2, #0]
 8004c3e:	430b      	orrs	r3, r1
 8004c40:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	69db      	ldr	r3, [r3, #28]
 8004c46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c4a:	d12a      	bne.n	8004ca2 <HAL_OPAMP_Init+0x176>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d013      	beq.n	8004c7c <HAL_OPAMP_Init+0x150>
      {
        /* OPAMP_POWERMODE_NORMALPOWER */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8004c6c:	f023 031f 	bic.w	r3, r3, #31
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	6812      	ldr	r2, [r2, #0]
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	430b      	orrs	r3, r1
 8004c78:	6053      	str	r3, [r2, #4]
 8004c7a:	e012      	b.n	8004ca2 <HAL_OPAMP_Init+0x176>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c80:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNLowPower));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 8004c86:	4313      	orrs	r3, r2
 8004c88:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8004c94:	f023 031f 	bic.w	r3, r3, #31
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	6812      	ldr	r2, [r2, #0]
 8004c9c:	68b9      	ldr	r1, [r7, #8]
 8004c9e:	430b      	orrs	r3, r1
 8004ca0:	6093      	str	r3, [r2, #8]
    }

    /* Configure the power supply range */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP1_CSR_OPARANGE is used for both OPAMPs */
    MODIFY_REG(OPAMP1->CSR, OPAMP1_CSR_OPARANGE, hopamp->Init.PowerSupplyRange);
 8004ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8004cd4 <HAL_OPAMP_Init+0x1a8>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	4909      	ldr	r1, [pc, #36]	@ (8004cd4 <HAL_OPAMP_Init+0x1a8>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	600b      	str	r3, [r1, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d103      	bne.n	8004cc8 <HAL_OPAMP_Init+0x19c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3710      	adds	r7, #16
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	40007800 	.word	0x40007800

08004cd8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8004d14 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce8:	d102      	bne.n	8004cf0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004cea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cee:	e00b      	b.n	8004d08 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004cf0:	4b08      	ldr	r3, [pc, #32]	@ (8004d14 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cfe:	d102      	bne.n	8004d06 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004d00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d04:	e000      	b.n	8004d08 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004d06:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40007000 	.word	0x40007000

08004d18 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d141      	bne.n	8004daa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d26:	4b4b      	ldr	r3, [pc, #300]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d32:	d131      	bne.n	8004d98 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d34:	4b47      	ldr	r3, [pc, #284]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d3a:	4a46      	ldr	r2, [pc, #280]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d44:	4b43      	ldr	r3, [pc, #268]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d4c:	4a41      	ldr	r2, [pc, #260]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d4e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d52:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004d54:	4b40      	ldr	r3, [pc, #256]	@ (8004e58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	2232      	movs	r2, #50	@ 0x32
 8004d5a:	fb02 f303 	mul.w	r3, r2, r3
 8004d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8004e5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d60:	fba2 2303 	umull	r2, r3, r2, r3
 8004d64:	0c9b      	lsrs	r3, r3, #18
 8004d66:	3301      	adds	r3, #1
 8004d68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d6a:	e002      	b.n	8004d72 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d72:	4b38      	ldr	r3, [pc, #224]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d7e:	d102      	bne.n	8004d86 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1f2      	bne.n	8004d6c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d86:	4b33      	ldr	r3, [pc, #204]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d92:	d158      	bne.n	8004e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e057      	b.n	8004e48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d98:	4b2e      	ldr	r3, [pc, #184]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d9e:	4a2d      	ldr	r2, [pc, #180]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004da0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004da4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004da8:	e04d      	b.n	8004e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004db0:	d141      	bne.n	8004e36 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004db2:	4b28      	ldr	r3, [pc, #160]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dbe:	d131      	bne.n	8004e24 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dc0:	4b24      	ldr	r3, [pc, #144]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dc6:	4a23      	ldr	r2, [pc, #140]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dd0:	4b20      	ldr	r3, [pc, #128]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004dd8:	4a1e      	ldr	r2, [pc, #120]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004dde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004de0:	4b1d      	ldr	r3, [pc, #116]	@ (8004e58 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	2232      	movs	r2, #50	@ 0x32
 8004de6:	fb02 f303 	mul.w	r3, r2, r3
 8004dea:	4a1c      	ldr	r2, [pc, #112]	@ (8004e5c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004dec:	fba2 2303 	umull	r2, r3, r2, r3
 8004df0:	0c9b      	lsrs	r3, r3, #18
 8004df2:	3301      	adds	r3, #1
 8004df4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004df6:	e002      	b.n	8004dfe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dfe:	4b15      	ldr	r3, [pc, #84]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e0a:	d102      	bne.n	8004e12 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1f2      	bne.n	8004df8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e12:	4b10      	ldr	r3, [pc, #64]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e1e:	d112      	bne.n	8004e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e011      	b.n	8004e48 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e24:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e34:	e007      	b.n	8004e46 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e36:	4b07      	ldr	r3, [pc, #28]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e3e:	4a05      	ldr	r2, [pc, #20]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e44:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3714      	adds	r7, #20
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	40007000 	.word	0x40007000
 8004e58:	20040000 	.word	0x20040000
 8004e5c:	431bde83 	.word	0x431bde83

08004e60 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004e60:	b480      	push	{r7}
 8004e62:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004e64:	4b05      	ldr	r3, [pc, #20]	@ (8004e7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	4a04      	ldr	r2, [pc, #16]	@ (8004e7c <HAL_PWREx_EnableVddIO2+0x1c>)
 8004e6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e6e:	6053      	str	r3, [r2, #4]
}
 8004e70:	bf00      	nop
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	40007000 	.word	0x40007000

08004e80 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b088      	sub	sp, #32
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d102      	bne.n	8004e94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	f000 bc08 	b.w	80056a4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e94:	4b96      	ldr	r3, [pc, #600]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f003 030c 	and.w	r3, r3, #12
 8004e9c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e9e:	4b94      	ldr	r3, [pc, #592]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f003 0303 	and.w	r3, r3, #3
 8004ea6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0310 	and.w	r3, r3, #16
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f000 80e4 	beq.w	800507e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d007      	beq.n	8004ecc <HAL_RCC_OscConfig+0x4c>
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	2b0c      	cmp	r3, #12
 8004ec0:	f040 808b 	bne.w	8004fda <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	f040 8087 	bne.w	8004fda <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ecc:	4b88      	ldr	r3, [pc, #544]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0302 	and.w	r3, r3, #2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d005      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x64>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d101      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e3df      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a1a      	ldr	r2, [r3, #32]
 8004ee8:	4b81      	ldr	r3, [pc, #516]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0308 	and.w	r3, r3, #8
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d004      	beq.n	8004efe <HAL_RCC_OscConfig+0x7e>
 8004ef4:	4b7e      	ldr	r3, [pc, #504]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004efc:	e005      	b.n	8004f0a <HAL_RCC_OscConfig+0x8a>
 8004efe:	4b7c      	ldr	r3, [pc, #496]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f04:	091b      	lsrs	r3, r3, #4
 8004f06:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d223      	bcs.n	8004f56 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 fdcc 	bl	8005ab0 <RCC_SetFlashLatencyFromMSIRange>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e3c0      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f22:	4b73      	ldr	r3, [pc, #460]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a72      	ldr	r2, [pc, #456]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f28:	f043 0308 	orr.w	r3, r3, #8
 8004f2c:	6013      	str	r3, [r2, #0]
 8004f2e:	4b70      	ldr	r3, [pc, #448]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	496d      	ldr	r1, [pc, #436]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f40:	4b6b      	ldr	r3, [pc, #428]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	69db      	ldr	r3, [r3, #28]
 8004f4c:	021b      	lsls	r3, r3, #8
 8004f4e:	4968      	ldr	r1, [pc, #416]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f50:	4313      	orrs	r3, r2
 8004f52:	604b      	str	r3, [r1, #4]
 8004f54:	e025      	b.n	8004fa2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f56:	4b66      	ldr	r3, [pc, #408]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a65      	ldr	r2, [pc, #404]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f5c:	f043 0308 	orr.w	r3, r3, #8
 8004f60:	6013      	str	r3, [r2, #0]
 8004f62:	4b63      	ldr	r3, [pc, #396]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	4960      	ldr	r1, [pc, #384]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f74:	4b5e      	ldr	r3, [pc, #376]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	021b      	lsls	r3, r3, #8
 8004f82:	495b      	ldr	r1, [pc, #364]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004f84:	4313      	orrs	r3, r2
 8004f86:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d109      	bne.n	8004fa2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6a1b      	ldr	r3, [r3, #32]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 fd8c 	bl	8005ab0 <RCC_SetFlashLatencyFromMSIRange>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e380      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fa2:	f000 fcc1 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	4b51      	ldr	r3, [pc, #324]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	091b      	lsrs	r3, r3, #4
 8004fae:	f003 030f 	and.w	r3, r3, #15
 8004fb2:	4950      	ldr	r1, [pc, #320]	@ (80050f4 <HAL_RCC_OscConfig+0x274>)
 8004fb4:	5ccb      	ldrb	r3, [r1, r3]
 8004fb6:	f003 031f 	and.w	r3, r3, #31
 8004fba:	fa22 f303 	lsr.w	r3, r2, r3
 8004fbe:	4a4e      	ldr	r2, [pc, #312]	@ (80050f8 <HAL_RCC_OscConfig+0x278>)
 8004fc0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004fc2:	4b4e      	ldr	r3, [pc, #312]	@ (80050fc <HAL_RCC_OscConfig+0x27c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fd fe3a 	bl	8002c40 <HAL_InitTick>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004fd0:	7bfb      	ldrb	r3, [r7, #15]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d052      	beq.n	800507c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004fd6:	7bfb      	ldrb	r3, [r7, #15]
 8004fd8:	e364      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d032      	beq.n	8005048 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004fe2:	4b43      	ldr	r3, [pc, #268]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a42      	ldr	r2, [pc, #264]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8004fe8:	f043 0301 	orr.w	r3, r3, #1
 8004fec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004fee:	f7fd fe77 	bl	8002ce0 <HAL_GetTick>
 8004ff2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ff4:	e008      	b.n	8005008 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ff6:	f7fd fe73 	bl	8002ce0 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d901      	bls.n	8005008 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e34d      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005008:	4b39      	ldr	r3, [pc, #228]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0302 	and.w	r3, r3, #2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d0f0      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005014:	4b36      	ldr	r3, [pc, #216]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a35      	ldr	r2, [pc, #212]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 800501a:	f043 0308 	orr.w	r3, r3, #8
 800501e:	6013      	str	r3, [r2, #0]
 8005020:	4b33      	ldr	r3, [pc, #204]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a1b      	ldr	r3, [r3, #32]
 800502c:	4930      	ldr	r1, [pc, #192]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 800502e:	4313      	orrs	r3, r2
 8005030:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005032:	4b2f      	ldr	r3, [pc, #188]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	021b      	lsls	r3, r3, #8
 8005040:	492b      	ldr	r1, [pc, #172]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8005042:	4313      	orrs	r3, r2
 8005044:	604b      	str	r3, [r1, #4]
 8005046:	e01a      	b.n	800507e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005048:	4b29      	ldr	r3, [pc, #164]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a28      	ldr	r2, [pc, #160]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 800504e:	f023 0301 	bic.w	r3, r3, #1
 8005052:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005054:	f7fd fe44 	bl	8002ce0 <HAL_GetTick>
 8005058:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800505c:	f7fd fe40 	bl	8002ce0 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e31a      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800506e:	4b20      	ldr	r3, [pc, #128]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1f0      	bne.n	800505c <HAL_RCC_OscConfig+0x1dc>
 800507a:	e000      	b.n	800507e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800507c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d073      	beq.n	8005172 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	2b08      	cmp	r3, #8
 800508e:	d005      	beq.n	800509c <HAL_RCC_OscConfig+0x21c>
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	2b0c      	cmp	r3, #12
 8005094:	d10e      	bne.n	80050b4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	2b03      	cmp	r3, #3
 800509a:	d10b      	bne.n	80050b4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800509c:	4b14      	ldr	r3, [pc, #80]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d063      	beq.n	8005170 <HAL_RCC_OscConfig+0x2f0>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d15f      	bne.n	8005170 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e2f7      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050bc:	d106      	bne.n	80050cc <HAL_RCC_OscConfig+0x24c>
 80050be:	4b0c      	ldr	r3, [pc, #48]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a0b      	ldr	r2, [pc, #44]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 80050c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050c8:	6013      	str	r3, [r2, #0]
 80050ca:	e025      	b.n	8005118 <HAL_RCC_OscConfig+0x298>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050d4:	d114      	bne.n	8005100 <HAL_RCC_OscConfig+0x280>
 80050d6:	4b06      	ldr	r3, [pc, #24]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a05      	ldr	r2, [pc, #20]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 80050dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050e0:	6013      	str	r3, [r2, #0]
 80050e2:	4b03      	ldr	r3, [pc, #12]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a02      	ldr	r2, [pc, #8]	@ (80050f0 <HAL_RCC_OscConfig+0x270>)
 80050e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	e013      	b.n	8005118 <HAL_RCC_OscConfig+0x298>
 80050f0:	40021000 	.word	0x40021000
 80050f4:	0800c490 	.word	0x0800c490
 80050f8:	20040000 	.word	0x20040000
 80050fc:	20040004 	.word	0x20040004
 8005100:	4ba0      	ldr	r3, [pc, #640]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a9f      	ldr	r2, [pc, #636]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005106:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800510a:	6013      	str	r3, [r2, #0]
 800510c:	4b9d      	ldr	r3, [pc, #628]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a9c      	ldr	r2, [pc, #624]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005112:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005116:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d013      	beq.n	8005148 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005120:	f7fd fdde 	bl	8002ce0 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005128:	f7fd fdda 	bl	8002ce0 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b64      	cmp	r3, #100	@ 0x64
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e2b4      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800513a:	4b92      	ldr	r3, [pc, #584]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d0f0      	beq.n	8005128 <HAL_RCC_OscConfig+0x2a8>
 8005146:	e014      	b.n	8005172 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005148:	f7fd fdca 	bl	8002ce0 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005150:	f7fd fdc6 	bl	8002ce0 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b64      	cmp	r3, #100	@ 0x64
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e2a0      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005162:	4b88      	ldr	r3, [pc, #544]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1f0      	bne.n	8005150 <HAL_RCC_OscConfig+0x2d0>
 800516e:	e000      	b.n	8005172 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005170:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0302 	and.w	r3, r3, #2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d060      	beq.n	8005240 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	2b04      	cmp	r3, #4
 8005182:	d005      	beq.n	8005190 <HAL_RCC_OscConfig+0x310>
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	2b0c      	cmp	r3, #12
 8005188:	d119      	bne.n	80051be <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	2b02      	cmp	r3, #2
 800518e:	d116      	bne.n	80051be <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005190:	4b7c      	ldr	r3, [pc, #496]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005198:	2b00      	cmp	r3, #0
 800519a:	d005      	beq.n	80051a8 <HAL_RCC_OscConfig+0x328>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e27d      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051a8:	4b76      	ldr	r3, [pc, #472]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	061b      	lsls	r3, r3, #24
 80051b6:	4973      	ldr	r1, [pc, #460]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051bc:	e040      	b.n	8005240 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d023      	beq.n	800520e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051c6:	4b6f      	ldr	r3, [pc, #444]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a6e      	ldr	r2, [pc, #440]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80051cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d2:	f7fd fd85 	bl	8002ce0 <HAL_GetTick>
 80051d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051d8:	e008      	b.n	80051ec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051da:	f7fd fd81 	bl	8002ce0 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d901      	bls.n	80051ec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e25b      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051ec:	4b65      	ldr	r3, [pc, #404]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0f0      	beq.n	80051da <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051f8:	4b62      	ldr	r3, [pc, #392]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	691b      	ldr	r3, [r3, #16]
 8005204:	061b      	lsls	r3, r3, #24
 8005206:	495f      	ldr	r1, [pc, #380]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005208:	4313      	orrs	r3, r2
 800520a:	604b      	str	r3, [r1, #4]
 800520c:	e018      	b.n	8005240 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800520e:	4b5d      	ldr	r3, [pc, #372]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a5c      	ldr	r2, [pc, #368]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005218:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800521a:	f7fd fd61 	bl	8002ce0 <HAL_GetTick>
 800521e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005220:	e008      	b.n	8005234 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005222:	f7fd fd5d 	bl	8002ce0 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	2b02      	cmp	r3, #2
 800522e:	d901      	bls.n	8005234 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e237      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005234:	4b53      	ldr	r3, [pc, #332]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1f0      	bne.n	8005222 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0308 	and.w	r3, r3, #8
 8005248:	2b00      	cmp	r3, #0
 800524a:	d03c      	beq.n	80052c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d01c      	beq.n	800528e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005254:	4b4b      	ldr	r3, [pc, #300]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005256:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800525a:	4a4a      	ldr	r2, [pc, #296]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 800525c:	f043 0301 	orr.w	r3, r3, #1
 8005260:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005264:	f7fd fd3c 	bl	8002ce0 <HAL_GetTick>
 8005268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800526a:	e008      	b.n	800527e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800526c:	f7fd fd38 	bl	8002ce0 <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	2b02      	cmp	r3, #2
 8005278:	d901      	bls.n	800527e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	e212      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800527e:	4b41      	ldr	r3, [pc, #260]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005280:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0ef      	beq.n	800526c <HAL_RCC_OscConfig+0x3ec>
 800528c:	e01b      	b.n	80052c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800528e:	4b3d      	ldr	r3, [pc, #244]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005294:	4a3b      	ldr	r2, [pc, #236]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005296:	f023 0301 	bic.w	r3, r3, #1
 800529a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800529e:	f7fd fd1f 	bl	8002ce0 <HAL_GetTick>
 80052a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052a4:	e008      	b.n	80052b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052a6:	f7fd fd1b 	bl	8002ce0 <HAL_GetTick>
 80052aa:	4602      	mov	r2, r0
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	1ad3      	subs	r3, r2, r3
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d901      	bls.n	80052b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e1f5      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052b8:	4b32      	ldr	r3, [pc, #200]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80052ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1ef      	bne.n	80052a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0304 	and.w	r3, r3, #4
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	f000 80a6 	beq.w	8005420 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052d4:	2300      	movs	r3, #0
 80052d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80052d8:	4b2a      	ldr	r3, [pc, #168]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80052da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d10d      	bne.n	8005300 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052e4:	4b27      	ldr	r3, [pc, #156]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80052e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e8:	4a26      	ldr	r2, [pc, #152]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80052ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80052f0:	4b24      	ldr	r3, [pc, #144]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 80052f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052f8:	60bb      	str	r3, [r7, #8]
 80052fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052fc:	2301      	movs	r3, #1
 80052fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005300:	4b21      	ldr	r3, [pc, #132]	@ (8005388 <HAL_RCC_OscConfig+0x508>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005308:	2b00      	cmp	r3, #0
 800530a:	d118      	bne.n	800533e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800530c:	4b1e      	ldr	r3, [pc, #120]	@ (8005388 <HAL_RCC_OscConfig+0x508>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a1d      	ldr	r2, [pc, #116]	@ (8005388 <HAL_RCC_OscConfig+0x508>)
 8005312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005316:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005318:	f7fd fce2 	bl	8002ce0 <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005320:	f7fd fcde 	bl	8002ce0 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e1b8      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005332:	4b15      	ldr	r3, [pc, #84]	@ (8005388 <HAL_RCC_OscConfig+0x508>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800533a:	2b00      	cmp	r3, #0
 800533c:	d0f0      	beq.n	8005320 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d108      	bne.n	8005358 <HAL_RCC_OscConfig+0x4d8>
 8005346:	4b0f      	ldr	r3, [pc, #60]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800534c:	4a0d      	ldr	r2, [pc, #52]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 800534e:	f043 0301 	orr.w	r3, r3, #1
 8005352:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005356:	e029      	b.n	80053ac <HAL_RCC_OscConfig+0x52c>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	2b05      	cmp	r3, #5
 800535e:	d115      	bne.n	800538c <HAL_RCC_OscConfig+0x50c>
 8005360:	4b08      	ldr	r3, [pc, #32]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005366:	4a07      	ldr	r2, [pc, #28]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005368:	f043 0304 	orr.w	r3, r3, #4
 800536c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005370:	4b04      	ldr	r3, [pc, #16]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005376:	4a03      	ldr	r2, [pc, #12]	@ (8005384 <HAL_RCC_OscConfig+0x504>)
 8005378:	f043 0301 	orr.w	r3, r3, #1
 800537c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005380:	e014      	b.n	80053ac <HAL_RCC_OscConfig+0x52c>
 8005382:	bf00      	nop
 8005384:	40021000 	.word	0x40021000
 8005388:	40007000 	.word	0x40007000
 800538c:	4b9d      	ldr	r3, [pc, #628]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800538e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005392:	4a9c      	ldr	r2, [pc, #624]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005394:	f023 0301 	bic.w	r3, r3, #1
 8005398:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800539c:	4b99      	ldr	r3, [pc, #612]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800539e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053a2:	4a98      	ldr	r2, [pc, #608]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80053a4:	f023 0304 	bic.w	r3, r3, #4
 80053a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d016      	beq.n	80053e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b4:	f7fd fc94 	bl	8002ce0 <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053ba:	e00a      	b.n	80053d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053bc:	f7fd fc90 	bl	8002ce0 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e168      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053d2:	4b8c      	ldr	r3, [pc, #560]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80053d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053d8:	f003 0302 	and.w	r3, r3, #2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d0ed      	beq.n	80053bc <HAL_RCC_OscConfig+0x53c>
 80053e0:	e015      	b.n	800540e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e2:	f7fd fc7d 	bl	8002ce0 <HAL_GetTick>
 80053e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053e8:	e00a      	b.n	8005400 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053ea:	f7fd fc79 	bl	8002ce0 <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e151      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005400:	4b80      	ldr	r3, [pc, #512]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1ed      	bne.n	80053ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800540e:	7ffb      	ldrb	r3, [r7, #31]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d105      	bne.n	8005420 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005414:	4b7b      	ldr	r3, [pc, #492]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005418:	4a7a      	ldr	r2, [pc, #488]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800541a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800541e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0320 	and.w	r3, r3, #32
 8005428:	2b00      	cmp	r3, #0
 800542a:	d03c      	beq.n	80054a6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005430:	2b00      	cmp	r3, #0
 8005432:	d01c      	beq.n	800546e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005434:	4b73      	ldr	r3, [pc, #460]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005436:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800543a:	4a72      	ldr	r2, [pc, #456]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800543c:	f043 0301 	orr.w	r3, r3, #1
 8005440:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005444:	f7fd fc4c 	bl	8002ce0 <HAL_GetTick>
 8005448:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800544a:	e008      	b.n	800545e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800544c:	f7fd fc48 	bl	8002ce0 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b02      	cmp	r3, #2
 8005458:	d901      	bls.n	800545e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e122      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800545e:	4b69      	ldr	r3, [pc, #420]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005460:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d0ef      	beq.n	800544c <HAL_RCC_OscConfig+0x5cc>
 800546c:	e01b      	b.n	80054a6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800546e:	4b65      	ldr	r3, [pc, #404]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005470:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005474:	4a63      	ldr	r2, [pc, #396]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005476:	f023 0301 	bic.w	r3, r3, #1
 800547a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800547e:	f7fd fc2f 	bl	8002ce0 <HAL_GetTick>
 8005482:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005484:	e008      	b.n	8005498 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005486:	f7fd fc2b 	bl	8002ce0 <HAL_GetTick>
 800548a:	4602      	mov	r2, r0
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	2b02      	cmp	r3, #2
 8005492:	d901      	bls.n	8005498 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	e105      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005498:	4b5a      	ldr	r3, [pc, #360]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800549a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1ef      	bne.n	8005486 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 80f9 	beq.w	80056a2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	f040 80cf 	bne.w	8005658 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80054ba:	4b52      	ldr	r3, [pc, #328]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80054bc:	68db      	ldr	r3, [r3, #12]
 80054be:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f003 0203 	and.w	r2, r3, #3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d12c      	bne.n	8005528 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d8:	3b01      	subs	r3, #1
 80054da:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054dc:	429a      	cmp	r2, r3
 80054de:	d123      	bne.n	8005528 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ea:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d11b      	bne.n	8005528 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fa:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d113      	bne.n	8005528 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550a:	085b      	lsrs	r3, r3, #1
 800550c:	3b01      	subs	r3, #1
 800550e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005510:	429a      	cmp	r2, r3
 8005512:	d109      	bne.n	8005528 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551e:	085b      	lsrs	r3, r3, #1
 8005520:	3b01      	subs	r3, #1
 8005522:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005524:	429a      	cmp	r2, r3
 8005526:	d071      	beq.n	800560c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005528:	69bb      	ldr	r3, [r7, #24]
 800552a:	2b0c      	cmp	r3, #12
 800552c:	d068      	beq.n	8005600 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800552e:	4b35      	ldr	r3, [pc, #212]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d105      	bne.n	8005546 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800553a:	4b32      	ldr	r3, [pc, #200]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e0ac      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800554a:	4b2e      	ldr	r3, [pc, #184]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a2d      	ldr	r2, [pc, #180]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005550:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005554:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005556:	f7fd fbc3 	bl	8002ce0 <HAL_GetTick>
 800555a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800555c:	e008      	b.n	8005570 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800555e:	f7fd fbbf 	bl	8002ce0 <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d901      	bls.n	8005570 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e099      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005570:	4b24      	ldr	r3, [pc, #144]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1f0      	bne.n	800555e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800557c:	4b21      	ldr	r3, [pc, #132]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 800557e:	68da      	ldr	r2, [r3, #12]
 8005580:	4b21      	ldr	r3, [pc, #132]	@ (8005608 <HAL_RCC_OscConfig+0x788>)
 8005582:	4013      	ands	r3, r2
 8005584:	687a      	ldr	r2, [r7, #4]
 8005586:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800558c:	3a01      	subs	r2, #1
 800558e:	0112      	lsls	r2, r2, #4
 8005590:	4311      	orrs	r1, r2
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005596:	0212      	lsls	r2, r2, #8
 8005598:	4311      	orrs	r1, r2
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800559e:	0852      	lsrs	r2, r2, #1
 80055a0:	3a01      	subs	r2, #1
 80055a2:	0552      	lsls	r2, r2, #21
 80055a4:	4311      	orrs	r1, r2
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055aa:	0852      	lsrs	r2, r2, #1
 80055ac:	3a01      	subs	r2, #1
 80055ae:	0652      	lsls	r2, r2, #25
 80055b0:	4311      	orrs	r1, r2
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055b6:	06d2      	lsls	r2, r2, #27
 80055b8:	430a      	orrs	r2, r1
 80055ba:	4912      	ldr	r1, [pc, #72]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80055bc:	4313      	orrs	r3, r2
 80055be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80055c0:	4b10      	ldr	r3, [pc, #64]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a0f      	ldr	r2, [pc, #60]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80055c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055cc:	4b0d      	ldr	r3, [pc, #52]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	4a0c      	ldr	r2, [pc, #48]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80055d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055d8:	f7fd fb82 	bl	8002ce0 <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055e0:	f7fd fb7e 	bl	8002ce0 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e058      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055f2:	4b04      	ldr	r3, [pc, #16]	@ (8005604 <HAL_RCC_OscConfig+0x784>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d0f0      	beq.n	80055e0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80055fe:	e050      	b.n	80056a2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e04f      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
 8005604:	40021000 	.word	0x40021000
 8005608:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800560c:	4b27      	ldr	r3, [pc, #156]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d144      	bne.n	80056a2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005618:	4b24      	ldr	r3, [pc, #144]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a23      	ldr	r2, [pc, #140]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 800561e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005622:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005624:	4b21      	ldr	r3, [pc, #132]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	4a20      	ldr	r2, [pc, #128]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 800562a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800562e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005630:	f7fd fb56 	bl	8002ce0 <HAL_GetTick>
 8005634:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005636:	e008      	b.n	800564a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005638:	f7fd fb52 	bl	8002ce0 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	2b02      	cmp	r3, #2
 8005644:	d901      	bls.n	800564a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e02c      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800564a:	4b18      	ldr	r3, [pc, #96]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005652:	2b00      	cmp	r3, #0
 8005654:	d0f0      	beq.n	8005638 <HAL_RCC_OscConfig+0x7b8>
 8005656:	e024      	b.n	80056a2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	2b0c      	cmp	r3, #12
 800565c:	d01f      	beq.n	800569e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800565e:	4b13      	ldr	r3, [pc, #76]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a12      	ldr	r2, [pc, #72]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 8005664:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005668:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800566a:	f7fd fb39 	bl	8002ce0 <HAL_GetTick>
 800566e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005670:	e008      	b.n	8005684 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005672:	f7fd fb35 	bl	8002ce0 <HAL_GetTick>
 8005676:	4602      	mov	r2, r0
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	1ad3      	subs	r3, r2, r3
 800567c:	2b02      	cmp	r3, #2
 800567e:	d901      	bls.n	8005684 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e00f      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005684:	4b09      	ldr	r3, [pc, #36]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1f0      	bne.n	8005672 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005690:	4b06      	ldr	r3, [pc, #24]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 8005692:	68da      	ldr	r2, [r3, #12]
 8005694:	4905      	ldr	r1, [pc, #20]	@ (80056ac <HAL_RCC_OscConfig+0x82c>)
 8005696:	4b06      	ldr	r3, [pc, #24]	@ (80056b0 <HAL_RCC_OscConfig+0x830>)
 8005698:	4013      	ands	r3, r2
 800569a:	60cb      	str	r3, [r1, #12]
 800569c:	e001      	b.n	80056a2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e000      	b.n	80056a4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3720      	adds	r7, #32
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	40021000 	.word	0x40021000
 80056b0:	feeefffc 	.word	0xfeeefffc

080056b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80056be:	2300      	movs	r3, #0
 80056c0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e11d      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056cc:	4b90      	ldr	r3, [pc, #576]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 030f 	and.w	r3, r3, #15
 80056d4:	683a      	ldr	r2, [r7, #0]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d910      	bls.n	80056fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056da:	4b8d      	ldr	r3, [pc, #564]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f023 020f 	bic.w	r2, r3, #15
 80056e2:	498b      	ldr	r1, [pc, #556]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ea:	4b89      	ldr	r3, [pc, #548]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 030f 	and.w	r3, r3, #15
 80056f2:	683a      	ldr	r2, [r7, #0]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d001      	beq.n	80056fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e105      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0302 	and.w	r3, r3, #2
 8005704:	2b00      	cmp	r3, #0
 8005706:	d010      	beq.n	800572a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	4b81      	ldr	r3, [pc, #516]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005714:	429a      	cmp	r2, r3
 8005716:	d908      	bls.n	800572a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005718:	4b7e      	ldr	r3, [pc, #504]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	497b      	ldr	r1, [pc, #492]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005726:	4313      	orrs	r3, r2
 8005728:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d079      	beq.n	800582a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	2b03      	cmp	r3, #3
 800573c:	d11e      	bne.n	800577c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800573e:	4b75      	ldr	r3, [pc, #468]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e0dc      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800574e:	f000 fa09 	bl	8005b64 <RCC_GetSysClockFreqFromPLLSource>
 8005752:	4603      	mov	r3, r0
 8005754:	4a70      	ldr	r2, [pc, #448]	@ (8005918 <HAL_RCC_ClockConfig+0x264>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d946      	bls.n	80057e8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800575a:	4b6e      	ldr	r3, [pc, #440]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d140      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005766:	4b6b      	ldr	r3, [pc, #428]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800576e:	4a69      	ldr	r2, [pc, #420]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005770:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005774:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005776:	2380      	movs	r3, #128	@ 0x80
 8005778:	617b      	str	r3, [r7, #20]
 800577a:	e035      	b.n	80057e8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	2b02      	cmp	r3, #2
 8005782:	d107      	bne.n	8005794 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005784:	4b63      	ldr	r3, [pc, #396]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d115      	bne.n	80057bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0b9      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d107      	bne.n	80057ac <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800579c:	4b5d      	ldr	r3, [pc, #372]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0302 	and.w	r3, r3, #2
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d109      	bne.n	80057bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e0ad      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057ac:	4b59      	ldr	r3, [pc, #356]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e0a5      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80057bc:	f000 f8b4 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 80057c0:	4603      	mov	r3, r0
 80057c2:	4a55      	ldr	r2, [pc, #340]	@ (8005918 <HAL_RCC_ClockConfig+0x264>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d90f      	bls.n	80057e8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80057c8:	4b52      	ldr	r3, [pc, #328]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80057ca:	689b      	ldr	r3, [r3, #8]
 80057cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d109      	bne.n	80057e8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057d4:	4b4f      	ldr	r3, [pc, #316]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057dc:	4a4d      	ldr	r2, [pc, #308]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80057de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057e2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80057e4:	2380      	movs	r3, #128	@ 0x80
 80057e6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057e8:	4b4a      	ldr	r3, [pc, #296]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f023 0203 	bic.w	r2, r3, #3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	4947      	ldr	r1, [pc, #284]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057fa:	f7fd fa71 	bl	8002ce0 <HAL_GetTick>
 80057fe:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005800:	e00a      	b.n	8005818 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005802:	f7fd fa6d 	bl	8002ce0 <HAL_GetTick>
 8005806:	4602      	mov	r2, r0
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005810:	4293      	cmp	r3, r2
 8005812:	d901      	bls.n	8005818 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e077      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005818:	4b3e      	ldr	r3, [pc, #248]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f003 020c 	and.w	r2, r3, #12
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	429a      	cmp	r2, r3
 8005828:	d1eb      	bne.n	8005802 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	2b80      	cmp	r3, #128	@ 0x80
 800582e:	d105      	bne.n	800583c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005830:	4b38      	ldr	r3, [pc, #224]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	4a37      	ldr	r2, [pc, #220]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005836:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800583a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d010      	beq.n	800586a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	689a      	ldr	r2, [r3, #8]
 800584c:	4b31      	ldr	r3, [pc, #196]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005854:	429a      	cmp	r2, r3
 8005856:	d208      	bcs.n	800586a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005858:	4b2e      	ldr	r3, [pc, #184]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	492b      	ldr	r1, [pc, #172]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 8005866:	4313      	orrs	r3, r2
 8005868:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800586a:	4b29      	ldr	r3, [pc, #164]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 030f 	and.w	r3, r3, #15
 8005872:	683a      	ldr	r2, [r7, #0]
 8005874:	429a      	cmp	r2, r3
 8005876:	d210      	bcs.n	800589a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005878:	4b25      	ldr	r3, [pc, #148]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f023 020f 	bic.w	r2, r3, #15
 8005880:	4923      	ldr	r1, [pc, #140]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	4313      	orrs	r3, r2
 8005886:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005888:	4b21      	ldr	r3, [pc, #132]	@ (8005910 <HAL_RCC_ClockConfig+0x25c>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 030f 	and.w	r3, r3, #15
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	429a      	cmp	r2, r3
 8005894:	d001      	beq.n	800589a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e036      	b.n	8005908 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0304 	and.w	r3, r3, #4
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	4918      	ldr	r1, [pc, #96]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0308 	and.w	r3, r3, #8
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d009      	beq.n	80058d8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058c4:	4b13      	ldr	r3, [pc, #76]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	691b      	ldr	r3, [r3, #16]
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	4910      	ldr	r1, [pc, #64]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80058d4:	4313      	orrs	r3, r2
 80058d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058d8:	f000 f826 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 80058dc:	4602      	mov	r2, r0
 80058de:	4b0d      	ldr	r3, [pc, #52]	@ (8005914 <HAL_RCC_ClockConfig+0x260>)
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	091b      	lsrs	r3, r3, #4
 80058e4:	f003 030f 	and.w	r3, r3, #15
 80058e8:	490c      	ldr	r1, [pc, #48]	@ (800591c <HAL_RCC_ClockConfig+0x268>)
 80058ea:	5ccb      	ldrb	r3, [r1, r3]
 80058ec:	f003 031f 	and.w	r3, r3, #31
 80058f0:	fa22 f303 	lsr.w	r3, r2, r3
 80058f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005920 <HAL_RCC_ClockConfig+0x26c>)
 80058f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80058f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005924 <HAL_RCC_ClockConfig+0x270>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7fd f99f 	bl	8002c40 <HAL_InitTick>
 8005902:	4603      	mov	r3, r0
 8005904:	73fb      	strb	r3, [r7, #15]

  return status;
 8005906:	7bfb      	ldrb	r3, [r7, #15]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	40022000 	.word	0x40022000
 8005914:	40021000 	.word	0x40021000
 8005918:	04c4b400 	.word	0x04c4b400
 800591c:	0800c490 	.word	0x0800c490
 8005920:	20040000 	.word	0x20040000
 8005924:	20040004 	.word	0x20040004

08005928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005928:	b480      	push	{r7}
 800592a:	b089      	sub	sp, #36	@ 0x24
 800592c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	61fb      	str	r3, [r7, #28]
 8005932:	2300      	movs	r3, #0
 8005934:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005936:	4b3e      	ldr	r3, [pc, #248]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	f003 030c 	and.w	r3, r3, #12
 800593e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005940:	4b3b      	ldr	r3, [pc, #236]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	f003 0303 	and.w	r3, r3, #3
 8005948:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d005      	beq.n	800595c <HAL_RCC_GetSysClockFreq+0x34>
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	2b0c      	cmp	r3, #12
 8005954:	d121      	bne.n	800599a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d11e      	bne.n	800599a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800595c:	4b34      	ldr	r3, [pc, #208]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0308 	and.w	r3, r3, #8
 8005964:	2b00      	cmp	r3, #0
 8005966:	d107      	bne.n	8005978 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005968:	4b31      	ldr	r3, [pc, #196]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 800596a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800596e:	0a1b      	lsrs	r3, r3, #8
 8005970:	f003 030f 	and.w	r3, r3, #15
 8005974:	61fb      	str	r3, [r7, #28]
 8005976:	e005      	b.n	8005984 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005978:	4b2d      	ldr	r3, [pc, #180]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	091b      	lsrs	r3, r3, #4
 800597e:	f003 030f 	and.w	r3, r3, #15
 8005982:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005984:	4a2b      	ldr	r2, [pc, #172]	@ (8005a34 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005986:	69fb      	ldr	r3, [r7, #28]
 8005988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800598c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d10d      	bne.n	80059b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005998:	e00a      	b.n	80059b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	2b04      	cmp	r3, #4
 800599e:	d102      	bne.n	80059a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059a0:	4b25      	ldr	r3, [pc, #148]	@ (8005a38 <HAL_RCC_GetSysClockFreq+0x110>)
 80059a2:	61bb      	str	r3, [r7, #24]
 80059a4:	e004      	b.n	80059b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	2b08      	cmp	r3, #8
 80059aa:	d101      	bne.n	80059b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80059ac:	4b23      	ldr	r3, [pc, #140]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x114>)
 80059ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	2b0c      	cmp	r3, #12
 80059b4:	d134      	bne.n	8005a20 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d003      	beq.n	80059ce <HAL_RCC_GetSysClockFreq+0xa6>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d003      	beq.n	80059d4 <HAL_RCC_GetSysClockFreq+0xac>
 80059cc:	e005      	b.n	80059da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80059ce:	4b1a      	ldr	r3, [pc, #104]	@ (8005a38 <HAL_RCC_GetSysClockFreq+0x110>)
 80059d0:	617b      	str	r3, [r7, #20]
      break;
 80059d2:	e005      	b.n	80059e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80059d4:	4b19      	ldr	r3, [pc, #100]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x114>)
 80059d6:	617b      	str	r3, [r7, #20]
      break;
 80059d8:	e002      	b.n	80059e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	617b      	str	r3, [r7, #20]
      break;
 80059de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059e0:	4b13      	ldr	r3, [pc, #76]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	091b      	lsrs	r3, r3, #4
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	3301      	adds	r3, #1
 80059ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80059ee:	4b10      	ldr	r3, [pc, #64]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	0a1b      	lsrs	r3, r3, #8
 80059f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	fb03 f202 	mul.w	r2, r3, r2
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a04:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a06:	4b0a      	ldr	r3, [pc, #40]	@ (8005a30 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a08:	68db      	ldr	r3, [r3, #12]
 8005a0a:	0e5b      	lsrs	r3, r3, #25
 8005a0c:	f003 0303 	and.w	r3, r3, #3
 8005a10:	3301      	adds	r3, #1
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005a16:	697a      	ldr	r2, [r7, #20]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a1e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005a20:	69bb      	ldr	r3, [r7, #24]
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3724      	adds	r7, #36	@ 0x24
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	40021000 	.word	0x40021000
 8005a34:	0800c4a8 	.word	0x0800c4a8
 8005a38:	00f42400 	.word	0x00f42400
 8005a3c:	007a1200 	.word	0x007a1200

08005a40 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a44:	4b03      	ldr	r3, [pc, #12]	@ (8005a54 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a46:	681b      	ldr	r3, [r3, #0]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	20040000 	.word	0x20040000

08005a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a5c:	f7ff fff0 	bl	8005a40 <HAL_RCC_GetHCLKFreq>
 8005a60:	4602      	mov	r2, r0
 8005a62:	4b06      	ldr	r3, [pc, #24]	@ (8005a7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	0a1b      	lsrs	r3, r3, #8
 8005a68:	f003 0307 	and.w	r3, r3, #7
 8005a6c:	4904      	ldr	r1, [pc, #16]	@ (8005a80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a6e:	5ccb      	ldrb	r3, [r1, r3]
 8005a70:	f003 031f 	and.w	r3, r3, #31
 8005a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	bd80      	pop	{r7, pc}
 8005a7c:	40021000 	.word	0x40021000
 8005a80:	0800c4a0 	.word	0x0800c4a0

08005a84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a88:	f7ff ffda 	bl	8005a40 <HAL_RCC_GetHCLKFreq>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	4b06      	ldr	r3, [pc, #24]	@ (8005aa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	0adb      	lsrs	r3, r3, #11
 8005a94:	f003 0307 	and.w	r3, r3, #7
 8005a98:	4904      	ldr	r1, [pc, #16]	@ (8005aac <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a9a:	5ccb      	ldrb	r3, [r1, r3]
 8005a9c:	f003 031f 	and.w	r3, r3, #31
 8005aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	40021000 	.word	0x40021000
 8005aac:	0800c4a0 	.word	0x0800c4a0

08005ab0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005ab8:	2300      	movs	r3, #0
 8005aba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005abc:	4b27      	ldr	r3, [pc, #156]	@ (8005b5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ac0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005ac8:	f7ff f906 	bl	8004cd8 <HAL_PWREx_GetVoltageRange>
 8005acc:	6178      	str	r0, [r7, #20]
 8005ace:	e014      	b.n	8005afa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ad0:	4b22      	ldr	r3, [pc, #136]	@ (8005b5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad4:	4a21      	ldr	r2, [pc, #132]	@ (8005b5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ad6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ada:	6593      	str	r3, [r2, #88]	@ 0x58
 8005adc:	4b1f      	ldr	r3, [pc, #124]	@ (8005b5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ae4:	60fb      	str	r3, [r7, #12]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005ae8:	f7ff f8f6 	bl	8004cd8 <HAL_PWREx_GetVoltageRange>
 8005aec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005aee:	4b1b      	ldr	r3, [pc, #108]	@ (8005b5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005af2:	4a1a      	ldr	r2, [pc, #104]	@ (8005b5c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005af4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005af8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b00:	d10b      	bne.n	8005b1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2b80      	cmp	r3, #128	@ 0x80
 8005b06:	d913      	bls.n	8005b30 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b0c:	d902      	bls.n	8005b14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b0e:	2302      	movs	r3, #2
 8005b10:	613b      	str	r3, [r7, #16]
 8005b12:	e00d      	b.n	8005b30 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b14:	2301      	movs	r3, #1
 8005b16:	613b      	str	r3, [r7, #16]
 8005b18:	e00a      	b.n	8005b30 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b1e:	d902      	bls.n	8005b26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005b20:	2302      	movs	r3, #2
 8005b22:	613b      	str	r3, [r7, #16]
 8005b24:	e004      	b.n	8005b30 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2b70      	cmp	r3, #112	@ 0x70
 8005b2a:	d101      	bne.n	8005b30 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005b30:	4b0b      	ldr	r3, [pc, #44]	@ (8005b60 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f023 020f 	bic.w	r2, r3, #15
 8005b38:	4909      	ldr	r1, [pc, #36]	@ (8005b60 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005b40:	4b07      	ldr	r3, [pc, #28]	@ (8005b60 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 030f 	and.w	r3, r3, #15
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d001      	beq.n	8005b52 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e000      	b.n	8005b54 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3718      	adds	r7, #24
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	40021000 	.word	0x40021000
 8005b60:	40022000 	.word	0x40022000

08005b64 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b087      	sub	sp, #28
 8005b68:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8005c20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	f003 0303 	and.w	r3, r3, #3
 8005b72:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2b03      	cmp	r3, #3
 8005b78:	d00b      	beq.n	8005b92 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2b03      	cmp	r3, #3
 8005b7e:	d825      	bhi.n	8005bcc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d008      	beq.n	8005b98 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d11f      	bne.n	8005bcc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005b8c:	4b25      	ldr	r3, [pc, #148]	@ (8005c24 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005b8e:	613b      	str	r3, [r7, #16]
    break;
 8005b90:	e01f      	b.n	8005bd2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005b92:	4b25      	ldr	r3, [pc, #148]	@ (8005c28 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005b94:	613b      	str	r3, [r7, #16]
    break;
 8005b96:	e01c      	b.n	8005bd2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005b98:	4b21      	ldr	r3, [pc, #132]	@ (8005c20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0308 	and.w	r3, r3, #8
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d107      	bne.n	8005bb4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8005c20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ba6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005baa:	0a1b      	lsrs	r3, r3, #8
 8005bac:	f003 030f 	and.w	r3, r3, #15
 8005bb0:	617b      	str	r3, [r7, #20]
 8005bb2:	e005      	b.n	8005bc0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8005c20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	091b      	lsrs	r3, r3, #4
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005bc0:	4a1a      	ldr	r2, [pc, #104]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bc8:	613b      	str	r3, [r7, #16]
    break;
 8005bca:	e002      	b.n	8005bd2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	613b      	str	r3, [r7, #16]
    break;
 8005bd0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bd2:	4b13      	ldr	r3, [pc, #76]	@ (8005c20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	091b      	lsrs	r3, r3, #4
 8005bd8:	f003 030f 	and.w	r3, r3, #15
 8005bdc:	3301      	adds	r3, #1
 8005bde:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005be0:	4b0f      	ldr	r3, [pc, #60]	@ (8005c20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	0a1b      	lsrs	r3, r3, #8
 8005be6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	fb03 f202 	mul.w	r2, r3, r2
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bf6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005bf8:	4b09      	ldr	r3, [pc, #36]	@ (8005c20 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	0e5b      	lsrs	r3, r3, #25
 8005bfe:	f003 0303 	and.w	r3, r3, #3
 8005c02:	3301      	adds	r3, #1
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c10:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005c12:	683b      	ldr	r3, [r7, #0]
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	371c      	adds	r7, #28
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr
 8005c20:	40021000 	.word	0x40021000
 8005c24:	00f42400 	.word	0x00f42400
 8005c28:	007a1200 	.word	0x007a1200
 8005c2c:	0800c4a8 	.word	0x0800c4a8

08005c30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c38:	2300      	movs	r3, #0
 8005c3a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d040      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c50:	2b80      	cmp	r3, #128	@ 0x80
 8005c52:	d02a      	beq.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005c54:	2b80      	cmp	r3, #128	@ 0x80
 8005c56:	d825      	bhi.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005c58:	2b60      	cmp	r3, #96	@ 0x60
 8005c5a:	d026      	beq.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005c5c:	2b60      	cmp	r3, #96	@ 0x60
 8005c5e:	d821      	bhi.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005c60:	2b40      	cmp	r3, #64	@ 0x40
 8005c62:	d006      	beq.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005c64:	2b40      	cmp	r3, #64	@ 0x40
 8005c66:	d81d      	bhi.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d009      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005c6c:	2b20      	cmp	r3, #32
 8005c6e:	d010      	beq.n	8005c92 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005c70:	e018      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c72:	4b89      	ldr	r3, [pc, #548]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c74:	68db      	ldr	r3, [r3, #12]
 8005c76:	4a88      	ldr	r2, [pc, #544]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c7c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c7e:	e015      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	3304      	adds	r3, #4
 8005c84:	2100      	movs	r1, #0
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fb02 	bl	8006290 <RCCEx_PLLSAI1_Config>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005c90:	e00c      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	3320      	adds	r3, #32
 8005c96:	2100      	movs	r1, #0
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f000 fbed 	bl	8006478 <RCCEx_PLLSAI2_Config>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ca2:	e003      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	74fb      	strb	r3, [r7, #19]
      break;
 8005ca8:	e000      	b.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005caa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005cac:	7cfb      	ldrb	r3, [r7, #19]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10b      	bne.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005cb2:	4b79      	ldr	r3, [pc, #484]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cb4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cb8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cc0:	4975      	ldr	r1, [pc, #468]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005cc8:	e001      	b.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cca:	7cfb      	ldrb	r3, [r7, #19]
 8005ccc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d047      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ce2:	d030      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005ce4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ce8:	d82a      	bhi.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005cea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cee:	d02a      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005cf0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005cf4:	d824      	bhi.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005cf6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cfa:	d008      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d00:	d81e      	bhi.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d00a      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005d06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d0a:	d010      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005d0c:	e018      	b.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d0e:	4b62      	ldr	r3, [pc, #392]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	4a61      	ldr	r2, [pc, #388]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d18:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d1a:	e015      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	3304      	adds	r3, #4
 8005d20:	2100      	movs	r1, #0
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fab4 	bl	8006290 <RCCEx_PLLSAI1_Config>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d2c:	e00c      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	3320      	adds	r3, #32
 8005d32:	2100      	movs	r1, #0
 8005d34:	4618      	mov	r0, r3
 8005d36:	f000 fb9f 	bl	8006478 <RCCEx_PLLSAI2_Config>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d3e:	e003      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	74fb      	strb	r3, [r7, #19]
      break;
 8005d44:	e000      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005d46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d48:	7cfb      	ldrb	r3, [r7, #19]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10b      	bne.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005d4e:	4b52      	ldr	r3, [pc, #328]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d5c:	494e      	ldr	r1, [pc, #312]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005d64:	e001      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d66:	7cfb      	ldrb	r3, [r7, #19]
 8005d68:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 809f 	beq.w	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005d7c:	4b46      	ldr	r3, [pc, #280]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d101      	bne.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005d88:	2301      	movs	r3, #1
 8005d8a:	e000      	b.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00d      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d92:	4b41      	ldr	r3, [pc, #260]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d96:	4a40      	ldr	r2, [pc, #256]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005da0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005da6:	60bb      	str	r3, [r7, #8]
 8005da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005daa:	2301      	movs	r3, #1
 8005dac:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005dae:	4b3b      	ldr	r3, [pc, #236]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a3a      	ldr	r2, [pc, #232]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005db8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005dba:	f7fc ff91 	bl	8002ce0 <HAL_GetTick>
 8005dbe:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005dc0:	e009      	b.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dc2:	f7fc ff8d 	bl	8002ce0 <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d902      	bls.n	8005dd6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	74fb      	strb	r3, [r7, #19]
        break;
 8005dd4:	e005      	b.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005dd6:	4b31      	ldr	r3, [pc, #196]	@ (8005e9c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d0ef      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005de2:	7cfb      	ldrb	r3, [r7, #19]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d15b      	bne.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005de8:	4b2b      	ldr	r3, [pc, #172]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005df2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d01f      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d019      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e06:	4b24      	ldr	r3, [pc, #144]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e10:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e12:	4b21      	ldr	r3, [pc, #132]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e18:	4a1f      	ldr	r2, [pc, #124]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e22:	4b1d      	ldr	r3, [pc, #116]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e28:	4a1b      	ldr	r2, [pc, #108]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e32:	4a19      	ldr	r2, [pc, #100]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f003 0301 	and.w	r3, r3, #1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d016      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e44:	f7fc ff4c 	bl	8002ce0 <HAL_GetTick>
 8005e48:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e4a:	e00b      	b.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e4c:	f7fc ff48 	bl	8002ce0 <HAL_GetTick>
 8005e50:	4602      	mov	r2, r0
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	1ad3      	subs	r3, r2, r3
 8005e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d902      	bls.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	74fb      	strb	r3, [r7, #19]
            break;
 8005e62:	e006      	b.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e64:	4b0c      	ldr	r3, [pc, #48]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e6a:	f003 0302 	and.w	r3, r3, #2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0ec      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005e72:	7cfb      	ldrb	r3, [r7, #19]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d10c      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e78:	4b07      	ldr	r3, [pc, #28]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e7e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e88:	4903      	ldr	r1, [pc, #12]	@ (8005e98 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005e90:	e008      	b.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e92:	7cfb      	ldrb	r3, [r7, #19]
 8005e94:	74bb      	strb	r3, [r7, #18]
 8005e96:	e005      	b.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005e98:	40021000 	.word	0x40021000
 8005e9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ea0:	7cfb      	ldrb	r3, [r7, #19]
 8005ea2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ea4:	7c7b      	ldrb	r3, [r7, #17]
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d105      	bne.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eaa:	4ba0      	ldr	r3, [pc, #640]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eae:	4a9f      	ldr	r2, [pc, #636]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005eb4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00a      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ec2:	4b9a      	ldr	r3, [pc, #616]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ec8:	f023 0203 	bic.w	r2, r3, #3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ed0:	4996      	ldr	r1, [pc, #600]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0302 	and.w	r3, r3, #2
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00a      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ee4:	4b91      	ldr	r3, [pc, #580]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eea:	f023 020c 	bic.w	r2, r3, #12
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef2:	498e      	ldr	r1, [pc, #568]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0304 	and.w	r3, r3, #4
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d00a      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f06:	4b89      	ldr	r3, [pc, #548]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f14:	4985      	ldr	r1, [pc, #532]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f003 0308 	and.w	r3, r3, #8
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00a      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f28:	4b80      	ldr	r3, [pc, #512]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f36:	497d      	ldr	r1, [pc, #500]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0310 	and.w	r3, r3, #16
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00a      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f4a:	4b78      	ldr	r3, [pc, #480]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f58:	4974      	ldr	r1, [pc, #464]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0320 	and.w	r3, r3, #32
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00a      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005f6c:	4b6f      	ldr	r3, [pc, #444]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f7a:	496c      	ldr	r1, [pc, #432]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00a      	beq.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005f8e:	4b67      	ldr	r3, [pc, #412]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f9c:	4963      	ldr	r1, [pc, #396]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00a      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005fb0:	4b5e      	ldr	r3, [pc, #376]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005fbe:	495b      	ldr	r1, [pc, #364]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d00a      	beq.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005fd2:	4b56      	ldr	r3, [pc, #344]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fd8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fe0:	4952      	ldr	r1, [pc, #328]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00a      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005ff4:	4b4d      	ldr	r3, [pc, #308]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ffa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006002:	494a      	ldr	r1, [pc, #296]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006004:	4313      	orrs	r3, r2
 8006006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00a      	beq.n	800602c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006016:	4b45      	ldr	r3, [pc, #276]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800601c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006024:	4941      	ldr	r1, [pc, #260]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006026:	4313      	orrs	r3, r2
 8006028:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00a      	beq.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006038:	4b3c      	ldr	r3, [pc, #240]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800603a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800603e:	f023 0203 	bic.w	r2, r3, #3
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006046:	4939      	ldr	r1, [pc, #228]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006048:	4313      	orrs	r3, r2
 800604a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006056:	2b00      	cmp	r3, #0
 8006058:	d028      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800605a:	4b34      	ldr	r3, [pc, #208]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800605c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006060:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006068:	4930      	ldr	r1, [pc, #192]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800606a:	4313      	orrs	r3, r2
 800606c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006074:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006078:	d106      	bne.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800607a:	4b2c      	ldr	r3, [pc, #176]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	4a2b      	ldr	r2, [pc, #172]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006080:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006084:	60d3      	str	r3, [r2, #12]
 8006086:	e011      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800608c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006090:	d10c      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	3304      	adds	r3, #4
 8006096:	2101      	movs	r1, #1
 8006098:	4618      	mov	r0, r3
 800609a:	f000 f8f9 	bl	8006290 <RCCEx_PLLSAI1_Config>
 800609e:	4603      	mov	r3, r0
 80060a0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80060a2:	7cfb      	ldrb	r3, [r7, #19]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d001      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80060a8:	7cfb      	ldrb	r3, [r7, #19]
 80060aa:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d04d      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060c0:	d108      	bne.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80060c2:	4b1a      	ldr	r3, [pc, #104]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80060c8:	4a18      	ldr	r2, [pc, #96]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80060ce:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80060d2:	e012      	b.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80060d4:	4b15      	ldr	r3, [pc, #84]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80060da:	4a14      	ldr	r2, [pc, #80]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060dc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80060e0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80060e4:	4b11      	ldr	r3, [pc, #68]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060f2:	490e      	ldr	r1, [pc, #56]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006102:	d106      	bne.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006104:	4b09      	ldr	r3, [pc, #36]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	4a08      	ldr	r2, [pc, #32]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800610a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800610e:	60d3      	str	r3, [r2, #12]
 8006110:	e020      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006116:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800611a:	d109      	bne.n	8006130 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800611c:	4b03      	ldr	r3, [pc, #12]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	4a02      	ldr	r2, [pc, #8]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006122:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006126:	60d3      	str	r3, [r2, #12]
 8006128:	e014      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800612a:	bf00      	nop
 800612c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006134:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006138:	d10c      	bne.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	3304      	adds	r3, #4
 800613e:	2101      	movs	r1, #1
 8006140:	4618      	mov	r0, r3
 8006142:	f000 f8a5 	bl	8006290 <RCCEx_PLLSAI1_Config>
 8006146:	4603      	mov	r3, r0
 8006148:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800614a:	7cfb      	ldrb	r3, [r7, #19]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d001      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006150:	7cfb      	ldrb	r3, [r7, #19]
 8006152:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800615c:	2b00      	cmp	r3, #0
 800615e:	d028      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006160:	4b4a      	ldr	r3, [pc, #296]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006162:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006166:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800616e:	4947      	ldr	r1, [pc, #284]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006170:	4313      	orrs	r3, r2
 8006172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800617a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800617e:	d106      	bne.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006180:	4b42      	ldr	r3, [pc, #264]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	4a41      	ldr	r2, [pc, #260]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006186:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800618a:	60d3      	str	r3, [r2, #12]
 800618c:	e011      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006192:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006196:	d10c      	bne.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	3304      	adds	r3, #4
 800619c:	2101      	movs	r1, #1
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 f876 	bl	8006290 <RCCEx_PLLSAI1_Config>
 80061a4:	4603      	mov	r3, r0
 80061a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80061a8:	7cfb      	ldrb	r3, [r7, #19]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80061ae:	7cfb      	ldrb	r3, [r7, #19]
 80061b0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d01e      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80061be:	4b33      	ldr	r3, [pc, #204]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061ce:	492f      	ldr	r1, [pc, #188]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061d0:	4313      	orrs	r3, r2
 80061d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80061dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061e0:	d10c      	bne.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	3304      	adds	r3, #4
 80061e6:	2102      	movs	r1, #2
 80061e8:	4618      	mov	r0, r3
 80061ea:	f000 f851 	bl	8006290 <RCCEx_PLLSAI1_Config>
 80061ee:	4603      	mov	r3, r0
 80061f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80061f2:	7cfb      	ldrb	r3, [r7, #19]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d001      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80061f8:	7cfb      	ldrb	r3, [r7, #19]
 80061fa:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d00b      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006208:	4b20      	ldr	r3, [pc, #128]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800620a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800620e:	f023 0204 	bic.w	r2, r3, #4
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006218:	491c      	ldr	r1, [pc, #112]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800621a:	4313      	orrs	r3, r2
 800621c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00b      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800622c:	4b17      	ldr	r3, [pc, #92]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800622e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006232:	f023 0218 	bic.w	r2, r3, #24
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800623c:	4913      	ldr	r1, [pc, #76]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800623e:	4313      	orrs	r3, r2
 8006240:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d017      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006250:	4b0e      	ldr	r3, [pc, #56]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006252:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006256:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006260:	490a      	ldr	r1, [pc, #40]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006262:	4313      	orrs	r3, r2
 8006264:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800626e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006272:	d105      	bne.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006274:	4b05      	ldr	r3, [pc, #20]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	4a04      	ldr	r2, [pc, #16]	@ (800628c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800627a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800627e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006280:	7cbb      	ldrb	r3, [r7, #18]
}
 8006282:	4618      	mov	r0, r3
 8006284:	3718      	adds	r7, #24
 8006286:	46bd      	mov	sp, r7
 8006288:	bd80      	pop	{r7, pc}
 800628a:	bf00      	nop
 800628c:	40021000 	.word	0x40021000

08006290 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800629a:	2300      	movs	r3, #0
 800629c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800629e:	4b72      	ldr	r3, [pc, #456]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00e      	beq.n	80062c8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80062aa:	4b6f      	ldr	r3, [pc, #444]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062ac:	68db      	ldr	r3, [r3, #12]
 80062ae:	f003 0203 	and.w	r2, r3, #3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d103      	bne.n	80062c2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
       ||
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d142      	bne.n	8006348 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	73fb      	strb	r3, [r7, #15]
 80062c6:	e03f      	b.n	8006348 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	2b03      	cmp	r3, #3
 80062ce:	d018      	beq.n	8006302 <RCCEx_PLLSAI1_Config+0x72>
 80062d0:	2b03      	cmp	r3, #3
 80062d2:	d825      	bhi.n	8006320 <RCCEx_PLLSAI1_Config+0x90>
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d002      	beq.n	80062de <RCCEx_PLLSAI1_Config+0x4e>
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d009      	beq.n	80062f0 <RCCEx_PLLSAI1_Config+0x60>
 80062dc:	e020      	b.n	8006320 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80062de:	4b62      	ldr	r3, [pc, #392]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d11d      	bne.n	8006326 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062ee:	e01a      	b.n	8006326 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80062f0:	4b5d      	ldr	r3, [pc, #372]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d116      	bne.n	800632a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006300:	e013      	b.n	800632a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006302:	4b59      	ldr	r3, [pc, #356]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10f      	bne.n	800632e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800630e:	4b56      	ldr	r3, [pc, #344]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d109      	bne.n	800632e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800631e:	e006      	b.n	800632e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	73fb      	strb	r3, [r7, #15]
      break;
 8006324:	e004      	b.n	8006330 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006326:	bf00      	nop
 8006328:	e002      	b.n	8006330 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800632a:	bf00      	nop
 800632c:	e000      	b.n	8006330 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800632e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006330:	7bfb      	ldrb	r3, [r7, #15]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d108      	bne.n	8006348 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006336:	4b4c      	ldr	r3, [pc, #304]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	f023 0203 	bic.w	r2, r3, #3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4949      	ldr	r1, [pc, #292]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006344:	4313      	orrs	r3, r2
 8006346:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006348:	7bfb      	ldrb	r3, [r7, #15]
 800634a:	2b00      	cmp	r3, #0
 800634c:	f040 8086 	bne.w	800645c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006350:	4b45      	ldr	r3, [pc, #276]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a44      	ldr	r2, [pc, #272]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006356:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800635a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800635c:	f7fc fcc0 	bl	8002ce0 <HAL_GetTick>
 8006360:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006362:	e009      	b.n	8006378 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006364:	f7fc fcbc 	bl	8002ce0 <HAL_GetTick>
 8006368:	4602      	mov	r2, r0
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	2b02      	cmp	r3, #2
 8006370:	d902      	bls.n	8006378 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	73fb      	strb	r3, [r7, #15]
        break;
 8006376:	e005      	b.n	8006384 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006378:	4b3b      	ldr	r3, [pc, #236]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1ef      	bne.n	8006364 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d168      	bne.n	800645c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d113      	bne.n	80063b8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006390:	4b35      	ldr	r3, [pc, #212]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006392:	691a      	ldr	r2, [r3, #16]
 8006394:	4b35      	ldr	r3, [pc, #212]	@ (800646c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006396:	4013      	ands	r3, r2
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	6892      	ldr	r2, [r2, #8]
 800639c:	0211      	lsls	r1, r2, #8
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	68d2      	ldr	r2, [r2, #12]
 80063a2:	06d2      	lsls	r2, r2, #27
 80063a4:	4311      	orrs	r1, r2
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	6852      	ldr	r2, [r2, #4]
 80063aa:	3a01      	subs	r2, #1
 80063ac:	0112      	lsls	r2, r2, #4
 80063ae:	430a      	orrs	r2, r1
 80063b0:	492d      	ldr	r1, [pc, #180]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063b2:	4313      	orrs	r3, r2
 80063b4:	610b      	str	r3, [r1, #16]
 80063b6:	e02d      	b.n	8006414 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d115      	bne.n	80063ea <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063be:	4b2a      	ldr	r3, [pc, #168]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063c0:	691a      	ldr	r2, [r3, #16]
 80063c2:	4b2b      	ldr	r3, [pc, #172]	@ (8006470 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063c4:	4013      	ands	r3, r2
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	6892      	ldr	r2, [r2, #8]
 80063ca:	0211      	lsls	r1, r2, #8
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6912      	ldr	r2, [r2, #16]
 80063d0:	0852      	lsrs	r2, r2, #1
 80063d2:	3a01      	subs	r2, #1
 80063d4:	0552      	lsls	r2, r2, #21
 80063d6:	4311      	orrs	r1, r2
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6852      	ldr	r2, [r2, #4]
 80063dc:	3a01      	subs	r2, #1
 80063de:	0112      	lsls	r2, r2, #4
 80063e0:	430a      	orrs	r2, r1
 80063e2:	4921      	ldr	r1, [pc, #132]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063e4:	4313      	orrs	r3, r2
 80063e6:	610b      	str	r3, [r1, #16]
 80063e8:	e014      	b.n	8006414 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063ea:	4b1f      	ldr	r3, [pc, #124]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063ec:	691a      	ldr	r2, [r3, #16]
 80063ee:	4b21      	ldr	r3, [pc, #132]	@ (8006474 <RCCEx_PLLSAI1_Config+0x1e4>)
 80063f0:	4013      	ands	r3, r2
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	6892      	ldr	r2, [r2, #8]
 80063f6:	0211      	lsls	r1, r2, #8
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	6952      	ldr	r2, [r2, #20]
 80063fc:	0852      	lsrs	r2, r2, #1
 80063fe:	3a01      	subs	r2, #1
 8006400:	0652      	lsls	r2, r2, #25
 8006402:	4311      	orrs	r1, r2
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6852      	ldr	r2, [r2, #4]
 8006408:	3a01      	subs	r2, #1
 800640a:	0112      	lsls	r2, r2, #4
 800640c:	430a      	orrs	r2, r1
 800640e:	4916      	ldr	r1, [pc, #88]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006410:	4313      	orrs	r3, r2
 8006412:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006414:	4b14      	ldr	r3, [pc, #80]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a13      	ldr	r2, [pc, #76]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 800641a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800641e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006420:	f7fc fc5e 	bl	8002ce0 <HAL_GetTick>
 8006424:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006426:	e009      	b.n	800643c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006428:	f7fc fc5a 	bl	8002ce0 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	2b02      	cmp	r3, #2
 8006434:	d902      	bls.n	800643c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	73fb      	strb	r3, [r7, #15]
          break;
 800643a:	e005      	b.n	8006448 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800643c:	4b0a      	ldr	r3, [pc, #40]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d0ef      	beq.n	8006428 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006448:	7bfb      	ldrb	r3, [r7, #15]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d106      	bne.n	800645c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800644e:	4b06      	ldr	r3, [pc, #24]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006450:	691a      	ldr	r2, [r3, #16]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	699b      	ldr	r3, [r3, #24]
 8006456:	4904      	ldr	r1, [pc, #16]	@ (8006468 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006458:	4313      	orrs	r3, r2
 800645a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800645c:	7bfb      	ldrb	r3, [r7, #15]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	40021000 	.word	0x40021000
 800646c:	07ff800f 	.word	0x07ff800f
 8006470:	ff9f800f 	.word	0xff9f800f
 8006474:	f9ff800f 	.word	0xf9ff800f

08006478 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006482:	2300      	movs	r3, #0
 8006484:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006486:	4b72      	ldr	r3, [pc, #456]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	f003 0303 	and.w	r3, r3, #3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00e      	beq.n	80064b0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006492:	4b6f      	ldr	r3, [pc, #444]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	f003 0203 	and.w	r2, r3, #3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d103      	bne.n	80064aa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
       ||
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d142      	bne.n	8006530 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	73fb      	strb	r3, [r7, #15]
 80064ae:	e03f      	b.n	8006530 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d018      	beq.n	80064ea <RCCEx_PLLSAI2_Config+0x72>
 80064b8:	2b03      	cmp	r3, #3
 80064ba:	d825      	bhi.n	8006508 <RCCEx_PLLSAI2_Config+0x90>
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d002      	beq.n	80064c6 <RCCEx_PLLSAI2_Config+0x4e>
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d009      	beq.n	80064d8 <RCCEx_PLLSAI2_Config+0x60>
 80064c4:	e020      	b.n	8006508 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80064c6:	4b62      	ldr	r3, [pc, #392]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d11d      	bne.n	800650e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064d6:	e01a      	b.n	800650e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80064d8:	4b5d      	ldr	r3, [pc, #372]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d116      	bne.n	8006512 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064e8:	e013      	b.n	8006512 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80064ea:	4b59      	ldr	r3, [pc, #356]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d10f      	bne.n	8006516 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80064f6:	4b56      	ldr	r3, [pc, #344]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d109      	bne.n	8006516 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006506:	e006      	b.n	8006516 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	73fb      	strb	r3, [r7, #15]
      break;
 800650c:	e004      	b.n	8006518 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800650e:	bf00      	nop
 8006510:	e002      	b.n	8006518 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006512:	bf00      	nop
 8006514:	e000      	b.n	8006518 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006516:	bf00      	nop
    }

    if(status == HAL_OK)
 8006518:	7bfb      	ldrb	r3, [r7, #15]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d108      	bne.n	8006530 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800651e:	4b4c      	ldr	r3, [pc, #304]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	f023 0203 	bic.w	r2, r3, #3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4949      	ldr	r1, [pc, #292]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 800652c:	4313      	orrs	r3, r2
 800652e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006530:	7bfb      	ldrb	r3, [r7, #15]
 8006532:	2b00      	cmp	r3, #0
 8006534:	f040 8086 	bne.w	8006644 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006538:	4b45      	ldr	r3, [pc, #276]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a44      	ldr	r2, [pc, #272]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 800653e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006542:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006544:	f7fc fbcc 	bl	8002ce0 <HAL_GetTick>
 8006548:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800654a:	e009      	b.n	8006560 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800654c:	f7fc fbc8 	bl	8002ce0 <HAL_GetTick>
 8006550:	4602      	mov	r2, r0
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	2b02      	cmp	r3, #2
 8006558:	d902      	bls.n	8006560 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	73fb      	strb	r3, [r7, #15]
        break;
 800655e:	e005      	b.n	800656c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006560:	4b3b      	ldr	r3, [pc, #236]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006568:	2b00      	cmp	r3, #0
 800656a:	d1ef      	bne.n	800654c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800656c:	7bfb      	ldrb	r3, [r7, #15]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d168      	bne.n	8006644 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d113      	bne.n	80065a0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006578:	4b35      	ldr	r3, [pc, #212]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 800657a:	695a      	ldr	r2, [r3, #20]
 800657c:	4b35      	ldr	r3, [pc, #212]	@ (8006654 <RCCEx_PLLSAI2_Config+0x1dc>)
 800657e:	4013      	ands	r3, r2
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6892      	ldr	r2, [r2, #8]
 8006584:	0211      	lsls	r1, r2, #8
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	68d2      	ldr	r2, [r2, #12]
 800658a:	06d2      	lsls	r2, r2, #27
 800658c:	4311      	orrs	r1, r2
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	6852      	ldr	r2, [r2, #4]
 8006592:	3a01      	subs	r2, #1
 8006594:	0112      	lsls	r2, r2, #4
 8006596:	430a      	orrs	r2, r1
 8006598:	492d      	ldr	r1, [pc, #180]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 800659a:	4313      	orrs	r3, r2
 800659c:	614b      	str	r3, [r1, #20]
 800659e:	e02d      	b.n	80065fc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d115      	bne.n	80065d2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80065a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065a8:	695a      	ldr	r2, [r3, #20]
 80065aa:	4b2b      	ldr	r3, [pc, #172]	@ (8006658 <RCCEx_PLLSAI2_Config+0x1e0>)
 80065ac:	4013      	ands	r3, r2
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	6892      	ldr	r2, [r2, #8]
 80065b2:	0211      	lsls	r1, r2, #8
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	6912      	ldr	r2, [r2, #16]
 80065b8:	0852      	lsrs	r2, r2, #1
 80065ba:	3a01      	subs	r2, #1
 80065bc:	0552      	lsls	r2, r2, #21
 80065be:	4311      	orrs	r1, r2
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	6852      	ldr	r2, [r2, #4]
 80065c4:	3a01      	subs	r2, #1
 80065c6:	0112      	lsls	r2, r2, #4
 80065c8:	430a      	orrs	r2, r1
 80065ca:	4921      	ldr	r1, [pc, #132]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	614b      	str	r3, [r1, #20]
 80065d0:	e014      	b.n	80065fc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80065d2:	4b1f      	ldr	r3, [pc, #124]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065d4:	695a      	ldr	r2, [r3, #20]
 80065d6:	4b21      	ldr	r3, [pc, #132]	@ (800665c <RCCEx_PLLSAI2_Config+0x1e4>)
 80065d8:	4013      	ands	r3, r2
 80065da:	687a      	ldr	r2, [r7, #4]
 80065dc:	6892      	ldr	r2, [r2, #8]
 80065de:	0211      	lsls	r1, r2, #8
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	6952      	ldr	r2, [r2, #20]
 80065e4:	0852      	lsrs	r2, r2, #1
 80065e6:	3a01      	subs	r2, #1
 80065e8:	0652      	lsls	r2, r2, #25
 80065ea:	4311      	orrs	r1, r2
 80065ec:	687a      	ldr	r2, [r7, #4]
 80065ee:	6852      	ldr	r2, [r2, #4]
 80065f0:	3a01      	subs	r2, #1
 80065f2:	0112      	lsls	r2, r2, #4
 80065f4:	430a      	orrs	r2, r1
 80065f6:	4916      	ldr	r1, [pc, #88]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065f8:	4313      	orrs	r3, r2
 80065fa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80065fc:	4b14      	ldr	r3, [pc, #80]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a13      	ldr	r2, [pc, #76]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006602:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006606:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006608:	f7fc fb6a 	bl	8002ce0 <HAL_GetTick>
 800660c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800660e:	e009      	b.n	8006624 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006610:	f7fc fb66 	bl	8002ce0 <HAL_GetTick>
 8006614:	4602      	mov	r2, r0
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	1ad3      	subs	r3, r2, r3
 800661a:	2b02      	cmp	r3, #2
 800661c:	d902      	bls.n	8006624 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800661e:	2303      	movs	r3, #3
 8006620:	73fb      	strb	r3, [r7, #15]
          break;
 8006622:	e005      	b.n	8006630 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006624:	4b0a      	ldr	r3, [pc, #40]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800662c:	2b00      	cmp	r3, #0
 800662e:	d0ef      	beq.n	8006610 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006630:	7bfb      	ldrb	r3, [r7, #15]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d106      	bne.n	8006644 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006636:	4b06      	ldr	r3, [pc, #24]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006638:	695a      	ldr	r2, [r3, #20]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	699b      	ldr	r3, [r3, #24]
 800663e:	4904      	ldr	r1, [pc, #16]	@ (8006650 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006640:	4313      	orrs	r3, r2
 8006642:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006644:	7bfb      	ldrb	r3, [r7, #15]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3710      	adds	r7, #16
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
 800664e:	bf00      	nop
 8006650:	40021000 	.word	0x40021000
 8006654:	07ff800f 	.word	0x07ff800f
 8006658:	ff9f800f 	.word	0xff9f800f
 800665c:	f9ff800f 	.word	0xf9ff800f

08006660 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d101      	bne.n	8006672 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e095      	b.n	800679e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006676:	2b00      	cmp	r3, #0
 8006678:	d108      	bne.n	800668c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006682:	d009      	beq.n	8006698 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	61da      	str	r2, [r3, #28]
 800668a:	e005      	b.n	8006698 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d106      	bne.n	80066b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f7fb feee 	bl	8002494 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2202      	movs	r2, #2
 80066bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066d8:	d902      	bls.n	80066e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80066da:	2300      	movs	r3, #0
 80066dc:	60fb      	str	r3, [r7, #12]
 80066de:	e002      	b.n	80066e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80066e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80066e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80066ee:	d007      	beq.n	8006700 <HAL_SPI_Init+0xa0>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	68db      	ldr	r3, [r3, #12]
 80066f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066f8:	d002      	beq.n	8006700 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006710:	431a      	orrs	r2, r3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	431a      	orrs	r2, r3
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	f003 0301 	and.w	r3, r3, #1
 8006724:	431a      	orrs	r2, r3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800672e:	431a      	orrs	r2, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	69db      	ldr	r3, [r3, #28]
 8006734:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006738:	431a      	orrs	r2, r3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006742:	ea42 0103 	orr.w	r1, r2, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	0c1b      	lsrs	r3, r3, #16
 800675c:	f003 0204 	and.w	r2, r3, #4
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006764:	f003 0310 	and.w	r3, r3, #16
 8006768:	431a      	orrs	r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800676e:	f003 0308 	and.w	r3, r3, #8
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800677c:	ea42 0103 	orr.w	r1, r2, r3
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2201      	movs	r2, #1
 8006798:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3710      	adds	r7, #16
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b082      	sub	sp, #8
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d101      	bne.n	80067b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e049      	b.n	800684c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d106      	bne.n	80067d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f7fb ff69 	bl	80026a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2202      	movs	r2, #2
 80067d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	3304      	adds	r3, #4
 80067e2:	4619      	mov	r1, r3
 80067e4:	4610      	mov	r0, r2
 80067e6:	f000 fd1b 	bl	8007220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2201      	movs	r2, #1
 80067f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2201      	movs	r2, #1
 80067fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2201      	movs	r2, #1
 8006806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2201      	movs	r2, #1
 800680e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2201      	movs	r2, #1
 8006816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006854:	b480      	push	{r7}
 8006856:	b085      	sub	sp, #20
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006862:	b2db      	uxtb	r3, r3
 8006864:	2b01      	cmp	r3, #1
 8006866:	d001      	beq.n	800686c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	e04f      	b.n	800690c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	68da      	ldr	r2, [r3, #12]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f042 0201 	orr.w	r2, r2, #1
 8006882:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a23      	ldr	r2, [pc, #140]	@ (8006918 <HAL_TIM_Base_Start_IT+0xc4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d01d      	beq.n	80068ca <HAL_TIM_Base_Start_IT+0x76>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006896:	d018      	beq.n	80068ca <HAL_TIM_Base_Start_IT+0x76>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a1f      	ldr	r2, [pc, #124]	@ (800691c <HAL_TIM_Base_Start_IT+0xc8>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d013      	beq.n	80068ca <HAL_TIM_Base_Start_IT+0x76>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a1e      	ldr	r2, [pc, #120]	@ (8006920 <HAL_TIM_Base_Start_IT+0xcc>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d00e      	beq.n	80068ca <HAL_TIM_Base_Start_IT+0x76>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a1c      	ldr	r2, [pc, #112]	@ (8006924 <HAL_TIM_Base_Start_IT+0xd0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d009      	beq.n	80068ca <HAL_TIM_Base_Start_IT+0x76>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006928 <HAL_TIM_Base_Start_IT+0xd4>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d004      	beq.n	80068ca <HAL_TIM_Base_Start_IT+0x76>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a19      	ldr	r2, [pc, #100]	@ (800692c <HAL_TIM_Base_Start_IT+0xd8>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d115      	bne.n	80068f6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	4b17      	ldr	r3, [pc, #92]	@ (8006930 <HAL_TIM_Base_Start_IT+0xdc>)
 80068d2:	4013      	ands	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2b06      	cmp	r3, #6
 80068da:	d015      	beq.n	8006908 <HAL_TIM_Base_Start_IT+0xb4>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068e2:	d011      	beq.n	8006908 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f042 0201 	orr.w	r2, r2, #1
 80068f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068f4:	e008      	b.n	8006908 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f042 0201 	orr.w	r2, r2, #1
 8006904:	601a      	str	r2, [r3, #0]
 8006906:	e000      	b.n	800690a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006908:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3714      	adds	r7, #20
 8006910:	46bd      	mov	sp, r7
 8006912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006916:	4770      	bx	lr
 8006918:	40012c00 	.word	0x40012c00
 800691c:	40000400 	.word	0x40000400
 8006920:	40000800 	.word	0x40000800
 8006924:	40000c00 	.word	0x40000c00
 8006928:	40013400 	.word	0x40013400
 800692c:	40014000 	.word	0x40014000
 8006930:	00010007 	.word	0x00010007

08006934 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d101      	bne.n	8006946 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e049      	b.n	80069da <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800694c:	b2db      	uxtb	r3, r3
 800694e:	2b00      	cmp	r3, #0
 8006950:	d106      	bne.n	8006960 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f841 	bl	80069e2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2202      	movs	r2, #2
 8006964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	3304      	adds	r3, #4
 8006970:	4619      	mov	r1, r3
 8006972:	4610      	mov	r0, r2
 8006974:	f000 fc54 	bl	8007220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069d8:	2300      	movs	r3, #0
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3708      	adds	r7, #8
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}

080069e2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b083      	sub	sp, #12
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80069ea:	bf00      	nop
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
	...

080069f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d109      	bne.n	8006a1c <HAL_TIM_PWM_Start+0x24>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	bf14      	ite	ne
 8006a14:	2301      	movne	r3, #1
 8006a16:	2300      	moveq	r3, #0
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	e03c      	b.n	8006a96 <HAL_TIM_PWM_Start+0x9e>
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	2b04      	cmp	r3, #4
 8006a20:	d109      	bne.n	8006a36 <HAL_TIM_PWM_Start+0x3e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	bf14      	ite	ne
 8006a2e:	2301      	movne	r3, #1
 8006a30:	2300      	moveq	r3, #0
 8006a32:	b2db      	uxtb	r3, r3
 8006a34:	e02f      	b.n	8006a96 <HAL_TIM_PWM_Start+0x9e>
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	2b08      	cmp	r3, #8
 8006a3a:	d109      	bne.n	8006a50 <HAL_TIM_PWM_Start+0x58>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	2b01      	cmp	r3, #1
 8006a46:	bf14      	ite	ne
 8006a48:	2301      	movne	r3, #1
 8006a4a:	2300      	moveq	r3, #0
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	e022      	b.n	8006a96 <HAL_TIM_PWM_Start+0x9e>
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	2b0c      	cmp	r3, #12
 8006a54:	d109      	bne.n	8006a6a <HAL_TIM_PWM_Start+0x72>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	bf14      	ite	ne
 8006a62:	2301      	movne	r3, #1
 8006a64:	2300      	moveq	r3, #0
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	e015      	b.n	8006a96 <HAL_TIM_PWM_Start+0x9e>
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	2b10      	cmp	r3, #16
 8006a6e:	d109      	bne.n	8006a84 <HAL_TIM_PWM_Start+0x8c>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	bf14      	ite	ne
 8006a7c:	2301      	movne	r3, #1
 8006a7e:	2300      	moveq	r3, #0
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	e008      	b.n	8006a96 <HAL_TIM_PWM_Start+0x9e>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	bf14      	ite	ne
 8006a90:	2301      	movne	r3, #1
 8006a92:	2300      	moveq	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d001      	beq.n	8006a9e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e09c      	b.n	8006bd8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d104      	bne.n	8006aae <HAL_TIM_PWM_Start+0xb6>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2202      	movs	r2, #2
 8006aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006aac:	e023      	b.n	8006af6 <HAL_TIM_PWM_Start+0xfe>
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	2b04      	cmp	r3, #4
 8006ab2:	d104      	bne.n	8006abe <HAL_TIM_PWM_Start+0xc6>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2202      	movs	r2, #2
 8006ab8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006abc:	e01b      	b.n	8006af6 <HAL_TIM_PWM_Start+0xfe>
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	2b08      	cmp	r3, #8
 8006ac2:	d104      	bne.n	8006ace <HAL_TIM_PWM_Start+0xd6>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2202      	movs	r2, #2
 8006ac8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006acc:	e013      	b.n	8006af6 <HAL_TIM_PWM_Start+0xfe>
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	2b0c      	cmp	r3, #12
 8006ad2:	d104      	bne.n	8006ade <HAL_TIM_PWM_Start+0xe6>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2202      	movs	r2, #2
 8006ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006adc:	e00b      	b.n	8006af6 <HAL_TIM_PWM_Start+0xfe>
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	2b10      	cmp	r3, #16
 8006ae2:	d104      	bne.n	8006aee <HAL_TIM_PWM_Start+0xf6>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2202      	movs	r2, #2
 8006ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006aec:	e003      	b.n	8006af6 <HAL_TIM_PWM_Start+0xfe>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2202      	movs	r2, #2
 8006af2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2201      	movs	r2, #1
 8006afc:	6839      	ldr	r1, [r7, #0]
 8006afe:	4618      	mov	r0, r3
 8006b00:	f000 ffa4 	bl	8007a4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a35      	ldr	r2, [pc, #212]	@ (8006be0 <HAL_TIM_PWM_Start+0x1e8>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d013      	beq.n	8006b36 <HAL_TIM_PWM_Start+0x13e>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a34      	ldr	r2, [pc, #208]	@ (8006be4 <HAL_TIM_PWM_Start+0x1ec>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d00e      	beq.n	8006b36 <HAL_TIM_PWM_Start+0x13e>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a32      	ldr	r2, [pc, #200]	@ (8006be8 <HAL_TIM_PWM_Start+0x1f0>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d009      	beq.n	8006b36 <HAL_TIM_PWM_Start+0x13e>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a31      	ldr	r2, [pc, #196]	@ (8006bec <HAL_TIM_PWM_Start+0x1f4>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d004      	beq.n	8006b36 <HAL_TIM_PWM_Start+0x13e>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	4a2f      	ldr	r2, [pc, #188]	@ (8006bf0 <HAL_TIM_PWM_Start+0x1f8>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d101      	bne.n	8006b3a <HAL_TIM_PWM_Start+0x142>
 8006b36:	2301      	movs	r3, #1
 8006b38:	e000      	b.n	8006b3c <HAL_TIM_PWM_Start+0x144>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d007      	beq.n	8006b50 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a22      	ldr	r2, [pc, #136]	@ (8006be0 <HAL_TIM_PWM_Start+0x1e8>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d01d      	beq.n	8006b96 <HAL_TIM_PWM_Start+0x19e>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b62:	d018      	beq.n	8006b96 <HAL_TIM_PWM_Start+0x19e>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a22      	ldr	r2, [pc, #136]	@ (8006bf4 <HAL_TIM_PWM_Start+0x1fc>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d013      	beq.n	8006b96 <HAL_TIM_PWM_Start+0x19e>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a21      	ldr	r2, [pc, #132]	@ (8006bf8 <HAL_TIM_PWM_Start+0x200>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d00e      	beq.n	8006b96 <HAL_TIM_PWM_Start+0x19e>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a1f      	ldr	r2, [pc, #124]	@ (8006bfc <HAL_TIM_PWM_Start+0x204>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d009      	beq.n	8006b96 <HAL_TIM_PWM_Start+0x19e>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a17      	ldr	r2, [pc, #92]	@ (8006be4 <HAL_TIM_PWM_Start+0x1ec>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d004      	beq.n	8006b96 <HAL_TIM_PWM_Start+0x19e>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a15      	ldr	r2, [pc, #84]	@ (8006be8 <HAL_TIM_PWM_Start+0x1f0>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d115      	bne.n	8006bc2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	4b18      	ldr	r3, [pc, #96]	@ (8006c00 <HAL_TIM_PWM_Start+0x208>)
 8006b9e:	4013      	ands	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2b06      	cmp	r3, #6
 8006ba6:	d015      	beq.n	8006bd4 <HAL_TIM_PWM_Start+0x1dc>
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bae:	d011      	beq.n	8006bd4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f042 0201 	orr.w	r2, r2, #1
 8006bbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bc0:	e008      	b.n	8006bd4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f042 0201 	orr.w	r2, r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]
 8006bd2:	e000      	b.n	8006bd6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bd4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3710      	adds	r7, #16
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	40012c00 	.word	0x40012c00
 8006be4:	40013400 	.word	0x40013400
 8006be8:	40014000 	.word	0x40014000
 8006bec:	40014400 	.word	0x40014400
 8006bf0:	40014800 	.word	0x40014800
 8006bf4:	40000400 	.word	0x40000400
 8006bf8:	40000800 	.word	0x40000800
 8006bfc:	40000c00 	.word	0x40000c00
 8006c00:	00010007 	.word	0x00010007

08006c04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b084      	sub	sp, #16
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68db      	ldr	r3, [r3, #12]
 8006c12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	f003 0302 	and.w	r3, r3, #2
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d020      	beq.n	8006c68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f003 0302 	and.w	r3, r3, #2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d01b      	beq.n	8006c68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f06f 0202 	mvn.w	r2, #2
 8006c38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	f003 0303 	and.w	r3, r3, #3
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fac7 	bl	80071e2 <HAL_TIM_IC_CaptureCallback>
 8006c54:	e005      	b.n	8006c62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fab9 	bl	80071ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 faca 	bl	80071f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	f003 0304 	and.w	r3, r3, #4
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d020      	beq.n	8006cb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f003 0304 	and.w	r3, r3, #4
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d01b      	beq.n	8006cb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f06f 0204 	mvn.w	r2, #4
 8006c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2202      	movs	r2, #2
 8006c8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d003      	beq.n	8006ca2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 faa1 	bl	80071e2 <HAL_TIM_IC_CaptureCallback>
 8006ca0:	e005      	b.n	8006cae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 fa93 	bl	80071ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 faa4 	bl	80071f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	f003 0308 	and.w	r3, r3, #8
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d020      	beq.n	8006d00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f003 0308 	and.w	r3, r3, #8
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d01b      	beq.n	8006d00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f06f 0208 	mvn.w	r2, #8
 8006cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2204      	movs	r2, #4
 8006cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	69db      	ldr	r3, [r3, #28]
 8006cde:	f003 0303 	and.w	r3, r3, #3
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 fa7b 	bl	80071e2 <HAL_TIM_IC_CaptureCallback>
 8006cec:	e005      	b.n	8006cfa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 fa6d 	bl	80071ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 fa7e 	bl	80071f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f003 0310 	and.w	r3, r3, #16
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d020      	beq.n	8006d4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f003 0310 	and.w	r3, r3, #16
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d01b      	beq.n	8006d4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f06f 0210 	mvn.w	r2, #16
 8006d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2208      	movs	r2, #8
 8006d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	69db      	ldr	r3, [r3, #28]
 8006d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d003      	beq.n	8006d3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fa55 	bl	80071e2 <HAL_TIM_IC_CaptureCallback>
 8006d38:	e005      	b.n	8006d46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f000 fa47 	bl	80071ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f000 fa58 	bl	80071f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f003 0301 	and.w	r3, r3, #1
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00c      	beq.n	8006d70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d007      	beq.n	8006d70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f06f 0201 	mvn.w	r2, #1
 8006d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7fa fbf4 	bl	8001558 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00c      	beq.n	8006d9e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d007      	beq.n	8006d9e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f000 ff8d 	bl	8007cb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00c      	beq.n	8006dc2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d007      	beq.n	8006dc2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 ff85 	bl	8007ccc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00c      	beq.n	8006de6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d007      	beq.n	8006de6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006dde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f000 fa12 	bl	800720a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	f003 0320 	and.w	r3, r3, #32
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d00c      	beq.n	8006e0a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d007      	beq.n	8006e0a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f06f 0220 	mvn.w	r2, #32
 8006e02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 ff4d 	bl	8007ca4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e0a:	bf00      	nop
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
	...

08006e14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e20:	2300      	movs	r3, #0
 8006e22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d101      	bne.n	8006e32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006e2e:	2302      	movs	r3, #2
 8006e30:	e0ff      	b.n	8007032 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2201      	movs	r2, #1
 8006e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2b14      	cmp	r3, #20
 8006e3e:	f200 80f0 	bhi.w	8007022 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006e42:	a201      	add	r2, pc, #4	@ (adr r2, 8006e48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e48:	08006e9d 	.word	0x08006e9d
 8006e4c:	08007023 	.word	0x08007023
 8006e50:	08007023 	.word	0x08007023
 8006e54:	08007023 	.word	0x08007023
 8006e58:	08006edd 	.word	0x08006edd
 8006e5c:	08007023 	.word	0x08007023
 8006e60:	08007023 	.word	0x08007023
 8006e64:	08007023 	.word	0x08007023
 8006e68:	08006f1f 	.word	0x08006f1f
 8006e6c:	08007023 	.word	0x08007023
 8006e70:	08007023 	.word	0x08007023
 8006e74:	08007023 	.word	0x08007023
 8006e78:	08006f5f 	.word	0x08006f5f
 8006e7c:	08007023 	.word	0x08007023
 8006e80:	08007023 	.word	0x08007023
 8006e84:	08007023 	.word	0x08007023
 8006e88:	08006fa1 	.word	0x08006fa1
 8006e8c:	08007023 	.word	0x08007023
 8006e90:	08007023 	.word	0x08007023
 8006e94:	08007023 	.word	0x08007023
 8006e98:	08006fe1 	.word	0x08006fe1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	68b9      	ldr	r1, [r7, #8]
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f000 fa62 	bl	800736c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	699a      	ldr	r2, [r3, #24]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f042 0208 	orr.w	r2, r2, #8
 8006eb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	699a      	ldr	r2, [r3, #24]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f022 0204 	bic.w	r2, r2, #4
 8006ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	6999      	ldr	r1, [r3, #24]
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	691a      	ldr	r2, [r3, #16]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	619a      	str	r2, [r3, #24]
      break;
 8006eda:	e0a5      	b.n	8007028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	68b9      	ldr	r1, [r7, #8]
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f000 fad2 	bl	800748c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	699a      	ldr	r2, [r3, #24]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	699a      	ldr	r2, [r3, #24]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	6999      	ldr	r1, [r3, #24]
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	021a      	lsls	r2, r3, #8
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	430a      	orrs	r2, r1
 8006f1a:	619a      	str	r2, [r3, #24]
      break;
 8006f1c:	e084      	b.n	8007028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68b9      	ldr	r1, [r7, #8]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f000 fb3b 	bl	80075a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	69da      	ldr	r2, [r3, #28]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f042 0208 	orr.w	r2, r2, #8
 8006f38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	69da      	ldr	r2, [r3, #28]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	f022 0204 	bic.w	r2, r2, #4
 8006f48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	69d9      	ldr	r1, [r3, #28]
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	691a      	ldr	r2, [r3, #16]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	430a      	orrs	r2, r1
 8006f5a:	61da      	str	r2, [r3, #28]
      break;
 8006f5c:	e064      	b.n	8007028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68b9      	ldr	r1, [r7, #8]
 8006f64:	4618      	mov	r0, r3
 8006f66:	f000 fba3 	bl	80076b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	69da      	ldr	r2, [r3, #28]
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	69da      	ldr	r2, [r3, #28]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	69d9      	ldr	r1, [r3, #28]
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	021a      	lsls	r2, r3, #8
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	61da      	str	r2, [r3, #28]
      break;
 8006f9e:	e043      	b.n	8007028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	68b9      	ldr	r1, [r7, #8]
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f000 fbec 	bl	8007784 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f042 0208 	orr.w	r2, r2, #8
 8006fba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f022 0204 	bic.w	r2, r2, #4
 8006fca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	691a      	ldr	r2, [r3, #16]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006fde:	e023      	b.n	8007028 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	68b9      	ldr	r1, [r7, #8]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 fc30 	bl	800784c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ffa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800700a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	021a      	lsls	r2, r3, #8
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	430a      	orrs	r2, r1
 800701e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007020:	e002      	b.n	8007028 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007022:	2301      	movs	r3, #1
 8007024:	75fb      	strb	r3, [r7, #23]
      break;
 8007026:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007030:	7dfb      	ldrb	r3, [r7, #23]
}
 8007032:	4618      	mov	r0, r3
 8007034:	3718      	adds	r7, #24
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}
 800703a:	bf00      	nop

0800703c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007046:	2300      	movs	r3, #0
 8007048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007050:	2b01      	cmp	r3, #1
 8007052:	d101      	bne.n	8007058 <HAL_TIM_ConfigClockSource+0x1c>
 8007054:	2302      	movs	r3, #2
 8007056:	e0b6      	b.n	80071c6 <HAL_TIM_ConfigClockSource+0x18a>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2202      	movs	r2, #2
 8007064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007076:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800707a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007082:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007094:	d03e      	beq.n	8007114 <HAL_TIM_ConfigClockSource+0xd8>
 8007096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800709a:	f200 8087 	bhi.w	80071ac <HAL_TIM_ConfigClockSource+0x170>
 800709e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070a2:	f000 8086 	beq.w	80071b2 <HAL_TIM_ConfigClockSource+0x176>
 80070a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070aa:	d87f      	bhi.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
 80070ac:	2b70      	cmp	r3, #112	@ 0x70
 80070ae:	d01a      	beq.n	80070e6 <HAL_TIM_ConfigClockSource+0xaa>
 80070b0:	2b70      	cmp	r3, #112	@ 0x70
 80070b2:	d87b      	bhi.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
 80070b4:	2b60      	cmp	r3, #96	@ 0x60
 80070b6:	d050      	beq.n	800715a <HAL_TIM_ConfigClockSource+0x11e>
 80070b8:	2b60      	cmp	r3, #96	@ 0x60
 80070ba:	d877      	bhi.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
 80070bc:	2b50      	cmp	r3, #80	@ 0x50
 80070be:	d03c      	beq.n	800713a <HAL_TIM_ConfigClockSource+0xfe>
 80070c0:	2b50      	cmp	r3, #80	@ 0x50
 80070c2:	d873      	bhi.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
 80070c4:	2b40      	cmp	r3, #64	@ 0x40
 80070c6:	d058      	beq.n	800717a <HAL_TIM_ConfigClockSource+0x13e>
 80070c8:	2b40      	cmp	r3, #64	@ 0x40
 80070ca:	d86f      	bhi.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
 80070cc:	2b30      	cmp	r3, #48	@ 0x30
 80070ce:	d064      	beq.n	800719a <HAL_TIM_ConfigClockSource+0x15e>
 80070d0:	2b30      	cmp	r3, #48	@ 0x30
 80070d2:	d86b      	bhi.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
 80070d4:	2b20      	cmp	r3, #32
 80070d6:	d060      	beq.n	800719a <HAL_TIM_ConfigClockSource+0x15e>
 80070d8:	2b20      	cmp	r3, #32
 80070da:	d867      	bhi.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d05c      	beq.n	800719a <HAL_TIM_ConfigClockSource+0x15e>
 80070e0:	2b10      	cmp	r3, #16
 80070e2:	d05a      	beq.n	800719a <HAL_TIM_ConfigClockSource+0x15e>
 80070e4:	e062      	b.n	80071ac <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80070f6:	f000 fc89 	bl	8007a0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007108:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	609a      	str	r2, [r3, #8]
      break;
 8007112:	e04f      	b.n	80071b4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007124:	f000 fc72 	bl	8007a0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689a      	ldr	r2, [r3, #8]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007136:	609a      	str	r2, [r3, #8]
      break;
 8007138:	e03c      	b.n	80071b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007146:	461a      	mov	r2, r3
 8007148:	f000 fbe6 	bl	8007918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2150      	movs	r1, #80	@ 0x50
 8007152:	4618      	mov	r0, r3
 8007154:	f000 fc3f 	bl	80079d6 <TIM_ITRx_SetConfig>
      break;
 8007158:	e02c      	b.n	80071b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007166:	461a      	mov	r2, r3
 8007168:	f000 fc05 	bl	8007976 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2160      	movs	r1, #96	@ 0x60
 8007172:	4618      	mov	r0, r3
 8007174:	f000 fc2f 	bl	80079d6 <TIM_ITRx_SetConfig>
      break;
 8007178:	e01c      	b.n	80071b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007186:	461a      	mov	r2, r3
 8007188:	f000 fbc6 	bl	8007918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	2140      	movs	r1, #64	@ 0x40
 8007192:	4618      	mov	r0, r3
 8007194:	f000 fc1f 	bl	80079d6 <TIM_ITRx_SetConfig>
      break;
 8007198:	e00c      	b.n	80071b4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4619      	mov	r1, r3
 80071a4:	4610      	mov	r0, r2
 80071a6:	f000 fc16 	bl	80079d6 <TIM_ITRx_SetConfig>
      break;
 80071aa:	e003      	b.n	80071b4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	73fb      	strb	r3, [r7, #15]
      break;
 80071b0:	e000      	b.n	80071b4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80071b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}

080071ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071ce:	b480      	push	{r7}
 80071d0:	b083      	sub	sp, #12
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80071d6:	bf00      	nop
 80071d8:	370c      	adds	r7, #12
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80071e2:	b480      	push	{r7}
 80071e4:	b083      	sub	sp, #12
 80071e6:	af00      	add	r7, sp, #0
 80071e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80071ea:	bf00      	nop
 80071ec:	370c      	adds	r7, #12
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr

080071f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071f6:	b480      	push	{r7}
 80071f8:	b083      	sub	sp, #12
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071fe:	bf00      	nop
 8007200:	370c      	adds	r7, #12
 8007202:	46bd      	mov	sp, r7
 8007204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007208:	4770      	bx	lr

0800720a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800720a:	b480      	push	{r7}
 800720c:	b083      	sub	sp, #12
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007212:	bf00      	nop
 8007214:	370c      	adds	r7, #12
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr
	...

08007220 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007220:	b480      	push	{r7}
 8007222:	b085      	sub	sp, #20
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a46      	ldr	r2, [pc, #280]	@ (800734c <TIM_Base_SetConfig+0x12c>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d013      	beq.n	8007260 <TIM_Base_SetConfig+0x40>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800723e:	d00f      	beq.n	8007260 <TIM_Base_SetConfig+0x40>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a43      	ldr	r2, [pc, #268]	@ (8007350 <TIM_Base_SetConfig+0x130>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d00b      	beq.n	8007260 <TIM_Base_SetConfig+0x40>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a42      	ldr	r2, [pc, #264]	@ (8007354 <TIM_Base_SetConfig+0x134>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d007      	beq.n	8007260 <TIM_Base_SetConfig+0x40>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	4a41      	ldr	r2, [pc, #260]	@ (8007358 <TIM_Base_SetConfig+0x138>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d003      	beq.n	8007260 <TIM_Base_SetConfig+0x40>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a40      	ldr	r2, [pc, #256]	@ (800735c <TIM_Base_SetConfig+0x13c>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d108      	bne.n	8007272 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	685b      	ldr	r3, [r3, #4]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	4313      	orrs	r3, r2
 8007270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a35      	ldr	r2, [pc, #212]	@ (800734c <TIM_Base_SetConfig+0x12c>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d01f      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007280:	d01b      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a32      	ldr	r2, [pc, #200]	@ (8007350 <TIM_Base_SetConfig+0x130>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d017      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a31      	ldr	r2, [pc, #196]	@ (8007354 <TIM_Base_SetConfig+0x134>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d013      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	4a30      	ldr	r2, [pc, #192]	@ (8007358 <TIM_Base_SetConfig+0x138>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d00f      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a2f      	ldr	r2, [pc, #188]	@ (800735c <TIM_Base_SetConfig+0x13c>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d00b      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a2e      	ldr	r2, [pc, #184]	@ (8007360 <TIM_Base_SetConfig+0x140>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d007      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a2d      	ldr	r2, [pc, #180]	@ (8007364 <TIM_Base_SetConfig+0x144>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d003      	beq.n	80072ba <TIM_Base_SetConfig+0x9a>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a2c      	ldr	r2, [pc, #176]	@ (8007368 <TIM_Base_SetConfig+0x148>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d108      	bne.n	80072cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	695b      	ldr	r3, [r3, #20]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68fa      	ldr	r2, [r7, #12]
 80072de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	4a16      	ldr	r2, [pc, #88]	@ (800734c <TIM_Base_SetConfig+0x12c>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d00f      	beq.n	8007318 <TIM_Base_SetConfig+0xf8>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	4a18      	ldr	r2, [pc, #96]	@ (800735c <TIM_Base_SetConfig+0x13c>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d00b      	beq.n	8007318 <TIM_Base_SetConfig+0xf8>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	4a17      	ldr	r2, [pc, #92]	@ (8007360 <TIM_Base_SetConfig+0x140>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d007      	beq.n	8007318 <TIM_Base_SetConfig+0xf8>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a16      	ldr	r2, [pc, #88]	@ (8007364 <TIM_Base_SetConfig+0x144>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d003      	beq.n	8007318 <TIM_Base_SetConfig+0xf8>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a15      	ldr	r2, [pc, #84]	@ (8007368 <TIM_Base_SetConfig+0x148>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d103      	bne.n	8007320 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	691a      	ldr	r2, [r3, #16]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	2b01      	cmp	r3, #1
 8007330:	d105      	bne.n	800733e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	f023 0201 	bic.w	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	611a      	str	r2, [r3, #16]
  }
}
 800733e:	bf00      	nop
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	40012c00 	.word	0x40012c00
 8007350:	40000400 	.word	0x40000400
 8007354:	40000800 	.word	0x40000800
 8007358:	40000c00 	.word	0x40000c00
 800735c:	40013400 	.word	0x40013400
 8007360:	40014000 	.word	0x40014000
 8007364:	40014400 	.word	0x40014400
 8007368:	40014800 	.word	0x40014800

0800736c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800736c:	b480      	push	{r7}
 800736e:	b087      	sub	sp, #28
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
 8007374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	f023 0201 	bic.w	r2, r3, #1
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800739a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800739e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f023 0303 	bic.w	r3, r3, #3
 80073a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68fa      	ldr	r2, [r7, #12]
 80073ae:	4313      	orrs	r3, r2
 80073b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	f023 0302 	bic.w	r3, r3, #2
 80073b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	697a      	ldr	r2, [r7, #20]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a2c      	ldr	r2, [pc, #176]	@ (8007478 <TIM_OC1_SetConfig+0x10c>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d00f      	beq.n	80073ec <TIM_OC1_SetConfig+0x80>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a2b      	ldr	r2, [pc, #172]	@ (800747c <TIM_OC1_SetConfig+0x110>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d00b      	beq.n	80073ec <TIM_OC1_SetConfig+0x80>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a2a      	ldr	r2, [pc, #168]	@ (8007480 <TIM_OC1_SetConfig+0x114>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d007      	beq.n	80073ec <TIM_OC1_SetConfig+0x80>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a29      	ldr	r2, [pc, #164]	@ (8007484 <TIM_OC1_SetConfig+0x118>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d003      	beq.n	80073ec <TIM_OC1_SetConfig+0x80>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a28      	ldr	r2, [pc, #160]	@ (8007488 <TIM_OC1_SetConfig+0x11c>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d10c      	bne.n	8007406 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	f023 0308 	bic.w	r3, r3, #8
 80073f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	68db      	ldr	r3, [r3, #12]
 80073f8:	697a      	ldr	r2, [r7, #20]
 80073fa:	4313      	orrs	r3, r2
 80073fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	f023 0304 	bic.w	r3, r3, #4
 8007404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	4a1b      	ldr	r2, [pc, #108]	@ (8007478 <TIM_OC1_SetConfig+0x10c>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d00f      	beq.n	800742e <TIM_OC1_SetConfig+0xc2>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a1a      	ldr	r2, [pc, #104]	@ (800747c <TIM_OC1_SetConfig+0x110>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d00b      	beq.n	800742e <TIM_OC1_SetConfig+0xc2>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	4a19      	ldr	r2, [pc, #100]	@ (8007480 <TIM_OC1_SetConfig+0x114>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d007      	beq.n	800742e <TIM_OC1_SetConfig+0xc2>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	4a18      	ldr	r2, [pc, #96]	@ (8007484 <TIM_OC1_SetConfig+0x118>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d003      	beq.n	800742e <TIM_OC1_SetConfig+0xc2>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a17      	ldr	r2, [pc, #92]	@ (8007488 <TIM_OC1_SetConfig+0x11c>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d111      	bne.n	8007452 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007434:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800743c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	693a      	ldr	r2, [r7, #16]
 8007444:	4313      	orrs	r3, r2
 8007446:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	699b      	ldr	r3, [r3, #24]
 800744c:	693a      	ldr	r2, [r7, #16]
 800744e:	4313      	orrs	r3, r2
 8007450:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	693a      	ldr	r2, [r7, #16]
 8007456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	697a      	ldr	r2, [r7, #20]
 800746a:	621a      	str	r2, [r3, #32]
}
 800746c:	bf00      	nop
 800746e:	371c      	adds	r7, #28
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr
 8007478:	40012c00 	.word	0x40012c00
 800747c:	40013400 	.word	0x40013400
 8007480:	40014000 	.word	0x40014000
 8007484:	40014400 	.word	0x40014400
 8007488:	40014800 	.word	0x40014800

0800748c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800748c:	b480      	push	{r7}
 800748e:	b087      	sub	sp, #28
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a1b      	ldr	r3, [r3, #32]
 80074a0:	f023 0210 	bic.w	r2, r3, #16
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	699b      	ldr	r3, [r3, #24]
 80074b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80074ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	021b      	lsls	r3, r3, #8
 80074ce:	68fa      	ldr	r2, [r7, #12]
 80074d0:	4313      	orrs	r3, r2
 80074d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	f023 0320 	bic.w	r3, r3, #32
 80074da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	011b      	lsls	r3, r3, #4
 80074e2:	697a      	ldr	r2, [r7, #20]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4a28      	ldr	r2, [pc, #160]	@ (800758c <TIM_OC2_SetConfig+0x100>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d003      	beq.n	80074f8 <TIM_OC2_SetConfig+0x6c>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a27      	ldr	r2, [pc, #156]	@ (8007590 <TIM_OC2_SetConfig+0x104>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d10d      	bne.n	8007514 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80074fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	011b      	lsls	r3, r3, #4
 8007506:	697a      	ldr	r2, [r7, #20]
 8007508:	4313      	orrs	r3, r2
 800750a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007512:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	4a1d      	ldr	r2, [pc, #116]	@ (800758c <TIM_OC2_SetConfig+0x100>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d00f      	beq.n	800753c <TIM_OC2_SetConfig+0xb0>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	4a1c      	ldr	r2, [pc, #112]	@ (8007590 <TIM_OC2_SetConfig+0x104>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d00b      	beq.n	800753c <TIM_OC2_SetConfig+0xb0>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a1b      	ldr	r2, [pc, #108]	@ (8007594 <TIM_OC2_SetConfig+0x108>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d007      	beq.n	800753c <TIM_OC2_SetConfig+0xb0>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a1a      	ldr	r2, [pc, #104]	@ (8007598 <TIM_OC2_SetConfig+0x10c>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d003      	beq.n	800753c <TIM_OC2_SetConfig+0xb0>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a19      	ldr	r2, [pc, #100]	@ (800759c <TIM_OC2_SetConfig+0x110>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d113      	bne.n	8007564 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007542:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800754a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	693a      	ldr	r2, [r7, #16]
 8007554:	4313      	orrs	r3, r2
 8007556:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	699b      	ldr	r3, [r3, #24]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	4313      	orrs	r3, r2
 8007562:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	621a      	str	r2, [r3, #32]
}
 800757e:	bf00      	nop
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	40012c00 	.word	0x40012c00
 8007590:	40013400 	.word	0x40013400
 8007594:	40014000 	.word	0x40014000
 8007598:	40014400 	.word	0x40014400
 800759c:	40014800 	.word	0x40014800

080075a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b087      	sub	sp, #28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	69db      	ldr	r3, [r3, #28]
 80075c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f023 0303 	bic.w	r3, r3, #3
 80075da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80075ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	021b      	lsls	r3, r3, #8
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	4a27      	ldr	r2, [pc, #156]	@ (800769c <TIM_OC3_SetConfig+0xfc>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d003      	beq.n	800760a <TIM_OC3_SetConfig+0x6a>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a26      	ldr	r2, [pc, #152]	@ (80076a0 <TIM_OC3_SetConfig+0x100>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d10d      	bne.n	8007626 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007610:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	021b      	lsls	r3, r3, #8
 8007618:	697a      	ldr	r2, [r7, #20]
 800761a:	4313      	orrs	r3, r2
 800761c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007624:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a1c      	ldr	r2, [pc, #112]	@ (800769c <TIM_OC3_SetConfig+0xfc>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00f      	beq.n	800764e <TIM_OC3_SetConfig+0xae>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a1b      	ldr	r2, [pc, #108]	@ (80076a0 <TIM_OC3_SetConfig+0x100>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d00b      	beq.n	800764e <TIM_OC3_SetConfig+0xae>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a1a      	ldr	r2, [pc, #104]	@ (80076a4 <TIM_OC3_SetConfig+0x104>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d007      	beq.n	800764e <TIM_OC3_SetConfig+0xae>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a19      	ldr	r2, [pc, #100]	@ (80076a8 <TIM_OC3_SetConfig+0x108>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d003      	beq.n	800764e <TIM_OC3_SetConfig+0xae>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	4a18      	ldr	r2, [pc, #96]	@ (80076ac <TIM_OC3_SetConfig+0x10c>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d113      	bne.n	8007676 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800765c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	695b      	ldr	r3, [r3, #20]
 8007662:	011b      	lsls	r3, r3, #4
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	4313      	orrs	r3, r2
 8007668:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	011b      	lsls	r3, r3, #4
 8007670:	693a      	ldr	r2, [r7, #16]
 8007672:	4313      	orrs	r3, r2
 8007674:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	693a      	ldr	r2, [r7, #16]
 800767a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68fa      	ldr	r2, [r7, #12]
 8007680:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	685a      	ldr	r2, [r3, #4]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	621a      	str	r2, [r3, #32]
}
 8007690:	bf00      	nop
 8007692:	371c      	adds	r7, #28
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr
 800769c:	40012c00 	.word	0x40012c00
 80076a0:	40013400 	.word	0x40013400
 80076a4:	40014000 	.word	0x40014000
 80076a8:	40014400 	.word	0x40014400
 80076ac:	40014800 	.word	0x40014800

080076b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a1b      	ldr	r3, [r3, #32]
 80076be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6a1b      	ldr	r3, [r3, #32]
 80076c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	69db      	ldr	r3, [r3, #28]
 80076d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80076de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	021b      	lsls	r3, r3, #8
 80076f2:	68fa      	ldr	r2, [r7, #12]
 80076f4:	4313      	orrs	r3, r2
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80076fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	031b      	lsls	r3, r3, #12
 8007706:	693a      	ldr	r2, [r7, #16]
 8007708:	4313      	orrs	r3, r2
 800770a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a18      	ldr	r2, [pc, #96]	@ (8007770 <TIM_OC4_SetConfig+0xc0>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d00f      	beq.n	8007734 <TIM_OC4_SetConfig+0x84>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	4a17      	ldr	r2, [pc, #92]	@ (8007774 <TIM_OC4_SetConfig+0xc4>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d00b      	beq.n	8007734 <TIM_OC4_SetConfig+0x84>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	4a16      	ldr	r2, [pc, #88]	@ (8007778 <TIM_OC4_SetConfig+0xc8>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d007      	beq.n	8007734 <TIM_OC4_SetConfig+0x84>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4a15      	ldr	r2, [pc, #84]	@ (800777c <TIM_OC4_SetConfig+0xcc>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d003      	beq.n	8007734 <TIM_OC4_SetConfig+0x84>
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a14      	ldr	r2, [pc, #80]	@ (8007780 <TIM_OC4_SetConfig+0xd0>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d109      	bne.n	8007748 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800773a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	695b      	ldr	r3, [r3, #20]
 8007740:	019b      	lsls	r3, r3, #6
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	4313      	orrs	r3, r2
 8007746:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	697a      	ldr	r2, [r7, #20]
 800774c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	685a      	ldr	r2, [r3, #4]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	693a      	ldr	r2, [r7, #16]
 8007760:	621a      	str	r2, [r3, #32]
}
 8007762:	bf00      	nop
 8007764:	371c      	adds	r7, #28
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop
 8007770:	40012c00 	.word	0x40012c00
 8007774:	40013400 	.word	0x40013400
 8007778:	40014000 	.word	0x40014000
 800777c:	40014400 	.word	0x40014400
 8007780:	40014800 	.word	0x40014800

08007784 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a1b      	ldr	r3, [r3, #32]
 8007798:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	4313      	orrs	r3, r2
 80077c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80077c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	041b      	lsls	r3, r3, #16
 80077d0:	693a      	ldr	r2, [r7, #16]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a17      	ldr	r2, [pc, #92]	@ (8007838 <TIM_OC5_SetConfig+0xb4>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d00f      	beq.n	80077fe <TIM_OC5_SetConfig+0x7a>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a16      	ldr	r2, [pc, #88]	@ (800783c <TIM_OC5_SetConfig+0xb8>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d00b      	beq.n	80077fe <TIM_OC5_SetConfig+0x7a>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a15      	ldr	r2, [pc, #84]	@ (8007840 <TIM_OC5_SetConfig+0xbc>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d007      	beq.n	80077fe <TIM_OC5_SetConfig+0x7a>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a14      	ldr	r2, [pc, #80]	@ (8007844 <TIM_OC5_SetConfig+0xc0>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d003      	beq.n	80077fe <TIM_OC5_SetConfig+0x7a>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a13      	ldr	r2, [pc, #76]	@ (8007848 <TIM_OC5_SetConfig+0xc4>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d109      	bne.n	8007812 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007804:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	021b      	lsls	r3, r3, #8
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	4313      	orrs	r3, r2
 8007810:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	693a      	ldr	r2, [r7, #16]
 800782a:	621a      	str	r2, [r3, #32]
}
 800782c:	bf00      	nop
 800782e:	371c      	adds	r7, #28
 8007830:	46bd      	mov	sp, r7
 8007832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007836:	4770      	bx	lr
 8007838:	40012c00 	.word	0x40012c00
 800783c:	40013400 	.word	0x40013400
 8007840:	40014000 	.word	0x40014000
 8007844:	40014400 	.word	0x40014400
 8007848:	40014800 	.word	0x40014800

0800784c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800784c:	b480      	push	{r7}
 800784e:	b087      	sub	sp, #28
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a1b      	ldr	r3, [r3, #32]
 800785a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a1b      	ldr	r3, [r3, #32]
 8007860:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800787a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800787e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	021b      	lsls	r3, r3, #8
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	4313      	orrs	r3, r2
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007892:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	051b      	lsls	r3, r3, #20
 800789a:	693a      	ldr	r2, [r7, #16]
 800789c:	4313      	orrs	r3, r2
 800789e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a18      	ldr	r2, [pc, #96]	@ (8007904 <TIM_OC6_SetConfig+0xb8>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d00f      	beq.n	80078c8 <TIM_OC6_SetConfig+0x7c>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a17      	ldr	r2, [pc, #92]	@ (8007908 <TIM_OC6_SetConfig+0xbc>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d00b      	beq.n	80078c8 <TIM_OC6_SetConfig+0x7c>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a16      	ldr	r2, [pc, #88]	@ (800790c <TIM_OC6_SetConfig+0xc0>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d007      	beq.n	80078c8 <TIM_OC6_SetConfig+0x7c>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a15      	ldr	r2, [pc, #84]	@ (8007910 <TIM_OC6_SetConfig+0xc4>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d003      	beq.n	80078c8 <TIM_OC6_SetConfig+0x7c>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	4a14      	ldr	r2, [pc, #80]	@ (8007914 <TIM_OC6_SetConfig+0xc8>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d109      	bne.n	80078dc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80078ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	695b      	ldr	r3, [r3, #20]
 80078d4:	029b      	lsls	r3, r3, #10
 80078d6:	697a      	ldr	r2, [r7, #20]
 80078d8:	4313      	orrs	r3, r2
 80078da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	697a      	ldr	r2, [r7, #20]
 80078e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	621a      	str	r2, [r3, #32]
}
 80078f6:	bf00      	nop
 80078f8:	371c      	adds	r7, #28
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	40012c00 	.word	0x40012c00
 8007908:	40013400 	.word	0x40013400
 800790c:	40014000 	.word	0x40014000
 8007910:	40014400 	.word	0x40014400
 8007914:	40014800 	.word	0x40014800

08007918 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007918:	b480      	push	{r7}
 800791a:	b087      	sub	sp, #28
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	6a1b      	ldr	r3, [r3, #32]
 8007928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	6a1b      	ldr	r3, [r3, #32]
 800792e:	f023 0201 	bic.w	r2, r3, #1
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	699b      	ldr	r3, [r3, #24]
 800793a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	011b      	lsls	r3, r3, #4
 8007948:	693a      	ldr	r2, [r7, #16]
 800794a:	4313      	orrs	r3, r2
 800794c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f023 030a 	bic.w	r3, r3, #10
 8007954:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	4313      	orrs	r3, r2
 800795c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	697a      	ldr	r2, [r7, #20]
 8007968:	621a      	str	r2, [r3, #32]
}
 800796a:	bf00      	nop
 800796c:	371c      	adds	r7, #28
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007976:	b480      	push	{r7}
 8007978:	b087      	sub	sp, #28
 800797a:	af00      	add	r7, sp, #0
 800797c:	60f8      	str	r0, [r7, #12]
 800797e:	60b9      	str	r1, [r7, #8]
 8007980:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6a1b      	ldr	r3, [r3, #32]
 800798c:	f023 0210 	bic.w	r2, r3, #16
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80079a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	031b      	lsls	r3, r3, #12
 80079a6:	693a      	ldr	r2, [r7, #16]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80079b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	011b      	lsls	r3, r3, #4
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	693a      	ldr	r2, [r7, #16]
 80079c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	697a      	ldr	r2, [r7, #20]
 80079c8:	621a      	str	r2, [r3, #32]
}
 80079ca:	bf00      	nop
 80079cc:	371c      	adds	r7, #28
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr

080079d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079d6:	b480      	push	{r7}
 80079d8:	b085      	sub	sp, #20
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
 80079de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079ee:	683a      	ldr	r2, [r7, #0]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	f043 0307 	orr.w	r3, r3, #7
 80079f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	68fa      	ldr	r2, [r7, #12]
 80079fe:	609a      	str	r2, [r3, #8]
}
 8007a00:	bf00      	nop
 8007a02:	3714      	adds	r7, #20
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b087      	sub	sp, #28
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
 8007a18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	021a      	lsls	r2, r3, #8
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	431a      	orrs	r2, r3
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	697a      	ldr	r2, [r7, #20]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	697a      	ldr	r2, [r7, #20]
 8007a3e:	609a      	str	r2, [r3, #8]
}
 8007a40:	bf00      	nop
 8007a42:	371c      	adds	r7, #28
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b087      	sub	sp, #28
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	f003 031f 	and.w	r3, r3, #31
 8007a5e:	2201      	movs	r2, #1
 8007a60:	fa02 f303 	lsl.w	r3, r2, r3
 8007a64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6a1a      	ldr	r2, [r3, #32]
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	43db      	mvns	r3, r3
 8007a6e:	401a      	ands	r2, r3
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6a1a      	ldr	r2, [r3, #32]
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	f003 031f 	and.w	r3, r3, #31
 8007a7e:	6879      	ldr	r1, [r7, #4]
 8007a80:	fa01 f303 	lsl.w	r3, r1, r3
 8007a84:	431a      	orrs	r2, r3
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	621a      	str	r2, [r3, #32]
}
 8007a8a:	bf00      	nop
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
	...

08007a98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d101      	bne.n	8007ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007aac:	2302      	movs	r3, #2
 8007aae:	e068      	b.n	8007b82 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2202      	movs	r2, #2
 8007abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8007b90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d004      	beq.n	8007ae4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a2d      	ldr	r2, [pc, #180]	@ (8007b94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d108      	bne.n	8007af6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007aea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007afc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68fa      	ldr	r2, [r7, #12]
 8007b0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a1e      	ldr	r2, [pc, #120]	@ (8007b90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007b16:	4293      	cmp	r3, r2
 8007b18:	d01d      	beq.n	8007b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b22:	d018      	beq.n	8007b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	4a1b      	ldr	r2, [pc, #108]	@ (8007b98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d013      	beq.n	8007b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a1a      	ldr	r2, [pc, #104]	@ (8007b9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d00e      	beq.n	8007b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	4a18      	ldr	r2, [pc, #96]	@ (8007ba0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d009      	beq.n	8007b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a13      	ldr	r2, [pc, #76]	@ (8007b94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d004      	beq.n	8007b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a14      	ldr	r2, [pc, #80]	@ (8007ba4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d10c      	bne.n	8007b70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	68ba      	ldr	r2, [r7, #8]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3714      	adds	r7, #20
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr
 8007b8e:	bf00      	nop
 8007b90:	40012c00 	.word	0x40012c00
 8007b94:	40013400 	.word	0x40013400
 8007b98:	40000400 	.word	0x40000400
 8007b9c:	40000800 	.word	0x40000800
 8007ba0:	40000c00 	.word	0x40000c00
 8007ba4:	40014000 	.word	0x40014000

08007ba8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b085      	sub	sp, #20
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bbc:	2b01      	cmp	r3, #1
 8007bbe:	d101      	bne.n	8007bc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007bc0:	2302      	movs	r3, #2
 8007bc2:	e065      	b.n	8007c90 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	041b      	lsls	r3, r3, #16
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a16      	ldr	r2, [pc, #88]	@ (8007c9c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d004      	beq.n	8007c52 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a14      	ldr	r2, [pc, #80]	@ (8007ca0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d115      	bne.n	8007c7e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5c:	051b      	lsls	r3, r3, #20
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2200      	movs	r2, #0
 8007c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3714      	adds	r7, #20
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr
 8007c9c:	40012c00 	.word	0x40012c00
 8007ca0:	40013400 	.word	0x40013400

08007ca4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b083      	sub	sp, #12
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cac:	bf00      	nop
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d101      	bne.n	8007cf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e042      	b.n	8007d78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d106      	bne.n	8007d0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d04:	6878      	ldr	r0, [r7, #4]
 8007d06:	f7fa fa93 	bl	8002230 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2224      	movs	r2, #36	@ 0x24
 8007d0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f022 0201 	bic.w	r2, r2, #1
 8007d20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d002      	beq.n	8007d30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007d2a:	6878      	ldr	r0, [r7, #4]
 8007d2c:	f000 ffb0 	bl	8008c90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f000 fcb1 	bl	8008698 <UART_SetConfig>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d101      	bne.n	8007d40 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e01b      	b.n	8007d78 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685a      	ldr	r2, [r3, #4]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	689a      	ldr	r2, [r3, #8]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f042 0201 	orr.w	r2, r2, #1
 8007d6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f001 f82f 	bl	8008dd4 <UART_CheckIdleState>
 8007d76:	4603      	mov	r3, r0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3708      	adds	r7, #8
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b08a      	sub	sp, #40	@ 0x28
 8007d84:	af02      	add	r7, sp, #8
 8007d86:	60f8      	str	r0, [r7, #12]
 8007d88:	60b9      	str	r1, [r7, #8]
 8007d8a:	603b      	str	r3, [r7, #0]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d17b      	bne.n	8007e92 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d002      	beq.n	8007da6 <HAL_UART_Transmit+0x26>
 8007da0:	88fb      	ldrh	r3, [r7, #6]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d101      	bne.n	8007daa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e074      	b.n	8007e94 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2221      	movs	r2, #33	@ 0x21
 8007db6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007dba:	f7fa ff91 	bl	8002ce0 <HAL_GetTick>
 8007dbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	88fa      	ldrh	r2, [r7, #6]
 8007dc4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	88fa      	ldrh	r2, [r7, #6]
 8007dcc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dd8:	d108      	bne.n	8007dec <HAL_UART_Transmit+0x6c>
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d104      	bne.n	8007dec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007de2:	2300      	movs	r3, #0
 8007de4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	61bb      	str	r3, [r7, #24]
 8007dea:	e003      	b.n	8007df4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007df0:	2300      	movs	r3, #0
 8007df2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007df4:	e030      	b.n	8007e58 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	9300      	str	r3, [sp, #0]
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	2180      	movs	r1, #128	@ 0x80
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	f001 f891 	bl	8008f28 <UART_WaitOnFlagUntilTimeout>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d005      	beq.n	8007e18 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2220      	movs	r2, #32
 8007e10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007e14:	2303      	movs	r3, #3
 8007e16:	e03d      	b.n	8007e94 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d10b      	bne.n	8007e36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e1e:	69bb      	ldr	r3, [r7, #24]
 8007e20:	881a      	ldrh	r2, [r3, #0]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e2a:	b292      	uxth	r2, r2
 8007e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	3302      	adds	r3, #2
 8007e32:	61bb      	str	r3, [r7, #24]
 8007e34:	e007      	b.n	8007e46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e36:	69fb      	ldr	r3, [r7, #28]
 8007e38:	781a      	ldrb	r2, [r3, #0]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	3301      	adds	r3, #1
 8007e44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e4c:	b29b      	uxth	r3, r3
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	b29a      	uxth	r2, r3
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1c8      	bne.n	8007df6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	9300      	str	r3, [sp, #0]
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	2140      	movs	r1, #64	@ 0x40
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f001 f85a 	bl	8008f28 <UART_WaitOnFlagUntilTimeout>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d005      	beq.n	8007e86 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007e82:	2303      	movs	r3, #3
 8007e84:	e006      	b.n	8007e94 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2220      	movs	r2, #32
 8007e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	e000      	b.n	8007e94 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007e92:	2302      	movs	r3, #2
  }
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3720      	adds	r7, #32
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b091      	sub	sp, #68	@ 0x44
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eb0:	2b20      	cmp	r3, #32
 8007eb2:	d178      	bne.n	8007fa6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d002      	beq.n	8007ec0 <HAL_UART_Transmit_IT+0x24>
 8007eba:	88fb      	ldrh	r3, [r7, #6]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d101      	bne.n	8007ec4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e071      	b.n	8007fa8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	88fa      	ldrh	r2, [r7, #6]
 8007ece:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	88fa      	ldrh	r2, [r7, #6]
 8007ed6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2221      	movs	r2, #33	@ 0x21
 8007eec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#if defined(USART_CR1_FIFOEN)
    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ef4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ef8:	d12a      	bne.n	8007f50 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f02:	d107      	bne.n	8007f14 <HAL_UART_Transmit_IT+0x78>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	691b      	ldr	r3, [r3, #16]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d103      	bne.n	8007f14 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	4a29      	ldr	r2, [pc, #164]	@ (8007fb4 <HAL_UART_Transmit_IT+0x118>)
 8007f10:	679a      	str	r2, [r3, #120]	@ 0x78
 8007f12:	e002      	b.n	8007f1a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	4a28      	ldr	r2, [pc, #160]	@ (8007fb8 <HAL_UART_Transmit_IT+0x11c>)
 8007f18:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	3308      	adds	r3, #8
 8007f20:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f24:	e853 3f00 	ldrex	r3, [r3]
 8007f28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f2c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007f30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	3308      	adds	r3, #8
 8007f38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f3a:	637a      	str	r2, [r7, #52]	@ 0x34
 8007f3c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f40:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f42:	e841 2300 	strex	r3, r2, [r1]
 8007f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1e5      	bne.n	8007f1a <HAL_UART_Transmit_IT+0x7e>
 8007f4e:	e028      	b.n	8007fa2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f58:	d107      	bne.n	8007f6a <HAL_UART_Transmit_IT+0xce>
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d103      	bne.n	8007f6a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	4a15      	ldr	r2, [pc, #84]	@ (8007fbc <HAL_UART_Transmit_IT+0x120>)
 8007f66:	679a      	str	r2, [r3, #120]	@ 0x78
 8007f68:	e002      	b.n	8007f70 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	4a14      	ldr	r2, [pc, #80]	@ (8007fc0 <HAL_UART_Transmit_IT+0x124>)
 8007f6e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	e853 3f00 	ldrex	r3, [r3]
 8007f7c:	613b      	str	r3, [r7, #16]
   return(result);
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f8e:	623b      	str	r3, [r7, #32]
 8007f90:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f92:	69f9      	ldr	r1, [r7, #28]
 8007f94:	6a3a      	ldr	r2, [r7, #32]
 8007f96:	e841 2300 	strex	r3, r2, [r1]
 8007f9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d1e6      	bne.n	8007f70 <HAL_UART_Transmit_IT+0xd4>

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	e000      	b.n	8007fa8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007fa6:	2302      	movs	r3, #2
  }
}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3744      	adds	r7, #68	@ 0x44
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr
 8007fb4:	0800970f 	.word	0x0800970f
 8007fb8:	0800962f 	.word	0x0800962f
 8007fbc:	0800956d 	.word	0x0800956d
 8007fc0:	080094b5 	.word	0x080094b5

08007fc4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b0ba      	sub	sp, #232	@ 0xe8
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	69db      	ldr	r3, [r3, #28]
 8007fd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007fea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007fee:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007ff8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d11b      	bne.n	8008038 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008004:	f003 0320 	and.w	r3, r3, #32
 8008008:	2b00      	cmp	r3, #0
 800800a:	d015      	beq.n	8008038 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800800c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008010:	f003 0320 	and.w	r3, r3, #32
 8008014:	2b00      	cmp	r3, #0
 8008016:	d105      	bne.n	8008024 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008018:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800801c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d009      	beq.n	8008038 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008028:	2b00      	cmp	r3, #0
 800802a:	f000 8300 	beq.w	800862e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	4798      	blx	r3
      }
      return;
 8008036:	e2fa      	b.n	800862e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8008038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 8123 	beq.w	8008288 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008042:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008046:	4b8d      	ldr	r3, [pc, #564]	@ (800827c <HAL_UART_IRQHandler+0x2b8>)
 8008048:	4013      	ands	r3, r2
 800804a:	2b00      	cmp	r3, #0
 800804c:	d106      	bne.n	800805c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800804e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008052:	4b8b      	ldr	r3, [pc, #556]	@ (8008280 <HAL_UART_IRQHandler+0x2bc>)
 8008054:	4013      	ands	r3, r2
 8008056:	2b00      	cmp	r3, #0
 8008058:	f000 8116 	beq.w	8008288 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800805c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b00      	cmp	r3, #0
 8008066:	d011      	beq.n	800808c <HAL_UART_IRQHandler+0xc8>
 8008068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800806c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008070:	2b00      	cmp	r3, #0
 8008072:	d00b      	beq.n	800808c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2201      	movs	r2, #1
 800807a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008082:	f043 0201 	orr.w	r2, r3, #1
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800808c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008090:	f003 0302 	and.w	r3, r3, #2
 8008094:	2b00      	cmp	r3, #0
 8008096:	d011      	beq.n	80080bc <HAL_UART_IRQHandler+0xf8>
 8008098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800809c:	f003 0301 	and.w	r3, r3, #1
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d00b      	beq.n	80080bc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2202      	movs	r2, #2
 80080aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080b2:	f043 0204 	orr.w	r2, r3, #4
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080c0:	f003 0304 	and.w	r3, r3, #4
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d011      	beq.n	80080ec <HAL_UART_IRQHandler+0x128>
 80080c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080cc:	f003 0301 	and.w	r3, r3, #1
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d00b      	beq.n	80080ec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	2204      	movs	r2, #4
 80080da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080e2:	f043 0202 	orr.w	r2, r3, #2
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80080ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080f0:	f003 0308 	and.w	r3, r3, #8
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d017      	beq.n	8008128 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80080f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080fc:	f003 0320 	and.w	r3, r3, #32
 8008100:	2b00      	cmp	r3, #0
 8008102:	d105      	bne.n	8008110 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008104:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008108:	4b5c      	ldr	r3, [pc, #368]	@ (800827c <HAL_UART_IRQHandler+0x2b8>)
 800810a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800810c:	2b00      	cmp	r3, #0
 800810e:	d00b      	beq.n	8008128 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	2208      	movs	r2, #8
 8008116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800811e:	f043 0208 	orr.w	r2, r3, #8
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800812c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008130:	2b00      	cmp	r3, #0
 8008132:	d012      	beq.n	800815a <HAL_UART_IRQHandler+0x196>
 8008134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008138:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800813c:	2b00      	cmp	r3, #0
 800813e:	d00c      	beq.n	800815a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008148:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008150:	f043 0220 	orr.w	r2, r3, #32
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008160:	2b00      	cmp	r3, #0
 8008162:	f000 8266 	beq.w	8008632 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800816a:	f003 0320 	and.w	r3, r3, #32
 800816e:	2b00      	cmp	r3, #0
 8008170:	d013      	beq.n	800819a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008176:	f003 0320 	and.w	r3, r3, #32
 800817a:	2b00      	cmp	r3, #0
 800817c:	d105      	bne.n	800818a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800817e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d007      	beq.n	800819a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ae:	2b40      	cmp	r3, #64	@ 0x40
 80081b0:	d005      	beq.n	80081be <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80081b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081b6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d054      	beq.n	8008268 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f001 f807 	bl	80091d2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ce:	2b40      	cmp	r3, #64	@ 0x40
 80081d0:	d146      	bne.n	8008260 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	3308      	adds	r3, #8
 80081d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081e0:	e853 3f00 	ldrex	r3, [r3]
 80081e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80081e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	3308      	adds	r3, #8
 80081fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80081fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008202:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008206:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800820a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800820e:	e841 2300 	strex	r3, r2, [r1]
 8008212:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008216:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1d9      	bne.n	80081d2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008224:	2b00      	cmp	r3, #0
 8008226:	d017      	beq.n	8008258 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800822e:	4a15      	ldr	r2, [pc, #84]	@ (8008284 <HAL_UART_IRQHandler+0x2c0>)
 8008230:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008238:	4618      	mov	r0, r3
 800823a:	f7fc f8fa 	bl	8004432 <HAL_DMA_Abort_IT>
 800823e:	4603      	mov	r3, r0
 8008240:	2b00      	cmp	r3, #0
 8008242:	d019      	beq.n	8008278 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800824a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008252:	4610      	mov	r0, r2
 8008254:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008256:	e00f      	b.n	8008278 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fa13 	bl	8008684 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800825e:	e00b      	b.n	8008278 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 fa0f 	bl	8008684 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008266:	e007      	b.n	8008278 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 fa0b 	bl	8008684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	2200      	movs	r2, #0
 8008272:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008276:	e1dc      	b.n	8008632 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008278:	bf00      	nop
    return;
 800827a:	e1da      	b.n	8008632 <HAL_UART_IRQHandler+0x66e>
 800827c:	10000001 	.word	0x10000001
 8008280:	04000120 	.word	0x04000120
 8008284:	08009489 	.word	0x08009489

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800828c:	2b01      	cmp	r3, #1
 800828e:	f040 8170 	bne.w	8008572 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008296:	f003 0310 	and.w	r3, r3, #16
 800829a:	2b00      	cmp	r3, #0
 800829c:	f000 8169 	beq.w	8008572 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80082a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082a4:	f003 0310 	and.w	r3, r3, #16
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f000 8162 	beq.w	8008572 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2210      	movs	r2, #16
 80082b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082c0:	2b40      	cmp	r3, #64	@ 0x40
 80082c2:	f040 80d8 	bne.w	8008476 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f000 80af 	beq.w	800843c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082e8:	429a      	cmp	r2, r3
 80082ea:	f080 80a7 	bcs.w	800843c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0320 	and.w	r3, r3, #32
 8008306:	2b00      	cmp	r3, #0
 8008308:	f040 8087 	bne.w	800841a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008318:	e853 3f00 	ldrex	r3, [r3]
 800831c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008320:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008328:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	461a      	mov	r2, r3
 8008332:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008336:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800833a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008342:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008346:	e841 2300 	strex	r3, r2, [r1]
 800834a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800834e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008352:	2b00      	cmp	r3, #0
 8008354:	d1da      	bne.n	800830c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	3308      	adds	r3, #8
 800835c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008366:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008368:	f023 0301 	bic.w	r3, r3, #1
 800836c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3308      	adds	r3, #8
 8008376:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800837a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800837e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008380:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008382:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008386:	e841 2300 	strex	r3, r2, [r1]
 800838a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800838c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e1      	bne.n	8008356 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	3308      	adds	r3, #8
 8008398:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800839c:	e853 3f00 	ldrex	r3, [r3]
 80083a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3308      	adds	r3, #8
 80083b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1e3      	bne.n	8008392 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2220      	movs	r2, #32
 80083ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083e0:	e853 3f00 	ldrex	r3, [r3]
 80083e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083e8:	f023 0310 	bic.w	r3, r3, #16
 80083ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	461a      	mov	r2, r3
 80083f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008400:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008402:	e841 2300 	strex	r3, r2, [r1]
 8008406:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1e4      	bne.n	80083d8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008414:	4618      	mov	r0, r3
 8008416:	f7fb ffb0 	bl	800437a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2202      	movs	r2, #2
 800841e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800842c:	b29b      	uxth	r3, r3
 800842e:	1ad3      	subs	r3, r2, r3
 8008430:	b29b      	uxth	r3, r3
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7f9 f8a5 	bl	8001584 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800843a:	e0fc      	b.n	8008636 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008442:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008446:	429a      	cmp	r2, r3
 8008448:	f040 80f5 	bne.w	8008636 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f003 0320 	and.w	r3, r3, #32
 800845a:	2b20      	cmp	r3, #32
 800845c:	f040 80eb 	bne.w	8008636 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2202      	movs	r2, #2
 8008464:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800846c:	4619      	mov	r1, r3
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f7f9 f888 	bl	8001584 <HAL_UARTEx_RxEventCallback>
      return;
 8008474:	e0df      	b.n	8008636 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008482:	b29b      	uxth	r3, r3
 8008484:	1ad3      	subs	r3, r2, r3
 8008486:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008490:	b29b      	uxth	r3, r3
 8008492:	2b00      	cmp	r3, #0
 8008494:	f000 80d1 	beq.w	800863a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8008498:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800849c:	2b00      	cmp	r3, #0
 800849e:	f000 80cc 	beq.w	800863a <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084aa:	e853 3f00 	ldrex	r3, [r3]
 80084ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	461a      	mov	r2, r3
 80084c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80084c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084cc:	e841 2300 	strex	r3, r2, [r1]
 80084d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d1e4      	bne.n	80084a2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	3308      	adds	r3, #8
 80084de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e2:	e853 3f00 	ldrex	r3, [r3]
 80084e6:	623b      	str	r3, [r7, #32]
   return(result);
 80084e8:	6a3b      	ldr	r3, [r7, #32]
 80084ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084ee:	f023 0301 	bic.w	r3, r3, #1
 80084f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3308      	adds	r3, #8
 80084fc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008500:	633a      	str	r2, [r7, #48]	@ 0x30
 8008502:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008504:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008506:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008508:	e841 2300 	strex	r3, r2, [r1]
 800850c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800850e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1e1      	bne.n	80084d8 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2220      	movs	r2, #32
 8008518:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2200      	movs	r2, #0
 8008526:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	e853 3f00 	ldrex	r3, [r3]
 8008534:	60fb      	str	r3, [r7, #12]
   return(result);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f023 0310 	bic.w	r3, r3, #16
 800853c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	461a      	mov	r2, r3
 8008546:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800854a:	61fb      	str	r3, [r7, #28]
 800854c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854e:	69b9      	ldr	r1, [r7, #24]
 8008550:	69fa      	ldr	r2, [r7, #28]
 8008552:	e841 2300 	strex	r3, r2, [r1]
 8008556:	617b      	str	r3, [r7, #20]
   return(result);
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1e4      	bne.n	8008528 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2202      	movs	r2, #2
 8008562:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008564:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008568:	4619      	mov	r1, r3
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f7f9 f80a 	bl	8001584 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008570:	e063      	b.n	800863a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008576:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800857a:	2b00      	cmp	r3, #0
 800857c:	d00e      	beq.n	800859c <HAL_UART_IRQHandler+0x5d8>
 800857e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008582:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008586:	2b00      	cmp	r3, #0
 8008588:	d008      	beq.n	800859c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008592:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f001 f95a 	bl	800984e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800859a:	e051      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800859c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d014      	beq.n	80085d2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80085a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d105      	bne.n	80085c0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80085b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d008      	beq.n	80085d2 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d03a      	beq.n	800863e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	4798      	blx	r3
    }
    return;
 80085d0:	e035      	b.n	800863e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80085d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d009      	beq.n	80085f2 <HAL_UART_IRQHandler+0x62e>
 80085de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d003      	beq.n	80085f2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f001 f904 	bl	80097f8 <UART_EndTransmit_IT>
    return;
 80085f0:	e026      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80085f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d009      	beq.n	8008612 <HAL_UART_IRQHandler+0x64e>
 80085fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008602:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008606:	2b00      	cmp	r3, #0
 8008608:	d003      	beq.n	8008612 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f001 f933 	bl	8009876 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008610:	e016      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008616:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800861a:	2b00      	cmp	r3, #0
 800861c:	d010      	beq.n	8008640 <HAL_UART_IRQHandler+0x67c>
 800861e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008622:	2b00      	cmp	r3, #0
 8008624:	da0c      	bge.n	8008640 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f001 f91b 	bl	8009862 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800862c:	e008      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
      return;
 800862e:	bf00      	nop
 8008630:	e006      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
    return;
 8008632:	bf00      	nop
 8008634:	e004      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
      return;
 8008636:	bf00      	nop
 8008638:	e002      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
      return;
 800863a:	bf00      	nop
 800863c:	e000      	b.n	8008640 <HAL_UART_IRQHandler+0x67c>
    return;
 800863e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8008640:	37e8      	adds	r7, #232	@ 0xe8
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop

08008648 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008650:	bf00      	nop
 8008652:	370c      	adds	r7, #12
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008678:	bf00      	nop
 800867a:	370c      	adds	r7, #12
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800868c:	bf00      	nop
 800868e:	370c      	adds	r7, #12
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr

08008698 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800869c:	b08c      	sub	sp, #48	@ 0x30
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086a2:	2300      	movs	r3, #0
 80086a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	689a      	ldr	r2, [r3, #8]
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	691b      	ldr	r3, [r3, #16]
 80086b0:	431a      	orrs	r2, r3
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	695b      	ldr	r3, [r3, #20]
 80086b6:	431a      	orrs	r2, r3
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	69db      	ldr	r3, [r3, #28]
 80086bc:	4313      	orrs	r3, r2
 80086be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	4baa      	ldr	r3, [pc, #680]	@ (8008970 <UART_SetConfig+0x2d8>)
 80086c8:	4013      	ands	r3, r2
 80086ca:	697a      	ldr	r2, [r7, #20]
 80086cc:	6812      	ldr	r2, [r2, #0]
 80086ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086d0:	430b      	orrs	r3, r1
 80086d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	68da      	ldr	r2, [r3, #12]
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	430a      	orrs	r2, r1
 80086e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086f0:	697b      	ldr	r3, [r7, #20]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a9f      	ldr	r2, [pc, #636]	@ (8008974 <UART_SetConfig+0x2dc>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d004      	beq.n	8008704 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	6a1b      	ldr	r3, [r3, #32]
 80086fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008700:	4313      	orrs	r3, r2
 8008702:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800870e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008712:	697a      	ldr	r2, [r7, #20]
 8008714:	6812      	ldr	r2, [r2, #0]
 8008716:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008718:	430b      	orrs	r3, r1
 800871a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008722:	f023 010f 	bic.w	r1, r3, #15
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	430a      	orrs	r2, r1
 8008730:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a90      	ldr	r2, [pc, #576]	@ (8008978 <UART_SetConfig+0x2e0>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d125      	bne.n	8008788 <UART_SetConfig+0xf0>
 800873c:	4b8f      	ldr	r3, [pc, #572]	@ (800897c <UART_SetConfig+0x2e4>)
 800873e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008742:	f003 0303 	and.w	r3, r3, #3
 8008746:	2b03      	cmp	r3, #3
 8008748:	d81a      	bhi.n	8008780 <UART_SetConfig+0xe8>
 800874a:	a201      	add	r2, pc, #4	@ (adr r2, 8008750 <UART_SetConfig+0xb8>)
 800874c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008750:	08008761 	.word	0x08008761
 8008754:	08008771 	.word	0x08008771
 8008758:	08008769 	.word	0x08008769
 800875c:	08008779 	.word	0x08008779
 8008760:	2301      	movs	r3, #1
 8008762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008766:	e116      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008768:	2302      	movs	r3, #2
 800876a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800876e:	e112      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008770:	2304      	movs	r3, #4
 8008772:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008776:	e10e      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008778:	2308      	movs	r3, #8
 800877a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800877e:	e10a      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008780:	2310      	movs	r3, #16
 8008782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008786:	e106      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a7c      	ldr	r2, [pc, #496]	@ (8008980 <UART_SetConfig+0x2e8>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d138      	bne.n	8008804 <UART_SetConfig+0x16c>
 8008792:	4b7a      	ldr	r3, [pc, #488]	@ (800897c <UART_SetConfig+0x2e4>)
 8008794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008798:	f003 030c 	and.w	r3, r3, #12
 800879c:	2b0c      	cmp	r3, #12
 800879e:	d82d      	bhi.n	80087fc <UART_SetConfig+0x164>
 80087a0:	a201      	add	r2, pc, #4	@ (adr r2, 80087a8 <UART_SetConfig+0x110>)
 80087a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a6:	bf00      	nop
 80087a8:	080087dd 	.word	0x080087dd
 80087ac:	080087fd 	.word	0x080087fd
 80087b0:	080087fd 	.word	0x080087fd
 80087b4:	080087fd 	.word	0x080087fd
 80087b8:	080087ed 	.word	0x080087ed
 80087bc:	080087fd 	.word	0x080087fd
 80087c0:	080087fd 	.word	0x080087fd
 80087c4:	080087fd 	.word	0x080087fd
 80087c8:	080087e5 	.word	0x080087e5
 80087cc:	080087fd 	.word	0x080087fd
 80087d0:	080087fd 	.word	0x080087fd
 80087d4:	080087fd 	.word	0x080087fd
 80087d8:	080087f5 	.word	0x080087f5
 80087dc:	2300      	movs	r3, #0
 80087de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087e2:	e0d8      	b.n	8008996 <UART_SetConfig+0x2fe>
 80087e4:	2302      	movs	r3, #2
 80087e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ea:	e0d4      	b.n	8008996 <UART_SetConfig+0x2fe>
 80087ec:	2304      	movs	r3, #4
 80087ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087f2:	e0d0      	b.n	8008996 <UART_SetConfig+0x2fe>
 80087f4:	2308      	movs	r3, #8
 80087f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087fa:	e0cc      	b.n	8008996 <UART_SetConfig+0x2fe>
 80087fc:	2310      	movs	r3, #16
 80087fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008802:	e0c8      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a5e      	ldr	r2, [pc, #376]	@ (8008984 <UART_SetConfig+0x2ec>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d125      	bne.n	800885a <UART_SetConfig+0x1c2>
 800880e:	4b5b      	ldr	r3, [pc, #364]	@ (800897c <UART_SetConfig+0x2e4>)
 8008810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008814:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008818:	2b30      	cmp	r3, #48	@ 0x30
 800881a:	d016      	beq.n	800884a <UART_SetConfig+0x1b2>
 800881c:	2b30      	cmp	r3, #48	@ 0x30
 800881e:	d818      	bhi.n	8008852 <UART_SetConfig+0x1ba>
 8008820:	2b20      	cmp	r3, #32
 8008822:	d00a      	beq.n	800883a <UART_SetConfig+0x1a2>
 8008824:	2b20      	cmp	r3, #32
 8008826:	d814      	bhi.n	8008852 <UART_SetConfig+0x1ba>
 8008828:	2b00      	cmp	r3, #0
 800882a:	d002      	beq.n	8008832 <UART_SetConfig+0x19a>
 800882c:	2b10      	cmp	r3, #16
 800882e:	d008      	beq.n	8008842 <UART_SetConfig+0x1aa>
 8008830:	e00f      	b.n	8008852 <UART_SetConfig+0x1ba>
 8008832:	2300      	movs	r3, #0
 8008834:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008838:	e0ad      	b.n	8008996 <UART_SetConfig+0x2fe>
 800883a:	2302      	movs	r3, #2
 800883c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008840:	e0a9      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008842:	2304      	movs	r3, #4
 8008844:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008848:	e0a5      	b.n	8008996 <UART_SetConfig+0x2fe>
 800884a:	2308      	movs	r3, #8
 800884c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008850:	e0a1      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008852:	2310      	movs	r3, #16
 8008854:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008858:	e09d      	b.n	8008996 <UART_SetConfig+0x2fe>
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a4a      	ldr	r2, [pc, #296]	@ (8008988 <UART_SetConfig+0x2f0>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d125      	bne.n	80088b0 <UART_SetConfig+0x218>
 8008864:	4b45      	ldr	r3, [pc, #276]	@ (800897c <UART_SetConfig+0x2e4>)
 8008866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800886a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800886e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008870:	d016      	beq.n	80088a0 <UART_SetConfig+0x208>
 8008872:	2bc0      	cmp	r3, #192	@ 0xc0
 8008874:	d818      	bhi.n	80088a8 <UART_SetConfig+0x210>
 8008876:	2b80      	cmp	r3, #128	@ 0x80
 8008878:	d00a      	beq.n	8008890 <UART_SetConfig+0x1f8>
 800887a:	2b80      	cmp	r3, #128	@ 0x80
 800887c:	d814      	bhi.n	80088a8 <UART_SetConfig+0x210>
 800887e:	2b00      	cmp	r3, #0
 8008880:	d002      	beq.n	8008888 <UART_SetConfig+0x1f0>
 8008882:	2b40      	cmp	r3, #64	@ 0x40
 8008884:	d008      	beq.n	8008898 <UART_SetConfig+0x200>
 8008886:	e00f      	b.n	80088a8 <UART_SetConfig+0x210>
 8008888:	2300      	movs	r3, #0
 800888a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800888e:	e082      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008890:	2302      	movs	r3, #2
 8008892:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008896:	e07e      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008898:	2304      	movs	r3, #4
 800889a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800889e:	e07a      	b.n	8008996 <UART_SetConfig+0x2fe>
 80088a0:	2308      	movs	r3, #8
 80088a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088a6:	e076      	b.n	8008996 <UART_SetConfig+0x2fe>
 80088a8:	2310      	movs	r3, #16
 80088aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ae:	e072      	b.n	8008996 <UART_SetConfig+0x2fe>
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a35      	ldr	r2, [pc, #212]	@ (800898c <UART_SetConfig+0x2f4>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d12a      	bne.n	8008910 <UART_SetConfig+0x278>
 80088ba:	4b30      	ldr	r3, [pc, #192]	@ (800897c <UART_SetConfig+0x2e4>)
 80088bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088c8:	d01a      	beq.n	8008900 <UART_SetConfig+0x268>
 80088ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088ce:	d81b      	bhi.n	8008908 <UART_SetConfig+0x270>
 80088d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088d4:	d00c      	beq.n	80088f0 <UART_SetConfig+0x258>
 80088d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088da:	d815      	bhi.n	8008908 <UART_SetConfig+0x270>
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d003      	beq.n	80088e8 <UART_SetConfig+0x250>
 80088e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088e4:	d008      	beq.n	80088f8 <UART_SetConfig+0x260>
 80088e6:	e00f      	b.n	8008908 <UART_SetConfig+0x270>
 80088e8:	2300      	movs	r3, #0
 80088ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ee:	e052      	b.n	8008996 <UART_SetConfig+0x2fe>
 80088f0:	2302      	movs	r3, #2
 80088f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088f6:	e04e      	b.n	8008996 <UART_SetConfig+0x2fe>
 80088f8:	2304      	movs	r3, #4
 80088fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088fe:	e04a      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008900:	2308      	movs	r3, #8
 8008902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008906:	e046      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008908:	2310      	movs	r3, #16
 800890a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800890e:	e042      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a17      	ldr	r2, [pc, #92]	@ (8008974 <UART_SetConfig+0x2dc>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d13a      	bne.n	8008990 <UART_SetConfig+0x2f8>
 800891a:	4b18      	ldr	r3, [pc, #96]	@ (800897c <UART_SetConfig+0x2e4>)
 800891c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008920:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008924:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008928:	d01a      	beq.n	8008960 <UART_SetConfig+0x2c8>
 800892a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800892e:	d81b      	bhi.n	8008968 <UART_SetConfig+0x2d0>
 8008930:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008934:	d00c      	beq.n	8008950 <UART_SetConfig+0x2b8>
 8008936:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800893a:	d815      	bhi.n	8008968 <UART_SetConfig+0x2d0>
 800893c:	2b00      	cmp	r3, #0
 800893e:	d003      	beq.n	8008948 <UART_SetConfig+0x2b0>
 8008940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008944:	d008      	beq.n	8008958 <UART_SetConfig+0x2c0>
 8008946:	e00f      	b.n	8008968 <UART_SetConfig+0x2d0>
 8008948:	2300      	movs	r3, #0
 800894a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800894e:	e022      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008950:	2302      	movs	r3, #2
 8008952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008956:	e01e      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008958:	2304      	movs	r3, #4
 800895a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800895e:	e01a      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008960:	2308      	movs	r3, #8
 8008962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008966:	e016      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008968:	2310      	movs	r3, #16
 800896a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800896e:	e012      	b.n	8008996 <UART_SetConfig+0x2fe>
 8008970:	cfff69f3 	.word	0xcfff69f3
 8008974:	40008000 	.word	0x40008000
 8008978:	40013800 	.word	0x40013800
 800897c:	40021000 	.word	0x40021000
 8008980:	40004400 	.word	0x40004400
 8008984:	40004800 	.word	0x40004800
 8008988:	40004c00 	.word	0x40004c00
 800898c:	40005000 	.word	0x40005000
 8008990:	2310      	movs	r3, #16
 8008992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4aae      	ldr	r2, [pc, #696]	@ (8008c54 <UART_SetConfig+0x5bc>)
 800899c:	4293      	cmp	r3, r2
 800899e:	f040 8097 	bne.w	8008ad0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80089a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80089a6:	2b08      	cmp	r3, #8
 80089a8:	d823      	bhi.n	80089f2 <UART_SetConfig+0x35a>
 80089aa:	a201      	add	r2, pc, #4	@ (adr r2, 80089b0 <UART_SetConfig+0x318>)
 80089ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b0:	080089d5 	.word	0x080089d5
 80089b4:	080089f3 	.word	0x080089f3
 80089b8:	080089dd 	.word	0x080089dd
 80089bc:	080089f3 	.word	0x080089f3
 80089c0:	080089e3 	.word	0x080089e3
 80089c4:	080089f3 	.word	0x080089f3
 80089c8:	080089f3 	.word	0x080089f3
 80089cc:	080089f3 	.word	0x080089f3
 80089d0:	080089eb 	.word	0x080089eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089d4:	f7fd f840 	bl	8005a58 <HAL_RCC_GetPCLK1Freq>
 80089d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089da:	e010      	b.n	80089fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089dc:	4b9e      	ldr	r3, [pc, #632]	@ (8008c58 <UART_SetConfig+0x5c0>)
 80089de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089e0:	e00d      	b.n	80089fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089e2:	f7fc ffa1 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 80089e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80089e8:	e009      	b.n	80089fe <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80089f0:	e005      	b.n	80089fe <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80089f2:	2300      	movs	r3, #0
 80089f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80089f6:	2301      	movs	r3, #1
 80089f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80089fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80089fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f000 8130 	beq.w	8008c66 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a0a:	4a94      	ldr	r2, [pc, #592]	@ (8008c5c <UART_SetConfig+0x5c4>)
 8008a0c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a10:	461a      	mov	r2, r3
 8008a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a14:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a18:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	685a      	ldr	r2, [r3, #4]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	005b      	lsls	r3, r3, #1
 8008a22:	4413      	add	r3, r2
 8008a24:	69ba      	ldr	r2, [r7, #24]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d305      	bcc.n	8008a36 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a30:	69ba      	ldr	r2, [r7, #24]
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d903      	bls.n	8008a3e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a3c:	e113      	b.n	8008c66 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a40:	2200      	movs	r2, #0
 8008a42:	60bb      	str	r3, [r7, #8]
 8008a44:	60fa      	str	r2, [r7, #12]
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4a:	4a84      	ldr	r2, [pc, #528]	@ (8008c5c <UART_SetConfig+0x5c4>)
 8008a4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	2200      	movs	r2, #0
 8008a54:	603b      	str	r3, [r7, #0]
 8008a56:	607a      	str	r2, [r7, #4]
 8008a58:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a5c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008a60:	f7f8 f8ba 	bl	8000bd8 <__aeabi_uldivmod>
 8008a64:	4602      	mov	r2, r0
 8008a66:	460b      	mov	r3, r1
 8008a68:	4610      	mov	r0, r2
 8008a6a:	4619      	mov	r1, r3
 8008a6c:	f04f 0200 	mov.w	r2, #0
 8008a70:	f04f 0300 	mov.w	r3, #0
 8008a74:	020b      	lsls	r3, r1, #8
 8008a76:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a7a:	0202      	lsls	r2, r0, #8
 8008a7c:	6979      	ldr	r1, [r7, #20]
 8008a7e:	6849      	ldr	r1, [r1, #4]
 8008a80:	0849      	lsrs	r1, r1, #1
 8008a82:	2000      	movs	r0, #0
 8008a84:	460c      	mov	r4, r1
 8008a86:	4605      	mov	r5, r0
 8008a88:	eb12 0804 	adds.w	r8, r2, r4
 8008a8c:	eb43 0905 	adc.w	r9, r3, r5
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	469a      	mov	sl, r3
 8008a98:	4693      	mov	fp, r2
 8008a9a:	4652      	mov	r2, sl
 8008a9c:	465b      	mov	r3, fp
 8008a9e:	4640      	mov	r0, r8
 8008aa0:	4649      	mov	r1, r9
 8008aa2:	f7f8 f899 	bl	8000bd8 <__aeabi_uldivmod>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	4613      	mov	r3, r2
 8008aac:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008aae:	6a3b      	ldr	r3, [r7, #32]
 8008ab0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ab4:	d308      	bcc.n	8008ac8 <UART_SetConfig+0x430>
 8008ab6:	6a3b      	ldr	r3, [r7, #32]
 8008ab8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008abc:	d204      	bcs.n	8008ac8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	6a3a      	ldr	r2, [r7, #32]
 8008ac4:	60da      	str	r2, [r3, #12]
 8008ac6:	e0ce      	b.n	8008c66 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008ace:	e0ca      	b.n	8008c66 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	69db      	ldr	r3, [r3, #28]
 8008ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ad8:	d166      	bne.n	8008ba8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008ada:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008ade:	2b08      	cmp	r3, #8
 8008ae0:	d827      	bhi.n	8008b32 <UART_SetConfig+0x49a>
 8008ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ae8 <UART_SetConfig+0x450>)
 8008ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae8:	08008b0d 	.word	0x08008b0d
 8008aec:	08008b15 	.word	0x08008b15
 8008af0:	08008b1d 	.word	0x08008b1d
 8008af4:	08008b33 	.word	0x08008b33
 8008af8:	08008b23 	.word	0x08008b23
 8008afc:	08008b33 	.word	0x08008b33
 8008b00:	08008b33 	.word	0x08008b33
 8008b04:	08008b33 	.word	0x08008b33
 8008b08:	08008b2b 	.word	0x08008b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b0c:	f7fc ffa4 	bl	8005a58 <HAL_RCC_GetPCLK1Freq>
 8008b10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b12:	e014      	b.n	8008b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b14:	f7fc ffb6 	bl	8005a84 <HAL_RCC_GetPCLK2Freq>
 8008b18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b1a:	e010      	b.n	8008b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b1c:	4b4e      	ldr	r3, [pc, #312]	@ (8008c58 <UART_SetConfig+0x5c0>)
 8008b1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b20:	e00d      	b.n	8008b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b22:	f7fc ff01 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 8008b26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b28:	e009      	b.n	8008b3e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b30:	e005      	b.n	8008b3e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008b32:	2300      	movs	r3, #0
 8008b34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b36:	2301      	movs	r3, #1
 8008b38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f000 8090 	beq.w	8008c66 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b4a:	4a44      	ldr	r2, [pc, #272]	@ (8008c5c <UART_SetConfig+0x5c4>)
 8008b4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b50:	461a      	mov	r2, r3
 8008b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b54:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b58:	005a      	lsls	r2, r3, #1
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	085b      	lsrs	r3, r3, #1
 8008b60:	441a      	add	r2, r3
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b6a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b6c:	6a3b      	ldr	r3, [r7, #32]
 8008b6e:	2b0f      	cmp	r3, #15
 8008b70:	d916      	bls.n	8008ba0 <UART_SetConfig+0x508>
 8008b72:	6a3b      	ldr	r3, [r7, #32]
 8008b74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b78:	d212      	bcs.n	8008ba0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b7a:	6a3b      	ldr	r3, [r7, #32]
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	f023 030f 	bic.w	r3, r3, #15
 8008b82:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b84:	6a3b      	ldr	r3, [r7, #32]
 8008b86:	085b      	lsrs	r3, r3, #1
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	f003 0307 	and.w	r3, r3, #7
 8008b8e:	b29a      	uxth	r2, r3
 8008b90:	8bfb      	ldrh	r3, [r7, #30]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	8bfa      	ldrh	r2, [r7, #30]
 8008b9c:	60da      	str	r2, [r3, #12]
 8008b9e:	e062      	b.n	8008c66 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008ba6:	e05e      	b.n	8008c66 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008ba8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008bac:	2b08      	cmp	r3, #8
 8008bae:	d828      	bhi.n	8008c02 <UART_SetConfig+0x56a>
 8008bb0:	a201      	add	r2, pc, #4	@ (adr r2, 8008bb8 <UART_SetConfig+0x520>)
 8008bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bb6:	bf00      	nop
 8008bb8:	08008bdd 	.word	0x08008bdd
 8008bbc:	08008be5 	.word	0x08008be5
 8008bc0:	08008bed 	.word	0x08008bed
 8008bc4:	08008c03 	.word	0x08008c03
 8008bc8:	08008bf3 	.word	0x08008bf3
 8008bcc:	08008c03 	.word	0x08008c03
 8008bd0:	08008c03 	.word	0x08008c03
 8008bd4:	08008c03 	.word	0x08008c03
 8008bd8:	08008bfb 	.word	0x08008bfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bdc:	f7fc ff3c 	bl	8005a58 <HAL_RCC_GetPCLK1Freq>
 8008be0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008be2:	e014      	b.n	8008c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008be4:	f7fc ff4e 	bl	8005a84 <HAL_RCC_GetPCLK2Freq>
 8008be8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bea:	e010      	b.n	8008c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bec:	4b1a      	ldr	r3, [pc, #104]	@ (8008c58 <UART_SetConfig+0x5c0>)
 8008bee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008bf0:	e00d      	b.n	8008c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bf2:	f7fc fe99 	bl	8005928 <HAL_RCC_GetSysClockFreq>
 8008bf6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008bf8:	e009      	b.n	8008c0e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bfa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c00:	e005      	b.n	8008c0e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008c02:	2300      	movs	r3, #0
 8008c04:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008c06:	2301      	movs	r3, #1
 8008c08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008c0c:	bf00      	nop
    }

    if (pclk != 0U)
 8008c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d028      	beq.n	8008c66 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c18:	4a10      	ldr	r2, [pc, #64]	@ (8008c5c <UART_SetConfig+0x5c4>)
 8008c1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c22:	fbb3 f2f2 	udiv	r2, r3, r2
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	085b      	lsrs	r3, r3, #1
 8008c2c:	441a      	add	r2, r3
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c36:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c38:	6a3b      	ldr	r3, [r7, #32]
 8008c3a:	2b0f      	cmp	r3, #15
 8008c3c:	d910      	bls.n	8008c60 <UART_SetConfig+0x5c8>
 8008c3e:	6a3b      	ldr	r3, [r7, #32]
 8008c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c44:	d20c      	bcs.n	8008c60 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c46:	6a3b      	ldr	r3, [r7, #32]
 8008c48:	b29a      	uxth	r2, r3
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	60da      	str	r2, [r3, #12]
 8008c50:	e009      	b.n	8008c66 <UART_SetConfig+0x5ce>
 8008c52:	bf00      	nop
 8008c54:	40008000 	.word	0x40008000
 8008c58:	00f42400 	.word	0x00f42400
 8008c5c:	0800c4d8 	.word	0x0800c4d8
      }
      else
      {
        ret = HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	2201      	movs	r2, #1
 8008c6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	2201      	movs	r2, #1
 8008c72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008c82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3730      	adds	r7, #48	@ 0x30
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008c90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c9c:	f003 0308 	and.w	r3, r3, #8
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d00a      	beq.n	8008cba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	430a      	orrs	r2, r1
 8008cb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cbe:	f003 0301 	and.w	r3, r3, #1
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00a      	beq.n	8008cdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	430a      	orrs	r2, r1
 8008cda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ce0:	f003 0302 	and.w	r3, r3, #2
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00a      	beq.n	8008cfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d02:	f003 0304 	and.w	r3, r3, #4
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d00a      	beq.n	8008d20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d24:	f003 0310 	and.w	r3, r3, #16
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d00a      	beq.n	8008d42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	430a      	orrs	r2, r1
 8008d40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d46:	f003 0320 	and.w	r3, r3, #32
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00a      	beq.n	8008d64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	430a      	orrs	r2, r1
 8008d62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d01a      	beq.n	8008da6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	430a      	orrs	r2, r1
 8008d84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d8a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d8e:	d10a      	bne.n	8008da6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	430a      	orrs	r2, r1
 8008da4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008daa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00a      	beq.n	8008dc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	430a      	orrs	r2, r1
 8008dc6:	605a      	str	r2, [r3, #4]
  }
}
 8008dc8:	bf00      	nop
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b098      	sub	sp, #96	@ 0x60
 8008dd8:	af02      	add	r7, sp, #8
 8008dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008de4:	f7f9 ff7c 	bl	8002ce0 <HAL_GetTick>
 8008de8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 0308 	and.w	r3, r3, #8
 8008df4:	2b08      	cmp	r3, #8
 8008df6:	d12f      	bne.n	8008e58 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008df8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008dfc:	9300      	str	r3, [sp, #0]
 8008dfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e00:	2200      	movs	r2, #0
 8008e02:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f88e 	bl	8008f28 <UART_WaitOnFlagUntilTimeout>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d022      	beq.n	8008e58 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e1a:	e853 3f00 	ldrex	r3, [r3]
 8008e1e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e26:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e30:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e38:	e841 2300 	strex	r3, r2, [r1]
 8008e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d1e6      	bne.n	8008e12 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2220      	movs	r2, #32
 8008e48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e54:	2303      	movs	r3, #3
 8008e56:	e063      	b.n	8008f20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f003 0304 	and.w	r3, r3, #4
 8008e62:	2b04      	cmp	r3, #4
 8008e64:	d149      	bne.n	8008efa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e66:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e6a:	9300      	str	r3, [sp, #0]
 8008e6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f857 	bl	8008f28 <UART_WaitOnFlagUntilTimeout>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d03c      	beq.n	8008efa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	e853 3f00 	ldrex	r3, [r3]
 8008e8c:	623b      	str	r3, [r7, #32]
   return(result);
 8008e8e:	6a3b      	ldr	r3, [r7, #32]
 8008e90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ea0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ea6:	e841 2300 	strex	r3, r2, [r1]
 8008eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d1e6      	bne.n	8008e80 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	3308      	adds	r3, #8
 8008eb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	e853 3f00 	ldrex	r3, [r3]
 8008ec0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	f023 0301 	bic.w	r3, r3, #1
 8008ec8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	3308      	adds	r3, #8
 8008ed0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ed2:	61fa      	str	r2, [r7, #28]
 8008ed4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed6:	69b9      	ldr	r1, [r7, #24]
 8008ed8:	69fa      	ldr	r2, [r7, #28]
 8008eda:	e841 2300 	strex	r3, r2, [r1]
 8008ede:	617b      	str	r3, [r7, #20]
   return(result);
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1e5      	bne.n	8008eb2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ef6:	2303      	movs	r3, #3
 8008ef8:	e012      	b.n	8008f20 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2220      	movs	r2, #32
 8008efe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2220      	movs	r2, #32
 8008f06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3758      	adds	r7, #88	@ 0x58
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b084      	sub	sp, #16
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	603b      	str	r3, [r7, #0]
 8008f34:	4613      	mov	r3, r2
 8008f36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f38:	e04f      	b.n	8008fda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f40:	d04b      	beq.n	8008fda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f42:	f7f9 fecd 	bl	8002ce0 <HAL_GetTick>
 8008f46:	4602      	mov	r2, r0
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	1ad3      	subs	r3, r2, r3
 8008f4c:	69ba      	ldr	r2, [r7, #24]
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d302      	bcc.n	8008f58 <UART_WaitOnFlagUntilTimeout+0x30>
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d101      	bne.n	8008f5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008f58:	2303      	movs	r3, #3
 8008f5a:	e04e      	b.n	8008ffa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 0304 	and.w	r3, r3, #4
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d037      	beq.n	8008fda <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	2b80      	cmp	r3, #128	@ 0x80
 8008f6e:	d034      	beq.n	8008fda <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	2b40      	cmp	r3, #64	@ 0x40
 8008f74:	d031      	beq.n	8008fda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	69db      	ldr	r3, [r3, #28]
 8008f7c:	f003 0308 	and.w	r3, r3, #8
 8008f80:	2b08      	cmp	r3, #8
 8008f82:	d110      	bne.n	8008fa6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2208      	movs	r2, #8
 8008f8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f000 f920 	bl	80091d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2208      	movs	r2, #8
 8008f96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e029      	b.n	8008ffa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	69db      	ldr	r3, [r3, #28]
 8008fac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008fb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008fb4:	d111      	bne.n	8008fda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008fbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fc0:	68f8      	ldr	r0, [r7, #12]
 8008fc2:	f000 f906 	bl	80091d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	2220      	movs	r2, #32
 8008fca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e00f      	b.n	8008ffa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	69da      	ldr	r2, [r3, #28]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	4013      	ands	r3, r2
 8008fe4:	68ba      	ldr	r2, [r7, #8]
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	bf0c      	ite	eq
 8008fea:	2301      	moveq	r3, #1
 8008fec:	2300      	movne	r3, #0
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	79fb      	ldrb	r3, [r7, #7]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d0a0      	beq.n	8008f3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3710      	adds	r7, #16
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}
	...

08009004 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b096      	sub	sp, #88	@ 0x58
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	4613      	mov	r3, r2
 8009010:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	88fa      	ldrh	r2, [r7, #6]
 800901c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2200      	movs	r2, #0
 8009024:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2222      	movs	r2, #34	@ 0x22
 800902c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009036:	2b00      	cmp	r3, #0
 8009038:	d02d      	beq.n	8009096 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009040:	4a40      	ldr	r2, [pc, #256]	@ (8009144 <UART_Start_Receive_DMA+0x140>)
 8009042:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800904a:	4a3f      	ldr	r2, [pc, #252]	@ (8009148 <UART_Start_Receive_DMA+0x144>)
 800904c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009054:	4a3d      	ldr	r2, [pc, #244]	@ (800914c <UART_Start_Receive_DMA+0x148>)
 8009056:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800905e:	2200      	movs	r2, #0
 8009060:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	3324      	adds	r3, #36	@ 0x24
 800906e:	4619      	mov	r1, r3
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009074:	461a      	mov	r2, r3
 8009076:	88fb      	ldrh	r3, [r7, #6]
 8009078:	f7fb f904 	bl	8004284 <HAL_DMA_Start_IT>
 800907c:	4603      	mov	r3, r0
 800907e:	2b00      	cmp	r3, #0
 8009080:	d009      	beq.n	8009096 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2210      	movs	r2, #16
 8009086:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2220      	movs	r2, #32
 800908e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e051      	b.n	800913a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d018      	beq.n	80090d0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090a6:	e853 3f00 	ldrex	r3, [r3]
 80090aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	461a      	mov	r2, r3
 80090ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090be:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80090c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090c4:	e841 2300 	strex	r3, r2, [r1]
 80090c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80090ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1e6      	bne.n	800909e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	3308      	adds	r3, #8
 80090d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090da:	e853 3f00 	ldrex	r3, [r3]
 80090de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e2:	f043 0301 	orr.w	r3, r3, #1
 80090e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	3308      	adds	r3, #8
 80090ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80090f0:	637a      	str	r2, [r7, #52]	@ 0x34
 80090f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80090f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090f8:	e841 2300 	strex	r3, r2, [r1]
 80090fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80090fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1e5      	bne.n	80090d0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	3308      	adds	r3, #8
 800910a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800910c:	697b      	ldr	r3, [r7, #20]
 800910e:	e853 3f00 	ldrex	r3, [r3]
 8009112:	613b      	str	r3, [r7, #16]
   return(result);
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800911a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	3308      	adds	r3, #8
 8009122:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009124:	623a      	str	r2, [r7, #32]
 8009126:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009128:	69f9      	ldr	r1, [r7, #28]
 800912a:	6a3a      	ldr	r2, [r7, #32]
 800912c:	e841 2300 	strex	r3, r2, [r1]
 8009130:	61bb      	str	r3, [r7, #24]
   return(result);
 8009132:	69bb      	ldr	r3, [r7, #24]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1e5      	bne.n	8009104 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009138:	2300      	movs	r3, #0
}
 800913a:	4618      	mov	r0, r3
 800913c:	3758      	adds	r7, #88	@ 0x58
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}
 8009142:	bf00      	nop
 8009144:	0800929f 	.word	0x0800929f
 8009148:	080093cb 	.word	0x080093cb
 800914c:	08009409 	.word	0x08009409

08009150 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009150:	b480      	push	{r7}
 8009152:	b08f      	sub	sp, #60	@ 0x3c
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800915e:	6a3b      	ldr	r3, [r7, #32]
 8009160:	e853 3f00 	ldrex	r3, [r3]
 8009164:	61fb      	str	r3, [r7, #28]
   return(result);
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800916c:	637b      	str	r3, [r7, #52]	@ 0x34
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	461a      	mov	r2, r3
 8009174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009176:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009178:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800917a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800917c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800917e:	e841 2300 	strex	r3, r2, [r1]
 8009182:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009186:	2b00      	cmp	r3, #0
 8009188:	d1e6      	bne.n	8009158 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	3308      	adds	r3, #8
 8009190:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	e853 3f00 	ldrex	r3, [r3]
 8009198:	60bb      	str	r3, [r7, #8]
   return(result);
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80091a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3308      	adds	r3, #8
 80091a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091aa:	61ba      	str	r2, [r7, #24]
 80091ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091ae:	6979      	ldr	r1, [r7, #20]
 80091b0:	69ba      	ldr	r2, [r7, #24]
 80091b2:	e841 2300 	strex	r3, r2, [r1]
 80091b6:	613b      	str	r3, [r7, #16]
   return(result);
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d1e5      	bne.n	800918a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2220      	movs	r2, #32
 80091c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80091c6:	bf00      	nop
 80091c8:	373c      	adds	r7, #60	@ 0x3c
 80091ca:	46bd      	mov	sp, r7
 80091cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d0:	4770      	bx	lr

080091d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091d2:	b480      	push	{r7}
 80091d4:	b095      	sub	sp, #84	@ 0x54
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091e2:	e853 3f00 	ldrex	r3, [r3]
 80091e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80091e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	461a      	mov	r2, r3
 80091f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80091fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80091fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009200:	e841 2300 	strex	r3, r2, [r1]
 8009204:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1e6      	bne.n	80091da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	3308      	adds	r3, #8
 8009212:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009214:	6a3b      	ldr	r3, [r7, #32]
 8009216:	e853 3f00 	ldrex	r3, [r3]
 800921a:	61fb      	str	r3, [r7, #28]
   return(result);
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009222:	f023 0301 	bic.w	r3, r3, #1
 8009226:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	3308      	adds	r3, #8
 800922e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009230:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009232:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009236:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009238:	e841 2300 	strex	r3, r2, [r1]
 800923c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800923e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009240:	2b00      	cmp	r3, #0
 8009242:	d1e3      	bne.n	800920c <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009248:	2b01      	cmp	r3, #1
 800924a:	d118      	bne.n	800927e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	e853 3f00 	ldrex	r3, [r3]
 8009258:	60bb      	str	r3, [r7, #8]
   return(result);
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	f023 0310 	bic.w	r3, r3, #16
 8009260:	647b      	str	r3, [r7, #68]	@ 0x44
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	461a      	mov	r2, r3
 8009268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800926a:	61bb      	str	r3, [r7, #24]
 800926c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926e:	6979      	ldr	r1, [r7, #20]
 8009270:	69ba      	ldr	r2, [r7, #24]
 8009272:	e841 2300 	strex	r3, r2, [r1]
 8009276:	613b      	str	r3, [r7, #16]
   return(result);
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e6      	bne.n	800924c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2220      	movs	r2, #32
 8009282:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009292:	bf00      	nop
 8009294:	3754      	adds	r7, #84	@ 0x54
 8009296:	46bd      	mov	sp, r7
 8009298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929c:	4770      	bx	lr

0800929e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800929e:	b580      	push	{r7, lr}
 80092a0:	b09c      	sub	sp, #112	@ 0x70
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092aa:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 0320 	and.w	r3, r3, #32
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d171      	bne.n	800939e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80092ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092bc:	2200      	movs	r2, #0
 80092be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ca:	e853 3f00 	ldrex	r3, [r3]
 80092ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80092d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092d6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80092d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	461a      	mov	r2, r3
 80092de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80092e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092e2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80092e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092e8:	e841 2300 	strex	r3, r2, [r1]
 80092ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80092ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d1e6      	bne.n	80092c2 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	3308      	adds	r3, #8
 80092fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fe:	e853 3f00 	ldrex	r3, [r3]
 8009302:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009306:	f023 0301 	bic.w	r3, r3, #1
 800930a:	667b      	str	r3, [r7, #100]	@ 0x64
 800930c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	3308      	adds	r3, #8
 8009312:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009314:	647a      	str	r2, [r7, #68]	@ 0x44
 8009316:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009318:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800931a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800931c:	e841 2300 	strex	r3, r2, [r1]
 8009320:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009324:	2b00      	cmp	r3, #0
 8009326:	d1e5      	bne.n	80092f4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009328:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	3308      	adds	r3, #8
 800932e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009332:	e853 3f00 	ldrex	r3, [r3]
 8009336:	623b      	str	r3, [r7, #32]
   return(result);
 8009338:	6a3b      	ldr	r3, [r7, #32]
 800933a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800933e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009340:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	3308      	adds	r3, #8
 8009346:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009348:	633a      	str	r2, [r7, #48]	@ 0x30
 800934a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800934c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800934e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009350:	e841 2300 	strex	r3, r2, [r1]
 8009354:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009358:	2b00      	cmp	r3, #0
 800935a:	d1e5      	bne.n	8009328 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800935c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800935e:	2220      	movs	r2, #32
 8009360:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009366:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009368:	2b01      	cmp	r3, #1
 800936a:	d118      	bne.n	800939e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800936c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	e853 3f00 	ldrex	r3, [r3]
 8009378:	60fb      	str	r3, [r7, #12]
   return(result);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f023 0310 	bic.w	r3, r3, #16
 8009380:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009382:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	461a      	mov	r2, r3
 8009388:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800938a:	61fb      	str	r3, [r7, #28]
 800938c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938e:	69b9      	ldr	r1, [r7, #24]
 8009390:	69fa      	ldr	r2, [r7, #28]
 8009392:	e841 2300 	strex	r3, r2, [r1]
 8009396:	617b      	str	r3, [r7, #20]
   return(result);
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1e6      	bne.n	800936c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800939e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093a0:	2200      	movs	r2, #0
 80093a2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d107      	bne.n	80093bc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093b2:	4619      	mov	r1, r3
 80093b4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093b6:	f7f8 f8e5 	bl	8001584 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093ba:	e002      	b.n	80093c2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80093bc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093be:	f7ff f94d 	bl	800865c <HAL_UART_RxCpltCallback>
}
 80093c2:	bf00      	nop
 80093c4:	3770      	adds	r7, #112	@ 0x70
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b084      	sub	sp, #16
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2201      	movs	r2, #1
 80093dc:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093e2:	2b01      	cmp	r3, #1
 80093e4:	d109      	bne.n	80093fa <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093ec:	085b      	lsrs	r3, r3, #1
 80093ee:	b29b      	uxth	r3, r3
 80093f0:	4619      	mov	r1, r3
 80093f2:	68f8      	ldr	r0, [r7, #12]
 80093f4:	f7f8 f8c6 	bl	8001584 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093f8:	e002      	b.n	8009400 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80093fa:	68f8      	ldr	r0, [r7, #12]
 80093fc:	f7ff f938 	bl	8008670 <HAL_UART_RxHalfCpltCallback>
}
 8009400:	bf00      	nop
 8009402:	3710      	adds	r7, #16
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b086      	sub	sp, #24
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009414:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800941c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009424:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009430:	2b80      	cmp	r3, #128	@ 0x80
 8009432:	d109      	bne.n	8009448 <UART_DMAError+0x40>
 8009434:	693b      	ldr	r3, [r7, #16]
 8009436:	2b21      	cmp	r3, #33	@ 0x21
 8009438:	d106      	bne.n	8009448 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	2200      	movs	r2, #0
 800943e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009442:	6978      	ldr	r0, [r7, #20]
 8009444:	f7ff fe84 	bl	8009150 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009452:	2b40      	cmp	r3, #64	@ 0x40
 8009454:	d109      	bne.n	800946a <UART_DMAError+0x62>
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2b22      	cmp	r3, #34	@ 0x22
 800945a:	d106      	bne.n	800946a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	2200      	movs	r2, #0
 8009460:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009464:	6978      	ldr	r0, [r7, #20]
 8009466:	f7ff feb4 	bl	80091d2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009470:	f043 0210 	orr.w	r2, r3, #16
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800947a:	6978      	ldr	r0, [r7, #20]
 800947c:	f7ff f902 	bl	8008684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009480:	bf00      	nop
 8009482:	3718      	adds	r7, #24
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b084      	sub	sp, #16
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009494:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094a6:	68f8      	ldr	r0, [r7, #12]
 80094a8:	f7ff f8ec 	bl	8008684 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094ac:	bf00      	nop
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b08f      	sub	sp, #60	@ 0x3c
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094c2:	2b21      	cmp	r3, #33	@ 0x21
 80094c4:	d14c      	bne.n	8009560 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80094cc:	b29b      	uxth	r3, r3
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d132      	bne.n	8009538 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094d8:	6a3b      	ldr	r3, [r7, #32]
 80094da:	e853 3f00 	ldrex	r3, [r3]
 80094de:	61fb      	str	r3, [r7, #28]
   return(result);
 80094e0:	69fb      	ldr	r3, [r7, #28]
 80094e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	461a      	mov	r2, r3
 80094ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80094f2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094f8:	e841 2300 	strex	r3, r2, [r1]
 80094fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009500:	2b00      	cmp	r3, #0
 8009502:	d1e6      	bne.n	80094d2 <UART_TxISR_8BIT+0x1e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	e853 3f00 	ldrex	r3, [r3]
 8009510:	60bb      	str	r3, [r7, #8]
   return(result);
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009518:	633b      	str	r3, [r7, #48]	@ 0x30
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	461a      	mov	r2, r3
 8009520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009522:	61bb      	str	r3, [r7, #24]
 8009524:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009526:	6979      	ldr	r1, [r7, #20]
 8009528:	69ba      	ldr	r2, [r7, #24]
 800952a:	e841 2300 	strex	r3, r2, [r1]
 800952e:	613b      	str	r3, [r7, #16]
   return(result);
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d1e6      	bne.n	8009504 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009536:	e013      	b.n	8009560 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800953c:	781a      	ldrb	r2, [r3, #0]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009548:	1c5a      	adds	r2, r3, #1
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009554:	b29b      	uxth	r3, r3
 8009556:	3b01      	subs	r3, #1
 8009558:	b29a      	uxth	r2, r3
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009560:	bf00      	nop
 8009562:	373c      	adds	r7, #60	@ 0x3c
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr

0800956c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800956c:	b480      	push	{r7}
 800956e:	b091      	sub	sp, #68	@ 0x44
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800957a:	2b21      	cmp	r3, #33	@ 0x21
 800957c:	d151      	bne.n	8009622 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009584:	b29b      	uxth	r3, r3
 8009586:	2b00      	cmp	r3, #0
 8009588:	d132      	bne.n	80095f0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009592:	e853 3f00 	ldrex	r3, [r3]
 8009596:	623b      	str	r3, [r7, #32]
   return(result);
 8009598:	6a3b      	ldr	r3, [r7, #32]
 800959a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800959e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	461a      	mov	r2, r3
 80095a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80095aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095b0:	e841 2300 	strex	r3, r2, [r1]
 80095b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d1e6      	bne.n	800958a <UART_TxISR_16BIT+0x1e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	e853 3f00 	ldrex	r3, [r3]
 80095c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	461a      	mov	r2, r3
 80095d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095da:	61fb      	str	r3, [r7, #28]
 80095dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095de:	69b9      	ldr	r1, [r7, #24]
 80095e0:	69fa      	ldr	r2, [r7, #28]
 80095e2:	e841 2300 	strex	r3, r2, [r1]
 80095e6:	617b      	str	r3, [r7, #20]
   return(result);
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d1e6      	bne.n	80095bc <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80095ee:	e018      	b.n	8009622 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80095f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095f8:	881a      	ldrh	r2, [r3, #0]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009602:	b292      	uxth	r2, r2
 8009604:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800960a:	1c9a      	adds	r2, r3, #2
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009616:	b29b      	uxth	r3, r3
 8009618:	3b01      	subs	r3, #1
 800961a:	b29a      	uxth	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009622:	bf00      	nop
 8009624:	3744      	adds	r7, #68	@ 0x44
 8009626:	46bd      	mov	sp, r7
 8009628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962c:	4770      	bx	lr

0800962e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800962e:	b480      	push	{r7}
 8009630:	b091      	sub	sp, #68	@ 0x44
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800963c:	2b21      	cmp	r3, #33	@ 0x21
 800963e:	d160      	bne.n	8009702 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009646:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009648:	e057      	b.n	80096fa <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009650:	b29b      	uxth	r3, r3
 8009652:	2b00      	cmp	r3, #0
 8009654:	d133      	bne.n	80096be <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	3308      	adds	r3, #8
 800965c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800965e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009660:	e853 3f00 	ldrex	r3, [r3]
 8009664:	623b      	str	r3, [r7, #32]
   return(result);
 8009666:	6a3b      	ldr	r3, [r7, #32]
 8009668:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800966c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3308      	adds	r3, #8
 8009674:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009676:	633a      	str	r2, [r7, #48]	@ 0x30
 8009678:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800967a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800967c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800967e:	e841 2300 	strex	r3, r2, [r1]
 8009682:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009686:	2b00      	cmp	r3, #0
 8009688:	d1e5      	bne.n	8009656 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	e853 3f00 	ldrex	r3, [r3]
 8009696:	60fb      	str	r3, [r7, #12]
   return(result);
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800969e:	637b      	str	r3, [r7, #52]	@ 0x34
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	461a      	mov	r2, r3
 80096a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096a8:	61fb      	str	r3, [r7, #28]
 80096aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ac:	69b9      	ldr	r1, [r7, #24]
 80096ae:	69fa      	ldr	r2, [r7, #28]
 80096b0:	e841 2300 	strex	r3, r2, [r1]
 80096b4:	617b      	str	r3, [r7, #20]
   return(result);
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d1e6      	bne.n	800968a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80096bc:	e021      	b.n	8009702 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	69db      	ldr	r3, [r3, #28]
 80096c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d013      	beq.n	80096f4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096d0:	781a      	ldrb	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096dc:	1c5a      	adds	r2, r3, #1
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	3b01      	subs	r3, #1
 80096ec:	b29a      	uxth	r2, r3
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80096f4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80096f6:	3b01      	subs	r3, #1
 80096f8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80096fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d1a4      	bne.n	800964a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8009700:	e7ff      	b.n	8009702 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8009702:	bf00      	nop
 8009704:	3744      	adds	r7, #68	@ 0x44
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr

0800970e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800970e:	b480      	push	{r7}
 8009710:	b091      	sub	sp, #68	@ 0x44
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800971c:	2b21      	cmp	r3, #33	@ 0x21
 800971e:	d165      	bne.n	80097ec <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009726:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009728:	e05c      	b.n	80097e4 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009730:	b29b      	uxth	r3, r3
 8009732:	2b00      	cmp	r3, #0
 8009734:	d133      	bne.n	800979e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3308      	adds	r3, #8
 800973c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973e:	6a3b      	ldr	r3, [r7, #32]
 8009740:	e853 3f00 	ldrex	r3, [r3]
 8009744:	61fb      	str	r3, [r7, #28]
   return(result);
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800974c:	637b      	str	r3, [r7, #52]	@ 0x34
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	3308      	adds	r3, #8
 8009754:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009756:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009758:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800975c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800975e:	e841 2300 	strex	r3, r2, [r1]
 8009762:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1e5      	bne.n	8009736 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	e853 3f00 	ldrex	r3, [r3]
 8009776:	60bb      	str	r3, [r7, #8]
   return(result);
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800977e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	461a      	mov	r2, r3
 8009786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009788:	61bb      	str	r3, [r7, #24]
 800978a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800978c:	6979      	ldr	r1, [r7, #20]
 800978e:	69ba      	ldr	r2, [r7, #24]
 8009790:	e841 2300 	strex	r3, r2, [r1]
 8009794:	613b      	str	r3, [r7, #16]
   return(result);
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	2b00      	cmp	r3, #0
 800979a:	d1e6      	bne.n	800976a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800979c:	e026      	b.n	80097ec <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	69db      	ldr	r3, [r3, #28]
 80097a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d018      	beq.n	80097de <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097b0:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80097b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b4:	881a      	ldrh	r2, [r3, #0]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097be:	b292      	uxth	r2, r2
 80097c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097c6:	1c9a      	adds	r2, r3, #2
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	3b01      	subs	r3, #1
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80097de:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80097e0:	3b01      	subs	r3, #1
 80097e2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80097e4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d19f      	bne.n	800972a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80097ea:	e7ff      	b.n	80097ec <UART_TxISR_16BIT_FIFOEN+0xde>
 80097ec:	bf00      	nop
 80097ee:	3744      	adds	r7, #68	@ 0x44
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b088      	sub	sp, #32
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	e853 3f00 	ldrex	r3, [r3]
 800980c:	60bb      	str	r3, [r7, #8]
   return(result);
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009814:	61fb      	str	r3, [r7, #28]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	461a      	mov	r2, r3
 800981c:	69fb      	ldr	r3, [r7, #28]
 800981e:	61bb      	str	r3, [r7, #24]
 8009820:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009822:	6979      	ldr	r1, [r7, #20]
 8009824:	69ba      	ldr	r2, [r7, #24]
 8009826:	e841 2300 	strex	r3, r2, [r1]
 800982a:	613b      	str	r3, [r7, #16]
   return(result);
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d1e6      	bne.n	8009800 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2220      	movs	r2, #32
 8009836:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f7fe ff01 	bl	8008648 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009846:	bf00      	nop
 8009848:	3720      	adds	r7, #32
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800984e:	b480      	push	{r7}
 8009850:	b083      	sub	sp, #12
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009856:	bf00      	nop
 8009858:	370c      	adds	r7, #12
 800985a:	46bd      	mov	sp, r7
 800985c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009860:	4770      	bx	lr

08009862 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009862:	b480      	push	{r7}
 8009864:	b083      	sub	sp, #12
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800986a:	bf00      	nop
 800986c:	370c      	adds	r7, #12
 800986e:	46bd      	mov	sp, r7
 8009870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009874:	4770      	bx	lr

08009876 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009876:	b480      	push	{r7}
 8009878:	b083      	sub	sp, #12
 800987a:	af00      	add	r7, sp, #0
 800987c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800987e:	bf00      	nop
 8009880:	370c      	adds	r7, #12
 8009882:	46bd      	mov	sp, r7
 8009884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009888:	4770      	bx	lr

0800988a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800988a:	b480      	push	{r7}
 800988c:	b085      	sub	sp, #20
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009898:	2b01      	cmp	r3, #1
 800989a:	d101      	bne.n	80098a0 <HAL_UARTEx_DisableFifoMode+0x16>
 800989c:	2302      	movs	r3, #2
 800989e:	e027      	b.n	80098f0 <HAL_UARTEx_DisableFifoMode+0x66>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2201      	movs	r2, #1
 80098a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2224      	movs	r2, #36	@ 0x24
 80098ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681a      	ldr	r2, [r3, #0]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f022 0201 	bic.w	r2, r2, #1
 80098c6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80098ce:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	68fa      	ldr	r2, [r7, #12]
 80098dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2220      	movs	r2, #32
 80098e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80098ee:	2300      	movs	r3, #0
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3714      	adds	r7, #20
 80098f4:	46bd      	mov	sp, r7
 80098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fa:	4770      	bx	lr

080098fc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800990c:	2b01      	cmp	r3, #1
 800990e:	d101      	bne.n	8009914 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009910:	2302      	movs	r3, #2
 8009912:	e02d      	b.n	8009970 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2201      	movs	r2, #1
 8009918:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2224      	movs	r2, #36	@ 0x24
 8009920:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f022 0201 	bic.w	r2, r2, #1
 800993a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	430a      	orrs	r2, r1
 800994e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 f8a3 	bl	8009a9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2220      	movs	r2, #32
 8009962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009988:	2b01      	cmp	r3, #1
 800998a:	d101      	bne.n	8009990 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800998c:	2302      	movs	r3, #2
 800998e:	e02d      	b.n	80099ec <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2201      	movs	r2, #1
 8009994:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2224      	movs	r2, #36	@ 0x24
 800999c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	681a      	ldr	r2, [r3, #0]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f022 0201 	bic.w	r2, r2, #1
 80099b6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	683a      	ldr	r2, [r7, #0]
 80099c8:	430a      	orrs	r2, r1
 80099ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f000 f865 	bl	8009a9c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	68fa      	ldr	r2, [r7, #12]
 80099d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2220      	movs	r2, #32
 80099de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099ea:	2300      	movs	r3, #0
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	3710      	adds	r7, #16
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b08c      	sub	sp, #48	@ 0x30
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	60f8      	str	r0, [r7, #12]
 80099fc:	60b9      	str	r1, [r7, #8]
 80099fe:	4613      	mov	r3, r2
 8009a00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a08:	2b20      	cmp	r3, #32
 8009a0a:	d142      	bne.n	8009a92 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d002      	beq.n	8009a18 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8009a12:	88fb      	ldrh	r3, [r7, #6]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d101      	bne.n	8009a1c <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e03b      	b.n	8009a94 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2201      	movs	r2, #1
 8009a20:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2200      	movs	r2, #0
 8009a26:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009a28:	88fb      	ldrh	r3, [r7, #6]
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	68b9      	ldr	r1, [r7, #8]
 8009a2e:	68f8      	ldr	r0, [r7, #12]
 8009a30:	f7ff fae8 	bl	8009004 <UART_Start_Receive_DMA>
 8009a34:	4603      	mov	r3, r0
 8009a36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009a3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d124      	bne.n	8009a8c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a46:	2b01      	cmp	r3, #1
 8009a48:	d11d      	bne.n	8009a86 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	2210      	movs	r2, #16
 8009a50:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a58:	69bb      	ldr	r3, [r7, #24]
 8009a5a:	e853 3f00 	ldrex	r3, [r3]
 8009a5e:	617b      	str	r3, [r7, #20]
   return(result);
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	f043 0310 	orr.w	r3, r3, #16
 8009a66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a70:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a72:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a74:	6a39      	ldr	r1, [r7, #32]
 8009a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a78:	e841 2300 	strex	r3, r2, [r1]
 8009a7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a7e:	69fb      	ldr	r3, [r7, #28]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d1e6      	bne.n	8009a52 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8009a84:	e002      	b.n	8009a8c <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009a86:	2301      	movs	r3, #1
 8009a88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009a8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a90:	e000      	b.n	8009a94 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009a92:	2302      	movs	r3, #2
  }
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3730      	adds	r7, #48	@ 0x30
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b085      	sub	sp, #20
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d108      	bne.n	8009abe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009abc:	e031      	b.n	8009b22 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009abe:	2308      	movs	r3, #8
 8009ac0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009ac2:	2308      	movs	r3, #8
 8009ac4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	689b      	ldr	r3, [r3, #8]
 8009acc:	0e5b      	lsrs	r3, r3, #25
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	f003 0307 	and.w	r3, r3, #7
 8009ad4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	689b      	ldr	r3, [r3, #8]
 8009adc:	0f5b      	lsrs	r3, r3, #29
 8009ade:	b2db      	uxtb	r3, r3
 8009ae0:	f003 0307 	and.w	r3, r3, #7
 8009ae4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ae6:	7bbb      	ldrb	r3, [r7, #14]
 8009ae8:	7b3a      	ldrb	r2, [r7, #12]
 8009aea:	4911      	ldr	r1, [pc, #68]	@ (8009b30 <UARTEx_SetNbDataToProcess+0x94>)
 8009aec:	5c8a      	ldrb	r2, [r1, r2]
 8009aee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009af2:	7b3a      	ldrb	r2, [r7, #12]
 8009af4:	490f      	ldr	r1, [pc, #60]	@ (8009b34 <UARTEx_SetNbDataToProcess+0x98>)
 8009af6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009af8:	fb93 f3f2 	sdiv	r3, r3, r2
 8009afc:	b29a      	uxth	r2, r3
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b04:	7bfb      	ldrb	r3, [r7, #15]
 8009b06:	7b7a      	ldrb	r2, [r7, #13]
 8009b08:	4909      	ldr	r1, [pc, #36]	@ (8009b30 <UARTEx_SetNbDataToProcess+0x94>)
 8009b0a:	5c8a      	ldrb	r2, [r1, r2]
 8009b0c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009b10:	7b7a      	ldrb	r2, [r7, #13]
 8009b12:	4908      	ldr	r1, [pc, #32]	@ (8009b34 <UARTEx_SetNbDataToProcess+0x98>)
 8009b14:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b16:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b1a:	b29a      	uxth	r2, r3
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009b22:	bf00      	nop
 8009b24:	3714      	adds	r7, #20
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	0800c4f0 	.word	0x0800c4f0
 8009b34:	0800c4f8 	.word	0x0800c4f8

08009b38 <malloc>:
 8009b38:	4b02      	ldr	r3, [pc, #8]	@ (8009b44 <malloc+0xc>)
 8009b3a:	4601      	mov	r1, r0
 8009b3c:	6818      	ldr	r0, [r3, #0]
 8009b3e:	f000 b825 	b.w	8009b8c <_malloc_r>
 8009b42:	bf00      	nop
 8009b44:	20040018 	.word	0x20040018

08009b48 <sbrk_aligned>:
 8009b48:	b570      	push	{r4, r5, r6, lr}
 8009b4a:	4e0f      	ldr	r6, [pc, #60]	@ (8009b88 <sbrk_aligned+0x40>)
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	6831      	ldr	r1, [r6, #0]
 8009b50:	4605      	mov	r5, r0
 8009b52:	b911      	cbnz	r1, 8009b5a <sbrk_aligned+0x12>
 8009b54:	f000 fef0 	bl	800a938 <_sbrk_r>
 8009b58:	6030      	str	r0, [r6, #0]
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f000 feeb 	bl	800a938 <_sbrk_r>
 8009b62:	1c43      	adds	r3, r0, #1
 8009b64:	d103      	bne.n	8009b6e <sbrk_aligned+0x26>
 8009b66:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	bd70      	pop	{r4, r5, r6, pc}
 8009b6e:	1cc4      	adds	r4, r0, #3
 8009b70:	f024 0403 	bic.w	r4, r4, #3
 8009b74:	42a0      	cmp	r0, r4
 8009b76:	d0f8      	beq.n	8009b6a <sbrk_aligned+0x22>
 8009b78:	1a21      	subs	r1, r4, r0
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	f000 fedc 	bl	800a938 <_sbrk_r>
 8009b80:	3001      	adds	r0, #1
 8009b82:	d1f2      	bne.n	8009b6a <sbrk_aligned+0x22>
 8009b84:	e7ef      	b.n	8009b66 <sbrk_aligned+0x1e>
 8009b86:	bf00      	nop
 8009b88:	20040934 	.word	0x20040934

08009b8c <_malloc_r>:
 8009b8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b90:	1ccd      	adds	r5, r1, #3
 8009b92:	f025 0503 	bic.w	r5, r5, #3
 8009b96:	3508      	adds	r5, #8
 8009b98:	2d0c      	cmp	r5, #12
 8009b9a:	bf38      	it	cc
 8009b9c:	250c      	movcc	r5, #12
 8009b9e:	2d00      	cmp	r5, #0
 8009ba0:	4606      	mov	r6, r0
 8009ba2:	db01      	blt.n	8009ba8 <_malloc_r+0x1c>
 8009ba4:	42a9      	cmp	r1, r5
 8009ba6:	d904      	bls.n	8009bb2 <_malloc_r+0x26>
 8009ba8:	230c      	movs	r3, #12
 8009baa:	6033      	str	r3, [r6, #0]
 8009bac:	2000      	movs	r0, #0
 8009bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c88 <_malloc_r+0xfc>
 8009bb6:	f000 f869 	bl	8009c8c <__malloc_lock>
 8009bba:	f8d8 3000 	ldr.w	r3, [r8]
 8009bbe:	461c      	mov	r4, r3
 8009bc0:	bb44      	cbnz	r4, 8009c14 <_malloc_r+0x88>
 8009bc2:	4629      	mov	r1, r5
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	f7ff ffbf 	bl	8009b48 <sbrk_aligned>
 8009bca:	1c43      	adds	r3, r0, #1
 8009bcc:	4604      	mov	r4, r0
 8009bce:	d158      	bne.n	8009c82 <_malloc_r+0xf6>
 8009bd0:	f8d8 4000 	ldr.w	r4, [r8]
 8009bd4:	4627      	mov	r7, r4
 8009bd6:	2f00      	cmp	r7, #0
 8009bd8:	d143      	bne.n	8009c62 <_malloc_r+0xd6>
 8009bda:	2c00      	cmp	r4, #0
 8009bdc:	d04b      	beq.n	8009c76 <_malloc_r+0xea>
 8009bde:	6823      	ldr	r3, [r4, #0]
 8009be0:	4639      	mov	r1, r7
 8009be2:	4630      	mov	r0, r6
 8009be4:	eb04 0903 	add.w	r9, r4, r3
 8009be8:	f000 fea6 	bl	800a938 <_sbrk_r>
 8009bec:	4581      	cmp	r9, r0
 8009bee:	d142      	bne.n	8009c76 <_malloc_r+0xea>
 8009bf0:	6821      	ldr	r1, [r4, #0]
 8009bf2:	1a6d      	subs	r5, r5, r1
 8009bf4:	4629      	mov	r1, r5
 8009bf6:	4630      	mov	r0, r6
 8009bf8:	f7ff ffa6 	bl	8009b48 <sbrk_aligned>
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	d03a      	beq.n	8009c76 <_malloc_r+0xea>
 8009c00:	6823      	ldr	r3, [r4, #0]
 8009c02:	442b      	add	r3, r5
 8009c04:	6023      	str	r3, [r4, #0]
 8009c06:	f8d8 3000 	ldr.w	r3, [r8]
 8009c0a:	685a      	ldr	r2, [r3, #4]
 8009c0c:	bb62      	cbnz	r2, 8009c68 <_malloc_r+0xdc>
 8009c0e:	f8c8 7000 	str.w	r7, [r8]
 8009c12:	e00f      	b.n	8009c34 <_malloc_r+0xa8>
 8009c14:	6822      	ldr	r2, [r4, #0]
 8009c16:	1b52      	subs	r2, r2, r5
 8009c18:	d420      	bmi.n	8009c5c <_malloc_r+0xd0>
 8009c1a:	2a0b      	cmp	r2, #11
 8009c1c:	d917      	bls.n	8009c4e <_malloc_r+0xc2>
 8009c1e:	1961      	adds	r1, r4, r5
 8009c20:	42a3      	cmp	r3, r4
 8009c22:	6025      	str	r5, [r4, #0]
 8009c24:	bf18      	it	ne
 8009c26:	6059      	strne	r1, [r3, #4]
 8009c28:	6863      	ldr	r3, [r4, #4]
 8009c2a:	bf08      	it	eq
 8009c2c:	f8c8 1000 	streq.w	r1, [r8]
 8009c30:	5162      	str	r2, [r4, r5]
 8009c32:	604b      	str	r3, [r1, #4]
 8009c34:	4630      	mov	r0, r6
 8009c36:	f000 f82f 	bl	8009c98 <__malloc_unlock>
 8009c3a:	f104 000b 	add.w	r0, r4, #11
 8009c3e:	1d23      	adds	r3, r4, #4
 8009c40:	f020 0007 	bic.w	r0, r0, #7
 8009c44:	1ac2      	subs	r2, r0, r3
 8009c46:	bf1c      	itt	ne
 8009c48:	1a1b      	subne	r3, r3, r0
 8009c4a:	50a3      	strne	r3, [r4, r2]
 8009c4c:	e7af      	b.n	8009bae <_malloc_r+0x22>
 8009c4e:	6862      	ldr	r2, [r4, #4]
 8009c50:	42a3      	cmp	r3, r4
 8009c52:	bf0c      	ite	eq
 8009c54:	f8c8 2000 	streq.w	r2, [r8]
 8009c58:	605a      	strne	r2, [r3, #4]
 8009c5a:	e7eb      	b.n	8009c34 <_malloc_r+0xa8>
 8009c5c:	4623      	mov	r3, r4
 8009c5e:	6864      	ldr	r4, [r4, #4]
 8009c60:	e7ae      	b.n	8009bc0 <_malloc_r+0x34>
 8009c62:	463c      	mov	r4, r7
 8009c64:	687f      	ldr	r7, [r7, #4]
 8009c66:	e7b6      	b.n	8009bd6 <_malloc_r+0x4a>
 8009c68:	461a      	mov	r2, r3
 8009c6a:	685b      	ldr	r3, [r3, #4]
 8009c6c:	42a3      	cmp	r3, r4
 8009c6e:	d1fb      	bne.n	8009c68 <_malloc_r+0xdc>
 8009c70:	2300      	movs	r3, #0
 8009c72:	6053      	str	r3, [r2, #4]
 8009c74:	e7de      	b.n	8009c34 <_malloc_r+0xa8>
 8009c76:	230c      	movs	r3, #12
 8009c78:	6033      	str	r3, [r6, #0]
 8009c7a:	4630      	mov	r0, r6
 8009c7c:	f000 f80c 	bl	8009c98 <__malloc_unlock>
 8009c80:	e794      	b.n	8009bac <_malloc_r+0x20>
 8009c82:	6005      	str	r5, [r0, #0]
 8009c84:	e7d6      	b.n	8009c34 <_malloc_r+0xa8>
 8009c86:	bf00      	nop
 8009c88:	20040938 	.word	0x20040938

08009c8c <__malloc_lock>:
 8009c8c:	4801      	ldr	r0, [pc, #4]	@ (8009c94 <__malloc_lock+0x8>)
 8009c8e:	f000 bea0 	b.w	800a9d2 <__retarget_lock_acquire_recursive>
 8009c92:	bf00      	nop
 8009c94:	20040a7c 	.word	0x20040a7c

08009c98 <__malloc_unlock>:
 8009c98:	4801      	ldr	r0, [pc, #4]	@ (8009ca0 <__malloc_unlock+0x8>)
 8009c9a:	f000 be9b 	b.w	800a9d4 <__retarget_lock_release_recursive>
 8009c9e:	bf00      	nop
 8009ca0:	20040a7c 	.word	0x20040a7c

08009ca4 <__cvt>:
 8009ca4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ca8:	ec57 6b10 	vmov	r6, r7, d0
 8009cac:	2f00      	cmp	r7, #0
 8009cae:	460c      	mov	r4, r1
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	463b      	mov	r3, r7
 8009cb4:	bfbb      	ittet	lt
 8009cb6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009cba:	461f      	movlt	r7, r3
 8009cbc:	2300      	movge	r3, #0
 8009cbe:	232d      	movlt	r3, #45	@ 0x2d
 8009cc0:	700b      	strb	r3, [r1, #0]
 8009cc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cc4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009cc8:	4691      	mov	r9, r2
 8009cca:	f023 0820 	bic.w	r8, r3, #32
 8009cce:	bfbc      	itt	lt
 8009cd0:	4632      	movlt	r2, r6
 8009cd2:	4616      	movlt	r6, r2
 8009cd4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009cd8:	d005      	beq.n	8009ce6 <__cvt+0x42>
 8009cda:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009cde:	d100      	bne.n	8009ce2 <__cvt+0x3e>
 8009ce0:	3401      	adds	r4, #1
 8009ce2:	2102      	movs	r1, #2
 8009ce4:	e000      	b.n	8009ce8 <__cvt+0x44>
 8009ce6:	2103      	movs	r1, #3
 8009ce8:	ab03      	add	r3, sp, #12
 8009cea:	9301      	str	r3, [sp, #4]
 8009cec:	ab02      	add	r3, sp, #8
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	ec47 6b10 	vmov	d0, r6, r7
 8009cf4:	4653      	mov	r3, sl
 8009cf6:	4622      	mov	r2, r4
 8009cf8:	f000 fef6 	bl	800aae8 <_dtoa_r>
 8009cfc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009d00:	4605      	mov	r5, r0
 8009d02:	d119      	bne.n	8009d38 <__cvt+0x94>
 8009d04:	f019 0f01 	tst.w	r9, #1
 8009d08:	d00e      	beq.n	8009d28 <__cvt+0x84>
 8009d0a:	eb00 0904 	add.w	r9, r0, r4
 8009d0e:	2200      	movs	r2, #0
 8009d10:	2300      	movs	r3, #0
 8009d12:	4630      	mov	r0, r6
 8009d14:	4639      	mov	r1, r7
 8009d16:	f7f6 feef 	bl	8000af8 <__aeabi_dcmpeq>
 8009d1a:	b108      	cbz	r0, 8009d20 <__cvt+0x7c>
 8009d1c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009d20:	2230      	movs	r2, #48	@ 0x30
 8009d22:	9b03      	ldr	r3, [sp, #12]
 8009d24:	454b      	cmp	r3, r9
 8009d26:	d31e      	bcc.n	8009d66 <__cvt+0xc2>
 8009d28:	9b03      	ldr	r3, [sp, #12]
 8009d2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d2c:	1b5b      	subs	r3, r3, r5
 8009d2e:	4628      	mov	r0, r5
 8009d30:	6013      	str	r3, [r2, #0]
 8009d32:	b004      	add	sp, #16
 8009d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009d3c:	eb00 0904 	add.w	r9, r0, r4
 8009d40:	d1e5      	bne.n	8009d0e <__cvt+0x6a>
 8009d42:	7803      	ldrb	r3, [r0, #0]
 8009d44:	2b30      	cmp	r3, #48	@ 0x30
 8009d46:	d10a      	bne.n	8009d5e <__cvt+0xba>
 8009d48:	2200      	movs	r2, #0
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	4639      	mov	r1, r7
 8009d50:	f7f6 fed2 	bl	8000af8 <__aeabi_dcmpeq>
 8009d54:	b918      	cbnz	r0, 8009d5e <__cvt+0xba>
 8009d56:	f1c4 0401 	rsb	r4, r4, #1
 8009d5a:	f8ca 4000 	str.w	r4, [sl]
 8009d5e:	f8da 3000 	ldr.w	r3, [sl]
 8009d62:	4499      	add	r9, r3
 8009d64:	e7d3      	b.n	8009d0e <__cvt+0x6a>
 8009d66:	1c59      	adds	r1, r3, #1
 8009d68:	9103      	str	r1, [sp, #12]
 8009d6a:	701a      	strb	r2, [r3, #0]
 8009d6c:	e7d9      	b.n	8009d22 <__cvt+0x7e>

08009d6e <__exponent>:
 8009d6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d70:	2900      	cmp	r1, #0
 8009d72:	bfba      	itte	lt
 8009d74:	4249      	neglt	r1, r1
 8009d76:	232d      	movlt	r3, #45	@ 0x2d
 8009d78:	232b      	movge	r3, #43	@ 0x2b
 8009d7a:	2909      	cmp	r1, #9
 8009d7c:	7002      	strb	r2, [r0, #0]
 8009d7e:	7043      	strb	r3, [r0, #1]
 8009d80:	dd29      	ble.n	8009dd6 <__exponent+0x68>
 8009d82:	f10d 0307 	add.w	r3, sp, #7
 8009d86:	461d      	mov	r5, r3
 8009d88:	270a      	movs	r7, #10
 8009d8a:	461a      	mov	r2, r3
 8009d8c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009d90:	fb07 1416 	mls	r4, r7, r6, r1
 8009d94:	3430      	adds	r4, #48	@ 0x30
 8009d96:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009d9a:	460c      	mov	r4, r1
 8009d9c:	2c63      	cmp	r4, #99	@ 0x63
 8009d9e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8009da2:	4631      	mov	r1, r6
 8009da4:	dcf1      	bgt.n	8009d8a <__exponent+0x1c>
 8009da6:	3130      	adds	r1, #48	@ 0x30
 8009da8:	1e94      	subs	r4, r2, #2
 8009daa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009dae:	1c41      	adds	r1, r0, #1
 8009db0:	4623      	mov	r3, r4
 8009db2:	42ab      	cmp	r3, r5
 8009db4:	d30a      	bcc.n	8009dcc <__exponent+0x5e>
 8009db6:	f10d 0309 	add.w	r3, sp, #9
 8009dba:	1a9b      	subs	r3, r3, r2
 8009dbc:	42ac      	cmp	r4, r5
 8009dbe:	bf88      	it	hi
 8009dc0:	2300      	movhi	r3, #0
 8009dc2:	3302      	adds	r3, #2
 8009dc4:	4403      	add	r3, r0
 8009dc6:	1a18      	subs	r0, r3, r0
 8009dc8:	b003      	add	sp, #12
 8009dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dcc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009dd0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009dd4:	e7ed      	b.n	8009db2 <__exponent+0x44>
 8009dd6:	2330      	movs	r3, #48	@ 0x30
 8009dd8:	3130      	adds	r1, #48	@ 0x30
 8009dda:	7083      	strb	r3, [r0, #2]
 8009ddc:	70c1      	strb	r1, [r0, #3]
 8009dde:	1d03      	adds	r3, r0, #4
 8009de0:	e7f1      	b.n	8009dc6 <__exponent+0x58>
	...

08009de4 <_printf_float>:
 8009de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de8:	b08d      	sub	sp, #52	@ 0x34
 8009dea:	460c      	mov	r4, r1
 8009dec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009df0:	4616      	mov	r6, r2
 8009df2:	461f      	mov	r7, r3
 8009df4:	4605      	mov	r5, r0
 8009df6:	f000 fd67 	bl	800a8c8 <_localeconv_r>
 8009dfa:	6803      	ldr	r3, [r0, #0]
 8009dfc:	9304      	str	r3, [sp, #16]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7f6 fa4e 	bl	80002a0 <strlen>
 8009e04:	2300      	movs	r3, #0
 8009e06:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e08:	f8d8 3000 	ldr.w	r3, [r8]
 8009e0c:	9005      	str	r0, [sp, #20]
 8009e0e:	3307      	adds	r3, #7
 8009e10:	f023 0307 	bic.w	r3, r3, #7
 8009e14:	f103 0208 	add.w	r2, r3, #8
 8009e18:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009e1c:	f8d4 b000 	ldr.w	fp, [r4]
 8009e20:	f8c8 2000 	str.w	r2, [r8]
 8009e24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e28:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009e2c:	9307      	str	r3, [sp, #28]
 8009e2e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009e32:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009e36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e3a:	4b9c      	ldr	r3, [pc, #624]	@ (800a0ac <_printf_float+0x2c8>)
 8009e3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e40:	f7f6 fe8c 	bl	8000b5c <__aeabi_dcmpun>
 8009e44:	bb70      	cbnz	r0, 8009ea4 <_printf_float+0xc0>
 8009e46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e4a:	4b98      	ldr	r3, [pc, #608]	@ (800a0ac <_printf_float+0x2c8>)
 8009e4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e50:	f7f6 fe66 	bl	8000b20 <__aeabi_dcmple>
 8009e54:	bb30      	cbnz	r0, 8009ea4 <_printf_float+0xc0>
 8009e56:	2200      	movs	r2, #0
 8009e58:	2300      	movs	r3, #0
 8009e5a:	4640      	mov	r0, r8
 8009e5c:	4649      	mov	r1, r9
 8009e5e:	f7f6 fe55 	bl	8000b0c <__aeabi_dcmplt>
 8009e62:	b110      	cbz	r0, 8009e6a <_printf_float+0x86>
 8009e64:	232d      	movs	r3, #45	@ 0x2d
 8009e66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e6a:	4a91      	ldr	r2, [pc, #580]	@ (800a0b0 <_printf_float+0x2cc>)
 8009e6c:	4b91      	ldr	r3, [pc, #580]	@ (800a0b4 <_printf_float+0x2d0>)
 8009e6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009e72:	bf8c      	ite	hi
 8009e74:	4690      	movhi	r8, r2
 8009e76:	4698      	movls	r8, r3
 8009e78:	2303      	movs	r3, #3
 8009e7a:	6123      	str	r3, [r4, #16]
 8009e7c:	f02b 0304 	bic.w	r3, fp, #4
 8009e80:	6023      	str	r3, [r4, #0]
 8009e82:	f04f 0900 	mov.w	r9, #0
 8009e86:	9700      	str	r7, [sp, #0]
 8009e88:	4633      	mov	r3, r6
 8009e8a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009e8c:	4621      	mov	r1, r4
 8009e8e:	4628      	mov	r0, r5
 8009e90:	f000 f9d2 	bl	800a238 <_printf_common>
 8009e94:	3001      	adds	r0, #1
 8009e96:	f040 808d 	bne.w	8009fb4 <_printf_float+0x1d0>
 8009e9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e9e:	b00d      	add	sp, #52	@ 0x34
 8009ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ea4:	4642      	mov	r2, r8
 8009ea6:	464b      	mov	r3, r9
 8009ea8:	4640      	mov	r0, r8
 8009eaa:	4649      	mov	r1, r9
 8009eac:	f7f6 fe56 	bl	8000b5c <__aeabi_dcmpun>
 8009eb0:	b140      	cbz	r0, 8009ec4 <_printf_float+0xe0>
 8009eb2:	464b      	mov	r3, r9
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	bfbc      	itt	lt
 8009eb8:	232d      	movlt	r3, #45	@ 0x2d
 8009eba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009ebe:	4a7e      	ldr	r2, [pc, #504]	@ (800a0b8 <_printf_float+0x2d4>)
 8009ec0:	4b7e      	ldr	r3, [pc, #504]	@ (800a0bc <_printf_float+0x2d8>)
 8009ec2:	e7d4      	b.n	8009e6e <_printf_float+0x8a>
 8009ec4:	6863      	ldr	r3, [r4, #4]
 8009ec6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009eca:	9206      	str	r2, [sp, #24]
 8009ecc:	1c5a      	adds	r2, r3, #1
 8009ece:	d13b      	bne.n	8009f48 <_printf_float+0x164>
 8009ed0:	2306      	movs	r3, #6
 8009ed2:	6063      	str	r3, [r4, #4]
 8009ed4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009ed8:	2300      	movs	r3, #0
 8009eda:	6022      	str	r2, [r4, #0]
 8009edc:	9303      	str	r3, [sp, #12]
 8009ede:	ab0a      	add	r3, sp, #40	@ 0x28
 8009ee0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009ee4:	ab09      	add	r3, sp, #36	@ 0x24
 8009ee6:	9300      	str	r3, [sp, #0]
 8009ee8:	6861      	ldr	r1, [r4, #4]
 8009eea:	ec49 8b10 	vmov	d0, r8, r9
 8009eee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	f7ff fed6 	bl	8009ca4 <__cvt>
 8009ef8:	9b06      	ldr	r3, [sp, #24]
 8009efa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009efc:	2b47      	cmp	r3, #71	@ 0x47
 8009efe:	4680      	mov	r8, r0
 8009f00:	d129      	bne.n	8009f56 <_printf_float+0x172>
 8009f02:	1cc8      	adds	r0, r1, #3
 8009f04:	db02      	blt.n	8009f0c <_printf_float+0x128>
 8009f06:	6863      	ldr	r3, [r4, #4]
 8009f08:	4299      	cmp	r1, r3
 8009f0a:	dd41      	ble.n	8009f90 <_printf_float+0x1ac>
 8009f0c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009f10:	fa5f fa8a 	uxtb.w	sl, sl
 8009f14:	3901      	subs	r1, #1
 8009f16:	4652      	mov	r2, sl
 8009f18:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009f1c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009f1e:	f7ff ff26 	bl	8009d6e <__exponent>
 8009f22:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009f24:	1813      	adds	r3, r2, r0
 8009f26:	2a01      	cmp	r2, #1
 8009f28:	4681      	mov	r9, r0
 8009f2a:	6123      	str	r3, [r4, #16]
 8009f2c:	dc02      	bgt.n	8009f34 <_printf_float+0x150>
 8009f2e:	6822      	ldr	r2, [r4, #0]
 8009f30:	07d2      	lsls	r2, r2, #31
 8009f32:	d501      	bpl.n	8009f38 <_printf_float+0x154>
 8009f34:	3301      	adds	r3, #1
 8009f36:	6123      	str	r3, [r4, #16]
 8009f38:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d0a2      	beq.n	8009e86 <_printf_float+0xa2>
 8009f40:	232d      	movs	r3, #45	@ 0x2d
 8009f42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f46:	e79e      	b.n	8009e86 <_printf_float+0xa2>
 8009f48:	9a06      	ldr	r2, [sp, #24]
 8009f4a:	2a47      	cmp	r2, #71	@ 0x47
 8009f4c:	d1c2      	bne.n	8009ed4 <_printf_float+0xf0>
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d1c0      	bne.n	8009ed4 <_printf_float+0xf0>
 8009f52:	2301      	movs	r3, #1
 8009f54:	e7bd      	b.n	8009ed2 <_printf_float+0xee>
 8009f56:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f5a:	d9db      	bls.n	8009f14 <_printf_float+0x130>
 8009f5c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009f60:	d118      	bne.n	8009f94 <_printf_float+0x1b0>
 8009f62:	2900      	cmp	r1, #0
 8009f64:	6863      	ldr	r3, [r4, #4]
 8009f66:	dd0b      	ble.n	8009f80 <_printf_float+0x19c>
 8009f68:	6121      	str	r1, [r4, #16]
 8009f6a:	b913      	cbnz	r3, 8009f72 <_printf_float+0x18e>
 8009f6c:	6822      	ldr	r2, [r4, #0]
 8009f6e:	07d0      	lsls	r0, r2, #31
 8009f70:	d502      	bpl.n	8009f78 <_printf_float+0x194>
 8009f72:	3301      	adds	r3, #1
 8009f74:	440b      	add	r3, r1
 8009f76:	6123      	str	r3, [r4, #16]
 8009f78:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009f7a:	f04f 0900 	mov.w	r9, #0
 8009f7e:	e7db      	b.n	8009f38 <_printf_float+0x154>
 8009f80:	b913      	cbnz	r3, 8009f88 <_printf_float+0x1a4>
 8009f82:	6822      	ldr	r2, [r4, #0]
 8009f84:	07d2      	lsls	r2, r2, #31
 8009f86:	d501      	bpl.n	8009f8c <_printf_float+0x1a8>
 8009f88:	3302      	adds	r3, #2
 8009f8a:	e7f4      	b.n	8009f76 <_printf_float+0x192>
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	e7f2      	b.n	8009f76 <_printf_float+0x192>
 8009f90:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009f94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f96:	4299      	cmp	r1, r3
 8009f98:	db05      	blt.n	8009fa6 <_printf_float+0x1c2>
 8009f9a:	6823      	ldr	r3, [r4, #0]
 8009f9c:	6121      	str	r1, [r4, #16]
 8009f9e:	07d8      	lsls	r0, r3, #31
 8009fa0:	d5ea      	bpl.n	8009f78 <_printf_float+0x194>
 8009fa2:	1c4b      	adds	r3, r1, #1
 8009fa4:	e7e7      	b.n	8009f76 <_printf_float+0x192>
 8009fa6:	2900      	cmp	r1, #0
 8009fa8:	bfd4      	ite	le
 8009faa:	f1c1 0202 	rsble	r2, r1, #2
 8009fae:	2201      	movgt	r2, #1
 8009fb0:	4413      	add	r3, r2
 8009fb2:	e7e0      	b.n	8009f76 <_printf_float+0x192>
 8009fb4:	6823      	ldr	r3, [r4, #0]
 8009fb6:	055a      	lsls	r2, r3, #21
 8009fb8:	d407      	bmi.n	8009fca <_printf_float+0x1e6>
 8009fba:	6923      	ldr	r3, [r4, #16]
 8009fbc:	4642      	mov	r2, r8
 8009fbe:	4631      	mov	r1, r6
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	47b8      	blx	r7
 8009fc4:	3001      	adds	r0, #1
 8009fc6:	d12b      	bne.n	800a020 <_printf_float+0x23c>
 8009fc8:	e767      	b.n	8009e9a <_printf_float+0xb6>
 8009fca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009fce:	f240 80dd 	bls.w	800a18c <_printf_float+0x3a8>
 8009fd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	2300      	movs	r3, #0
 8009fda:	f7f6 fd8d 	bl	8000af8 <__aeabi_dcmpeq>
 8009fde:	2800      	cmp	r0, #0
 8009fe0:	d033      	beq.n	800a04a <_printf_float+0x266>
 8009fe2:	4a37      	ldr	r2, [pc, #220]	@ (800a0c0 <_printf_float+0x2dc>)
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	4631      	mov	r1, r6
 8009fe8:	4628      	mov	r0, r5
 8009fea:	47b8      	blx	r7
 8009fec:	3001      	adds	r0, #1
 8009fee:	f43f af54 	beq.w	8009e9a <_printf_float+0xb6>
 8009ff2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009ff6:	4543      	cmp	r3, r8
 8009ff8:	db02      	blt.n	800a000 <_printf_float+0x21c>
 8009ffa:	6823      	ldr	r3, [r4, #0]
 8009ffc:	07d8      	lsls	r0, r3, #31
 8009ffe:	d50f      	bpl.n	800a020 <_printf_float+0x23c>
 800a000:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a004:	4631      	mov	r1, r6
 800a006:	4628      	mov	r0, r5
 800a008:	47b8      	blx	r7
 800a00a:	3001      	adds	r0, #1
 800a00c:	f43f af45 	beq.w	8009e9a <_printf_float+0xb6>
 800a010:	f04f 0900 	mov.w	r9, #0
 800a014:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a018:	f104 0a1a 	add.w	sl, r4, #26
 800a01c:	45c8      	cmp	r8, r9
 800a01e:	dc09      	bgt.n	800a034 <_printf_float+0x250>
 800a020:	6823      	ldr	r3, [r4, #0]
 800a022:	079b      	lsls	r3, r3, #30
 800a024:	f100 8103 	bmi.w	800a22e <_printf_float+0x44a>
 800a028:	68e0      	ldr	r0, [r4, #12]
 800a02a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a02c:	4298      	cmp	r0, r3
 800a02e:	bfb8      	it	lt
 800a030:	4618      	movlt	r0, r3
 800a032:	e734      	b.n	8009e9e <_printf_float+0xba>
 800a034:	2301      	movs	r3, #1
 800a036:	4652      	mov	r2, sl
 800a038:	4631      	mov	r1, r6
 800a03a:	4628      	mov	r0, r5
 800a03c:	47b8      	blx	r7
 800a03e:	3001      	adds	r0, #1
 800a040:	f43f af2b 	beq.w	8009e9a <_printf_float+0xb6>
 800a044:	f109 0901 	add.w	r9, r9, #1
 800a048:	e7e8      	b.n	800a01c <_printf_float+0x238>
 800a04a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	dc39      	bgt.n	800a0c4 <_printf_float+0x2e0>
 800a050:	4a1b      	ldr	r2, [pc, #108]	@ (800a0c0 <_printf_float+0x2dc>)
 800a052:	2301      	movs	r3, #1
 800a054:	4631      	mov	r1, r6
 800a056:	4628      	mov	r0, r5
 800a058:	47b8      	blx	r7
 800a05a:	3001      	adds	r0, #1
 800a05c:	f43f af1d 	beq.w	8009e9a <_printf_float+0xb6>
 800a060:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a064:	ea59 0303 	orrs.w	r3, r9, r3
 800a068:	d102      	bne.n	800a070 <_printf_float+0x28c>
 800a06a:	6823      	ldr	r3, [r4, #0]
 800a06c:	07d9      	lsls	r1, r3, #31
 800a06e:	d5d7      	bpl.n	800a020 <_printf_float+0x23c>
 800a070:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a074:	4631      	mov	r1, r6
 800a076:	4628      	mov	r0, r5
 800a078:	47b8      	blx	r7
 800a07a:	3001      	adds	r0, #1
 800a07c:	f43f af0d 	beq.w	8009e9a <_printf_float+0xb6>
 800a080:	f04f 0a00 	mov.w	sl, #0
 800a084:	f104 0b1a 	add.w	fp, r4, #26
 800a088:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a08a:	425b      	negs	r3, r3
 800a08c:	4553      	cmp	r3, sl
 800a08e:	dc01      	bgt.n	800a094 <_printf_float+0x2b0>
 800a090:	464b      	mov	r3, r9
 800a092:	e793      	b.n	8009fbc <_printf_float+0x1d8>
 800a094:	2301      	movs	r3, #1
 800a096:	465a      	mov	r2, fp
 800a098:	4631      	mov	r1, r6
 800a09a:	4628      	mov	r0, r5
 800a09c:	47b8      	blx	r7
 800a09e:	3001      	adds	r0, #1
 800a0a0:	f43f aefb 	beq.w	8009e9a <_printf_float+0xb6>
 800a0a4:	f10a 0a01 	add.w	sl, sl, #1
 800a0a8:	e7ee      	b.n	800a088 <_printf_float+0x2a4>
 800a0aa:	bf00      	nop
 800a0ac:	7fefffff 	.word	0x7fefffff
 800a0b0:	0800c504 	.word	0x0800c504
 800a0b4:	0800c500 	.word	0x0800c500
 800a0b8:	0800c50c 	.word	0x0800c50c
 800a0bc:	0800c508 	.word	0x0800c508
 800a0c0:	0800c510 	.word	0x0800c510
 800a0c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a0c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a0ca:	4553      	cmp	r3, sl
 800a0cc:	bfa8      	it	ge
 800a0ce:	4653      	movge	r3, sl
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	4699      	mov	r9, r3
 800a0d4:	dc36      	bgt.n	800a144 <_printf_float+0x360>
 800a0d6:	f04f 0b00 	mov.w	fp, #0
 800a0da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0de:	f104 021a 	add.w	r2, r4, #26
 800a0e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a0e4:	9306      	str	r3, [sp, #24]
 800a0e6:	eba3 0309 	sub.w	r3, r3, r9
 800a0ea:	455b      	cmp	r3, fp
 800a0ec:	dc31      	bgt.n	800a152 <_printf_float+0x36e>
 800a0ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0f0:	459a      	cmp	sl, r3
 800a0f2:	dc3a      	bgt.n	800a16a <_printf_float+0x386>
 800a0f4:	6823      	ldr	r3, [r4, #0]
 800a0f6:	07da      	lsls	r2, r3, #31
 800a0f8:	d437      	bmi.n	800a16a <_printf_float+0x386>
 800a0fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0fc:	ebaa 0903 	sub.w	r9, sl, r3
 800a100:	9b06      	ldr	r3, [sp, #24]
 800a102:	ebaa 0303 	sub.w	r3, sl, r3
 800a106:	4599      	cmp	r9, r3
 800a108:	bfa8      	it	ge
 800a10a:	4699      	movge	r9, r3
 800a10c:	f1b9 0f00 	cmp.w	r9, #0
 800a110:	dc33      	bgt.n	800a17a <_printf_float+0x396>
 800a112:	f04f 0800 	mov.w	r8, #0
 800a116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a11a:	f104 0b1a 	add.w	fp, r4, #26
 800a11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a120:	ebaa 0303 	sub.w	r3, sl, r3
 800a124:	eba3 0309 	sub.w	r3, r3, r9
 800a128:	4543      	cmp	r3, r8
 800a12a:	f77f af79 	ble.w	800a020 <_printf_float+0x23c>
 800a12e:	2301      	movs	r3, #1
 800a130:	465a      	mov	r2, fp
 800a132:	4631      	mov	r1, r6
 800a134:	4628      	mov	r0, r5
 800a136:	47b8      	blx	r7
 800a138:	3001      	adds	r0, #1
 800a13a:	f43f aeae 	beq.w	8009e9a <_printf_float+0xb6>
 800a13e:	f108 0801 	add.w	r8, r8, #1
 800a142:	e7ec      	b.n	800a11e <_printf_float+0x33a>
 800a144:	4642      	mov	r2, r8
 800a146:	4631      	mov	r1, r6
 800a148:	4628      	mov	r0, r5
 800a14a:	47b8      	blx	r7
 800a14c:	3001      	adds	r0, #1
 800a14e:	d1c2      	bne.n	800a0d6 <_printf_float+0x2f2>
 800a150:	e6a3      	b.n	8009e9a <_printf_float+0xb6>
 800a152:	2301      	movs	r3, #1
 800a154:	4631      	mov	r1, r6
 800a156:	4628      	mov	r0, r5
 800a158:	9206      	str	r2, [sp, #24]
 800a15a:	47b8      	blx	r7
 800a15c:	3001      	adds	r0, #1
 800a15e:	f43f ae9c 	beq.w	8009e9a <_printf_float+0xb6>
 800a162:	9a06      	ldr	r2, [sp, #24]
 800a164:	f10b 0b01 	add.w	fp, fp, #1
 800a168:	e7bb      	b.n	800a0e2 <_printf_float+0x2fe>
 800a16a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a16e:	4631      	mov	r1, r6
 800a170:	4628      	mov	r0, r5
 800a172:	47b8      	blx	r7
 800a174:	3001      	adds	r0, #1
 800a176:	d1c0      	bne.n	800a0fa <_printf_float+0x316>
 800a178:	e68f      	b.n	8009e9a <_printf_float+0xb6>
 800a17a:	9a06      	ldr	r2, [sp, #24]
 800a17c:	464b      	mov	r3, r9
 800a17e:	4442      	add	r2, r8
 800a180:	4631      	mov	r1, r6
 800a182:	4628      	mov	r0, r5
 800a184:	47b8      	blx	r7
 800a186:	3001      	adds	r0, #1
 800a188:	d1c3      	bne.n	800a112 <_printf_float+0x32e>
 800a18a:	e686      	b.n	8009e9a <_printf_float+0xb6>
 800a18c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a190:	f1ba 0f01 	cmp.w	sl, #1
 800a194:	dc01      	bgt.n	800a19a <_printf_float+0x3b6>
 800a196:	07db      	lsls	r3, r3, #31
 800a198:	d536      	bpl.n	800a208 <_printf_float+0x424>
 800a19a:	2301      	movs	r3, #1
 800a19c:	4642      	mov	r2, r8
 800a19e:	4631      	mov	r1, r6
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	47b8      	blx	r7
 800a1a4:	3001      	adds	r0, #1
 800a1a6:	f43f ae78 	beq.w	8009e9a <_printf_float+0xb6>
 800a1aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1ae:	4631      	mov	r1, r6
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	47b8      	blx	r7
 800a1b4:	3001      	adds	r0, #1
 800a1b6:	f43f ae70 	beq.w	8009e9a <_printf_float+0xb6>
 800a1ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a1be:	2200      	movs	r2, #0
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a1c6:	f7f6 fc97 	bl	8000af8 <__aeabi_dcmpeq>
 800a1ca:	b9c0      	cbnz	r0, 800a1fe <_printf_float+0x41a>
 800a1cc:	4653      	mov	r3, sl
 800a1ce:	f108 0201 	add.w	r2, r8, #1
 800a1d2:	4631      	mov	r1, r6
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	47b8      	blx	r7
 800a1d8:	3001      	adds	r0, #1
 800a1da:	d10c      	bne.n	800a1f6 <_printf_float+0x412>
 800a1dc:	e65d      	b.n	8009e9a <_printf_float+0xb6>
 800a1de:	2301      	movs	r3, #1
 800a1e0:	465a      	mov	r2, fp
 800a1e2:	4631      	mov	r1, r6
 800a1e4:	4628      	mov	r0, r5
 800a1e6:	47b8      	blx	r7
 800a1e8:	3001      	adds	r0, #1
 800a1ea:	f43f ae56 	beq.w	8009e9a <_printf_float+0xb6>
 800a1ee:	f108 0801 	add.w	r8, r8, #1
 800a1f2:	45d0      	cmp	r8, sl
 800a1f4:	dbf3      	blt.n	800a1de <_printf_float+0x3fa>
 800a1f6:	464b      	mov	r3, r9
 800a1f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a1fc:	e6df      	b.n	8009fbe <_printf_float+0x1da>
 800a1fe:	f04f 0800 	mov.w	r8, #0
 800a202:	f104 0b1a 	add.w	fp, r4, #26
 800a206:	e7f4      	b.n	800a1f2 <_printf_float+0x40e>
 800a208:	2301      	movs	r3, #1
 800a20a:	4642      	mov	r2, r8
 800a20c:	e7e1      	b.n	800a1d2 <_printf_float+0x3ee>
 800a20e:	2301      	movs	r3, #1
 800a210:	464a      	mov	r2, r9
 800a212:	4631      	mov	r1, r6
 800a214:	4628      	mov	r0, r5
 800a216:	47b8      	blx	r7
 800a218:	3001      	adds	r0, #1
 800a21a:	f43f ae3e 	beq.w	8009e9a <_printf_float+0xb6>
 800a21e:	f108 0801 	add.w	r8, r8, #1
 800a222:	68e3      	ldr	r3, [r4, #12]
 800a224:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a226:	1a5b      	subs	r3, r3, r1
 800a228:	4543      	cmp	r3, r8
 800a22a:	dcf0      	bgt.n	800a20e <_printf_float+0x42a>
 800a22c:	e6fc      	b.n	800a028 <_printf_float+0x244>
 800a22e:	f04f 0800 	mov.w	r8, #0
 800a232:	f104 0919 	add.w	r9, r4, #25
 800a236:	e7f4      	b.n	800a222 <_printf_float+0x43e>

0800a238 <_printf_common>:
 800a238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a23c:	4616      	mov	r6, r2
 800a23e:	4698      	mov	r8, r3
 800a240:	688a      	ldr	r2, [r1, #8]
 800a242:	690b      	ldr	r3, [r1, #16]
 800a244:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a248:	4293      	cmp	r3, r2
 800a24a:	bfb8      	it	lt
 800a24c:	4613      	movlt	r3, r2
 800a24e:	6033      	str	r3, [r6, #0]
 800a250:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a254:	4607      	mov	r7, r0
 800a256:	460c      	mov	r4, r1
 800a258:	b10a      	cbz	r2, 800a25e <_printf_common+0x26>
 800a25a:	3301      	adds	r3, #1
 800a25c:	6033      	str	r3, [r6, #0]
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	0699      	lsls	r1, r3, #26
 800a262:	bf42      	ittt	mi
 800a264:	6833      	ldrmi	r3, [r6, #0]
 800a266:	3302      	addmi	r3, #2
 800a268:	6033      	strmi	r3, [r6, #0]
 800a26a:	6825      	ldr	r5, [r4, #0]
 800a26c:	f015 0506 	ands.w	r5, r5, #6
 800a270:	d106      	bne.n	800a280 <_printf_common+0x48>
 800a272:	f104 0a19 	add.w	sl, r4, #25
 800a276:	68e3      	ldr	r3, [r4, #12]
 800a278:	6832      	ldr	r2, [r6, #0]
 800a27a:	1a9b      	subs	r3, r3, r2
 800a27c:	42ab      	cmp	r3, r5
 800a27e:	dc26      	bgt.n	800a2ce <_printf_common+0x96>
 800a280:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a284:	6822      	ldr	r2, [r4, #0]
 800a286:	3b00      	subs	r3, #0
 800a288:	bf18      	it	ne
 800a28a:	2301      	movne	r3, #1
 800a28c:	0692      	lsls	r2, r2, #26
 800a28e:	d42b      	bmi.n	800a2e8 <_printf_common+0xb0>
 800a290:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a294:	4641      	mov	r1, r8
 800a296:	4638      	mov	r0, r7
 800a298:	47c8      	blx	r9
 800a29a:	3001      	adds	r0, #1
 800a29c:	d01e      	beq.n	800a2dc <_printf_common+0xa4>
 800a29e:	6823      	ldr	r3, [r4, #0]
 800a2a0:	6922      	ldr	r2, [r4, #16]
 800a2a2:	f003 0306 	and.w	r3, r3, #6
 800a2a6:	2b04      	cmp	r3, #4
 800a2a8:	bf02      	ittt	eq
 800a2aa:	68e5      	ldreq	r5, [r4, #12]
 800a2ac:	6833      	ldreq	r3, [r6, #0]
 800a2ae:	1aed      	subeq	r5, r5, r3
 800a2b0:	68a3      	ldr	r3, [r4, #8]
 800a2b2:	bf0c      	ite	eq
 800a2b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a2b8:	2500      	movne	r5, #0
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	bfc4      	itt	gt
 800a2be:	1a9b      	subgt	r3, r3, r2
 800a2c0:	18ed      	addgt	r5, r5, r3
 800a2c2:	2600      	movs	r6, #0
 800a2c4:	341a      	adds	r4, #26
 800a2c6:	42b5      	cmp	r5, r6
 800a2c8:	d11a      	bne.n	800a300 <_printf_common+0xc8>
 800a2ca:	2000      	movs	r0, #0
 800a2cc:	e008      	b.n	800a2e0 <_printf_common+0xa8>
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	4652      	mov	r2, sl
 800a2d2:	4641      	mov	r1, r8
 800a2d4:	4638      	mov	r0, r7
 800a2d6:	47c8      	blx	r9
 800a2d8:	3001      	adds	r0, #1
 800a2da:	d103      	bne.n	800a2e4 <_printf_common+0xac>
 800a2dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a2e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2e4:	3501      	adds	r5, #1
 800a2e6:	e7c6      	b.n	800a276 <_printf_common+0x3e>
 800a2e8:	18e1      	adds	r1, r4, r3
 800a2ea:	1c5a      	adds	r2, r3, #1
 800a2ec:	2030      	movs	r0, #48	@ 0x30
 800a2ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a2f2:	4422      	add	r2, r4
 800a2f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a2f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a2fc:	3302      	adds	r3, #2
 800a2fe:	e7c7      	b.n	800a290 <_printf_common+0x58>
 800a300:	2301      	movs	r3, #1
 800a302:	4622      	mov	r2, r4
 800a304:	4641      	mov	r1, r8
 800a306:	4638      	mov	r0, r7
 800a308:	47c8      	blx	r9
 800a30a:	3001      	adds	r0, #1
 800a30c:	d0e6      	beq.n	800a2dc <_printf_common+0xa4>
 800a30e:	3601      	adds	r6, #1
 800a310:	e7d9      	b.n	800a2c6 <_printf_common+0x8e>
	...

0800a314 <_printf_i>:
 800a314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a318:	7e0f      	ldrb	r7, [r1, #24]
 800a31a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a31c:	2f78      	cmp	r7, #120	@ 0x78
 800a31e:	4691      	mov	r9, r2
 800a320:	4680      	mov	r8, r0
 800a322:	460c      	mov	r4, r1
 800a324:	469a      	mov	sl, r3
 800a326:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a32a:	d807      	bhi.n	800a33c <_printf_i+0x28>
 800a32c:	2f62      	cmp	r7, #98	@ 0x62
 800a32e:	d80a      	bhi.n	800a346 <_printf_i+0x32>
 800a330:	2f00      	cmp	r7, #0
 800a332:	f000 80d1 	beq.w	800a4d8 <_printf_i+0x1c4>
 800a336:	2f58      	cmp	r7, #88	@ 0x58
 800a338:	f000 80b8 	beq.w	800a4ac <_printf_i+0x198>
 800a33c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a340:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a344:	e03a      	b.n	800a3bc <_printf_i+0xa8>
 800a346:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a34a:	2b15      	cmp	r3, #21
 800a34c:	d8f6      	bhi.n	800a33c <_printf_i+0x28>
 800a34e:	a101      	add	r1, pc, #4	@ (adr r1, 800a354 <_printf_i+0x40>)
 800a350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a354:	0800a3ad 	.word	0x0800a3ad
 800a358:	0800a3c1 	.word	0x0800a3c1
 800a35c:	0800a33d 	.word	0x0800a33d
 800a360:	0800a33d 	.word	0x0800a33d
 800a364:	0800a33d 	.word	0x0800a33d
 800a368:	0800a33d 	.word	0x0800a33d
 800a36c:	0800a3c1 	.word	0x0800a3c1
 800a370:	0800a33d 	.word	0x0800a33d
 800a374:	0800a33d 	.word	0x0800a33d
 800a378:	0800a33d 	.word	0x0800a33d
 800a37c:	0800a33d 	.word	0x0800a33d
 800a380:	0800a4bf 	.word	0x0800a4bf
 800a384:	0800a3eb 	.word	0x0800a3eb
 800a388:	0800a479 	.word	0x0800a479
 800a38c:	0800a33d 	.word	0x0800a33d
 800a390:	0800a33d 	.word	0x0800a33d
 800a394:	0800a4e1 	.word	0x0800a4e1
 800a398:	0800a33d 	.word	0x0800a33d
 800a39c:	0800a3eb 	.word	0x0800a3eb
 800a3a0:	0800a33d 	.word	0x0800a33d
 800a3a4:	0800a33d 	.word	0x0800a33d
 800a3a8:	0800a481 	.word	0x0800a481
 800a3ac:	6833      	ldr	r3, [r6, #0]
 800a3ae:	1d1a      	adds	r2, r3, #4
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	6032      	str	r2, [r6, #0]
 800a3b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a3b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e09c      	b.n	800a4fa <_printf_i+0x1e6>
 800a3c0:	6833      	ldr	r3, [r6, #0]
 800a3c2:	6820      	ldr	r0, [r4, #0]
 800a3c4:	1d19      	adds	r1, r3, #4
 800a3c6:	6031      	str	r1, [r6, #0]
 800a3c8:	0606      	lsls	r6, r0, #24
 800a3ca:	d501      	bpl.n	800a3d0 <_printf_i+0xbc>
 800a3cc:	681d      	ldr	r5, [r3, #0]
 800a3ce:	e003      	b.n	800a3d8 <_printf_i+0xc4>
 800a3d0:	0645      	lsls	r5, r0, #25
 800a3d2:	d5fb      	bpl.n	800a3cc <_printf_i+0xb8>
 800a3d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a3d8:	2d00      	cmp	r5, #0
 800a3da:	da03      	bge.n	800a3e4 <_printf_i+0xd0>
 800a3dc:	232d      	movs	r3, #45	@ 0x2d
 800a3de:	426d      	negs	r5, r5
 800a3e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a3e4:	4858      	ldr	r0, [pc, #352]	@ (800a548 <_printf_i+0x234>)
 800a3e6:	230a      	movs	r3, #10
 800a3e8:	e011      	b.n	800a40e <_printf_i+0xfa>
 800a3ea:	6821      	ldr	r1, [r4, #0]
 800a3ec:	6833      	ldr	r3, [r6, #0]
 800a3ee:	0608      	lsls	r0, r1, #24
 800a3f0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a3f4:	d402      	bmi.n	800a3fc <_printf_i+0xe8>
 800a3f6:	0649      	lsls	r1, r1, #25
 800a3f8:	bf48      	it	mi
 800a3fa:	b2ad      	uxthmi	r5, r5
 800a3fc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a3fe:	4852      	ldr	r0, [pc, #328]	@ (800a548 <_printf_i+0x234>)
 800a400:	6033      	str	r3, [r6, #0]
 800a402:	bf14      	ite	ne
 800a404:	230a      	movne	r3, #10
 800a406:	2308      	moveq	r3, #8
 800a408:	2100      	movs	r1, #0
 800a40a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a40e:	6866      	ldr	r6, [r4, #4]
 800a410:	60a6      	str	r6, [r4, #8]
 800a412:	2e00      	cmp	r6, #0
 800a414:	db05      	blt.n	800a422 <_printf_i+0x10e>
 800a416:	6821      	ldr	r1, [r4, #0]
 800a418:	432e      	orrs	r6, r5
 800a41a:	f021 0104 	bic.w	r1, r1, #4
 800a41e:	6021      	str	r1, [r4, #0]
 800a420:	d04b      	beq.n	800a4ba <_printf_i+0x1a6>
 800a422:	4616      	mov	r6, r2
 800a424:	fbb5 f1f3 	udiv	r1, r5, r3
 800a428:	fb03 5711 	mls	r7, r3, r1, r5
 800a42c:	5dc7      	ldrb	r7, [r0, r7]
 800a42e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a432:	462f      	mov	r7, r5
 800a434:	42bb      	cmp	r3, r7
 800a436:	460d      	mov	r5, r1
 800a438:	d9f4      	bls.n	800a424 <_printf_i+0x110>
 800a43a:	2b08      	cmp	r3, #8
 800a43c:	d10b      	bne.n	800a456 <_printf_i+0x142>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	07df      	lsls	r7, r3, #31
 800a442:	d508      	bpl.n	800a456 <_printf_i+0x142>
 800a444:	6923      	ldr	r3, [r4, #16]
 800a446:	6861      	ldr	r1, [r4, #4]
 800a448:	4299      	cmp	r1, r3
 800a44a:	bfde      	ittt	le
 800a44c:	2330      	movle	r3, #48	@ 0x30
 800a44e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a452:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a456:	1b92      	subs	r2, r2, r6
 800a458:	6122      	str	r2, [r4, #16]
 800a45a:	f8cd a000 	str.w	sl, [sp]
 800a45e:	464b      	mov	r3, r9
 800a460:	aa03      	add	r2, sp, #12
 800a462:	4621      	mov	r1, r4
 800a464:	4640      	mov	r0, r8
 800a466:	f7ff fee7 	bl	800a238 <_printf_common>
 800a46a:	3001      	adds	r0, #1
 800a46c:	d14a      	bne.n	800a504 <_printf_i+0x1f0>
 800a46e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a472:	b004      	add	sp, #16
 800a474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	f043 0320 	orr.w	r3, r3, #32
 800a47e:	6023      	str	r3, [r4, #0]
 800a480:	4832      	ldr	r0, [pc, #200]	@ (800a54c <_printf_i+0x238>)
 800a482:	2778      	movs	r7, #120	@ 0x78
 800a484:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a488:	6823      	ldr	r3, [r4, #0]
 800a48a:	6831      	ldr	r1, [r6, #0]
 800a48c:	061f      	lsls	r7, r3, #24
 800a48e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a492:	d402      	bmi.n	800a49a <_printf_i+0x186>
 800a494:	065f      	lsls	r7, r3, #25
 800a496:	bf48      	it	mi
 800a498:	b2ad      	uxthmi	r5, r5
 800a49a:	6031      	str	r1, [r6, #0]
 800a49c:	07d9      	lsls	r1, r3, #31
 800a49e:	bf44      	itt	mi
 800a4a0:	f043 0320 	orrmi.w	r3, r3, #32
 800a4a4:	6023      	strmi	r3, [r4, #0]
 800a4a6:	b11d      	cbz	r5, 800a4b0 <_printf_i+0x19c>
 800a4a8:	2310      	movs	r3, #16
 800a4aa:	e7ad      	b.n	800a408 <_printf_i+0xf4>
 800a4ac:	4826      	ldr	r0, [pc, #152]	@ (800a548 <_printf_i+0x234>)
 800a4ae:	e7e9      	b.n	800a484 <_printf_i+0x170>
 800a4b0:	6823      	ldr	r3, [r4, #0]
 800a4b2:	f023 0320 	bic.w	r3, r3, #32
 800a4b6:	6023      	str	r3, [r4, #0]
 800a4b8:	e7f6      	b.n	800a4a8 <_printf_i+0x194>
 800a4ba:	4616      	mov	r6, r2
 800a4bc:	e7bd      	b.n	800a43a <_printf_i+0x126>
 800a4be:	6833      	ldr	r3, [r6, #0]
 800a4c0:	6825      	ldr	r5, [r4, #0]
 800a4c2:	6961      	ldr	r1, [r4, #20]
 800a4c4:	1d18      	adds	r0, r3, #4
 800a4c6:	6030      	str	r0, [r6, #0]
 800a4c8:	062e      	lsls	r6, r5, #24
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	d501      	bpl.n	800a4d2 <_printf_i+0x1be>
 800a4ce:	6019      	str	r1, [r3, #0]
 800a4d0:	e002      	b.n	800a4d8 <_printf_i+0x1c4>
 800a4d2:	0668      	lsls	r0, r5, #25
 800a4d4:	d5fb      	bpl.n	800a4ce <_printf_i+0x1ba>
 800a4d6:	8019      	strh	r1, [r3, #0]
 800a4d8:	2300      	movs	r3, #0
 800a4da:	6123      	str	r3, [r4, #16]
 800a4dc:	4616      	mov	r6, r2
 800a4de:	e7bc      	b.n	800a45a <_printf_i+0x146>
 800a4e0:	6833      	ldr	r3, [r6, #0]
 800a4e2:	1d1a      	adds	r2, r3, #4
 800a4e4:	6032      	str	r2, [r6, #0]
 800a4e6:	681e      	ldr	r6, [r3, #0]
 800a4e8:	6862      	ldr	r2, [r4, #4]
 800a4ea:	2100      	movs	r1, #0
 800a4ec:	4630      	mov	r0, r6
 800a4ee:	f7f5 fe87 	bl	8000200 <memchr>
 800a4f2:	b108      	cbz	r0, 800a4f8 <_printf_i+0x1e4>
 800a4f4:	1b80      	subs	r0, r0, r6
 800a4f6:	6060      	str	r0, [r4, #4]
 800a4f8:	6863      	ldr	r3, [r4, #4]
 800a4fa:	6123      	str	r3, [r4, #16]
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a502:	e7aa      	b.n	800a45a <_printf_i+0x146>
 800a504:	6923      	ldr	r3, [r4, #16]
 800a506:	4632      	mov	r2, r6
 800a508:	4649      	mov	r1, r9
 800a50a:	4640      	mov	r0, r8
 800a50c:	47d0      	blx	sl
 800a50e:	3001      	adds	r0, #1
 800a510:	d0ad      	beq.n	800a46e <_printf_i+0x15a>
 800a512:	6823      	ldr	r3, [r4, #0]
 800a514:	079b      	lsls	r3, r3, #30
 800a516:	d413      	bmi.n	800a540 <_printf_i+0x22c>
 800a518:	68e0      	ldr	r0, [r4, #12]
 800a51a:	9b03      	ldr	r3, [sp, #12]
 800a51c:	4298      	cmp	r0, r3
 800a51e:	bfb8      	it	lt
 800a520:	4618      	movlt	r0, r3
 800a522:	e7a6      	b.n	800a472 <_printf_i+0x15e>
 800a524:	2301      	movs	r3, #1
 800a526:	4632      	mov	r2, r6
 800a528:	4649      	mov	r1, r9
 800a52a:	4640      	mov	r0, r8
 800a52c:	47d0      	blx	sl
 800a52e:	3001      	adds	r0, #1
 800a530:	d09d      	beq.n	800a46e <_printf_i+0x15a>
 800a532:	3501      	adds	r5, #1
 800a534:	68e3      	ldr	r3, [r4, #12]
 800a536:	9903      	ldr	r1, [sp, #12]
 800a538:	1a5b      	subs	r3, r3, r1
 800a53a:	42ab      	cmp	r3, r5
 800a53c:	dcf2      	bgt.n	800a524 <_printf_i+0x210>
 800a53e:	e7eb      	b.n	800a518 <_printf_i+0x204>
 800a540:	2500      	movs	r5, #0
 800a542:	f104 0619 	add.w	r6, r4, #25
 800a546:	e7f5      	b.n	800a534 <_printf_i+0x220>
 800a548:	0800c512 	.word	0x0800c512
 800a54c:	0800c523 	.word	0x0800c523

0800a550 <std>:
 800a550:	2300      	movs	r3, #0
 800a552:	b510      	push	{r4, lr}
 800a554:	4604      	mov	r4, r0
 800a556:	e9c0 3300 	strd	r3, r3, [r0]
 800a55a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a55e:	6083      	str	r3, [r0, #8]
 800a560:	8181      	strh	r1, [r0, #12]
 800a562:	6643      	str	r3, [r0, #100]	@ 0x64
 800a564:	81c2      	strh	r2, [r0, #14]
 800a566:	6183      	str	r3, [r0, #24]
 800a568:	4619      	mov	r1, r3
 800a56a:	2208      	movs	r2, #8
 800a56c:	305c      	adds	r0, #92	@ 0x5c
 800a56e:	f000 f9a3 	bl	800a8b8 <memset>
 800a572:	4b0d      	ldr	r3, [pc, #52]	@ (800a5a8 <std+0x58>)
 800a574:	6263      	str	r3, [r4, #36]	@ 0x24
 800a576:	4b0d      	ldr	r3, [pc, #52]	@ (800a5ac <std+0x5c>)
 800a578:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a57a:	4b0d      	ldr	r3, [pc, #52]	@ (800a5b0 <std+0x60>)
 800a57c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a57e:	4b0d      	ldr	r3, [pc, #52]	@ (800a5b4 <std+0x64>)
 800a580:	6323      	str	r3, [r4, #48]	@ 0x30
 800a582:	4b0d      	ldr	r3, [pc, #52]	@ (800a5b8 <std+0x68>)
 800a584:	6224      	str	r4, [r4, #32]
 800a586:	429c      	cmp	r4, r3
 800a588:	d006      	beq.n	800a598 <std+0x48>
 800a58a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a58e:	4294      	cmp	r4, r2
 800a590:	d002      	beq.n	800a598 <std+0x48>
 800a592:	33d0      	adds	r3, #208	@ 0xd0
 800a594:	429c      	cmp	r4, r3
 800a596:	d105      	bne.n	800a5a4 <std+0x54>
 800a598:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a59c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5a0:	f000 ba16 	b.w	800a9d0 <__retarget_lock_init_recursive>
 800a5a4:	bd10      	pop	{r4, pc}
 800a5a6:	bf00      	nop
 800a5a8:	0800a6d5 	.word	0x0800a6d5
 800a5ac:	0800a6f7 	.word	0x0800a6f7
 800a5b0:	0800a72f 	.word	0x0800a72f
 800a5b4:	0800a753 	.word	0x0800a753
 800a5b8:	2004093c 	.word	0x2004093c

0800a5bc <stdio_exit_handler>:
 800a5bc:	4a02      	ldr	r2, [pc, #8]	@ (800a5c8 <stdio_exit_handler+0xc>)
 800a5be:	4903      	ldr	r1, [pc, #12]	@ (800a5cc <stdio_exit_handler+0x10>)
 800a5c0:	4803      	ldr	r0, [pc, #12]	@ (800a5d0 <stdio_exit_handler+0x14>)
 800a5c2:	f000 b869 	b.w	800a698 <_fwalk_sglue>
 800a5c6:	bf00      	nop
 800a5c8:	2004000c 	.word	0x2004000c
 800a5cc:	0800c19d 	.word	0x0800c19d
 800a5d0:	2004001c 	.word	0x2004001c

0800a5d4 <cleanup_stdio>:
 800a5d4:	6841      	ldr	r1, [r0, #4]
 800a5d6:	4b0c      	ldr	r3, [pc, #48]	@ (800a608 <cleanup_stdio+0x34>)
 800a5d8:	4299      	cmp	r1, r3
 800a5da:	b510      	push	{r4, lr}
 800a5dc:	4604      	mov	r4, r0
 800a5de:	d001      	beq.n	800a5e4 <cleanup_stdio+0x10>
 800a5e0:	f001 fddc 	bl	800c19c <_fflush_r>
 800a5e4:	68a1      	ldr	r1, [r4, #8]
 800a5e6:	4b09      	ldr	r3, [pc, #36]	@ (800a60c <cleanup_stdio+0x38>)
 800a5e8:	4299      	cmp	r1, r3
 800a5ea:	d002      	beq.n	800a5f2 <cleanup_stdio+0x1e>
 800a5ec:	4620      	mov	r0, r4
 800a5ee:	f001 fdd5 	bl	800c19c <_fflush_r>
 800a5f2:	68e1      	ldr	r1, [r4, #12]
 800a5f4:	4b06      	ldr	r3, [pc, #24]	@ (800a610 <cleanup_stdio+0x3c>)
 800a5f6:	4299      	cmp	r1, r3
 800a5f8:	d004      	beq.n	800a604 <cleanup_stdio+0x30>
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a600:	f001 bdcc 	b.w	800c19c <_fflush_r>
 800a604:	bd10      	pop	{r4, pc}
 800a606:	bf00      	nop
 800a608:	2004093c 	.word	0x2004093c
 800a60c:	200409a4 	.word	0x200409a4
 800a610:	20040a0c 	.word	0x20040a0c

0800a614 <global_stdio_init.part.0>:
 800a614:	b510      	push	{r4, lr}
 800a616:	4b0b      	ldr	r3, [pc, #44]	@ (800a644 <global_stdio_init.part.0+0x30>)
 800a618:	4c0b      	ldr	r4, [pc, #44]	@ (800a648 <global_stdio_init.part.0+0x34>)
 800a61a:	4a0c      	ldr	r2, [pc, #48]	@ (800a64c <global_stdio_init.part.0+0x38>)
 800a61c:	601a      	str	r2, [r3, #0]
 800a61e:	4620      	mov	r0, r4
 800a620:	2200      	movs	r2, #0
 800a622:	2104      	movs	r1, #4
 800a624:	f7ff ff94 	bl	800a550 <std>
 800a628:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a62c:	2201      	movs	r2, #1
 800a62e:	2109      	movs	r1, #9
 800a630:	f7ff ff8e 	bl	800a550 <std>
 800a634:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a638:	2202      	movs	r2, #2
 800a63a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a63e:	2112      	movs	r1, #18
 800a640:	f7ff bf86 	b.w	800a550 <std>
 800a644:	20040a74 	.word	0x20040a74
 800a648:	2004093c 	.word	0x2004093c
 800a64c:	0800a5bd 	.word	0x0800a5bd

0800a650 <__sfp_lock_acquire>:
 800a650:	4801      	ldr	r0, [pc, #4]	@ (800a658 <__sfp_lock_acquire+0x8>)
 800a652:	f000 b9be 	b.w	800a9d2 <__retarget_lock_acquire_recursive>
 800a656:	bf00      	nop
 800a658:	20040a7d 	.word	0x20040a7d

0800a65c <__sfp_lock_release>:
 800a65c:	4801      	ldr	r0, [pc, #4]	@ (800a664 <__sfp_lock_release+0x8>)
 800a65e:	f000 b9b9 	b.w	800a9d4 <__retarget_lock_release_recursive>
 800a662:	bf00      	nop
 800a664:	20040a7d 	.word	0x20040a7d

0800a668 <__sinit>:
 800a668:	b510      	push	{r4, lr}
 800a66a:	4604      	mov	r4, r0
 800a66c:	f7ff fff0 	bl	800a650 <__sfp_lock_acquire>
 800a670:	6a23      	ldr	r3, [r4, #32]
 800a672:	b11b      	cbz	r3, 800a67c <__sinit+0x14>
 800a674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a678:	f7ff bff0 	b.w	800a65c <__sfp_lock_release>
 800a67c:	4b04      	ldr	r3, [pc, #16]	@ (800a690 <__sinit+0x28>)
 800a67e:	6223      	str	r3, [r4, #32]
 800a680:	4b04      	ldr	r3, [pc, #16]	@ (800a694 <__sinit+0x2c>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d1f5      	bne.n	800a674 <__sinit+0xc>
 800a688:	f7ff ffc4 	bl	800a614 <global_stdio_init.part.0>
 800a68c:	e7f2      	b.n	800a674 <__sinit+0xc>
 800a68e:	bf00      	nop
 800a690:	0800a5d5 	.word	0x0800a5d5
 800a694:	20040a74 	.word	0x20040a74

0800a698 <_fwalk_sglue>:
 800a698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a69c:	4607      	mov	r7, r0
 800a69e:	4688      	mov	r8, r1
 800a6a0:	4614      	mov	r4, r2
 800a6a2:	2600      	movs	r6, #0
 800a6a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a6a8:	f1b9 0901 	subs.w	r9, r9, #1
 800a6ac:	d505      	bpl.n	800a6ba <_fwalk_sglue+0x22>
 800a6ae:	6824      	ldr	r4, [r4, #0]
 800a6b0:	2c00      	cmp	r4, #0
 800a6b2:	d1f7      	bne.n	800a6a4 <_fwalk_sglue+0xc>
 800a6b4:	4630      	mov	r0, r6
 800a6b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6ba:	89ab      	ldrh	r3, [r5, #12]
 800a6bc:	2b01      	cmp	r3, #1
 800a6be:	d907      	bls.n	800a6d0 <_fwalk_sglue+0x38>
 800a6c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	d003      	beq.n	800a6d0 <_fwalk_sglue+0x38>
 800a6c8:	4629      	mov	r1, r5
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	47c0      	blx	r8
 800a6ce:	4306      	orrs	r6, r0
 800a6d0:	3568      	adds	r5, #104	@ 0x68
 800a6d2:	e7e9      	b.n	800a6a8 <_fwalk_sglue+0x10>

0800a6d4 <__sread>:
 800a6d4:	b510      	push	{r4, lr}
 800a6d6:	460c      	mov	r4, r1
 800a6d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6dc:	f000 f91a 	bl	800a914 <_read_r>
 800a6e0:	2800      	cmp	r0, #0
 800a6e2:	bfab      	itete	ge
 800a6e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a6e6:	89a3      	ldrhlt	r3, [r4, #12]
 800a6e8:	181b      	addge	r3, r3, r0
 800a6ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a6ee:	bfac      	ite	ge
 800a6f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a6f2:	81a3      	strhlt	r3, [r4, #12]
 800a6f4:	bd10      	pop	{r4, pc}

0800a6f6 <__swrite>:
 800a6f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6fa:	461f      	mov	r7, r3
 800a6fc:	898b      	ldrh	r3, [r1, #12]
 800a6fe:	05db      	lsls	r3, r3, #23
 800a700:	4605      	mov	r5, r0
 800a702:	460c      	mov	r4, r1
 800a704:	4616      	mov	r6, r2
 800a706:	d505      	bpl.n	800a714 <__swrite+0x1e>
 800a708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a70c:	2302      	movs	r3, #2
 800a70e:	2200      	movs	r2, #0
 800a710:	f000 f8ee 	bl	800a8f0 <_lseek_r>
 800a714:	89a3      	ldrh	r3, [r4, #12]
 800a716:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a71a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a71e:	81a3      	strh	r3, [r4, #12]
 800a720:	4632      	mov	r2, r6
 800a722:	463b      	mov	r3, r7
 800a724:	4628      	mov	r0, r5
 800a726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a72a:	f000 b915 	b.w	800a958 <_write_r>

0800a72e <__sseek>:
 800a72e:	b510      	push	{r4, lr}
 800a730:	460c      	mov	r4, r1
 800a732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a736:	f000 f8db 	bl	800a8f0 <_lseek_r>
 800a73a:	1c43      	adds	r3, r0, #1
 800a73c:	89a3      	ldrh	r3, [r4, #12]
 800a73e:	bf15      	itete	ne
 800a740:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a742:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a746:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a74a:	81a3      	strheq	r3, [r4, #12]
 800a74c:	bf18      	it	ne
 800a74e:	81a3      	strhne	r3, [r4, #12]
 800a750:	bd10      	pop	{r4, pc}

0800a752 <__sclose>:
 800a752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a756:	f000 b8bb 	b.w	800a8d0 <_close_r>

0800a75a <__swbuf_r>:
 800a75a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a75c:	460e      	mov	r6, r1
 800a75e:	4614      	mov	r4, r2
 800a760:	4605      	mov	r5, r0
 800a762:	b118      	cbz	r0, 800a76c <__swbuf_r+0x12>
 800a764:	6a03      	ldr	r3, [r0, #32]
 800a766:	b90b      	cbnz	r3, 800a76c <__swbuf_r+0x12>
 800a768:	f7ff ff7e 	bl	800a668 <__sinit>
 800a76c:	69a3      	ldr	r3, [r4, #24]
 800a76e:	60a3      	str	r3, [r4, #8]
 800a770:	89a3      	ldrh	r3, [r4, #12]
 800a772:	071a      	lsls	r2, r3, #28
 800a774:	d501      	bpl.n	800a77a <__swbuf_r+0x20>
 800a776:	6923      	ldr	r3, [r4, #16]
 800a778:	b943      	cbnz	r3, 800a78c <__swbuf_r+0x32>
 800a77a:	4621      	mov	r1, r4
 800a77c:	4628      	mov	r0, r5
 800a77e:	f000 f82b 	bl	800a7d8 <__swsetup_r>
 800a782:	b118      	cbz	r0, 800a78c <__swbuf_r+0x32>
 800a784:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a788:	4638      	mov	r0, r7
 800a78a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a78c:	6823      	ldr	r3, [r4, #0]
 800a78e:	6922      	ldr	r2, [r4, #16]
 800a790:	1a98      	subs	r0, r3, r2
 800a792:	6963      	ldr	r3, [r4, #20]
 800a794:	b2f6      	uxtb	r6, r6
 800a796:	4283      	cmp	r3, r0
 800a798:	4637      	mov	r7, r6
 800a79a:	dc05      	bgt.n	800a7a8 <__swbuf_r+0x4e>
 800a79c:	4621      	mov	r1, r4
 800a79e:	4628      	mov	r0, r5
 800a7a0:	f001 fcfc 	bl	800c19c <_fflush_r>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	d1ed      	bne.n	800a784 <__swbuf_r+0x2a>
 800a7a8:	68a3      	ldr	r3, [r4, #8]
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	60a3      	str	r3, [r4, #8]
 800a7ae:	6823      	ldr	r3, [r4, #0]
 800a7b0:	1c5a      	adds	r2, r3, #1
 800a7b2:	6022      	str	r2, [r4, #0]
 800a7b4:	701e      	strb	r6, [r3, #0]
 800a7b6:	6962      	ldr	r2, [r4, #20]
 800a7b8:	1c43      	adds	r3, r0, #1
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d004      	beq.n	800a7c8 <__swbuf_r+0x6e>
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	07db      	lsls	r3, r3, #31
 800a7c2:	d5e1      	bpl.n	800a788 <__swbuf_r+0x2e>
 800a7c4:	2e0a      	cmp	r6, #10
 800a7c6:	d1df      	bne.n	800a788 <__swbuf_r+0x2e>
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	4628      	mov	r0, r5
 800a7cc:	f001 fce6 	bl	800c19c <_fflush_r>
 800a7d0:	2800      	cmp	r0, #0
 800a7d2:	d0d9      	beq.n	800a788 <__swbuf_r+0x2e>
 800a7d4:	e7d6      	b.n	800a784 <__swbuf_r+0x2a>
	...

0800a7d8 <__swsetup_r>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4b29      	ldr	r3, [pc, #164]	@ (800a880 <__swsetup_r+0xa8>)
 800a7dc:	4605      	mov	r5, r0
 800a7de:	6818      	ldr	r0, [r3, #0]
 800a7e0:	460c      	mov	r4, r1
 800a7e2:	b118      	cbz	r0, 800a7ec <__swsetup_r+0x14>
 800a7e4:	6a03      	ldr	r3, [r0, #32]
 800a7e6:	b90b      	cbnz	r3, 800a7ec <__swsetup_r+0x14>
 800a7e8:	f7ff ff3e 	bl	800a668 <__sinit>
 800a7ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7f0:	0719      	lsls	r1, r3, #28
 800a7f2:	d422      	bmi.n	800a83a <__swsetup_r+0x62>
 800a7f4:	06da      	lsls	r2, r3, #27
 800a7f6:	d407      	bmi.n	800a808 <__swsetup_r+0x30>
 800a7f8:	2209      	movs	r2, #9
 800a7fa:	602a      	str	r2, [r5, #0]
 800a7fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a800:	81a3      	strh	r3, [r4, #12]
 800a802:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a806:	e033      	b.n	800a870 <__swsetup_r+0x98>
 800a808:	0758      	lsls	r0, r3, #29
 800a80a:	d512      	bpl.n	800a832 <__swsetup_r+0x5a>
 800a80c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a80e:	b141      	cbz	r1, 800a822 <__swsetup_r+0x4a>
 800a810:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a814:	4299      	cmp	r1, r3
 800a816:	d002      	beq.n	800a81e <__swsetup_r+0x46>
 800a818:	4628      	mov	r0, r5
 800a81a:	f000 ff35 	bl	800b688 <_free_r>
 800a81e:	2300      	movs	r3, #0
 800a820:	6363      	str	r3, [r4, #52]	@ 0x34
 800a822:	89a3      	ldrh	r3, [r4, #12]
 800a824:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a828:	81a3      	strh	r3, [r4, #12]
 800a82a:	2300      	movs	r3, #0
 800a82c:	6063      	str	r3, [r4, #4]
 800a82e:	6923      	ldr	r3, [r4, #16]
 800a830:	6023      	str	r3, [r4, #0]
 800a832:	89a3      	ldrh	r3, [r4, #12]
 800a834:	f043 0308 	orr.w	r3, r3, #8
 800a838:	81a3      	strh	r3, [r4, #12]
 800a83a:	6923      	ldr	r3, [r4, #16]
 800a83c:	b94b      	cbnz	r3, 800a852 <__swsetup_r+0x7a>
 800a83e:	89a3      	ldrh	r3, [r4, #12]
 800a840:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a844:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a848:	d003      	beq.n	800a852 <__swsetup_r+0x7a>
 800a84a:	4621      	mov	r1, r4
 800a84c:	4628      	mov	r0, r5
 800a84e:	f001 fcf3 	bl	800c238 <__smakebuf_r>
 800a852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a856:	f013 0201 	ands.w	r2, r3, #1
 800a85a:	d00a      	beq.n	800a872 <__swsetup_r+0x9a>
 800a85c:	2200      	movs	r2, #0
 800a85e:	60a2      	str	r2, [r4, #8]
 800a860:	6962      	ldr	r2, [r4, #20]
 800a862:	4252      	negs	r2, r2
 800a864:	61a2      	str	r2, [r4, #24]
 800a866:	6922      	ldr	r2, [r4, #16]
 800a868:	b942      	cbnz	r2, 800a87c <__swsetup_r+0xa4>
 800a86a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a86e:	d1c5      	bne.n	800a7fc <__swsetup_r+0x24>
 800a870:	bd38      	pop	{r3, r4, r5, pc}
 800a872:	0799      	lsls	r1, r3, #30
 800a874:	bf58      	it	pl
 800a876:	6962      	ldrpl	r2, [r4, #20]
 800a878:	60a2      	str	r2, [r4, #8]
 800a87a:	e7f4      	b.n	800a866 <__swsetup_r+0x8e>
 800a87c:	2000      	movs	r0, #0
 800a87e:	e7f7      	b.n	800a870 <__swsetup_r+0x98>
 800a880:	20040018 	.word	0x20040018

0800a884 <memmove>:
 800a884:	4288      	cmp	r0, r1
 800a886:	b510      	push	{r4, lr}
 800a888:	eb01 0402 	add.w	r4, r1, r2
 800a88c:	d902      	bls.n	800a894 <memmove+0x10>
 800a88e:	4284      	cmp	r4, r0
 800a890:	4623      	mov	r3, r4
 800a892:	d807      	bhi.n	800a8a4 <memmove+0x20>
 800a894:	1e43      	subs	r3, r0, #1
 800a896:	42a1      	cmp	r1, r4
 800a898:	d008      	beq.n	800a8ac <memmove+0x28>
 800a89a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a89e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a8a2:	e7f8      	b.n	800a896 <memmove+0x12>
 800a8a4:	4402      	add	r2, r0
 800a8a6:	4601      	mov	r1, r0
 800a8a8:	428a      	cmp	r2, r1
 800a8aa:	d100      	bne.n	800a8ae <memmove+0x2a>
 800a8ac:	bd10      	pop	{r4, pc}
 800a8ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a8b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a8b6:	e7f7      	b.n	800a8a8 <memmove+0x24>

0800a8b8 <memset>:
 800a8b8:	4402      	add	r2, r0
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	d100      	bne.n	800a8c2 <memset+0xa>
 800a8c0:	4770      	bx	lr
 800a8c2:	f803 1b01 	strb.w	r1, [r3], #1
 800a8c6:	e7f9      	b.n	800a8bc <memset+0x4>

0800a8c8 <_localeconv_r>:
 800a8c8:	4800      	ldr	r0, [pc, #0]	@ (800a8cc <_localeconv_r+0x4>)
 800a8ca:	4770      	bx	lr
 800a8cc:	20040158 	.word	0x20040158

0800a8d0 <_close_r>:
 800a8d0:	b538      	push	{r3, r4, r5, lr}
 800a8d2:	4d06      	ldr	r5, [pc, #24]	@ (800a8ec <_close_r+0x1c>)
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	4604      	mov	r4, r0
 800a8d8:	4608      	mov	r0, r1
 800a8da:	602b      	str	r3, [r5, #0]
 800a8dc:	f7f8 f8f2 	bl	8002ac4 <_close>
 800a8e0:	1c43      	adds	r3, r0, #1
 800a8e2:	d102      	bne.n	800a8ea <_close_r+0x1a>
 800a8e4:	682b      	ldr	r3, [r5, #0]
 800a8e6:	b103      	cbz	r3, 800a8ea <_close_r+0x1a>
 800a8e8:	6023      	str	r3, [r4, #0]
 800a8ea:	bd38      	pop	{r3, r4, r5, pc}
 800a8ec:	20040a78 	.word	0x20040a78

0800a8f0 <_lseek_r>:
 800a8f0:	b538      	push	{r3, r4, r5, lr}
 800a8f2:	4d07      	ldr	r5, [pc, #28]	@ (800a910 <_lseek_r+0x20>)
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	4608      	mov	r0, r1
 800a8f8:	4611      	mov	r1, r2
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	602a      	str	r2, [r5, #0]
 800a8fe:	461a      	mov	r2, r3
 800a900:	f7f8 f907 	bl	8002b12 <_lseek>
 800a904:	1c43      	adds	r3, r0, #1
 800a906:	d102      	bne.n	800a90e <_lseek_r+0x1e>
 800a908:	682b      	ldr	r3, [r5, #0]
 800a90a:	b103      	cbz	r3, 800a90e <_lseek_r+0x1e>
 800a90c:	6023      	str	r3, [r4, #0]
 800a90e:	bd38      	pop	{r3, r4, r5, pc}
 800a910:	20040a78 	.word	0x20040a78

0800a914 <_read_r>:
 800a914:	b538      	push	{r3, r4, r5, lr}
 800a916:	4d07      	ldr	r5, [pc, #28]	@ (800a934 <_read_r+0x20>)
 800a918:	4604      	mov	r4, r0
 800a91a:	4608      	mov	r0, r1
 800a91c:	4611      	mov	r1, r2
 800a91e:	2200      	movs	r2, #0
 800a920:	602a      	str	r2, [r5, #0]
 800a922:	461a      	mov	r2, r3
 800a924:	f7f8 f895 	bl	8002a52 <_read>
 800a928:	1c43      	adds	r3, r0, #1
 800a92a:	d102      	bne.n	800a932 <_read_r+0x1e>
 800a92c:	682b      	ldr	r3, [r5, #0]
 800a92e:	b103      	cbz	r3, 800a932 <_read_r+0x1e>
 800a930:	6023      	str	r3, [r4, #0]
 800a932:	bd38      	pop	{r3, r4, r5, pc}
 800a934:	20040a78 	.word	0x20040a78

0800a938 <_sbrk_r>:
 800a938:	b538      	push	{r3, r4, r5, lr}
 800a93a:	4d06      	ldr	r5, [pc, #24]	@ (800a954 <_sbrk_r+0x1c>)
 800a93c:	2300      	movs	r3, #0
 800a93e:	4604      	mov	r4, r0
 800a940:	4608      	mov	r0, r1
 800a942:	602b      	str	r3, [r5, #0]
 800a944:	f7f8 f8f2 	bl	8002b2c <_sbrk>
 800a948:	1c43      	adds	r3, r0, #1
 800a94a:	d102      	bne.n	800a952 <_sbrk_r+0x1a>
 800a94c:	682b      	ldr	r3, [r5, #0]
 800a94e:	b103      	cbz	r3, 800a952 <_sbrk_r+0x1a>
 800a950:	6023      	str	r3, [r4, #0]
 800a952:	bd38      	pop	{r3, r4, r5, pc}
 800a954:	20040a78 	.word	0x20040a78

0800a958 <_write_r>:
 800a958:	b538      	push	{r3, r4, r5, lr}
 800a95a:	4d07      	ldr	r5, [pc, #28]	@ (800a978 <_write_r+0x20>)
 800a95c:	4604      	mov	r4, r0
 800a95e:	4608      	mov	r0, r1
 800a960:	4611      	mov	r1, r2
 800a962:	2200      	movs	r2, #0
 800a964:	602a      	str	r2, [r5, #0]
 800a966:	461a      	mov	r2, r3
 800a968:	f7f8 f890 	bl	8002a8c <_write>
 800a96c:	1c43      	adds	r3, r0, #1
 800a96e:	d102      	bne.n	800a976 <_write_r+0x1e>
 800a970:	682b      	ldr	r3, [r5, #0]
 800a972:	b103      	cbz	r3, 800a976 <_write_r+0x1e>
 800a974:	6023      	str	r3, [r4, #0]
 800a976:	bd38      	pop	{r3, r4, r5, pc}
 800a978:	20040a78 	.word	0x20040a78

0800a97c <__errno>:
 800a97c:	4b01      	ldr	r3, [pc, #4]	@ (800a984 <__errno+0x8>)
 800a97e:	6818      	ldr	r0, [r3, #0]
 800a980:	4770      	bx	lr
 800a982:	bf00      	nop
 800a984:	20040018 	.word	0x20040018

0800a988 <__libc_init_array>:
 800a988:	b570      	push	{r4, r5, r6, lr}
 800a98a:	4d0d      	ldr	r5, [pc, #52]	@ (800a9c0 <__libc_init_array+0x38>)
 800a98c:	4c0d      	ldr	r4, [pc, #52]	@ (800a9c4 <__libc_init_array+0x3c>)
 800a98e:	1b64      	subs	r4, r4, r5
 800a990:	10a4      	asrs	r4, r4, #2
 800a992:	2600      	movs	r6, #0
 800a994:	42a6      	cmp	r6, r4
 800a996:	d109      	bne.n	800a9ac <__libc_init_array+0x24>
 800a998:	4d0b      	ldr	r5, [pc, #44]	@ (800a9c8 <__libc_init_array+0x40>)
 800a99a:	4c0c      	ldr	r4, [pc, #48]	@ (800a9cc <__libc_init_array+0x44>)
 800a99c:	f001 fd68 	bl	800c470 <_init>
 800a9a0:	1b64      	subs	r4, r4, r5
 800a9a2:	10a4      	asrs	r4, r4, #2
 800a9a4:	2600      	movs	r6, #0
 800a9a6:	42a6      	cmp	r6, r4
 800a9a8:	d105      	bne.n	800a9b6 <__libc_init_array+0x2e>
 800a9aa:	bd70      	pop	{r4, r5, r6, pc}
 800a9ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9b0:	4798      	blx	r3
 800a9b2:	3601      	adds	r6, #1
 800a9b4:	e7ee      	b.n	800a994 <__libc_init_array+0xc>
 800a9b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9ba:	4798      	blx	r3
 800a9bc:	3601      	adds	r6, #1
 800a9be:	e7f2      	b.n	800a9a6 <__libc_init_array+0x1e>
 800a9c0:	0800c87c 	.word	0x0800c87c
 800a9c4:	0800c87c 	.word	0x0800c87c
 800a9c8:	0800c87c 	.word	0x0800c87c
 800a9cc:	0800c884 	.word	0x0800c884

0800a9d0 <__retarget_lock_init_recursive>:
 800a9d0:	4770      	bx	lr

0800a9d2 <__retarget_lock_acquire_recursive>:
 800a9d2:	4770      	bx	lr

0800a9d4 <__retarget_lock_release_recursive>:
 800a9d4:	4770      	bx	lr

0800a9d6 <quorem>:
 800a9d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9da:	6903      	ldr	r3, [r0, #16]
 800a9dc:	690c      	ldr	r4, [r1, #16]
 800a9de:	42a3      	cmp	r3, r4
 800a9e0:	4607      	mov	r7, r0
 800a9e2:	db7e      	blt.n	800aae2 <quorem+0x10c>
 800a9e4:	3c01      	subs	r4, #1
 800a9e6:	f101 0814 	add.w	r8, r1, #20
 800a9ea:	00a3      	lsls	r3, r4, #2
 800a9ec:	f100 0514 	add.w	r5, r0, #20
 800a9f0:	9300      	str	r3, [sp, #0]
 800a9f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a9f6:	9301      	str	r3, [sp, #4]
 800a9f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a9fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa00:	3301      	adds	r3, #1
 800aa02:	429a      	cmp	r2, r3
 800aa04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa08:	fbb2 f6f3 	udiv	r6, r2, r3
 800aa0c:	d32e      	bcc.n	800aa6c <quorem+0x96>
 800aa0e:	f04f 0a00 	mov.w	sl, #0
 800aa12:	46c4      	mov	ip, r8
 800aa14:	46ae      	mov	lr, r5
 800aa16:	46d3      	mov	fp, sl
 800aa18:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aa1c:	b298      	uxth	r0, r3
 800aa1e:	fb06 a000 	mla	r0, r6, r0, sl
 800aa22:	0c02      	lsrs	r2, r0, #16
 800aa24:	0c1b      	lsrs	r3, r3, #16
 800aa26:	fb06 2303 	mla	r3, r6, r3, r2
 800aa2a:	f8de 2000 	ldr.w	r2, [lr]
 800aa2e:	b280      	uxth	r0, r0
 800aa30:	b292      	uxth	r2, r2
 800aa32:	1a12      	subs	r2, r2, r0
 800aa34:	445a      	add	r2, fp
 800aa36:	f8de 0000 	ldr.w	r0, [lr]
 800aa3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aa44:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aa48:	b292      	uxth	r2, r2
 800aa4a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aa4e:	45e1      	cmp	r9, ip
 800aa50:	f84e 2b04 	str.w	r2, [lr], #4
 800aa54:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aa58:	d2de      	bcs.n	800aa18 <quorem+0x42>
 800aa5a:	9b00      	ldr	r3, [sp, #0]
 800aa5c:	58eb      	ldr	r3, [r5, r3]
 800aa5e:	b92b      	cbnz	r3, 800aa6c <quorem+0x96>
 800aa60:	9b01      	ldr	r3, [sp, #4]
 800aa62:	3b04      	subs	r3, #4
 800aa64:	429d      	cmp	r5, r3
 800aa66:	461a      	mov	r2, r3
 800aa68:	d32f      	bcc.n	800aaca <quorem+0xf4>
 800aa6a:	613c      	str	r4, [r7, #16]
 800aa6c:	4638      	mov	r0, r7
 800aa6e:	f001 f8c7 	bl	800bc00 <__mcmp>
 800aa72:	2800      	cmp	r0, #0
 800aa74:	db25      	blt.n	800aac2 <quorem+0xec>
 800aa76:	4629      	mov	r1, r5
 800aa78:	2000      	movs	r0, #0
 800aa7a:	f858 2b04 	ldr.w	r2, [r8], #4
 800aa7e:	f8d1 c000 	ldr.w	ip, [r1]
 800aa82:	fa1f fe82 	uxth.w	lr, r2
 800aa86:	fa1f f38c 	uxth.w	r3, ip
 800aa8a:	eba3 030e 	sub.w	r3, r3, lr
 800aa8e:	4403      	add	r3, r0
 800aa90:	0c12      	lsrs	r2, r2, #16
 800aa92:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aa96:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aa9a:	b29b      	uxth	r3, r3
 800aa9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aaa0:	45c1      	cmp	r9, r8
 800aaa2:	f841 3b04 	str.w	r3, [r1], #4
 800aaa6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aaaa:	d2e6      	bcs.n	800aa7a <quorem+0xa4>
 800aaac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aab0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aab4:	b922      	cbnz	r2, 800aac0 <quorem+0xea>
 800aab6:	3b04      	subs	r3, #4
 800aab8:	429d      	cmp	r5, r3
 800aaba:	461a      	mov	r2, r3
 800aabc:	d30b      	bcc.n	800aad6 <quorem+0x100>
 800aabe:	613c      	str	r4, [r7, #16]
 800aac0:	3601      	adds	r6, #1
 800aac2:	4630      	mov	r0, r6
 800aac4:	b003      	add	sp, #12
 800aac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaca:	6812      	ldr	r2, [r2, #0]
 800aacc:	3b04      	subs	r3, #4
 800aace:	2a00      	cmp	r2, #0
 800aad0:	d1cb      	bne.n	800aa6a <quorem+0x94>
 800aad2:	3c01      	subs	r4, #1
 800aad4:	e7c6      	b.n	800aa64 <quorem+0x8e>
 800aad6:	6812      	ldr	r2, [r2, #0]
 800aad8:	3b04      	subs	r3, #4
 800aada:	2a00      	cmp	r2, #0
 800aadc:	d1ef      	bne.n	800aabe <quorem+0xe8>
 800aade:	3c01      	subs	r4, #1
 800aae0:	e7ea      	b.n	800aab8 <quorem+0xe2>
 800aae2:	2000      	movs	r0, #0
 800aae4:	e7ee      	b.n	800aac4 <quorem+0xee>
	...

0800aae8 <_dtoa_r>:
 800aae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaec:	69c7      	ldr	r7, [r0, #28]
 800aaee:	b097      	sub	sp, #92	@ 0x5c
 800aaf0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800aaf4:	ec55 4b10 	vmov	r4, r5, d0
 800aaf8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800aafa:	9107      	str	r1, [sp, #28]
 800aafc:	4681      	mov	r9, r0
 800aafe:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab00:	9311      	str	r3, [sp, #68]	@ 0x44
 800ab02:	b97f      	cbnz	r7, 800ab24 <_dtoa_r+0x3c>
 800ab04:	2010      	movs	r0, #16
 800ab06:	f7ff f817 	bl	8009b38 <malloc>
 800ab0a:	4602      	mov	r2, r0
 800ab0c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ab10:	b920      	cbnz	r0, 800ab1c <_dtoa_r+0x34>
 800ab12:	4ba9      	ldr	r3, [pc, #676]	@ (800adb8 <_dtoa_r+0x2d0>)
 800ab14:	21ef      	movs	r1, #239	@ 0xef
 800ab16:	48a9      	ldr	r0, [pc, #676]	@ (800adbc <_dtoa_r+0x2d4>)
 800ab18:	f001 fbfa 	bl	800c310 <__assert_func>
 800ab1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ab20:	6007      	str	r7, [r0, #0]
 800ab22:	60c7      	str	r7, [r0, #12]
 800ab24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab28:	6819      	ldr	r1, [r3, #0]
 800ab2a:	b159      	cbz	r1, 800ab44 <_dtoa_r+0x5c>
 800ab2c:	685a      	ldr	r2, [r3, #4]
 800ab2e:	604a      	str	r2, [r1, #4]
 800ab30:	2301      	movs	r3, #1
 800ab32:	4093      	lsls	r3, r2
 800ab34:	608b      	str	r3, [r1, #8]
 800ab36:	4648      	mov	r0, r9
 800ab38:	f000 fe30 	bl	800b79c <_Bfree>
 800ab3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab40:	2200      	movs	r2, #0
 800ab42:	601a      	str	r2, [r3, #0]
 800ab44:	1e2b      	subs	r3, r5, #0
 800ab46:	bfb9      	ittee	lt
 800ab48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ab4c:	9305      	strlt	r3, [sp, #20]
 800ab4e:	2300      	movge	r3, #0
 800ab50:	6033      	strge	r3, [r6, #0]
 800ab52:	9f05      	ldr	r7, [sp, #20]
 800ab54:	4b9a      	ldr	r3, [pc, #616]	@ (800adc0 <_dtoa_r+0x2d8>)
 800ab56:	bfbc      	itt	lt
 800ab58:	2201      	movlt	r2, #1
 800ab5a:	6032      	strlt	r2, [r6, #0]
 800ab5c:	43bb      	bics	r3, r7
 800ab5e:	d112      	bne.n	800ab86 <_dtoa_r+0x9e>
 800ab60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ab62:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ab66:	6013      	str	r3, [r2, #0]
 800ab68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ab6c:	4323      	orrs	r3, r4
 800ab6e:	f000 855a 	beq.w	800b626 <_dtoa_r+0xb3e>
 800ab72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800add4 <_dtoa_r+0x2ec>
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	f000 855c 	beq.w	800b636 <_dtoa_r+0xb4e>
 800ab7e:	f10a 0303 	add.w	r3, sl, #3
 800ab82:	f000 bd56 	b.w	800b632 <_dtoa_r+0xb4a>
 800ab86:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	ec51 0b17 	vmov	r0, r1, d7
 800ab90:	2300      	movs	r3, #0
 800ab92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ab96:	f7f5 ffaf 	bl	8000af8 <__aeabi_dcmpeq>
 800ab9a:	4680      	mov	r8, r0
 800ab9c:	b158      	cbz	r0, 800abb6 <_dtoa_r+0xce>
 800ab9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800aba0:	2301      	movs	r3, #1
 800aba2:	6013      	str	r3, [r2, #0]
 800aba4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aba6:	b113      	cbz	r3, 800abae <_dtoa_r+0xc6>
 800aba8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800abaa:	4b86      	ldr	r3, [pc, #536]	@ (800adc4 <_dtoa_r+0x2dc>)
 800abac:	6013      	str	r3, [r2, #0]
 800abae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800add8 <_dtoa_r+0x2f0>
 800abb2:	f000 bd40 	b.w	800b636 <_dtoa_r+0xb4e>
 800abb6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800abba:	aa14      	add	r2, sp, #80	@ 0x50
 800abbc:	a915      	add	r1, sp, #84	@ 0x54
 800abbe:	4648      	mov	r0, r9
 800abc0:	f001 f8ce 	bl	800bd60 <__d2b>
 800abc4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800abc8:	9002      	str	r0, [sp, #8]
 800abca:	2e00      	cmp	r6, #0
 800abcc:	d078      	beq.n	800acc0 <_dtoa_r+0x1d8>
 800abce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800abd0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800abd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800abd8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800abdc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800abe0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800abe4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800abe8:	4619      	mov	r1, r3
 800abea:	2200      	movs	r2, #0
 800abec:	4b76      	ldr	r3, [pc, #472]	@ (800adc8 <_dtoa_r+0x2e0>)
 800abee:	f7f5 fb63 	bl	80002b8 <__aeabi_dsub>
 800abf2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ada0 <_dtoa_r+0x2b8>)
 800abf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf8:	f7f5 fd16 	bl	8000628 <__aeabi_dmul>
 800abfc:	a36a      	add	r3, pc, #424	@ (adr r3, 800ada8 <_dtoa_r+0x2c0>)
 800abfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac02:	f7f5 fb5b 	bl	80002bc <__adddf3>
 800ac06:	4604      	mov	r4, r0
 800ac08:	4630      	mov	r0, r6
 800ac0a:	460d      	mov	r5, r1
 800ac0c:	f7f5 fca2 	bl	8000554 <__aeabi_i2d>
 800ac10:	a367      	add	r3, pc, #412	@ (adr r3, 800adb0 <_dtoa_r+0x2c8>)
 800ac12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac16:	f7f5 fd07 	bl	8000628 <__aeabi_dmul>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	4620      	mov	r0, r4
 800ac20:	4629      	mov	r1, r5
 800ac22:	f7f5 fb4b 	bl	80002bc <__adddf3>
 800ac26:	4604      	mov	r4, r0
 800ac28:	460d      	mov	r5, r1
 800ac2a:	f7f5 ffad 	bl	8000b88 <__aeabi_d2iz>
 800ac2e:	2200      	movs	r2, #0
 800ac30:	4607      	mov	r7, r0
 800ac32:	2300      	movs	r3, #0
 800ac34:	4620      	mov	r0, r4
 800ac36:	4629      	mov	r1, r5
 800ac38:	f7f5 ff68 	bl	8000b0c <__aeabi_dcmplt>
 800ac3c:	b140      	cbz	r0, 800ac50 <_dtoa_r+0x168>
 800ac3e:	4638      	mov	r0, r7
 800ac40:	f7f5 fc88 	bl	8000554 <__aeabi_i2d>
 800ac44:	4622      	mov	r2, r4
 800ac46:	462b      	mov	r3, r5
 800ac48:	f7f5 ff56 	bl	8000af8 <__aeabi_dcmpeq>
 800ac4c:	b900      	cbnz	r0, 800ac50 <_dtoa_r+0x168>
 800ac4e:	3f01      	subs	r7, #1
 800ac50:	2f16      	cmp	r7, #22
 800ac52:	d852      	bhi.n	800acfa <_dtoa_r+0x212>
 800ac54:	4b5d      	ldr	r3, [pc, #372]	@ (800adcc <_dtoa_r+0x2e4>)
 800ac56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ac5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac62:	f7f5 ff53 	bl	8000b0c <__aeabi_dcmplt>
 800ac66:	2800      	cmp	r0, #0
 800ac68:	d049      	beq.n	800acfe <_dtoa_r+0x216>
 800ac6a:	3f01      	subs	r7, #1
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ac70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ac72:	1b9b      	subs	r3, r3, r6
 800ac74:	1e5a      	subs	r2, r3, #1
 800ac76:	bf45      	ittet	mi
 800ac78:	f1c3 0301 	rsbmi	r3, r3, #1
 800ac7c:	9300      	strmi	r3, [sp, #0]
 800ac7e:	2300      	movpl	r3, #0
 800ac80:	2300      	movmi	r3, #0
 800ac82:	9206      	str	r2, [sp, #24]
 800ac84:	bf54      	ite	pl
 800ac86:	9300      	strpl	r3, [sp, #0]
 800ac88:	9306      	strmi	r3, [sp, #24]
 800ac8a:	2f00      	cmp	r7, #0
 800ac8c:	db39      	blt.n	800ad02 <_dtoa_r+0x21a>
 800ac8e:	9b06      	ldr	r3, [sp, #24]
 800ac90:	970d      	str	r7, [sp, #52]	@ 0x34
 800ac92:	443b      	add	r3, r7
 800ac94:	9306      	str	r3, [sp, #24]
 800ac96:	2300      	movs	r3, #0
 800ac98:	9308      	str	r3, [sp, #32]
 800ac9a:	9b07      	ldr	r3, [sp, #28]
 800ac9c:	2b09      	cmp	r3, #9
 800ac9e:	d863      	bhi.n	800ad68 <_dtoa_r+0x280>
 800aca0:	2b05      	cmp	r3, #5
 800aca2:	bfc4      	itt	gt
 800aca4:	3b04      	subgt	r3, #4
 800aca6:	9307      	strgt	r3, [sp, #28]
 800aca8:	9b07      	ldr	r3, [sp, #28]
 800acaa:	f1a3 0302 	sub.w	r3, r3, #2
 800acae:	bfcc      	ite	gt
 800acb0:	2400      	movgt	r4, #0
 800acb2:	2401      	movle	r4, #1
 800acb4:	2b03      	cmp	r3, #3
 800acb6:	d863      	bhi.n	800ad80 <_dtoa_r+0x298>
 800acb8:	e8df f003 	tbb	[pc, r3]
 800acbc:	2b375452 	.word	0x2b375452
 800acc0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800acc4:	441e      	add	r6, r3
 800acc6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800acca:	2b20      	cmp	r3, #32
 800accc:	bfc1      	itttt	gt
 800acce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800acd2:	409f      	lslgt	r7, r3
 800acd4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800acd8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800acdc:	bfd6      	itet	le
 800acde:	f1c3 0320 	rsble	r3, r3, #32
 800ace2:	ea47 0003 	orrgt.w	r0, r7, r3
 800ace6:	fa04 f003 	lslle.w	r0, r4, r3
 800acea:	f7f5 fc23 	bl	8000534 <__aeabi_ui2d>
 800acee:	2201      	movs	r2, #1
 800acf0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800acf4:	3e01      	subs	r6, #1
 800acf6:	9212      	str	r2, [sp, #72]	@ 0x48
 800acf8:	e776      	b.n	800abe8 <_dtoa_r+0x100>
 800acfa:	2301      	movs	r3, #1
 800acfc:	e7b7      	b.n	800ac6e <_dtoa_r+0x186>
 800acfe:	9010      	str	r0, [sp, #64]	@ 0x40
 800ad00:	e7b6      	b.n	800ac70 <_dtoa_r+0x188>
 800ad02:	9b00      	ldr	r3, [sp, #0]
 800ad04:	1bdb      	subs	r3, r3, r7
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	427b      	negs	r3, r7
 800ad0a:	9308      	str	r3, [sp, #32]
 800ad0c:	2300      	movs	r3, #0
 800ad0e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ad10:	e7c3      	b.n	800ac9a <_dtoa_r+0x1b2>
 800ad12:	2301      	movs	r3, #1
 800ad14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad18:	eb07 0b03 	add.w	fp, r7, r3
 800ad1c:	f10b 0301 	add.w	r3, fp, #1
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	9303      	str	r3, [sp, #12]
 800ad24:	bfb8      	it	lt
 800ad26:	2301      	movlt	r3, #1
 800ad28:	e006      	b.n	800ad38 <_dtoa_r+0x250>
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	dd28      	ble.n	800ad86 <_dtoa_r+0x29e>
 800ad34:	469b      	mov	fp, r3
 800ad36:	9303      	str	r3, [sp, #12]
 800ad38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ad3c:	2100      	movs	r1, #0
 800ad3e:	2204      	movs	r2, #4
 800ad40:	f102 0514 	add.w	r5, r2, #20
 800ad44:	429d      	cmp	r5, r3
 800ad46:	d926      	bls.n	800ad96 <_dtoa_r+0x2ae>
 800ad48:	6041      	str	r1, [r0, #4]
 800ad4a:	4648      	mov	r0, r9
 800ad4c:	f000 fce6 	bl	800b71c <_Balloc>
 800ad50:	4682      	mov	sl, r0
 800ad52:	2800      	cmp	r0, #0
 800ad54:	d142      	bne.n	800addc <_dtoa_r+0x2f4>
 800ad56:	4b1e      	ldr	r3, [pc, #120]	@ (800add0 <_dtoa_r+0x2e8>)
 800ad58:	4602      	mov	r2, r0
 800ad5a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ad5e:	e6da      	b.n	800ab16 <_dtoa_r+0x2e>
 800ad60:	2300      	movs	r3, #0
 800ad62:	e7e3      	b.n	800ad2c <_dtoa_r+0x244>
 800ad64:	2300      	movs	r3, #0
 800ad66:	e7d5      	b.n	800ad14 <_dtoa_r+0x22c>
 800ad68:	2401      	movs	r4, #1
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	9307      	str	r3, [sp, #28]
 800ad6e:	9409      	str	r4, [sp, #36]	@ 0x24
 800ad70:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800ad74:	2200      	movs	r2, #0
 800ad76:	f8cd b00c 	str.w	fp, [sp, #12]
 800ad7a:	2312      	movs	r3, #18
 800ad7c:	920c      	str	r2, [sp, #48]	@ 0x30
 800ad7e:	e7db      	b.n	800ad38 <_dtoa_r+0x250>
 800ad80:	2301      	movs	r3, #1
 800ad82:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad84:	e7f4      	b.n	800ad70 <_dtoa_r+0x288>
 800ad86:	f04f 0b01 	mov.w	fp, #1
 800ad8a:	f8cd b00c 	str.w	fp, [sp, #12]
 800ad8e:	465b      	mov	r3, fp
 800ad90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ad94:	e7d0      	b.n	800ad38 <_dtoa_r+0x250>
 800ad96:	3101      	adds	r1, #1
 800ad98:	0052      	lsls	r2, r2, #1
 800ad9a:	e7d1      	b.n	800ad40 <_dtoa_r+0x258>
 800ad9c:	f3af 8000 	nop.w
 800ada0:	636f4361 	.word	0x636f4361
 800ada4:	3fd287a7 	.word	0x3fd287a7
 800ada8:	8b60c8b3 	.word	0x8b60c8b3
 800adac:	3fc68a28 	.word	0x3fc68a28
 800adb0:	509f79fb 	.word	0x509f79fb
 800adb4:	3fd34413 	.word	0x3fd34413
 800adb8:	0800c541 	.word	0x0800c541
 800adbc:	0800c558 	.word	0x0800c558
 800adc0:	7ff00000 	.word	0x7ff00000
 800adc4:	0800c511 	.word	0x0800c511
 800adc8:	3ff80000 	.word	0x3ff80000
 800adcc:	0800c6a8 	.word	0x0800c6a8
 800add0:	0800c5b0 	.word	0x0800c5b0
 800add4:	0800c53d 	.word	0x0800c53d
 800add8:	0800c510 	.word	0x0800c510
 800addc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ade0:	6018      	str	r0, [r3, #0]
 800ade2:	9b03      	ldr	r3, [sp, #12]
 800ade4:	2b0e      	cmp	r3, #14
 800ade6:	f200 80a1 	bhi.w	800af2c <_dtoa_r+0x444>
 800adea:	2c00      	cmp	r4, #0
 800adec:	f000 809e 	beq.w	800af2c <_dtoa_r+0x444>
 800adf0:	2f00      	cmp	r7, #0
 800adf2:	dd33      	ble.n	800ae5c <_dtoa_r+0x374>
 800adf4:	4b9c      	ldr	r3, [pc, #624]	@ (800b068 <_dtoa_r+0x580>)
 800adf6:	f007 020f 	and.w	r2, r7, #15
 800adfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800adfe:	ed93 7b00 	vldr	d7, [r3]
 800ae02:	05f8      	lsls	r0, r7, #23
 800ae04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ae08:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ae0c:	d516      	bpl.n	800ae3c <_dtoa_r+0x354>
 800ae0e:	4b97      	ldr	r3, [pc, #604]	@ (800b06c <_dtoa_r+0x584>)
 800ae10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae18:	f7f5 fd30 	bl	800087c <__aeabi_ddiv>
 800ae1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae20:	f004 040f 	and.w	r4, r4, #15
 800ae24:	2603      	movs	r6, #3
 800ae26:	4d91      	ldr	r5, [pc, #580]	@ (800b06c <_dtoa_r+0x584>)
 800ae28:	b954      	cbnz	r4, 800ae40 <_dtoa_r+0x358>
 800ae2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ae2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae32:	f7f5 fd23 	bl	800087c <__aeabi_ddiv>
 800ae36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae3a:	e028      	b.n	800ae8e <_dtoa_r+0x3a6>
 800ae3c:	2602      	movs	r6, #2
 800ae3e:	e7f2      	b.n	800ae26 <_dtoa_r+0x33e>
 800ae40:	07e1      	lsls	r1, r4, #31
 800ae42:	d508      	bpl.n	800ae56 <_dtoa_r+0x36e>
 800ae44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ae48:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae4c:	f7f5 fbec 	bl	8000628 <__aeabi_dmul>
 800ae50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ae54:	3601      	adds	r6, #1
 800ae56:	1064      	asrs	r4, r4, #1
 800ae58:	3508      	adds	r5, #8
 800ae5a:	e7e5      	b.n	800ae28 <_dtoa_r+0x340>
 800ae5c:	f000 80af 	beq.w	800afbe <_dtoa_r+0x4d6>
 800ae60:	427c      	negs	r4, r7
 800ae62:	4b81      	ldr	r3, [pc, #516]	@ (800b068 <_dtoa_r+0x580>)
 800ae64:	4d81      	ldr	r5, [pc, #516]	@ (800b06c <_dtoa_r+0x584>)
 800ae66:	f004 020f 	and.w	r2, r4, #15
 800ae6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae76:	f7f5 fbd7 	bl	8000628 <__aeabi_dmul>
 800ae7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae7e:	1124      	asrs	r4, r4, #4
 800ae80:	2300      	movs	r3, #0
 800ae82:	2602      	movs	r6, #2
 800ae84:	2c00      	cmp	r4, #0
 800ae86:	f040 808f 	bne.w	800afa8 <_dtoa_r+0x4c0>
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d1d3      	bne.n	800ae36 <_dtoa_r+0x34e>
 800ae8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ae90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	f000 8094 	beq.w	800afc2 <_dtoa_r+0x4da>
 800ae9a:	4b75      	ldr	r3, [pc, #468]	@ (800b070 <_dtoa_r+0x588>)
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	4620      	mov	r0, r4
 800aea0:	4629      	mov	r1, r5
 800aea2:	f7f5 fe33 	bl	8000b0c <__aeabi_dcmplt>
 800aea6:	2800      	cmp	r0, #0
 800aea8:	f000 808b 	beq.w	800afc2 <_dtoa_r+0x4da>
 800aeac:	9b03      	ldr	r3, [sp, #12]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	f000 8087 	beq.w	800afc2 <_dtoa_r+0x4da>
 800aeb4:	f1bb 0f00 	cmp.w	fp, #0
 800aeb8:	dd34      	ble.n	800af24 <_dtoa_r+0x43c>
 800aeba:	4620      	mov	r0, r4
 800aebc:	4b6d      	ldr	r3, [pc, #436]	@ (800b074 <_dtoa_r+0x58c>)
 800aebe:	2200      	movs	r2, #0
 800aec0:	4629      	mov	r1, r5
 800aec2:	f7f5 fbb1 	bl	8000628 <__aeabi_dmul>
 800aec6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aeca:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800aece:	3601      	adds	r6, #1
 800aed0:	465c      	mov	r4, fp
 800aed2:	4630      	mov	r0, r6
 800aed4:	f7f5 fb3e 	bl	8000554 <__aeabi_i2d>
 800aed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aedc:	f7f5 fba4 	bl	8000628 <__aeabi_dmul>
 800aee0:	4b65      	ldr	r3, [pc, #404]	@ (800b078 <_dtoa_r+0x590>)
 800aee2:	2200      	movs	r2, #0
 800aee4:	f7f5 f9ea 	bl	80002bc <__adddf3>
 800aee8:	4605      	mov	r5, r0
 800aeea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800aeee:	2c00      	cmp	r4, #0
 800aef0:	d16a      	bne.n	800afc8 <_dtoa_r+0x4e0>
 800aef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aef6:	4b61      	ldr	r3, [pc, #388]	@ (800b07c <_dtoa_r+0x594>)
 800aef8:	2200      	movs	r2, #0
 800aefa:	f7f5 f9dd 	bl	80002b8 <__aeabi_dsub>
 800aefe:	4602      	mov	r2, r0
 800af00:	460b      	mov	r3, r1
 800af02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af06:	462a      	mov	r2, r5
 800af08:	4633      	mov	r3, r6
 800af0a:	f7f5 fe1d 	bl	8000b48 <__aeabi_dcmpgt>
 800af0e:	2800      	cmp	r0, #0
 800af10:	f040 8298 	bne.w	800b444 <_dtoa_r+0x95c>
 800af14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af18:	462a      	mov	r2, r5
 800af1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800af1e:	f7f5 fdf5 	bl	8000b0c <__aeabi_dcmplt>
 800af22:	bb38      	cbnz	r0, 800af74 <_dtoa_r+0x48c>
 800af24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800af28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800af2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800af2e:	2b00      	cmp	r3, #0
 800af30:	f2c0 8157 	blt.w	800b1e2 <_dtoa_r+0x6fa>
 800af34:	2f0e      	cmp	r7, #14
 800af36:	f300 8154 	bgt.w	800b1e2 <_dtoa_r+0x6fa>
 800af3a:	4b4b      	ldr	r3, [pc, #300]	@ (800b068 <_dtoa_r+0x580>)
 800af3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af40:	ed93 7b00 	vldr	d7, [r3]
 800af44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af46:	2b00      	cmp	r3, #0
 800af48:	ed8d 7b00 	vstr	d7, [sp]
 800af4c:	f280 80e5 	bge.w	800b11a <_dtoa_r+0x632>
 800af50:	9b03      	ldr	r3, [sp, #12]
 800af52:	2b00      	cmp	r3, #0
 800af54:	f300 80e1 	bgt.w	800b11a <_dtoa_r+0x632>
 800af58:	d10c      	bne.n	800af74 <_dtoa_r+0x48c>
 800af5a:	4b48      	ldr	r3, [pc, #288]	@ (800b07c <_dtoa_r+0x594>)
 800af5c:	2200      	movs	r2, #0
 800af5e:	ec51 0b17 	vmov	r0, r1, d7
 800af62:	f7f5 fb61 	bl	8000628 <__aeabi_dmul>
 800af66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af6a:	f7f5 fde3 	bl	8000b34 <__aeabi_dcmpge>
 800af6e:	2800      	cmp	r0, #0
 800af70:	f000 8266 	beq.w	800b440 <_dtoa_r+0x958>
 800af74:	2400      	movs	r4, #0
 800af76:	4625      	mov	r5, r4
 800af78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af7a:	4656      	mov	r6, sl
 800af7c:	ea6f 0803 	mvn.w	r8, r3
 800af80:	2700      	movs	r7, #0
 800af82:	4621      	mov	r1, r4
 800af84:	4648      	mov	r0, r9
 800af86:	f000 fc09 	bl	800b79c <_Bfree>
 800af8a:	2d00      	cmp	r5, #0
 800af8c:	f000 80bd 	beq.w	800b10a <_dtoa_r+0x622>
 800af90:	b12f      	cbz	r7, 800af9e <_dtoa_r+0x4b6>
 800af92:	42af      	cmp	r7, r5
 800af94:	d003      	beq.n	800af9e <_dtoa_r+0x4b6>
 800af96:	4639      	mov	r1, r7
 800af98:	4648      	mov	r0, r9
 800af9a:	f000 fbff 	bl	800b79c <_Bfree>
 800af9e:	4629      	mov	r1, r5
 800afa0:	4648      	mov	r0, r9
 800afa2:	f000 fbfb 	bl	800b79c <_Bfree>
 800afa6:	e0b0      	b.n	800b10a <_dtoa_r+0x622>
 800afa8:	07e2      	lsls	r2, r4, #31
 800afaa:	d505      	bpl.n	800afb8 <_dtoa_r+0x4d0>
 800afac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800afb0:	f7f5 fb3a 	bl	8000628 <__aeabi_dmul>
 800afb4:	3601      	adds	r6, #1
 800afb6:	2301      	movs	r3, #1
 800afb8:	1064      	asrs	r4, r4, #1
 800afba:	3508      	adds	r5, #8
 800afbc:	e762      	b.n	800ae84 <_dtoa_r+0x39c>
 800afbe:	2602      	movs	r6, #2
 800afc0:	e765      	b.n	800ae8e <_dtoa_r+0x3a6>
 800afc2:	9c03      	ldr	r4, [sp, #12]
 800afc4:	46b8      	mov	r8, r7
 800afc6:	e784      	b.n	800aed2 <_dtoa_r+0x3ea>
 800afc8:	4b27      	ldr	r3, [pc, #156]	@ (800b068 <_dtoa_r+0x580>)
 800afca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800afcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800afd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800afd4:	4454      	add	r4, sl
 800afd6:	2900      	cmp	r1, #0
 800afd8:	d054      	beq.n	800b084 <_dtoa_r+0x59c>
 800afda:	4929      	ldr	r1, [pc, #164]	@ (800b080 <_dtoa_r+0x598>)
 800afdc:	2000      	movs	r0, #0
 800afde:	f7f5 fc4d 	bl	800087c <__aeabi_ddiv>
 800afe2:	4633      	mov	r3, r6
 800afe4:	462a      	mov	r2, r5
 800afe6:	f7f5 f967 	bl	80002b8 <__aeabi_dsub>
 800afea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800afee:	4656      	mov	r6, sl
 800aff0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aff4:	f7f5 fdc8 	bl	8000b88 <__aeabi_d2iz>
 800aff8:	4605      	mov	r5, r0
 800affa:	f7f5 faab 	bl	8000554 <__aeabi_i2d>
 800affe:	4602      	mov	r2, r0
 800b000:	460b      	mov	r3, r1
 800b002:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b006:	f7f5 f957 	bl	80002b8 <__aeabi_dsub>
 800b00a:	3530      	adds	r5, #48	@ 0x30
 800b00c:	4602      	mov	r2, r0
 800b00e:	460b      	mov	r3, r1
 800b010:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b014:	f806 5b01 	strb.w	r5, [r6], #1
 800b018:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b01c:	f7f5 fd76 	bl	8000b0c <__aeabi_dcmplt>
 800b020:	2800      	cmp	r0, #0
 800b022:	d172      	bne.n	800b10a <_dtoa_r+0x622>
 800b024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b028:	4911      	ldr	r1, [pc, #68]	@ (800b070 <_dtoa_r+0x588>)
 800b02a:	2000      	movs	r0, #0
 800b02c:	f7f5 f944 	bl	80002b8 <__aeabi_dsub>
 800b030:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b034:	f7f5 fd6a 	bl	8000b0c <__aeabi_dcmplt>
 800b038:	2800      	cmp	r0, #0
 800b03a:	f040 80b4 	bne.w	800b1a6 <_dtoa_r+0x6be>
 800b03e:	42a6      	cmp	r6, r4
 800b040:	f43f af70 	beq.w	800af24 <_dtoa_r+0x43c>
 800b044:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b048:	4b0a      	ldr	r3, [pc, #40]	@ (800b074 <_dtoa_r+0x58c>)
 800b04a:	2200      	movs	r2, #0
 800b04c:	f7f5 faec 	bl	8000628 <__aeabi_dmul>
 800b050:	4b08      	ldr	r3, [pc, #32]	@ (800b074 <_dtoa_r+0x58c>)
 800b052:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b056:	2200      	movs	r2, #0
 800b058:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b05c:	f7f5 fae4 	bl	8000628 <__aeabi_dmul>
 800b060:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b064:	e7c4      	b.n	800aff0 <_dtoa_r+0x508>
 800b066:	bf00      	nop
 800b068:	0800c6a8 	.word	0x0800c6a8
 800b06c:	0800c680 	.word	0x0800c680
 800b070:	3ff00000 	.word	0x3ff00000
 800b074:	40240000 	.word	0x40240000
 800b078:	401c0000 	.word	0x401c0000
 800b07c:	40140000 	.word	0x40140000
 800b080:	3fe00000 	.word	0x3fe00000
 800b084:	4631      	mov	r1, r6
 800b086:	4628      	mov	r0, r5
 800b088:	f7f5 face 	bl	8000628 <__aeabi_dmul>
 800b08c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b090:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b092:	4656      	mov	r6, sl
 800b094:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b098:	f7f5 fd76 	bl	8000b88 <__aeabi_d2iz>
 800b09c:	4605      	mov	r5, r0
 800b09e:	f7f5 fa59 	bl	8000554 <__aeabi_i2d>
 800b0a2:	4602      	mov	r2, r0
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0aa:	f7f5 f905 	bl	80002b8 <__aeabi_dsub>
 800b0ae:	3530      	adds	r5, #48	@ 0x30
 800b0b0:	f806 5b01 	strb.w	r5, [r6], #1
 800b0b4:	4602      	mov	r2, r0
 800b0b6:	460b      	mov	r3, r1
 800b0b8:	42a6      	cmp	r6, r4
 800b0ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b0be:	f04f 0200 	mov.w	r2, #0
 800b0c2:	d124      	bne.n	800b10e <_dtoa_r+0x626>
 800b0c4:	4baf      	ldr	r3, [pc, #700]	@ (800b384 <_dtoa_r+0x89c>)
 800b0c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b0ca:	f7f5 f8f7 	bl	80002bc <__adddf3>
 800b0ce:	4602      	mov	r2, r0
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0d6:	f7f5 fd37 	bl	8000b48 <__aeabi_dcmpgt>
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	d163      	bne.n	800b1a6 <_dtoa_r+0x6be>
 800b0de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b0e2:	49a8      	ldr	r1, [pc, #672]	@ (800b384 <_dtoa_r+0x89c>)
 800b0e4:	2000      	movs	r0, #0
 800b0e6:	f7f5 f8e7 	bl	80002b8 <__aeabi_dsub>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0f2:	f7f5 fd0b 	bl	8000b0c <__aeabi_dcmplt>
 800b0f6:	2800      	cmp	r0, #0
 800b0f8:	f43f af14 	beq.w	800af24 <_dtoa_r+0x43c>
 800b0fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b0fe:	1e73      	subs	r3, r6, #1
 800b100:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b102:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b106:	2b30      	cmp	r3, #48	@ 0x30
 800b108:	d0f8      	beq.n	800b0fc <_dtoa_r+0x614>
 800b10a:	4647      	mov	r7, r8
 800b10c:	e03b      	b.n	800b186 <_dtoa_r+0x69e>
 800b10e:	4b9e      	ldr	r3, [pc, #632]	@ (800b388 <_dtoa_r+0x8a0>)
 800b110:	f7f5 fa8a 	bl	8000628 <__aeabi_dmul>
 800b114:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b118:	e7bc      	b.n	800b094 <_dtoa_r+0x5ac>
 800b11a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b11e:	4656      	mov	r6, sl
 800b120:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b124:	4620      	mov	r0, r4
 800b126:	4629      	mov	r1, r5
 800b128:	f7f5 fba8 	bl	800087c <__aeabi_ddiv>
 800b12c:	f7f5 fd2c 	bl	8000b88 <__aeabi_d2iz>
 800b130:	4680      	mov	r8, r0
 800b132:	f7f5 fa0f 	bl	8000554 <__aeabi_i2d>
 800b136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b13a:	f7f5 fa75 	bl	8000628 <__aeabi_dmul>
 800b13e:	4602      	mov	r2, r0
 800b140:	460b      	mov	r3, r1
 800b142:	4620      	mov	r0, r4
 800b144:	4629      	mov	r1, r5
 800b146:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b14a:	f7f5 f8b5 	bl	80002b8 <__aeabi_dsub>
 800b14e:	f806 4b01 	strb.w	r4, [r6], #1
 800b152:	9d03      	ldr	r5, [sp, #12]
 800b154:	eba6 040a 	sub.w	r4, r6, sl
 800b158:	42a5      	cmp	r5, r4
 800b15a:	4602      	mov	r2, r0
 800b15c:	460b      	mov	r3, r1
 800b15e:	d133      	bne.n	800b1c8 <_dtoa_r+0x6e0>
 800b160:	f7f5 f8ac 	bl	80002bc <__adddf3>
 800b164:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b168:	4604      	mov	r4, r0
 800b16a:	460d      	mov	r5, r1
 800b16c:	f7f5 fcec 	bl	8000b48 <__aeabi_dcmpgt>
 800b170:	b9c0      	cbnz	r0, 800b1a4 <_dtoa_r+0x6bc>
 800b172:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b176:	4620      	mov	r0, r4
 800b178:	4629      	mov	r1, r5
 800b17a:	f7f5 fcbd 	bl	8000af8 <__aeabi_dcmpeq>
 800b17e:	b110      	cbz	r0, 800b186 <_dtoa_r+0x69e>
 800b180:	f018 0f01 	tst.w	r8, #1
 800b184:	d10e      	bne.n	800b1a4 <_dtoa_r+0x6bc>
 800b186:	9902      	ldr	r1, [sp, #8]
 800b188:	4648      	mov	r0, r9
 800b18a:	f000 fb07 	bl	800b79c <_Bfree>
 800b18e:	2300      	movs	r3, #0
 800b190:	7033      	strb	r3, [r6, #0]
 800b192:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b194:	3701      	adds	r7, #1
 800b196:	601f      	str	r7, [r3, #0]
 800b198:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	f000 824b 	beq.w	800b636 <_dtoa_r+0xb4e>
 800b1a0:	601e      	str	r6, [r3, #0]
 800b1a2:	e248      	b.n	800b636 <_dtoa_r+0xb4e>
 800b1a4:	46b8      	mov	r8, r7
 800b1a6:	4633      	mov	r3, r6
 800b1a8:	461e      	mov	r6, r3
 800b1aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1ae:	2a39      	cmp	r2, #57	@ 0x39
 800b1b0:	d106      	bne.n	800b1c0 <_dtoa_r+0x6d8>
 800b1b2:	459a      	cmp	sl, r3
 800b1b4:	d1f8      	bne.n	800b1a8 <_dtoa_r+0x6c0>
 800b1b6:	2230      	movs	r2, #48	@ 0x30
 800b1b8:	f108 0801 	add.w	r8, r8, #1
 800b1bc:	f88a 2000 	strb.w	r2, [sl]
 800b1c0:	781a      	ldrb	r2, [r3, #0]
 800b1c2:	3201      	adds	r2, #1
 800b1c4:	701a      	strb	r2, [r3, #0]
 800b1c6:	e7a0      	b.n	800b10a <_dtoa_r+0x622>
 800b1c8:	4b6f      	ldr	r3, [pc, #444]	@ (800b388 <_dtoa_r+0x8a0>)
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	f7f5 fa2c 	bl	8000628 <__aeabi_dmul>
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	460d      	mov	r5, r1
 800b1d8:	f7f5 fc8e 	bl	8000af8 <__aeabi_dcmpeq>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	d09f      	beq.n	800b120 <_dtoa_r+0x638>
 800b1e0:	e7d1      	b.n	800b186 <_dtoa_r+0x69e>
 800b1e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1e4:	2a00      	cmp	r2, #0
 800b1e6:	f000 80ea 	beq.w	800b3be <_dtoa_r+0x8d6>
 800b1ea:	9a07      	ldr	r2, [sp, #28]
 800b1ec:	2a01      	cmp	r2, #1
 800b1ee:	f300 80cd 	bgt.w	800b38c <_dtoa_r+0x8a4>
 800b1f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b1f4:	2a00      	cmp	r2, #0
 800b1f6:	f000 80c1 	beq.w	800b37c <_dtoa_r+0x894>
 800b1fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b1fe:	9c08      	ldr	r4, [sp, #32]
 800b200:	9e00      	ldr	r6, [sp, #0]
 800b202:	9a00      	ldr	r2, [sp, #0]
 800b204:	441a      	add	r2, r3
 800b206:	9200      	str	r2, [sp, #0]
 800b208:	9a06      	ldr	r2, [sp, #24]
 800b20a:	2101      	movs	r1, #1
 800b20c:	441a      	add	r2, r3
 800b20e:	4648      	mov	r0, r9
 800b210:	9206      	str	r2, [sp, #24]
 800b212:	f000 fb77 	bl	800b904 <__i2b>
 800b216:	4605      	mov	r5, r0
 800b218:	b166      	cbz	r6, 800b234 <_dtoa_r+0x74c>
 800b21a:	9b06      	ldr	r3, [sp, #24]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	dd09      	ble.n	800b234 <_dtoa_r+0x74c>
 800b220:	42b3      	cmp	r3, r6
 800b222:	9a00      	ldr	r2, [sp, #0]
 800b224:	bfa8      	it	ge
 800b226:	4633      	movge	r3, r6
 800b228:	1ad2      	subs	r2, r2, r3
 800b22a:	9200      	str	r2, [sp, #0]
 800b22c:	9a06      	ldr	r2, [sp, #24]
 800b22e:	1af6      	subs	r6, r6, r3
 800b230:	1ad3      	subs	r3, r2, r3
 800b232:	9306      	str	r3, [sp, #24]
 800b234:	9b08      	ldr	r3, [sp, #32]
 800b236:	b30b      	cbz	r3, 800b27c <_dtoa_r+0x794>
 800b238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	f000 80c6 	beq.w	800b3cc <_dtoa_r+0x8e4>
 800b240:	2c00      	cmp	r4, #0
 800b242:	f000 80c0 	beq.w	800b3c6 <_dtoa_r+0x8de>
 800b246:	4629      	mov	r1, r5
 800b248:	4622      	mov	r2, r4
 800b24a:	4648      	mov	r0, r9
 800b24c:	f000 fc12 	bl	800ba74 <__pow5mult>
 800b250:	9a02      	ldr	r2, [sp, #8]
 800b252:	4601      	mov	r1, r0
 800b254:	4605      	mov	r5, r0
 800b256:	4648      	mov	r0, r9
 800b258:	f000 fb6a 	bl	800b930 <__multiply>
 800b25c:	9902      	ldr	r1, [sp, #8]
 800b25e:	4680      	mov	r8, r0
 800b260:	4648      	mov	r0, r9
 800b262:	f000 fa9b 	bl	800b79c <_Bfree>
 800b266:	9b08      	ldr	r3, [sp, #32]
 800b268:	1b1b      	subs	r3, r3, r4
 800b26a:	9308      	str	r3, [sp, #32]
 800b26c:	f000 80b1 	beq.w	800b3d2 <_dtoa_r+0x8ea>
 800b270:	9a08      	ldr	r2, [sp, #32]
 800b272:	4641      	mov	r1, r8
 800b274:	4648      	mov	r0, r9
 800b276:	f000 fbfd 	bl	800ba74 <__pow5mult>
 800b27a:	9002      	str	r0, [sp, #8]
 800b27c:	2101      	movs	r1, #1
 800b27e:	4648      	mov	r0, r9
 800b280:	f000 fb40 	bl	800b904 <__i2b>
 800b284:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b286:	4604      	mov	r4, r0
 800b288:	2b00      	cmp	r3, #0
 800b28a:	f000 81d8 	beq.w	800b63e <_dtoa_r+0xb56>
 800b28e:	461a      	mov	r2, r3
 800b290:	4601      	mov	r1, r0
 800b292:	4648      	mov	r0, r9
 800b294:	f000 fbee 	bl	800ba74 <__pow5mult>
 800b298:	9b07      	ldr	r3, [sp, #28]
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	4604      	mov	r4, r0
 800b29e:	f300 809f 	bgt.w	800b3e0 <_dtoa_r+0x8f8>
 800b2a2:	9b04      	ldr	r3, [sp, #16]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	f040 8097 	bne.w	800b3d8 <_dtoa_r+0x8f0>
 800b2aa:	9b05      	ldr	r3, [sp, #20]
 800b2ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	f040 8093 	bne.w	800b3dc <_dtoa_r+0x8f4>
 800b2b6:	9b05      	ldr	r3, [sp, #20]
 800b2b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b2bc:	0d1b      	lsrs	r3, r3, #20
 800b2be:	051b      	lsls	r3, r3, #20
 800b2c0:	b133      	cbz	r3, 800b2d0 <_dtoa_r+0x7e8>
 800b2c2:	9b00      	ldr	r3, [sp, #0]
 800b2c4:	3301      	adds	r3, #1
 800b2c6:	9300      	str	r3, [sp, #0]
 800b2c8:	9b06      	ldr	r3, [sp, #24]
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	9306      	str	r3, [sp, #24]
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	9308      	str	r3, [sp, #32]
 800b2d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	f000 81b8 	beq.w	800b64a <_dtoa_r+0xb62>
 800b2da:	6923      	ldr	r3, [r4, #16]
 800b2dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b2e0:	6918      	ldr	r0, [r3, #16]
 800b2e2:	f000 fac3 	bl	800b86c <__hi0bits>
 800b2e6:	f1c0 0020 	rsb	r0, r0, #32
 800b2ea:	9b06      	ldr	r3, [sp, #24]
 800b2ec:	4418      	add	r0, r3
 800b2ee:	f010 001f 	ands.w	r0, r0, #31
 800b2f2:	f000 8082 	beq.w	800b3fa <_dtoa_r+0x912>
 800b2f6:	f1c0 0320 	rsb	r3, r0, #32
 800b2fa:	2b04      	cmp	r3, #4
 800b2fc:	dd73      	ble.n	800b3e6 <_dtoa_r+0x8fe>
 800b2fe:	9b00      	ldr	r3, [sp, #0]
 800b300:	f1c0 001c 	rsb	r0, r0, #28
 800b304:	4403      	add	r3, r0
 800b306:	9300      	str	r3, [sp, #0]
 800b308:	9b06      	ldr	r3, [sp, #24]
 800b30a:	4403      	add	r3, r0
 800b30c:	4406      	add	r6, r0
 800b30e:	9306      	str	r3, [sp, #24]
 800b310:	9b00      	ldr	r3, [sp, #0]
 800b312:	2b00      	cmp	r3, #0
 800b314:	dd05      	ble.n	800b322 <_dtoa_r+0x83a>
 800b316:	9902      	ldr	r1, [sp, #8]
 800b318:	461a      	mov	r2, r3
 800b31a:	4648      	mov	r0, r9
 800b31c:	f000 fc04 	bl	800bb28 <__lshift>
 800b320:	9002      	str	r0, [sp, #8]
 800b322:	9b06      	ldr	r3, [sp, #24]
 800b324:	2b00      	cmp	r3, #0
 800b326:	dd05      	ble.n	800b334 <_dtoa_r+0x84c>
 800b328:	4621      	mov	r1, r4
 800b32a:	461a      	mov	r2, r3
 800b32c:	4648      	mov	r0, r9
 800b32e:	f000 fbfb 	bl	800bb28 <__lshift>
 800b332:	4604      	mov	r4, r0
 800b334:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b336:	2b00      	cmp	r3, #0
 800b338:	d061      	beq.n	800b3fe <_dtoa_r+0x916>
 800b33a:	9802      	ldr	r0, [sp, #8]
 800b33c:	4621      	mov	r1, r4
 800b33e:	f000 fc5f 	bl	800bc00 <__mcmp>
 800b342:	2800      	cmp	r0, #0
 800b344:	da5b      	bge.n	800b3fe <_dtoa_r+0x916>
 800b346:	2300      	movs	r3, #0
 800b348:	9902      	ldr	r1, [sp, #8]
 800b34a:	220a      	movs	r2, #10
 800b34c:	4648      	mov	r0, r9
 800b34e:	f000 fa47 	bl	800b7e0 <__multadd>
 800b352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b354:	9002      	str	r0, [sp, #8]
 800b356:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	f000 8177 	beq.w	800b64e <_dtoa_r+0xb66>
 800b360:	4629      	mov	r1, r5
 800b362:	2300      	movs	r3, #0
 800b364:	220a      	movs	r2, #10
 800b366:	4648      	mov	r0, r9
 800b368:	f000 fa3a 	bl	800b7e0 <__multadd>
 800b36c:	f1bb 0f00 	cmp.w	fp, #0
 800b370:	4605      	mov	r5, r0
 800b372:	dc6f      	bgt.n	800b454 <_dtoa_r+0x96c>
 800b374:	9b07      	ldr	r3, [sp, #28]
 800b376:	2b02      	cmp	r3, #2
 800b378:	dc49      	bgt.n	800b40e <_dtoa_r+0x926>
 800b37a:	e06b      	b.n	800b454 <_dtoa_r+0x96c>
 800b37c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b37e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b382:	e73c      	b.n	800b1fe <_dtoa_r+0x716>
 800b384:	3fe00000 	.word	0x3fe00000
 800b388:	40240000 	.word	0x40240000
 800b38c:	9b03      	ldr	r3, [sp, #12]
 800b38e:	1e5c      	subs	r4, r3, #1
 800b390:	9b08      	ldr	r3, [sp, #32]
 800b392:	42a3      	cmp	r3, r4
 800b394:	db09      	blt.n	800b3aa <_dtoa_r+0x8c2>
 800b396:	1b1c      	subs	r4, r3, r4
 800b398:	9b03      	ldr	r3, [sp, #12]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	f6bf af30 	bge.w	800b200 <_dtoa_r+0x718>
 800b3a0:	9b00      	ldr	r3, [sp, #0]
 800b3a2:	9a03      	ldr	r2, [sp, #12]
 800b3a4:	1a9e      	subs	r6, r3, r2
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	e72b      	b.n	800b202 <_dtoa_r+0x71a>
 800b3aa:	9b08      	ldr	r3, [sp, #32]
 800b3ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3ae:	9408      	str	r4, [sp, #32]
 800b3b0:	1ae3      	subs	r3, r4, r3
 800b3b2:	441a      	add	r2, r3
 800b3b4:	9e00      	ldr	r6, [sp, #0]
 800b3b6:	9b03      	ldr	r3, [sp, #12]
 800b3b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800b3ba:	2400      	movs	r4, #0
 800b3bc:	e721      	b.n	800b202 <_dtoa_r+0x71a>
 800b3be:	9c08      	ldr	r4, [sp, #32]
 800b3c0:	9e00      	ldr	r6, [sp, #0]
 800b3c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b3c4:	e728      	b.n	800b218 <_dtoa_r+0x730>
 800b3c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b3ca:	e751      	b.n	800b270 <_dtoa_r+0x788>
 800b3cc:	9a08      	ldr	r2, [sp, #32]
 800b3ce:	9902      	ldr	r1, [sp, #8]
 800b3d0:	e750      	b.n	800b274 <_dtoa_r+0x78c>
 800b3d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800b3d6:	e751      	b.n	800b27c <_dtoa_r+0x794>
 800b3d8:	2300      	movs	r3, #0
 800b3da:	e779      	b.n	800b2d0 <_dtoa_r+0x7e8>
 800b3dc:	9b04      	ldr	r3, [sp, #16]
 800b3de:	e777      	b.n	800b2d0 <_dtoa_r+0x7e8>
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	9308      	str	r3, [sp, #32]
 800b3e4:	e779      	b.n	800b2da <_dtoa_r+0x7f2>
 800b3e6:	d093      	beq.n	800b310 <_dtoa_r+0x828>
 800b3e8:	9a00      	ldr	r2, [sp, #0]
 800b3ea:	331c      	adds	r3, #28
 800b3ec:	441a      	add	r2, r3
 800b3ee:	9200      	str	r2, [sp, #0]
 800b3f0:	9a06      	ldr	r2, [sp, #24]
 800b3f2:	441a      	add	r2, r3
 800b3f4:	441e      	add	r6, r3
 800b3f6:	9206      	str	r2, [sp, #24]
 800b3f8:	e78a      	b.n	800b310 <_dtoa_r+0x828>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	e7f4      	b.n	800b3e8 <_dtoa_r+0x900>
 800b3fe:	9b03      	ldr	r3, [sp, #12]
 800b400:	2b00      	cmp	r3, #0
 800b402:	46b8      	mov	r8, r7
 800b404:	dc20      	bgt.n	800b448 <_dtoa_r+0x960>
 800b406:	469b      	mov	fp, r3
 800b408:	9b07      	ldr	r3, [sp, #28]
 800b40a:	2b02      	cmp	r3, #2
 800b40c:	dd1e      	ble.n	800b44c <_dtoa_r+0x964>
 800b40e:	f1bb 0f00 	cmp.w	fp, #0
 800b412:	f47f adb1 	bne.w	800af78 <_dtoa_r+0x490>
 800b416:	4621      	mov	r1, r4
 800b418:	465b      	mov	r3, fp
 800b41a:	2205      	movs	r2, #5
 800b41c:	4648      	mov	r0, r9
 800b41e:	f000 f9df 	bl	800b7e0 <__multadd>
 800b422:	4601      	mov	r1, r0
 800b424:	4604      	mov	r4, r0
 800b426:	9802      	ldr	r0, [sp, #8]
 800b428:	f000 fbea 	bl	800bc00 <__mcmp>
 800b42c:	2800      	cmp	r0, #0
 800b42e:	f77f ada3 	ble.w	800af78 <_dtoa_r+0x490>
 800b432:	4656      	mov	r6, sl
 800b434:	2331      	movs	r3, #49	@ 0x31
 800b436:	f806 3b01 	strb.w	r3, [r6], #1
 800b43a:	f108 0801 	add.w	r8, r8, #1
 800b43e:	e59f      	b.n	800af80 <_dtoa_r+0x498>
 800b440:	9c03      	ldr	r4, [sp, #12]
 800b442:	46b8      	mov	r8, r7
 800b444:	4625      	mov	r5, r4
 800b446:	e7f4      	b.n	800b432 <_dtoa_r+0x94a>
 800b448:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b44c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b44e:	2b00      	cmp	r3, #0
 800b450:	f000 8101 	beq.w	800b656 <_dtoa_r+0xb6e>
 800b454:	2e00      	cmp	r6, #0
 800b456:	dd05      	ble.n	800b464 <_dtoa_r+0x97c>
 800b458:	4629      	mov	r1, r5
 800b45a:	4632      	mov	r2, r6
 800b45c:	4648      	mov	r0, r9
 800b45e:	f000 fb63 	bl	800bb28 <__lshift>
 800b462:	4605      	mov	r5, r0
 800b464:	9b08      	ldr	r3, [sp, #32]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d05c      	beq.n	800b524 <_dtoa_r+0xa3c>
 800b46a:	6869      	ldr	r1, [r5, #4]
 800b46c:	4648      	mov	r0, r9
 800b46e:	f000 f955 	bl	800b71c <_Balloc>
 800b472:	4606      	mov	r6, r0
 800b474:	b928      	cbnz	r0, 800b482 <_dtoa_r+0x99a>
 800b476:	4b82      	ldr	r3, [pc, #520]	@ (800b680 <_dtoa_r+0xb98>)
 800b478:	4602      	mov	r2, r0
 800b47a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b47e:	f7ff bb4a 	b.w	800ab16 <_dtoa_r+0x2e>
 800b482:	692a      	ldr	r2, [r5, #16]
 800b484:	3202      	adds	r2, #2
 800b486:	0092      	lsls	r2, r2, #2
 800b488:	f105 010c 	add.w	r1, r5, #12
 800b48c:	300c      	adds	r0, #12
 800b48e:	f000 ff31 	bl	800c2f4 <memcpy>
 800b492:	2201      	movs	r2, #1
 800b494:	4631      	mov	r1, r6
 800b496:	4648      	mov	r0, r9
 800b498:	f000 fb46 	bl	800bb28 <__lshift>
 800b49c:	f10a 0301 	add.w	r3, sl, #1
 800b4a0:	9300      	str	r3, [sp, #0]
 800b4a2:	eb0a 030b 	add.w	r3, sl, fp
 800b4a6:	9308      	str	r3, [sp, #32]
 800b4a8:	9b04      	ldr	r3, [sp, #16]
 800b4aa:	f003 0301 	and.w	r3, r3, #1
 800b4ae:	462f      	mov	r7, r5
 800b4b0:	9306      	str	r3, [sp, #24]
 800b4b2:	4605      	mov	r5, r0
 800b4b4:	9b00      	ldr	r3, [sp, #0]
 800b4b6:	9802      	ldr	r0, [sp, #8]
 800b4b8:	4621      	mov	r1, r4
 800b4ba:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800b4be:	f7ff fa8a 	bl	800a9d6 <quorem>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	3330      	adds	r3, #48	@ 0x30
 800b4c6:	9003      	str	r0, [sp, #12]
 800b4c8:	4639      	mov	r1, r7
 800b4ca:	9802      	ldr	r0, [sp, #8]
 800b4cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4ce:	f000 fb97 	bl	800bc00 <__mcmp>
 800b4d2:	462a      	mov	r2, r5
 800b4d4:	9004      	str	r0, [sp, #16]
 800b4d6:	4621      	mov	r1, r4
 800b4d8:	4648      	mov	r0, r9
 800b4da:	f000 fbad 	bl	800bc38 <__mdiff>
 800b4de:	68c2      	ldr	r2, [r0, #12]
 800b4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4e2:	4606      	mov	r6, r0
 800b4e4:	bb02      	cbnz	r2, 800b528 <_dtoa_r+0xa40>
 800b4e6:	4601      	mov	r1, r0
 800b4e8:	9802      	ldr	r0, [sp, #8]
 800b4ea:	f000 fb89 	bl	800bc00 <__mcmp>
 800b4ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	4631      	mov	r1, r6
 800b4f4:	4648      	mov	r0, r9
 800b4f6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b4f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4fa:	f000 f94f 	bl	800b79c <_Bfree>
 800b4fe:	9b07      	ldr	r3, [sp, #28]
 800b500:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b502:	9e00      	ldr	r6, [sp, #0]
 800b504:	ea42 0103 	orr.w	r1, r2, r3
 800b508:	9b06      	ldr	r3, [sp, #24]
 800b50a:	4319      	orrs	r1, r3
 800b50c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b50e:	d10d      	bne.n	800b52c <_dtoa_r+0xa44>
 800b510:	2b39      	cmp	r3, #57	@ 0x39
 800b512:	d027      	beq.n	800b564 <_dtoa_r+0xa7c>
 800b514:	9a04      	ldr	r2, [sp, #16]
 800b516:	2a00      	cmp	r2, #0
 800b518:	dd01      	ble.n	800b51e <_dtoa_r+0xa36>
 800b51a:	9b03      	ldr	r3, [sp, #12]
 800b51c:	3331      	adds	r3, #49	@ 0x31
 800b51e:	f88b 3000 	strb.w	r3, [fp]
 800b522:	e52e      	b.n	800af82 <_dtoa_r+0x49a>
 800b524:	4628      	mov	r0, r5
 800b526:	e7b9      	b.n	800b49c <_dtoa_r+0x9b4>
 800b528:	2201      	movs	r2, #1
 800b52a:	e7e2      	b.n	800b4f2 <_dtoa_r+0xa0a>
 800b52c:	9904      	ldr	r1, [sp, #16]
 800b52e:	2900      	cmp	r1, #0
 800b530:	db04      	blt.n	800b53c <_dtoa_r+0xa54>
 800b532:	9807      	ldr	r0, [sp, #28]
 800b534:	4301      	orrs	r1, r0
 800b536:	9806      	ldr	r0, [sp, #24]
 800b538:	4301      	orrs	r1, r0
 800b53a:	d120      	bne.n	800b57e <_dtoa_r+0xa96>
 800b53c:	2a00      	cmp	r2, #0
 800b53e:	ddee      	ble.n	800b51e <_dtoa_r+0xa36>
 800b540:	9902      	ldr	r1, [sp, #8]
 800b542:	9300      	str	r3, [sp, #0]
 800b544:	2201      	movs	r2, #1
 800b546:	4648      	mov	r0, r9
 800b548:	f000 faee 	bl	800bb28 <__lshift>
 800b54c:	4621      	mov	r1, r4
 800b54e:	9002      	str	r0, [sp, #8]
 800b550:	f000 fb56 	bl	800bc00 <__mcmp>
 800b554:	2800      	cmp	r0, #0
 800b556:	9b00      	ldr	r3, [sp, #0]
 800b558:	dc02      	bgt.n	800b560 <_dtoa_r+0xa78>
 800b55a:	d1e0      	bne.n	800b51e <_dtoa_r+0xa36>
 800b55c:	07da      	lsls	r2, r3, #31
 800b55e:	d5de      	bpl.n	800b51e <_dtoa_r+0xa36>
 800b560:	2b39      	cmp	r3, #57	@ 0x39
 800b562:	d1da      	bne.n	800b51a <_dtoa_r+0xa32>
 800b564:	2339      	movs	r3, #57	@ 0x39
 800b566:	f88b 3000 	strb.w	r3, [fp]
 800b56a:	4633      	mov	r3, r6
 800b56c:	461e      	mov	r6, r3
 800b56e:	3b01      	subs	r3, #1
 800b570:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b574:	2a39      	cmp	r2, #57	@ 0x39
 800b576:	d04e      	beq.n	800b616 <_dtoa_r+0xb2e>
 800b578:	3201      	adds	r2, #1
 800b57a:	701a      	strb	r2, [r3, #0]
 800b57c:	e501      	b.n	800af82 <_dtoa_r+0x49a>
 800b57e:	2a00      	cmp	r2, #0
 800b580:	dd03      	ble.n	800b58a <_dtoa_r+0xaa2>
 800b582:	2b39      	cmp	r3, #57	@ 0x39
 800b584:	d0ee      	beq.n	800b564 <_dtoa_r+0xa7c>
 800b586:	3301      	adds	r3, #1
 800b588:	e7c9      	b.n	800b51e <_dtoa_r+0xa36>
 800b58a:	9a00      	ldr	r2, [sp, #0]
 800b58c:	9908      	ldr	r1, [sp, #32]
 800b58e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b592:	428a      	cmp	r2, r1
 800b594:	d028      	beq.n	800b5e8 <_dtoa_r+0xb00>
 800b596:	9902      	ldr	r1, [sp, #8]
 800b598:	2300      	movs	r3, #0
 800b59a:	220a      	movs	r2, #10
 800b59c:	4648      	mov	r0, r9
 800b59e:	f000 f91f 	bl	800b7e0 <__multadd>
 800b5a2:	42af      	cmp	r7, r5
 800b5a4:	9002      	str	r0, [sp, #8]
 800b5a6:	f04f 0300 	mov.w	r3, #0
 800b5aa:	f04f 020a 	mov.w	r2, #10
 800b5ae:	4639      	mov	r1, r7
 800b5b0:	4648      	mov	r0, r9
 800b5b2:	d107      	bne.n	800b5c4 <_dtoa_r+0xadc>
 800b5b4:	f000 f914 	bl	800b7e0 <__multadd>
 800b5b8:	4607      	mov	r7, r0
 800b5ba:	4605      	mov	r5, r0
 800b5bc:	9b00      	ldr	r3, [sp, #0]
 800b5be:	3301      	adds	r3, #1
 800b5c0:	9300      	str	r3, [sp, #0]
 800b5c2:	e777      	b.n	800b4b4 <_dtoa_r+0x9cc>
 800b5c4:	f000 f90c 	bl	800b7e0 <__multadd>
 800b5c8:	4629      	mov	r1, r5
 800b5ca:	4607      	mov	r7, r0
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	220a      	movs	r2, #10
 800b5d0:	4648      	mov	r0, r9
 800b5d2:	f000 f905 	bl	800b7e0 <__multadd>
 800b5d6:	4605      	mov	r5, r0
 800b5d8:	e7f0      	b.n	800b5bc <_dtoa_r+0xad4>
 800b5da:	f1bb 0f00 	cmp.w	fp, #0
 800b5de:	bfcc      	ite	gt
 800b5e0:	465e      	movgt	r6, fp
 800b5e2:	2601      	movle	r6, #1
 800b5e4:	4456      	add	r6, sl
 800b5e6:	2700      	movs	r7, #0
 800b5e8:	9902      	ldr	r1, [sp, #8]
 800b5ea:	9300      	str	r3, [sp, #0]
 800b5ec:	2201      	movs	r2, #1
 800b5ee:	4648      	mov	r0, r9
 800b5f0:	f000 fa9a 	bl	800bb28 <__lshift>
 800b5f4:	4621      	mov	r1, r4
 800b5f6:	9002      	str	r0, [sp, #8]
 800b5f8:	f000 fb02 	bl	800bc00 <__mcmp>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	dcb4      	bgt.n	800b56a <_dtoa_r+0xa82>
 800b600:	d102      	bne.n	800b608 <_dtoa_r+0xb20>
 800b602:	9b00      	ldr	r3, [sp, #0]
 800b604:	07db      	lsls	r3, r3, #31
 800b606:	d4b0      	bmi.n	800b56a <_dtoa_r+0xa82>
 800b608:	4633      	mov	r3, r6
 800b60a:	461e      	mov	r6, r3
 800b60c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b610:	2a30      	cmp	r2, #48	@ 0x30
 800b612:	d0fa      	beq.n	800b60a <_dtoa_r+0xb22>
 800b614:	e4b5      	b.n	800af82 <_dtoa_r+0x49a>
 800b616:	459a      	cmp	sl, r3
 800b618:	d1a8      	bne.n	800b56c <_dtoa_r+0xa84>
 800b61a:	2331      	movs	r3, #49	@ 0x31
 800b61c:	f108 0801 	add.w	r8, r8, #1
 800b620:	f88a 3000 	strb.w	r3, [sl]
 800b624:	e4ad      	b.n	800af82 <_dtoa_r+0x49a>
 800b626:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b628:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b684 <_dtoa_r+0xb9c>
 800b62c:	b11b      	cbz	r3, 800b636 <_dtoa_r+0xb4e>
 800b62e:	f10a 0308 	add.w	r3, sl, #8
 800b632:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b634:	6013      	str	r3, [r2, #0]
 800b636:	4650      	mov	r0, sl
 800b638:	b017      	add	sp, #92	@ 0x5c
 800b63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b63e:	9b07      	ldr	r3, [sp, #28]
 800b640:	2b01      	cmp	r3, #1
 800b642:	f77f ae2e 	ble.w	800b2a2 <_dtoa_r+0x7ba>
 800b646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b648:	9308      	str	r3, [sp, #32]
 800b64a:	2001      	movs	r0, #1
 800b64c:	e64d      	b.n	800b2ea <_dtoa_r+0x802>
 800b64e:	f1bb 0f00 	cmp.w	fp, #0
 800b652:	f77f aed9 	ble.w	800b408 <_dtoa_r+0x920>
 800b656:	4656      	mov	r6, sl
 800b658:	9802      	ldr	r0, [sp, #8]
 800b65a:	4621      	mov	r1, r4
 800b65c:	f7ff f9bb 	bl	800a9d6 <quorem>
 800b660:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b664:	f806 3b01 	strb.w	r3, [r6], #1
 800b668:	eba6 020a 	sub.w	r2, r6, sl
 800b66c:	4593      	cmp	fp, r2
 800b66e:	ddb4      	ble.n	800b5da <_dtoa_r+0xaf2>
 800b670:	9902      	ldr	r1, [sp, #8]
 800b672:	2300      	movs	r3, #0
 800b674:	220a      	movs	r2, #10
 800b676:	4648      	mov	r0, r9
 800b678:	f000 f8b2 	bl	800b7e0 <__multadd>
 800b67c:	9002      	str	r0, [sp, #8]
 800b67e:	e7eb      	b.n	800b658 <_dtoa_r+0xb70>
 800b680:	0800c5b0 	.word	0x0800c5b0
 800b684:	0800c534 	.word	0x0800c534

0800b688 <_free_r>:
 800b688:	b538      	push	{r3, r4, r5, lr}
 800b68a:	4605      	mov	r5, r0
 800b68c:	2900      	cmp	r1, #0
 800b68e:	d041      	beq.n	800b714 <_free_r+0x8c>
 800b690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b694:	1f0c      	subs	r4, r1, #4
 800b696:	2b00      	cmp	r3, #0
 800b698:	bfb8      	it	lt
 800b69a:	18e4      	addlt	r4, r4, r3
 800b69c:	f7fe faf6 	bl	8009c8c <__malloc_lock>
 800b6a0:	4a1d      	ldr	r2, [pc, #116]	@ (800b718 <_free_r+0x90>)
 800b6a2:	6813      	ldr	r3, [r2, #0]
 800b6a4:	b933      	cbnz	r3, 800b6b4 <_free_r+0x2c>
 800b6a6:	6063      	str	r3, [r4, #4]
 800b6a8:	6014      	str	r4, [r2, #0]
 800b6aa:	4628      	mov	r0, r5
 800b6ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6b0:	f7fe baf2 	b.w	8009c98 <__malloc_unlock>
 800b6b4:	42a3      	cmp	r3, r4
 800b6b6:	d908      	bls.n	800b6ca <_free_r+0x42>
 800b6b8:	6820      	ldr	r0, [r4, #0]
 800b6ba:	1821      	adds	r1, r4, r0
 800b6bc:	428b      	cmp	r3, r1
 800b6be:	bf01      	itttt	eq
 800b6c0:	6819      	ldreq	r1, [r3, #0]
 800b6c2:	685b      	ldreq	r3, [r3, #4]
 800b6c4:	1809      	addeq	r1, r1, r0
 800b6c6:	6021      	streq	r1, [r4, #0]
 800b6c8:	e7ed      	b.n	800b6a6 <_free_r+0x1e>
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	685b      	ldr	r3, [r3, #4]
 800b6ce:	b10b      	cbz	r3, 800b6d4 <_free_r+0x4c>
 800b6d0:	42a3      	cmp	r3, r4
 800b6d2:	d9fa      	bls.n	800b6ca <_free_r+0x42>
 800b6d4:	6811      	ldr	r1, [r2, #0]
 800b6d6:	1850      	adds	r0, r2, r1
 800b6d8:	42a0      	cmp	r0, r4
 800b6da:	d10b      	bne.n	800b6f4 <_free_r+0x6c>
 800b6dc:	6820      	ldr	r0, [r4, #0]
 800b6de:	4401      	add	r1, r0
 800b6e0:	1850      	adds	r0, r2, r1
 800b6e2:	4283      	cmp	r3, r0
 800b6e4:	6011      	str	r1, [r2, #0]
 800b6e6:	d1e0      	bne.n	800b6aa <_free_r+0x22>
 800b6e8:	6818      	ldr	r0, [r3, #0]
 800b6ea:	685b      	ldr	r3, [r3, #4]
 800b6ec:	6053      	str	r3, [r2, #4]
 800b6ee:	4408      	add	r0, r1
 800b6f0:	6010      	str	r0, [r2, #0]
 800b6f2:	e7da      	b.n	800b6aa <_free_r+0x22>
 800b6f4:	d902      	bls.n	800b6fc <_free_r+0x74>
 800b6f6:	230c      	movs	r3, #12
 800b6f8:	602b      	str	r3, [r5, #0]
 800b6fa:	e7d6      	b.n	800b6aa <_free_r+0x22>
 800b6fc:	6820      	ldr	r0, [r4, #0]
 800b6fe:	1821      	adds	r1, r4, r0
 800b700:	428b      	cmp	r3, r1
 800b702:	bf04      	itt	eq
 800b704:	6819      	ldreq	r1, [r3, #0]
 800b706:	685b      	ldreq	r3, [r3, #4]
 800b708:	6063      	str	r3, [r4, #4]
 800b70a:	bf04      	itt	eq
 800b70c:	1809      	addeq	r1, r1, r0
 800b70e:	6021      	streq	r1, [r4, #0]
 800b710:	6054      	str	r4, [r2, #4]
 800b712:	e7ca      	b.n	800b6aa <_free_r+0x22>
 800b714:	bd38      	pop	{r3, r4, r5, pc}
 800b716:	bf00      	nop
 800b718:	20040938 	.word	0x20040938

0800b71c <_Balloc>:
 800b71c:	b570      	push	{r4, r5, r6, lr}
 800b71e:	69c6      	ldr	r6, [r0, #28]
 800b720:	4604      	mov	r4, r0
 800b722:	460d      	mov	r5, r1
 800b724:	b976      	cbnz	r6, 800b744 <_Balloc+0x28>
 800b726:	2010      	movs	r0, #16
 800b728:	f7fe fa06 	bl	8009b38 <malloc>
 800b72c:	4602      	mov	r2, r0
 800b72e:	61e0      	str	r0, [r4, #28]
 800b730:	b920      	cbnz	r0, 800b73c <_Balloc+0x20>
 800b732:	4b18      	ldr	r3, [pc, #96]	@ (800b794 <_Balloc+0x78>)
 800b734:	4818      	ldr	r0, [pc, #96]	@ (800b798 <_Balloc+0x7c>)
 800b736:	216b      	movs	r1, #107	@ 0x6b
 800b738:	f000 fdea 	bl	800c310 <__assert_func>
 800b73c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b740:	6006      	str	r6, [r0, #0]
 800b742:	60c6      	str	r6, [r0, #12]
 800b744:	69e6      	ldr	r6, [r4, #28]
 800b746:	68f3      	ldr	r3, [r6, #12]
 800b748:	b183      	cbz	r3, 800b76c <_Balloc+0x50>
 800b74a:	69e3      	ldr	r3, [r4, #28]
 800b74c:	68db      	ldr	r3, [r3, #12]
 800b74e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b752:	b9b8      	cbnz	r0, 800b784 <_Balloc+0x68>
 800b754:	2101      	movs	r1, #1
 800b756:	fa01 f605 	lsl.w	r6, r1, r5
 800b75a:	1d72      	adds	r2, r6, #5
 800b75c:	0092      	lsls	r2, r2, #2
 800b75e:	4620      	mov	r0, r4
 800b760:	f000 fdf4 	bl	800c34c <_calloc_r>
 800b764:	b160      	cbz	r0, 800b780 <_Balloc+0x64>
 800b766:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b76a:	e00e      	b.n	800b78a <_Balloc+0x6e>
 800b76c:	2221      	movs	r2, #33	@ 0x21
 800b76e:	2104      	movs	r1, #4
 800b770:	4620      	mov	r0, r4
 800b772:	f000 fdeb 	bl	800c34c <_calloc_r>
 800b776:	69e3      	ldr	r3, [r4, #28]
 800b778:	60f0      	str	r0, [r6, #12]
 800b77a:	68db      	ldr	r3, [r3, #12]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d1e4      	bne.n	800b74a <_Balloc+0x2e>
 800b780:	2000      	movs	r0, #0
 800b782:	bd70      	pop	{r4, r5, r6, pc}
 800b784:	6802      	ldr	r2, [r0, #0]
 800b786:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b78a:	2300      	movs	r3, #0
 800b78c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b790:	e7f7      	b.n	800b782 <_Balloc+0x66>
 800b792:	bf00      	nop
 800b794:	0800c541 	.word	0x0800c541
 800b798:	0800c5c1 	.word	0x0800c5c1

0800b79c <_Bfree>:
 800b79c:	b570      	push	{r4, r5, r6, lr}
 800b79e:	69c6      	ldr	r6, [r0, #28]
 800b7a0:	4605      	mov	r5, r0
 800b7a2:	460c      	mov	r4, r1
 800b7a4:	b976      	cbnz	r6, 800b7c4 <_Bfree+0x28>
 800b7a6:	2010      	movs	r0, #16
 800b7a8:	f7fe f9c6 	bl	8009b38 <malloc>
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	61e8      	str	r0, [r5, #28]
 800b7b0:	b920      	cbnz	r0, 800b7bc <_Bfree+0x20>
 800b7b2:	4b09      	ldr	r3, [pc, #36]	@ (800b7d8 <_Bfree+0x3c>)
 800b7b4:	4809      	ldr	r0, [pc, #36]	@ (800b7dc <_Bfree+0x40>)
 800b7b6:	218f      	movs	r1, #143	@ 0x8f
 800b7b8:	f000 fdaa 	bl	800c310 <__assert_func>
 800b7bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7c0:	6006      	str	r6, [r0, #0]
 800b7c2:	60c6      	str	r6, [r0, #12]
 800b7c4:	b13c      	cbz	r4, 800b7d6 <_Bfree+0x3a>
 800b7c6:	69eb      	ldr	r3, [r5, #28]
 800b7c8:	6862      	ldr	r2, [r4, #4]
 800b7ca:	68db      	ldr	r3, [r3, #12]
 800b7cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7d0:	6021      	str	r1, [r4, #0]
 800b7d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b7d6:	bd70      	pop	{r4, r5, r6, pc}
 800b7d8:	0800c541 	.word	0x0800c541
 800b7dc:	0800c5c1 	.word	0x0800c5c1

0800b7e0 <__multadd>:
 800b7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7e4:	690d      	ldr	r5, [r1, #16]
 800b7e6:	4607      	mov	r7, r0
 800b7e8:	460c      	mov	r4, r1
 800b7ea:	461e      	mov	r6, r3
 800b7ec:	f101 0c14 	add.w	ip, r1, #20
 800b7f0:	2000      	movs	r0, #0
 800b7f2:	f8dc 3000 	ldr.w	r3, [ip]
 800b7f6:	b299      	uxth	r1, r3
 800b7f8:	fb02 6101 	mla	r1, r2, r1, r6
 800b7fc:	0c1e      	lsrs	r6, r3, #16
 800b7fe:	0c0b      	lsrs	r3, r1, #16
 800b800:	fb02 3306 	mla	r3, r2, r6, r3
 800b804:	b289      	uxth	r1, r1
 800b806:	3001      	adds	r0, #1
 800b808:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b80c:	4285      	cmp	r5, r0
 800b80e:	f84c 1b04 	str.w	r1, [ip], #4
 800b812:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b816:	dcec      	bgt.n	800b7f2 <__multadd+0x12>
 800b818:	b30e      	cbz	r6, 800b85e <__multadd+0x7e>
 800b81a:	68a3      	ldr	r3, [r4, #8]
 800b81c:	42ab      	cmp	r3, r5
 800b81e:	dc19      	bgt.n	800b854 <__multadd+0x74>
 800b820:	6861      	ldr	r1, [r4, #4]
 800b822:	4638      	mov	r0, r7
 800b824:	3101      	adds	r1, #1
 800b826:	f7ff ff79 	bl	800b71c <_Balloc>
 800b82a:	4680      	mov	r8, r0
 800b82c:	b928      	cbnz	r0, 800b83a <__multadd+0x5a>
 800b82e:	4602      	mov	r2, r0
 800b830:	4b0c      	ldr	r3, [pc, #48]	@ (800b864 <__multadd+0x84>)
 800b832:	480d      	ldr	r0, [pc, #52]	@ (800b868 <__multadd+0x88>)
 800b834:	21ba      	movs	r1, #186	@ 0xba
 800b836:	f000 fd6b 	bl	800c310 <__assert_func>
 800b83a:	6922      	ldr	r2, [r4, #16]
 800b83c:	3202      	adds	r2, #2
 800b83e:	f104 010c 	add.w	r1, r4, #12
 800b842:	0092      	lsls	r2, r2, #2
 800b844:	300c      	adds	r0, #12
 800b846:	f000 fd55 	bl	800c2f4 <memcpy>
 800b84a:	4621      	mov	r1, r4
 800b84c:	4638      	mov	r0, r7
 800b84e:	f7ff ffa5 	bl	800b79c <_Bfree>
 800b852:	4644      	mov	r4, r8
 800b854:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b858:	3501      	adds	r5, #1
 800b85a:	615e      	str	r6, [r3, #20]
 800b85c:	6125      	str	r5, [r4, #16]
 800b85e:	4620      	mov	r0, r4
 800b860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b864:	0800c5b0 	.word	0x0800c5b0
 800b868:	0800c5c1 	.word	0x0800c5c1

0800b86c <__hi0bits>:
 800b86c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b870:	4603      	mov	r3, r0
 800b872:	bf36      	itet	cc
 800b874:	0403      	lslcc	r3, r0, #16
 800b876:	2000      	movcs	r0, #0
 800b878:	2010      	movcc	r0, #16
 800b87a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b87e:	bf3c      	itt	cc
 800b880:	021b      	lslcc	r3, r3, #8
 800b882:	3008      	addcc	r0, #8
 800b884:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b888:	bf3c      	itt	cc
 800b88a:	011b      	lslcc	r3, r3, #4
 800b88c:	3004      	addcc	r0, #4
 800b88e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b892:	bf3c      	itt	cc
 800b894:	009b      	lslcc	r3, r3, #2
 800b896:	3002      	addcc	r0, #2
 800b898:	2b00      	cmp	r3, #0
 800b89a:	db05      	blt.n	800b8a8 <__hi0bits+0x3c>
 800b89c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b8a0:	f100 0001 	add.w	r0, r0, #1
 800b8a4:	bf08      	it	eq
 800b8a6:	2020      	moveq	r0, #32
 800b8a8:	4770      	bx	lr

0800b8aa <__lo0bits>:
 800b8aa:	6803      	ldr	r3, [r0, #0]
 800b8ac:	4602      	mov	r2, r0
 800b8ae:	f013 0007 	ands.w	r0, r3, #7
 800b8b2:	d00b      	beq.n	800b8cc <__lo0bits+0x22>
 800b8b4:	07d9      	lsls	r1, r3, #31
 800b8b6:	d421      	bmi.n	800b8fc <__lo0bits+0x52>
 800b8b8:	0798      	lsls	r0, r3, #30
 800b8ba:	bf49      	itett	mi
 800b8bc:	085b      	lsrmi	r3, r3, #1
 800b8be:	089b      	lsrpl	r3, r3, #2
 800b8c0:	2001      	movmi	r0, #1
 800b8c2:	6013      	strmi	r3, [r2, #0]
 800b8c4:	bf5c      	itt	pl
 800b8c6:	6013      	strpl	r3, [r2, #0]
 800b8c8:	2002      	movpl	r0, #2
 800b8ca:	4770      	bx	lr
 800b8cc:	b299      	uxth	r1, r3
 800b8ce:	b909      	cbnz	r1, 800b8d4 <__lo0bits+0x2a>
 800b8d0:	0c1b      	lsrs	r3, r3, #16
 800b8d2:	2010      	movs	r0, #16
 800b8d4:	b2d9      	uxtb	r1, r3
 800b8d6:	b909      	cbnz	r1, 800b8dc <__lo0bits+0x32>
 800b8d8:	3008      	adds	r0, #8
 800b8da:	0a1b      	lsrs	r3, r3, #8
 800b8dc:	0719      	lsls	r1, r3, #28
 800b8de:	bf04      	itt	eq
 800b8e0:	091b      	lsreq	r3, r3, #4
 800b8e2:	3004      	addeq	r0, #4
 800b8e4:	0799      	lsls	r1, r3, #30
 800b8e6:	bf04      	itt	eq
 800b8e8:	089b      	lsreq	r3, r3, #2
 800b8ea:	3002      	addeq	r0, #2
 800b8ec:	07d9      	lsls	r1, r3, #31
 800b8ee:	d403      	bmi.n	800b8f8 <__lo0bits+0x4e>
 800b8f0:	085b      	lsrs	r3, r3, #1
 800b8f2:	f100 0001 	add.w	r0, r0, #1
 800b8f6:	d003      	beq.n	800b900 <__lo0bits+0x56>
 800b8f8:	6013      	str	r3, [r2, #0]
 800b8fa:	4770      	bx	lr
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	4770      	bx	lr
 800b900:	2020      	movs	r0, #32
 800b902:	4770      	bx	lr

0800b904 <__i2b>:
 800b904:	b510      	push	{r4, lr}
 800b906:	460c      	mov	r4, r1
 800b908:	2101      	movs	r1, #1
 800b90a:	f7ff ff07 	bl	800b71c <_Balloc>
 800b90e:	4602      	mov	r2, r0
 800b910:	b928      	cbnz	r0, 800b91e <__i2b+0x1a>
 800b912:	4b05      	ldr	r3, [pc, #20]	@ (800b928 <__i2b+0x24>)
 800b914:	4805      	ldr	r0, [pc, #20]	@ (800b92c <__i2b+0x28>)
 800b916:	f240 1145 	movw	r1, #325	@ 0x145
 800b91a:	f000 fcf9 	bl	800c310 <__assert_func>
 800b91e:	2301      	movs	r3, #1
 800b920:	6144      	str	r4, [r0, #20]
 800b922:	6103      	str	r3, [r0, #16]
 800b924:	bd10      	pop	{r4, pc}
 800b926:	bf00      	nop
 800b928:	0800c5b0 	.word	0x0800c5b0
 800b92c:	0800c5c1 	.word	0x0800c5c1

0800b930 <__multiply>:
 800b930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b934:	4617      	mov	r7, r2
 800b936:	690a      	ldr	r2, [r1, #16]
 800b938:	693b      	ldr	r3, [r7, #16]
 800b93a:	429a      	cmp	r2, r3
 800b93c:	bfa8      	it	ge
 800b93e:	463b      	movge	r3, r7
 800b940:	4689      	mov	r9, r1
 800b942:	bfa4      	itt	ge
 800b944:	460f      	movge	r7, r1
 800b946:	4699      	movge	r9, r3
 800b948:	693d      	ldr	r5, [r7, #16]
 800b94a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b94e:	68bb      	ldr	r3, [r7, #8]
 800b950:	6879      	ldr	r1, [r7, #4]
 800b952:	eb05 060a 	add.w	r6, r5, sl
 800b956:	42b3      	cmp	r3, r6
 800b958:	b085      	sub	sp, #20
 800b95a:	bfb8      	it	lt
 800b95c:	3101      	addlt	r1, #1
 800b95e:	f7ff fedd 	bl	800b71c <_Balloc>
 800b962:	b930      	cbnz	r0, 800b972 <__multiply+0x42>
 800b964:	4602      	mov	r2, r0
 800b966:	4b41      	ldr	r3, [pc, #260]	@ (800ba6c <__multiply+0x13c>)
 800b968:	4841      	ldr	r0, [pc, #260]	@ (800ba70 <__multiply+0x140>)
 800b96a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b96e:	f000 fccf 	bl	800c310 <__assert_func>
 800b972:	f100 0414 	add.w	r4, r0, #20
 800b976:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b97a:	4623      	mov	r3, r4
 800b97c:	2200      	movs	r2, #0
 800b97e:	4573      	cmp	r3, lr
 800b980:	d320      	bcc.n	800b9c4 <__multiply+0x94>
 800b982:	f107 0814 	add.w	r8, r7, #20
 800b986:	f109 0114 	add.w	r1, r9, #20
 800b98a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b98e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b992:	9302      	str	r3, [sp, #8]
 800b994:	1beb      	subs	r3, r5, r7
 800b996:	3b15      	subs	r3, #21
 800b998:	f023 0303 	bic.w	r3, r3, #3
 800b99c:	3304      	adds	r3, #4
 800b99e:	3715      	adds	r7, #21
 800b9a0:	42bd      	cmp	r5, r7
 800b9a2:	bf38      	it	cc
 800b9a4:	2304      	movcc	r3, #4
 800b9a6:	9301      	str	r3, [sp, #4]
 800b9a8:	9b02      	ldr	r3, [sp, #8]
 800b9aa:	9103      	str	r1, [sp, #12]
 800b9ac:	428b      	cmp	r3, r1
 800b9ae:	d80c      	bhi.n	800b9ca <__multiply+0x9a>
 800b9b0:	2e00      	cmp	r6, #0
 800b9b2:	dd03      	ble.n	800b9bc <__multiply+0x8c>
 800b9b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d055      	beq.n	800ba68 <__multiply+0x138>
 800b9bc:	6106      	str	r6, [r0, #16]
 800b9be:	b005      	add	sp, #20
 800b9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9c4:	f843 2b04 	str.w	r2, [r3], #4
 800b9c8:	e7d9      	b.n	800b97e <__multiply+0x4e>
 800b9ca:	f8b1 a000 	ldrh.w	sl, [r1]
 800b9ce:	f1ba 0f00 	cmp.w	sl, #0
 800b9d2:	d01f      	beq.n	800ba14 <__multiply+0xe4>
 800b9d4:	46c4      	mov	ip, r8
 800b9d6:	46a1      	mov	r9, r4
 800b9d8:	2700      	movs	r7, #0
 800b9da:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b9de:	f8d9 3000 	ldr.w	r3, [r9]
 800b9e2:	fa1f fb82 	uxth.w	fp, r2
 800b9e6:	b29b      	uxth	r3, r3
 800b9e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800b9ec:	443b      	add	r3, r7
 800b9ee:	f8d9 7000 	ldr.w	r7, [r9]
 800b9f2:	0c12      	lsrs	r2, r2, #16
 800b9f4:	0c3f      	lsrs	r7, r7, #16
 800b9f6:	fb0a 7202 	mla	r2, sl, r2, r7
 800b9fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b9fe:	b29b      	uxth	r3, r3
 800ba00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba04:	4565      	cmp	r5, ip
 800ba06:	f849 3b04 	str.w	r3, [r9], #4
 800ba0a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ba0e:	d8e4      	bhi.n	800b9da <__multiply+0xaa>
 800ba10:	9b01      	ldr	r3, [sp, #4]
 800ba12:	50e7      	str	r7, [r4, r3]
 800ba14:	9b03      	ldr	r3, [sp, #12]
 800ba16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ba1a:	3104      	adds	r1, #4
 800ba1c:	f1b9 0f00 	cmp.w	r9, #0
 800ba20:	d020      	beq.n	800ba64 <__multiply+0x134>
 800ba22:	6823      	ldr	r3, [r4, #0]
 800ba24:	4647      	mov	r7, r8
 800ba26:	46a4      	mov	ip, r4
 800ba28:	f04f 0a00 	mov.w	sl, #0
 800ba2c:	f8b7 b000 	ldrh.w	fp, [r7]
 800ba30:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ba34:	fb09 220b 	mla	r2, r9, fp, r2
 800ba38:	4452      	add	r2, sl
 800ba3a:	b29b      	uxth	r3, r3
 800ba3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba40:	f84c 3b04 	str.w	r3, [ip], #4
 800ba44:	f857 3b04 	ldr.w	r3, [r7], #4
 800ba48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba4c:	f8bc 3000 	ldrh.w	r3, [ip]
 800ba50:	fb09 330a 	mla	r3, r9, sl, r3
 800ba54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ba58:	42bd      	cmp	r5, r7
 800ba5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba5e:	d8e5      	bhi.n	800ba2c <__multiply+0xfc>
 800ba60:	9a01      	ldr	r2, [sp, #4]
 800ba62:	50a3      	str	r3, [r4, r2]
 800ba64:	3404      	adds	r4, #4
 800ba66:	e79f      	b.n	800b9a8 <__multiply+0x78>
 800ba68:	3e01      	subs	r6, #1
 800ba6a:	e7a1      	b.n	800b9b0 <__multiply+0x80>
 800ba6c:	0800c5b0 	.word	0x0800c5b0
 800ba70:	0800c5c1 	.word	0x0800c5c1

0800ba74 <__pow5mult>:
 800ba74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba78:	4615      	mov	r5, r2
 800ba7a:	f012 0203 	ands.w	r2, r2, #3
 800ba7e:	4607      	mov	r7, r0
 800ba80:	460e      	mov	r6, r1
 800ba82:	d007      	beq.n	800ba94 <__pow5mult+0x20>
 800ba84:	4c25      	ldr	r4, [pc, #148]	@ (800bb1c <__pow5mult+0xa8>)
 800ba86:	3a01      	subs	r2, #1
 800ba88:	2300      	movs	r3, #0
 800ba8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ba8e:	f7ff fea7 	bl	800b7e0 <__multadd>
 800ba92:	4606      	mov	r6, r0
 800ba94:	10ad      	asrs	r5, r5, #2
 800ba96:	d03d      	beq.n	800bb14 <__pow5mult+0xa0>
 800ba98:	69fc      	ldr	r4, [r7, #28]
 800ba9a:	b97c      	cbnz	r4, 800babc <__pow5mult+0x48>
 800ba9c:	2010      	movs	r0, #16
 800ba9e:	f7fe f84b 	bl	8009b38 <malloc>
 800baa2:	4602      	mov	r2, r0
 800baa4:	61f8      	str	r0, [r7, #28]
 800baa6:	b928      	cbnz	r0, 800bab4 <__pow5mult+0x40>
 800baa8:	4b1d      	ldr	r3, [pc, #116]	@ (800bb20 <__pow5mult+0xac>)
 800baaa:	481e      	ldr	r0, [pc, #120]	@ (800bb24 <__pow5mult+0xb0>)
 800baac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bab0:	f000 fc2e 	bl	800c310 <__assert_func>
 800bab4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bab8:	6004      	str	r4, [r0, #0]
 800baba:	60c4      	str	r4, [r0, #12]
 800babc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bac0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bac4:	b94c      	cbnz	r4, 800bada <__pow5mult+0x66>
 800bac6:	f240 2171 	movw	r1, #625	@ 0x271
 800baca:	4638      	mov	r0, r7
 800bacc:	f7ff ff1a 	bl	800b904 <__i2b>
 800bad0:	2300      	movs	r3, #0
 800bad2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bad6:	4604      	mov	r4, r0
 800bad8:	6003      	str	r3, [r0, #0]
 800bada:	f04f 0900 	mov.w	r9, #0
 800bade:	07eb      	lsls	r3, r5, #31
 800bae0:	d50a      	bpl.n	800baf8 <__pow5mult+0x84>
 800bae2:	4631      	mov	r1, r6
 800bae4:	4622      	mov	r2, r4
 800bae6:	4638      	mov	r0, r7
 800bae8:	f7ff ff22 	bl	800b930 <__multiply>
 800baec:	4631      	mov	r1, r6
 800baee:	4680      	mov	r8, r0
 800baf0:	4638      	mov	r0, r7
 800baf2:	f7ff fe53 	bl	800b79c <_Bfree>
 800baf6:	4646      	mov	r6, r8
 800baf8:	106d      	asrs	r5, r5, #1
 800bafa:	d00b      	beq.n	800bb14 <__pow5mult+0xa0>
 800bafc:	6820      	ldr	r0, [r4, #0]
 800bafe:	b938      	cbnz	r0, 800bb10 <__pow5mult+0x9c>
 800bb00:	4622      	mov	r2, r4
 800bb02:	4621      	mov	r1, r4
 800bb04:	4638      	mov	r0, r7
 800bb06:	f7ff ff13 	bl	800b930 <__multiply>
 800bb0a:	6020      	str	r0, [r4, #0]
 800bb0c:	f8c0 9000 	str.w	r9, [r0]
 800bb10:	4604      	mov	r4, r0
 800bb12:	e7e4      	b.n	800bade <__pow5mult+0x6a>
 800bb14:	4630      	mov	r0, r6
 800bb16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb1a:	bf00      	nop
 800bb1c:	0800c674 	.word	0x0800c674
 800bb20:	0800c541 	.word	0x0800c541
 800bb24:	0800c5c1 	.word	0x0800c5c1

0800bb28 <__lshift>:
 800bb28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb2c:	460c      	mov	r4, r1
 800bb2e:	6849      	ldr	r1, [r1, #4]
 800bb30:	6923      	ldr	r3, [r4, #16]
 800bb32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb36:	68a3      	ldr	r3, [r4, #8]
 800bb38:	4607      	mov	r7, r0
 800bb3a:	4691      	mov	r9, r2
 800bb3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb40:	f108 0601 	add.w	r6, r8, #1
 800bb44:	42b3      	cmp	r3, r6
 800bb46:	db0b      	blt.n	800bb60 <__lshift+0x38>
 800bb48:	4638      	mov	r0, r7
 800bb4a:	f7ff fde7 	bl	800b71c <_Balloc>
 800bb4e:	4605      	mov	r5, r0
 800bb50:	b948      	cbnz	r0, 800bb66 <__lshift+0x3e>
 800bb52:	4602      	mov	r2, r0
 800bb54:	4b28      	ldr	r3, [pc, #160]	@ (800bbf8 <__lshift+0xd0>)
 800bb56:	4829      	ldr	r0, [pc, #164]	@ (800bbfc <__lshift+0xd4>)
 800bb58:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bb5c:	f000 fbd8 	bl	800c310 <__assert_func>
 800bb60:	3101      	adds	r1, #1
 800bb62:	005b      	lsls	r3, r3, #1
 800bb64:	e7ee      	b.n	800bb44 <__lshift+0x1c>
 800bb66:	2300      	movs	r3, #0
 800bb68:	f100 0114 	add.w	r1, r0, #20
 800bb6c:	f100 0210 	add.w	r2, r0, #16
 800bb70:	4618      	mov	r0, r3
 800bb72:	4553      	cmp	r3, sl
 800bb74:	db33      	blt.n	800bbde <__lshift+0xb6>
 800bb76:	6920      	ldr	r0, [r4, #16]
 800bb78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bb7c:	f104 0314 	add.w	r3, r4, #20
 800bb80:	f019 091f 	ands.w	r9, r9, #31
 800bb84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bb88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bb8c:	d02b      	beq.n	800bbe6 <__lshift+0xbe>
 800bb8e:	f1c9 0e20 	rsb	lr, r9, #32
 800bb92:	468a      	mov	sl, r1
 800bb94:	2200      	movs	r2, #0
 800bb96:	6818      	ldr	r0, [r3, #0]
 800bb98:	fa00 f009 	lsl.w	r0, r0, r9
 800bb9c:	4310      	orrs	r0, r2
 800bb9e:	f84a 0b04 	str.w	r0, [sl], #4
 800bba2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bba6:	459c      	cmp	ip, r3
 800bba8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bbac:	d8f3      	bhi.n	800bb96 <__lshift+0x6e>
 800bbae:	ebac 0304 	sub.w	r3, ip, r4
 800bbb2:	3b15      	subs	r3, #21
 800bbb4:	f023 0303 	bic.w	r3, r3, #3
 800bbb8:	3304      	adds	r3, #4
 800bbba:	f104 0015 	add.w	r0, r4, #21
 800bbbe:	4560      	cmp	r0, ip
 800bbc0:	bf88      	it	hi
 800bbc2:	2304      	movhi	r3, #4
 800bbc4:	50ca      	str	r2, [r1, r3]
 800bbc6:	b10a      	cbz	r2, 800bbcc <__lshift+0xa4>
 800bbc8:	f108 0602 	add.w	r6, r8, #2
 800bbcc:	3e01      	subs	r6, #1
 800bbce:	4638      	mov	r0, r7
 800bbd0:	612e      	str	r6, [r5, #16]
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	f7ff fde2 	bl	800b79c <_Bfree>
 800bbd8:	4628      	mov	r0, r5
 800bbda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbde:	f842 0f04 	str.w	r0, [r2, #4]!
 800bbe2:	3301      	adds	r3, #1
 800bbe4:	e7c5      	b.n	800bb72 <__lshift+0x4a>
 800bbe6:	3904      	subs	r1, #4
 800bbe8:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbec:	f841 2f04 	str.w	r2, [r1, #4]!
 800bbf0:	459c      	cmp	ip, r3
 800bbf2:	d8f9      	bhi.n	800bbe8 <__lshift+0xc0>
 800bbf4:	e7ea      	b.n	800bbcc <__lshift+0xa4>
 800bbf6:	bf00      	nop
 800bbf8:	0800c5b0 	.word	0x0800c5b0
 800bbfc:	0800c5c1 	.word	0x0800c5c1

0800bc00 <__mcmp>:
 800bc00:	690a      	ldr	r2, [r1, #16]
 800bc02:	4603      	mov	r3, r0
 800bc04:	6900      	ldr	r0, [r0, #16]
 800bc06:	1a80      	subs	r0, r0, r2
 800bc08:	b530      	push	{r4, r5, lr}
 800bc0a:	d10e      	bne.n	800bc2a <__mcmp+0x2a>
 800bc0c:	3314      	adds	r3, #20
 800bc0e:	3114      	adds	r1, #20
 800bc10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bc14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bc18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bc1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bc20:	4295      	cmp	r5, r2
 800bc22:	d003      	beq.n	800bc2c <__mcmp+0x2c>
 800bc24:	d205      	bcs.n	800bc32 <__mcmp+0x32>
 800bc26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bc2a:	bd30      	pop	{r4, r5, pc}
 800bc2c:	42a3      	cmp	r3, r4
 800bc2e:	d3f3      	bcc.n	800bc18 <__mcmp+0x18>
 800bc30:	e7fb      	b.n	800bc2a <__mcmp+0x2a>
 800bc32:	2001      	movs	r0, #1
 800bc34:	e7f9      	b.n	800bc2a <__mcmp+0x2a>
	...

0800bc38 <__mdiff>:
 800bc38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc3c:	4689      	mov	r9, r1
 800bc3e:	4606      	mov	r6, r0
 800bc40:	4611      	mov	r1, r2
 800bc42:	4648      	mov	r0, r9
 800bc44:	4614      	mov	r4, r2
 800bc46:	f7ff ffdb 	bl	800bc00 <__mcmp>
 800bc4a:	1e05      	subs	r5, r0, #0
 800bc4c:	d112      	bne.n	800bc74 <__mdiff+0x3c>
 800bc4e:	4629      	mov	r1, r5
 800bc50:	4630      	mov	r0, r6
 800bc52:	f7ff fd63 	bl	800b71c <_Balloc>
 800bc56:	4602      	mov	r2, r0
 800bc58:	b928      	cbnz	r0, 800bc66 <__mdiff+0x2e>
 800bc5a:	4b3f      	ldr	r3, [pc, #252]	@ (800bd58 <__mdiff+0x120>)
 800bc5c:	f240 2137 	movw	r1, #567	@ 0x237
 800bc60:	483e      	ldr	r0, [pc, #248]	@ (800bd5c <__mdiff+0x124>)
 800bc62:	f000 fb55 	bl	800c310 <__assert_func>
 800bc66:	2301      	movs	r3, #1
 800bc68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bc6c:	4610      	mov	r0, r2
 800bc6e:	b003      	add	sp, #12
 800bc70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc74:	bfbc      	itt	lt
 800bc76:	464b      	movlt	r3, r9
 800bc78:	46a1      	movlt	r9, r4
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bc80:	bfba      	itte	lt
 800bc82:	461c      	movlt	r4, r3
 800bc84:	2501      	movlt	r5, #1
 800bc86:	2500      	movge	r5, #0
 800bc88:	f7ff fd48 	bl	800b71c <_Balloc>
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	b918      	cbnz	r0, 800bc98 <__mdiff+0x60>
 800bc90:	4b31      	ldr	r3, [pc, #196]	@ (800bd58 <__mdiff+0x120>)
 800bc92:	f240 2145 	movw	r1, #581	@ 0x245
 800bc96:	e7e3      	b.n	800bc60 <__mdiff+0x28>
 800bc98:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bc9c:	6926      	ldr	r6, [r4, #16]
 800bc9e:	60c5      	str	r5, [r0, #12]
 800bca0:	f109 0310 	add.w	r3, r9, #16
 800bca4:	f109 0514 	add.w	r5, r9, #20
 800bca8:	f104 0e14 	add.w	lr, r4, #20
 800bcac:	f100 0b14 	add.w	fp, r0, #20
 800bcb0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bcb4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bcb8:	9301      	str	r3, [sp, #4]
 800bcba:	46d9      	mov	r9, fp
 800bcbc:	f04f 0c00 	mov.w	ip, #0
 800bcc0:	9b01      	ldr	r3, [sp, #4]
 800bcc2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bcc6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bcca:	9301      	str	r3, [sp, #4]
 800bccc:	fa1f f38a 	uxth.w	r3, sl
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	b283      	uxth	r3, r0
 800bcd4:	1acb      	subs	r3, r1, r3
 800bcd6:	0c00      	lsrs	r0, r0, #16
 800bcd8:	4463      	add	r3, ip
 800bcda:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bcde:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bce2:	b29b      	uxth	r3, r3
 800bce4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bce8:	4576      	cmp	r6, lr
 800bcea:	f849 3b04 	str.w	r3, [r9], #4
 800bcee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bcf2:	d8e5      	bhi.n	800bcc0 <__mdiff+0x88>
 800bcf4:	1b33      	subs	r3, r6, r4
 800bcf6:	3b15      	subs	r3, #21
 800bcf8:	f023 0303 	bic.w	r3, r3, #3
 800bcfc:	3415      	adds	r4, #21
 800bcfe:	3304      	adds	r3, #4
 800bd00:	42a6      	cmp	r6, r4
 800bd02:	bf38      	it	cc
 800bd04:	2304      	movcc	r3, #4
 800bd06:	441d      	add	r5, r3
 800bd08:	445b      	add	r3, fp
 800bd0a:	461e      	mov	r6, r3
 800bd0c:	462c      	mov	r4, r5
 800bd0e:	4544      	cmp	r4, r8
 800bd10:	d30e      	bcc.n	800bd30 <__mdiff+0xf8>
 800bd12:	f108 0103 	add.w	r1, r8, #3
 800bd16:	1b49      	subs	r1, r1, r5
 800bd18:	f021 0103 	bic.w	r1, r1, #3
 800bd1c:	3d03      	subs	r5, #3
 800bd1e:	45a8      	cmp	r8, r5
 800bd20:	bf38      	it	cc
 800bd22:	2100      	movcc	r1, #0
 800bd24:	440b      	add	r3, r1
 800bd26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bd2a:	b191      	cbz	r1, 800bd52 <__mdiff+0x11a>
 800bd2c:	6117      	str	r7, [r2, #16]
 800bd2e:	e79d      	b.n	800bc6c <__mdiff+0x34>
 800bd30:	f854 1b04 	ldr.w	r1, [r4], #4
 800bd34:	46e6      	mov	lr, ip
 800bd36:	0c08      	lsrs	r0, r1, #16
 800bd38:	fa1c fc81 	uxtah	ip, ip, r1
 800bd3c:	4471      	add	r1, lr
 800bd3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bd42:	b289      	uxth	r1, r1
 800bd44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bd48:	f846 1b04 	str.w	r1, [r6], #4
 800bd4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd50:	e7dd      	b.n	800bd0e <__mdiff+0xd6>
 800bd52:	3f01      	subs	r7, #1
 800bd54:	e7e7      	b.n	800bd26 <__mdiff+0xee>
 800bd56:	bf00      	nop
 800bd58:	0800c5b0 	.word	0x0800c5b0
 800bd5c:	0800c5c1 	.word	0x0800c5c1

0800bd60 <__d2b>:
 800bd60:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd64:	460f      	mov	r7, r1
 800bd66:	2101      	movs	r1, #1
 800bd68:	ec59 8b10 	vmov	r8, r9, d0
 800bd6c:	4616      	mov	r6, r2
 800bd6e:	f7ff fcd5 	bl	800b71c <_Balloc>
 800bd72:	4604      	mov	r4, r0
 800bd74:	b930      	cbnz	r0, 800bd84 <__d2b+0x24>
 800bd76:	4602      	mov	r2, r0
 800bd78:	4b23      	ldr	r3, [pc, #140]	@ (800be08 <__d2b+0xa8>)
 800bd7a:	4824      	ldr	r0, [pc, #144]	@ (800be0c <__d2b+0xac>)
 800bd7c:	f240 310f 	movw	r1, #783	@ 0x30f
 800bd80:	f000 fac6 	bl	800c310 <__assert_func>
 800bd84:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd8c:	b10d      	cbz	r5, 800bd92 <__d2b+0x32>
 800bd8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd92:	9301      	str	r3, [sp, #4]
 800bd94:	f1b8 0300 	subs.w	r3, r8, #0
 800bd98:	d023      	beq.n	800bde2 <__d2b+0x82>
 800bd9a:	4668      	mov	r0, sp
 800bd9c:	9300      	str	r3, [sp, #0]
 800bd9e:	f7ff fd84 	bl	800b8aa <__lo0bits>
 800bda2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bda6:	b1d0      	cbz	r0, 800bdde <__d2b+0x7e>
 800bda8:	f1c0 0320 	rsb	r3, r0, #32
 800bdac:	fa02 f303 	lsl.w	r3, r2, r3
 800bdb0:	430b      	orrs	r3, r1
 800bdb2:	40c2      	lsrs	r2, r0
 800bdb4:	6163      	str	r3, [r4, #20]
 800bdb6:	9201      	str	r2, [sp, #4]
 800bdb8:	9b01      	ldr	r3, [sp, #4]
 800bdba:	61a3      	str	r3, [r4, #24]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	bf0c      	ite	eq
 800bdc0:	2201      	moveq	r2, #1
 800bdc2:	2202      	movne	r2, #2
 800bdc4:	6122      	str	r2, [r4, #16]
 800bdc6:	b1a5      	cbz	r5, 800bdf2 <__d2b+0x92>
 800bdc8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bdcc:	4405      	add	r5, r0
 800bdce:	603d      	str	r5, [r7, #0]
 800bdd0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bdd4:	6030      	str	r0, [r6, #0]
 800bdd6:	4620      	mov	r0, r4
 800bdd8:	b003      	add	sp, #12
 800bdda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdde:	6161      	str	r1, [r4, #20]
 800bde0:	e7ea      	b.n	800bdb8 <__d2b+0x58>
 800bde2:	a801      	add	r0, sp, #4
 800bde4:	f7ff fd61 	bl	800b8aa <__lo0bits>
 800bde8:	9b01      	ldr	r3, [sp, #4]
 800bdea:	6163      	str	r3, [r4, #20]
 800bdec:	3020      	adds	r0, #32
 800bdee:	2201      	movs	r2, #1
 800bdf0:	e7e8      	b.n	800bdc4 <__d2b+0x64>
 800bdf2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdf6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bdfa:	6038      	str	r0, [r7, #0]
 800bdfc:	6918      	ldr	r0, [r3, #16]
 800bdfe:	f7ff fd35 	bl	800b86c <__hi0bits>
 800be02:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800be06:	e7e5      	b.n	800bdd4 <__d2b+0x74>
 800be08:	0800c5b0 	.word	0x0800c5b0
 800be0c:	0800c5c1 	.word	0x0800c5c1

0800be10 <__sfputc_r>:
 800be10:	6893      	ldr	r3, [r2, #8]
 800be12:	3b01      	subs	r3, #1
 800be14:	2b00      	cmp	r3, #0
 800be16:	b410      	push	{r4}
 800be18:	6093      	str	r3, [r2, #8]
 800be1a:	da08      	bge.n	800be2e <__sfputc_r+0x1e>
 800be1c:	6994      	ldr	r4, [r2, #24]
 800be1e:	42a3      	cmp	r3, r4
 800be20:	db01      	blt.n	800be26 <__sfputc_r+0x16>
 800be22:	290a      	cmp	r1, #10
 800be24:	d103      	bne.n	800be2e <__sfputc_r+0x1e>
 800be26:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be2a:	f7fe bc96 	b.w	800a75a <__swbuf_r>
 800be2e:	6813      	ldr	r3, [r2, #0]
 800be30:	1c58      	adds	r0, r3, #1
 800be32:	6010      	str	r0, [r2, #0]
 800be34:	7019      	strb	r1, [r3, #0]
 800be36:	4608      	mov	r0, r1
 800be38:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be3c:	4770      	bx	lr

0800be3e <__sfputs_r>:
 800be3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be40:	4606      	mov	r6, r0
 800be42:	460f      	mov	r7, r1
 800be44:	4614      	mov	r4, r2
 800be46:	18d5      	adds	r5, r2, r3
 800be48:	42ac      	cmp	r4, r5
 800be4a:	d101      	bne.n	800be50 <__sfputs_r+0x12>
 800be4c:	2000      	movs	r0, #0
 800be4e:	e007      	b.n	800be60 <__sfputs_r+0x22>
 800be50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be54:	463a      	mov	r2, r7
 800be56:	4630      	mov	r0, r6
 800be58:	f7ff ffda 	bl	800be10 <__sfputc_r>
 800be5c:	1c43      	adds	r3, r0, #1
 800be5e:	d1f3      	bne.n	800be48 <__sfputs_r+0xa>
 800be60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be64 <_vfiprintf_r>:
 800be64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be68:	460d      	mov	r5, r1
 800be6a:	b09d      	sub	sp, #116	@ 0x74
 800be6c:	4614      	mov	r4, r2
 800be6e:	4698      	mov	r8, r3
 800be70:	4606      	mov	r6, r0
 800be72:	b118      	cbz	r0, 800be7c <_vfiprintf_r+0x18>
 800be74:	6a03      	ldr	r3, [r0, #32]
 800be76:	b90b      	cbnz	r3, 800be7c <_vfiprintf_r+0x18>
 800be78:	f7fe fbf6 	bl	800a668 <__sinit>
 800be7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be7e:	07d9      	lsls	r1, r3, #31
 800be80:	d405      	bmi.n	800be8e <_vfiprintf_r+0x2a>
 800be82:	89ab      	ldrh	r3, [r5, #12]
 800be84:	059a      	lsls	r2, r3, #22
 800be86:	d402      	bmi.n	800be8e <_vfiprintf_r+0x2a>
 800be88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be8a:	f7fe fda2 	bl	800a9d2 <__retarget_lock_acquire_recursive>
 800be8e:	89ab      	ldrh	r3, [r5, #12]
 800be90:	071b      	lsls	r3, r3, #28
 800be92:	d501      	bpl.n	800be98 <_vfiprintf_r+0x34>
 800be94:	692b      	ldr	r3, [r5, #16]
 800be96:	b99b      	cbnz	r3, 800bec0 <_vfiprintf_r+0x5c>
 800be98:	4629      	mov	r1, r5
 800be9a:	4630      	mov	r0, r6
 800be9c:	f7fe fc9c 	bl	800a7d8 <__swsetup_r>
 800bea0:	b170      	cbz	r0, 800bec0 <_vfiprintf_r+0x5c>
 800bea2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bea4:	07dc      	lsls	r4, r3, #31
 800bea6:	d504      	bpl.n	800beb2 <_vfiprintf_r+0x4e>
 800bea8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800beac:	b01d      	add	sp, #116	@ 0x74
 800beae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beb2:	89ab      	ldrh	r3, [r5, #12]
 800beb4:	0598      	lsls	r0, r3, #22
 800beb6:	d4f7      	bmi.n	800bea8 <_vfiprintf_r+0x44>
 800beb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800beba:	f7fe fd8b 	bl	800a9d4 <__retarget_lock_release_recursive>
 800bebe:	e7f3      	b.n	800bea8 <_vfiprintf_r+0x44>
 800bec0:	2300      	movs	r3, #0
 800bec2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bec4:	2320      	movs	r3, #32
 800bec6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800beca:	f8cd 800c 	str.w	r8, [sp, #12]
 800bece:	2330      	movs	r3, #48	@ 0x30
 800bed0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c080 <_vfiprintf_r+0x21c>
 800bed4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bed8:	f04f 0901 	mov.w	r9, #1
 800bedc:	4623      	mov	r3, r4
 800bede:	469a      	mov	sl, r3
 800bee0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bee4:	b10a      	cbz	r2, 800beea <_vfiprintf_r+0x86>
 800bee6:	2a25      	cmp	r2, #37	@ 0x25
 800bee8:	d1f9      	bne.n	800bede <_vfiprintf_r+0x7a>
 800beea:	ebba 0b04 	subs.w	fp, sl, r4
 800beee:	d00b      	beq.n	800bf08 <_vfiprintf_r+0xa4>
 800bef0:	465b      	mov	r3, fp
 800bef2:	4622      	mov	r2, r4
 800bef4:	4629      	mov	r1, r5
 800bef6:	4630      	mov	r0, r6
 800bef8:	f7ff ffa1 	bl	800be3e <__sfputs_r>
 800befc:	3001      	adds	r0, #1
 800befe:	f000 80a7 	beq.w	800c050 <_vfiprintf_r+0x1ec>
 800bf02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf04:	445a      	add	r2, fp
 800bf06:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf08:	f89a 3000 	ldrb.w	r3, [sl]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	f000 809f 	beq.w	800c050 <_vfiprintf_r+0x1ec>
 800bf12:	2300      	movs	r3, #0
 800bf14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bf18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf1c:	f10a 0a01 	add.w	sl, sl, #1
 800bf20:	9304      	str	r3, [sp, #16]
 800bf22:	9307      	str	r3, [sp, #28]
 800bf24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf28:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf2a:	4654      	mov	r4, sl
 800bf2c:	2205      	movs	r2, #5
 800bf2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf32:	4853      	ldr	r0, [pc, #332]	@ (800c080 <_vfiprintf_r+0x21c>)
 800bf34:	f7f4 f964 	bl	8000200 <memchr>
 800bf38:	9a04      	ldr	r2, [sp, #16]
 800bf3a:	b9d8      	cbnz	r0, 800bf74 <_vfiprintf_r+0x110>
 800bf3c:	06d1      	lsls	r1, r2, #27
 800bf3e:	bf44      	itt	mi
 800bf40:	2320      	movmi	r3, #32
 800bf42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf46:	0713      	lsls	r3, r2, #28
 800bf48:	bf44      	itt	mi
 800bf4a:	232b      	movmi	r3, #43	@ 0x2b
 800bf4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf50:	f89a 3000 	ldrb.w	r3, [sl]
 800bf54:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf56:	d015      	beq.n	800bf84 <_vfiprintf_r+0x120>
 800bf58:	9a07      	ldr	r2, [sp, #28]
 800bf5a:	4654      	mov	r4, sl
 800bf5c:	2000      	movs	r0, #0
 800bf5e:	f04f 0c0a 	mov.w	ip, #10
 800bf62:	4621      	mov	r1, r4
 800bf64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf68:	3b30      	subs	r3, #48	@ 0x30
 800bf6a:	2b09      	cmp	r3, #9
 800bf6c:	d94b      	bls.n	800c006 <_vfiprintf_r+0x1a2>
 800bf6e:	b1b0      	cbz	r0, 800bf9e <_vfiprintf_r+0x13a>
 800bf70:	9207      	str	r2, [sp, #28]
 800bf72:	e014      	b.n	800bf9e <_vfiprintf_r+0x13a>
 800bf74:	eba0 0308 	sub.w	r3, r0, r8
 800bf78:	fa09 f303 	lsl.w	r3, r9, r3
 800bf7c:	4313      	orrs	r3, r2
 800bf7e:	9304      	str	r3, [sp, #16]
 800bf80:	46a2      	mov	sl, r4
 800bf82:	e7d2      	b.n	800bf2a <_vfiprintf_r+0xc6>
 800bf84:	9b03      	ldr	r3, [sp, #12]
 800bf86:	1d19      	adds	r1, r3, #4
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	9103      	str	r1, [sp, #12]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	bfbb      	ittet	lt
 800bf90:	425b      	neglt	r3, r3
 800bf92:	f042 0202 	orrlt.w	r2, r2, #2
 800bf96:	9307      	strge	r3, [sp, #28]
 800bf98:	9307      	strlt	r3, [sp, #28]
 800bf9a:	bfb8      	it	lt
 800bf9c:	9204      	strlt	r2, [sp, #16]
 800bf9e:	7823      	ldrb	r3, [r4, #0]
 800bfa0:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfa2:	d10a      	bne.n	800bfba <_vfiprintf_r+0x156>
 800bfa4:	7863      	ldrb	r3, [r4, #1]
 800bfa6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfa8:	d132      	bne.n	800c010 <_vfiprintf_r+0x1ac>
 800bfaa:	9b03      	ldr	r3, [sp, #12]
 800bfac:	1d1a      	adds	r2, r3, #4
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	9203      	str	r2, [sp, #12]
 800bfb2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bfb6:	3402      	adds	r4, #2
 800bfb8:	9305      	str	r3, [sp, #20]
 800bfba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c090 <_vfiprintf_r+0x22c>
 800bfbe:	7821      	ldrb	r1, [r4, #0]
 800bfc0:	2203      	movs	r2, #3
 800bfc2:	4650      	mov	r0, sl
 800bfc4:	f7f4 f91c 	bl	8000200 <memchr>
 800bfc8:	b138      	cbz	r0, 800bfda <_vfiprintf_r+0x176>
 800bfca:	9b04      	ldr	r3, [sp, #16]
 800bfcc:	eba0 000a 	sub.w	r0, r0, sl
 800bfd0:	2240      	movs	r2, #64	@ 0x40
 800bfd2:	4082      	lsls	r2, r0
 800bfd4:	4313      	orrs	r3, r2
 800bfd6:	3401      	adds	r4, #1
 800bfd8:	9304      	str	r3, [sp, #16]
 800bfda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfde:	4829      	ldr	r0, [pc, #164]	@ (800c084 <_vfiprintf_r+0x220>)
 800bfe0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bfe4:	2206      	movs	r2, #6
 800bfe6:	f7f4 f90b 	bl	8000200 <memchr>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d03f      	beq.n	800c06e <_vfiprintf_r+0x20a>
 800bfee:	4b26      	ldr	r3, [pc, #152]	@ (800c088 <_vfiprintf_r+0x224>)
 800bff0:	bb1b      	cbnz	r3, 800c03a <_vfiprintf_r+0x1d6>
 800bff2:	9b03      	ldr	r3, [sp, #12]
 800bff4:	3307      	adds	r3, #7
 800bff6:	f023 0307 	bic.w	r3, r3, #7
 800bffa:	3308      	adds	r3, #8
 800bffc:	9303      	str	r3, [sp, #12]
 800bffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c000:	443b      	add	r3, r7
 800c002:	9309      	str	r3, [sp, #36]	@ 0x24
 800c004:	e76a      	b.n	800bedc <_vfiprintf_r+0x78>
 800c006:	fb0c 3202 	mla	r2, ip, r2, r3
 800c00a:	460c      	mov	r4, r1
 800c00c:	2001      	movs	r0, #1
 800c00e:	e7a8      	b.n	800bf62 <_vfiprintf_r+0xfe>
 800c010:	2300      	movs	r3, #0
 800c012:	3401      	adds	r4, #1
 800c014:	9305      	str	r3, [sp, #20]
 800c016:	4619      	mov	r1, r3
 800c018:	f04f 0c0a 	mov.w	ip, #10
 800c01c:	4620      	mov	r0, r4
 800c01e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c022:	3a30      	subs	r2, #48	@ 0x30
 800c024:	2a09      	cmp	r2, #9
 800c026:	d903      	bls.n	800c030 <_vfiprintf_r+0x1cc>
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d0c6      	beq.n	800bfba <_vfiprintf_r+0x156>
 800c02c:	9105      	str	r1, [sp, #20]
 800c02e:	e7c4      	b.n	800bfba <_vfiprintf_r+0x156>
 800c030:	fb0c 2101 	mla	r1, ip, r1, r2
 800c034:	4604      	mov	r4, r0
 800c036:	2301      	movs	r3, #1
 800c038:	e7f0      	b.n	800c01c <_vfiprintf_r+0x1b8>
 800c03a:	ab03      	add	r3, sp, #12
 800c03c:	9300      	str	r3, [sp, #0]
 800c03e:	462a      	mov	r2, r5
 800c040:	4b12      	ldr	r3, [pc, #72]	@ (800c08c <_vfiprintf_r+0x228>)
 800c042:	a904      	add	r1, sp, #16
 800c044:	4630      	mov	r0, r6
 800c046:	f7fd fecd 	bl	8009de4 <_printf_float>
 800c04a:	4607      	mov	r7, r0
 800c04c:	1c78      	adds	r0, r7, #1
 800c04e:	d1d6      	bne.n	800bffe <_vfiprintf_r+0x19a>
 800c050:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c052:	07d9      	lsls	r1, r3, #31
 800c054:	d405      	bmi.n	800c062 <_vfiprintf_r+0x1fe>
 800c056:	89ab      	ldrh	r3, [r5, #12]
 800c058:	059a      	lsls	r2, r3, #22
 800c05a:	d402      	bmi.n	800c062 <_vfiprintf_r+0x1fe>
 800c05c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c05e:	f7fe fcb9 	bl	800a9d4 <__retarget_lock_release_recursive>
 800c062:	89ab      	ldrh	r3, [r5, #12]
 800c064:	065b      	lsls	r3, r3, #25
 800c066:	f53f af1f 	bmi.w	800bea8 <_vfiprintf_r+0x44>
 800c06a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c06c:	e71e      	b.n	800beac <_vfiprintf_r+0x48>
 800c06e:	ab03      	add	r3, sp, #12
 800c070:	9300      	str	r3, [sp, #0]
 800c072:	462a      	mov	r2, r5
 800c074:	4b05      	ldr	r3, [pc, #20]	@ (800c08c <_vfiprintf_r+0x228>)
 800c076:	a904      	add	r1, sp, #16
 800c078:	4630      	mov	r0, r6
 800c07a:	f7fe f94b 	bl	800a314 <_printf_i>
 800c07e:	e7e4      	b.n	800c04a <_vfiprintf_r+0x1e6>
 800c080:	0800c61a 	.word	0x0800c61a
 800c084:	0800c624 	.word	0x0800c624
 800c088:	08009de5 	.word	0x08009de5
 800c08c:	0800be3f 	.word	0x0800be3f
 800c090:	0800c620 	.word	0x0800c620

0800c094 <__sflush_r>:
 800c094:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c09c:	0716      	lsls	r6, r2, #28
 800c09e:	4605      	mov	r5, r0
 800c0a0:	460c      	mov	r4, r1
 800c0a2:	d454      	bmi.n	800c14e <__sflush_r+0xba>
 800c0a4:	684b      	ldr	r3, [r1, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	dc02      	bgt.n	800c0b0 <__sflush_r+0x1c>
 800c0aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	dd48      	ble.n	800c142 <__sflush_r+0xae>
 800c0b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c0b2:	2e00      	cmp	r6, #0
 800c0b4:	d045      	beq.n	800c142 <__sflush_r+0xae>
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c0bc:	682f      	ldr	r7, [r5, #0]
 800c0be:	6a21      	ldr	r1, [r4, #32]
 800c0c0:	602b      	str	r3, [r5, #0]
 800c0c2:	d030      	beq.n	800c126 <__sflush_r+0x92>
 800c0c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c0c6:	89a3      	ldrh	r3, [r4, #12]
 800c0c8:	0759      	lsls	r1, r3, #29
 800c0ca:	d505      	bpl.n	800c0d8 <__sflush_r+0x44>
 800c0cc:	6863      	ldr	r3, [r4, #4]
 800c0ce:	1ad2      	subs	r2, r2, r3
 800c0d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c0d2:	b10b      	cbz	r3, 800c0d8 <__sflush_r+0x44>
 800c0d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c0d6:	1ad2      	subs	r2, r2, r3
 800c0d8:	2300      	movs	r3, #0
 800c0da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c0dc:	6a21      	ldr	r1, [r4, #32]
 800c0de:	4628      	mov	r0, r5
 800c0e0:	47b0      	blx	r6
 800c0e2:	1c43      	adds	r3, r0, #1
 800c0e4:	89a3      	ldrh	r3, [r4, #12]
 800c0e6:	d106      	bne.n	800c0f6 <__sflush_r+0x62>
 800c0e8:	6829      	ldr	r1, [r5, #0]
 800c0ea:	291d      	cmp	r1, #29
 800c0ec:	d82b      	bhi.n	800c146 <__sflush_r+0xb2>
 800c0ee:	4a2a      	ldr	r2, [pc, #168]	@ (800c198 <__sflush_r+0x104>)
 800c0f0:	40ca      	lsrs	r2, r1
 800c0f2:	07d6      	lsls	r6, r2, #31
 800c0f4:	d527      	bpl.n	800c146 <__sflush_r+0xb2>
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	6062      	str	r2, [r4, #4]
 800c0fa:	04d9      	lsls	r1, r3, #19
 800c0fc:	6922      	ldr	r2, [r4, #16]
 800c0fe:	6022      	str	r2, [r4, #0]
 800c100:	d504      	bpl.n	800c10c <__sflush_r+0x78>
 800c102:	1c42      	adds	r2, r0, #1
 800c104:	d101      	bne.n	800c10a <__sflush_r+0x76>
 800c106:	682b      	ldr	r3, [r5, #0]
 800c108:	b903      	cbnz	r3, 800c10c <__sflush_r+0x78>
 800c10a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c10c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c10e:	602f      	str	r7, [r5, #0]
 800c110:	b1b9      	cbz	r1, 800c142 <__sflush_r+0xae>
 800c112:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c116:	4299      	cmp	r1, r3
 800c118:	d002      	beq.n	800c120 <__sflush_r+0x8c>
 800c11a:	4628      	mov	r0, r5
 800c11c:	f7ff fab4 	bl	800b688 <_free_r>
 800c120:	2300      	movs	r3, #0
 800c122:	6363      	str	r3, [r4, #52]	@ 0x34
 800c124:	e00d      	b.n	800c142 <__sflush_r+0xae>
 800c126:	2301      	movs	r3, #1
 800c128:	4628      	mov	r0, r5
 800c12a:	47b0      	blx	r6
 800c12c:	4602      	mov	r2, r0
 800c12e:	1c50      	adds	r0, r2, #1
 800c130:	d1c9      	bne.n	800c0c6 <__sflush_r+0x32>
 800c132:	682b      	ldr	r3, [r5, #0]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d0c6      	beq.n	800c0c6 <__sflush_r+0x32>
 800c138:	2b1d      	cmp	r3, #29
 800c13a:	d001      	beq.n	800c140 <__sflush_r+0xac>
 800c13c:	2b16      	cmp	r3, #22
 800c13e:	d11e      	bne.n	800c17e <__sflush_r+0xea>
 800c140:	602f      	str	r7, [r5, #0]
 800c142:	2000      	movs	r0, #0
 800c144:	e022      	b.n	800c18c <__sflush_r+0xf8>
 800c146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c14a:	b21b      	sxth	r3, r3
 800c14c:	e01b      	b.n	800c186 <__sflush_r+0xf2>
 800c14e:	690f      	ldr	r7, [r1, #16]
 800c150:	2f00      	cmp	r7, #0
 800c152:	d0f6      	beq.n	800c142 <__sflush_r+0xae>
 800c154:	0793      	lsls	r3, r2, #30
 800c156:	680e      	ldr	r6, [r1, #0]
 800c158:	bf08      	it	eq
 800c15a:	694b      	ldreq	r3, [r1, #20]
 800c15c:	600f      	str	r7, [r1, #0]
 800c15e:	bf18      	it	ne
 800c160:	2300      	movne	r3, #0
 800c162:	eba6 0807 	sub.w	r8, r6, r7
 800c166:	608b      	str	r3, [r1, #8]
 800c168:	f1b8 0f00 	cmp.w	r8, #0
 800c16c:	dde9      	ble.n	800c142 <__sflush_r+0xae>
 800c16e:	6a21      	ldr	r1, [r4, #32]
 800c170:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c172:	4643      	mov	r3, r8
 800c174:	463a      	mov	r2, r7
 800c176:	4628      	mov	r0, r5
 800c178:	47b0      	blx	r6
 800c17a:	2800      	cmp	r0, #0
 800c17c:	dc08      	bgt.n	800c190 <__sflush_r+0xfc>
 800c17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c182:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c186:	81a3      	strh	r3, [r4, #12]
 800c188:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c18c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c190:	4407      	add	r7, r0
 800c192:	eba8 0800 	sub.w	r8, r8, r0
 800c196:	e7e7      	b.n	800c168 <__sflush_r+0xd4>
 800c198:	20400001 	.word	0x20400001

0800c19c <_fflush_r>:
 800c19c:	b538      	push	{r3, r4, r5, lr}
 800c19e:	690b      	ldr	r3, [r1, #16]
 800c1a0:	4605      	mov	r5, r0
 800c1a2:	460c      	mov	r4, r1
 800c1a4:	b913      	cbnz	r3, 800c1ac <_fflush_r+0x10>
 800c1a6:	2500      	movs	r5, #0
 800c1a8:	4628      	mov	r0, r5
 800c1aa:	bd38      	pop	{r3, r4, r5, pc}
 800c1ac:	b118      	cbz	r0, 800c1b6 <_fflush_r+0x1a>
 800c1ae:	6a03      	ldr	r3, [r0, #32]
 800c1b0:	b90b      	cbnz	r3, 800c1b6 <_fflush_r+0x1a>
 800c1b2:	f7fe fa59 	bl	800a668 <__sinit>
 800c1b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d0f3      	beq.n	800c1a6 <_fflush_r+0xa>
 800c1be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c1c0:	07d0      	lsls	r0, r2, #31
 800c1c2:	d404      	bmi.n	800c1ce <_fflush_r+0x32>
 800c1c4:	0599      	lsls	r1, r3, #22
 800c1c6:	d402      	bmi.n	800c1ce <_fflush_r+0x32>
 800c1c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1ca:	f7fe fc02 	bl	800a9d2 <__retarget_lock_acquire_recursive>
 800c1ce:	4628      	mov	r0, r5
 800c1d0:	4621      	mov	r1, r4
 800c1d2:	f7ff ff5f 	bl	800c094 <__sflush_r>
 800c1d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c1d8:	07da      	lsls	r2, r3, #31
 800c1da:	4605      	mov	r5, r0
 800c1dc:	d4e4      	bmi.n	800c1a8 <_fflush_r+0xc>
 800c1de:	89a3      	ldrh	r3, [r4, #12]
 800c1e0:	059b      	lsls	r3, r3, #22
 800c1e2:	d4e1      	bmi.n	800c1a8 <_fflush_r+0xc>
 800c1e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c1e6:	f7fe fbf5 	bl	800a9d4 <__retarget_lock_release_recursive>
 800c1ea:	e7dd      	b.n	800c1a8 <_fflush_r+0xc>

0800c1ec <__swhatbuf_r>:
 800c1ec:	b570      	push	{r4, r5, r6, lr}
 800c1ee:	460c      	mov	r4, r1
 800c1f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1f4:	2900      	cmp	r1, #0
 800c1f6:	b096      	sub	sp, #88	@ 0x58
 800c1f8:	4615      	mov	r5, r2
 800c1fa:	461e      	mov	r6, r3
 800c1fc:	da0d      	bge.n	800c21a <__swhatbuf_r+0x2e>
 800c1fe:	89a3      	ldrh	r3, [r4, #12]
 800c200:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c204:	f04f 0100 	mov.w	r1, #0
 800c208:	bf14      	ite	ne
 800c20a:	2340      	movne	r3, #64	@ 0x40
 800c20c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c210:	2000      	movs	r0, #0
 800c212:	6031      	str	r1, [r6, #0]
 800c214:	602b      	str	r3, [r5, #0]
 800c216:	b016      	add	sp, #88	@ 0x58
 800c218:	bd70      	pop	{r4, r5, r6, pc}
 800c21a:	466a      	mov	r2, sp
 800c21c:	f000 f848 	bl	800c2b0 <_fstat_r>
 800c220:	2800      	cmp	r0, #0
 800c222:	dbec      	blt.n	800c1fe <__swhatbuf_r+0x12>
 800c224:	9901      	ldr	r1, [sp, #4]
 800c226:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c22a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c22e:	4259      	negs	r1, r3
 800c230:	4159      	adcs	r1, r3
 800c232:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c236:	e7eb      	b.n	800c210 <__swhatbuf_r+0x24>

0800c238 <__smakebuf_r>:
 800c238:	898b      	ldrh	r3, [r1, #12]
 800c23a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c23c:	079d      	lsls	r5, r3, #30
 800c23e:	4606      	mov	r6, r0
 800c240:	460c      	mov	r4, r1
 800c242:	d507      	bpl.n	800c254 <__smakebuf_r+0x1c>
 800c244:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c248:	6023      	str	r3, [r4, #0]
 800c24a:	6123      	str	r3, [r4, #16]
 800c24c:	2301      	movs	r3, #1
 800c24e:	6163      	str	r3, [r4, #20]
 800c250:	b003      	add	sp, #12
 800c252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c254:	ab01      	add	r3, sp, #4
 800c256:	466a      	mov	r2, sp
 800c258:	f7ff ffc8 	bl	800c1ec <__swhatbuf_r>
 800c25c:	9f00      	ldr	r7, [sp, #0]
 800c25e:	4605      	mov	r5, r0
 800c260:	4639      	mov	r1, r7
 800c262:	4630      	mov	r0, r6
 800c264:	f7fd fc92 	bl	8009b8c <_malloc_r>
 800c268:	b948      	cbnz	r0, 800c27e <__smakebuf_r+0x46>
 800c26a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c26e:	059a      	lsls	r2, r3, #22
 800c270:	d4ee      	bmi.n	800c250 <__smakebuf_r+0x18>
 800c272:	f023 0303 	bic.w	r3, r3, #3
 800c276:	f043 0302 	orr.w	r3, r3, #2
 800c27a:	81a3      	strh	r3, [r4, #12]
 800c27c:	e7e2      	b.n	800c244 <__smakebuf_r+0xc>
 800c27e:	89a3      	ldrh	r3, [r4, #12]
 800c280:	6020      	str	r0, [r4, #0]
 800c282:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c286:	81a3      	strh	r3, [r4, #12]
 800c288:	9b01      	ldr	r3, [sp, #4]
 800c28a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c28e:	b15b      	cbz	r3, 800c2a8 <__smakebuf_r+0x70>
 800c290:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c294:	4630      	mov	r0, r6
 800c296:	f000 f81d 	bl	800c2d4 <_isatty_r>
 800c29a:	b128      	cbz	r0, 800c2a8 <__smakebuf_r+0x70>
 800c29c:	89a3      	ldrh	r3, [r4, #12]
 800c29e:	f023 0303 	bic.w	r3, r3, #3
 800c2a2:	f043 0301 	orr.w	r3, r3, #1
 800c2a6:	81a3      	strh	r3, [r4, #12]
 800c2a8:	89a3      	ldrh	r3, [r4, #12]
 800c2aa:	431d      	orrs	r5, r3
 800c2ac:	81a5      	strh	r5, [r4, #12]
 800c2ae:	e7cf      	b.n	800c250 <__smakebuf_r+0x18>

0800c2b0 <_fstat_r>:
 800c2b0:	b538      	push	{r3, r4, r5, lr}
 800c2b2:	4d07      	ldr	r5, [pc, #28]	@ (800c2d0 <_fstat_r+0x20>)
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	4604      	mov	r4, r0
 800c2b8:	4608      	mov	r0, r1
 800c2ba:	4611      	mov	r1, r2
 800c2bc:	602b      	str	r3, [r5, #0]
 800c2be:	f7f6 fc0d 	bl	8002adc <_fstat>
 800c2c2:	1c43      	adds	r3, r0, #1
 800c2c4:	d102      	bne.n	800c2cc <_fstat_r+0x1c>
 800c2c6:	682b      	ldr	r3, [r5, #0]
 800c2c8:	b103      	cbz	r3, 800c2cc <_fstat_r+0x1c>
 800c2ca:	6023      	str	r3, [r4, #0]
 800c2cc:	bd38      	pop	{r3, r4, r5, pc}
 800c2ce:	bf00      	nop
 800c2d0:	20040a78 	.word	0x20040a78

0800c2d4 <_isatty_r>:
 800c2d4:	b538      	push	{r3, r4, r5, lr}
 800c2d6:	4d06      	ldr	r5, [pc, #24]	@ (800c2f0 <_isatty_r+0x1c>)
 800c2d8:	2300      	movs	r3, #0
 800c2da:	4604      	mov	r4, r0
 800c2dc:	4608      	mov	r0, r1
 800c2de:	602b      	str	r3, [r5, #0]
 800c2e0:	f7f6 fc0c 	bl	8002afc <_isatty>
 800c2e4:	1c43      	adds	r3, r0, #1
 800c2e6:	d102      	bne.n	800c2ee <_isatty_r+0x1a>
 800c2e8:	682b      	ldr	r3, [r5, #0]
 800c2ea:	b103      	cbz	r3, 800c2ee <_isatty_r+0x1a>
 800c2ec:	6023      	str	r3, [r4, #0]
 800c2ee:	bd38      	pop	{r3, r4, r5, pc}
 800c2f0:	20040a78 	.word	0x20040a78

0800c2f4 <memcpy>:
 800c2f4:	440a      	add	r2, r1
 800c2f6:	4291      	cmp	r1, r2
 800c2f8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c2fc:	d100      	bne.n	800c300 <memcpy+0xc>
 800c2fe:	4770      	bx	lr
 800c300:	b510      	push	{r4, lr}
 800c302:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c306:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c30a:	4291      	cmp	r1, r2
 800c30c:	d1f9      	bne.n	800c302 <memcpy+0xe>
 800c30e:	bd10      	pop	{r4, pc}

0800c310 <__assert_func>:
 800c310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c312:	4614      	mov	r4, r2
 800c314:	461a      	mov	r2, r3
 800c316:	4b09      	ldr	r3, [pc, #36]	@ (800c33c <__assert_func+0x2c>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	4605      	mov	r5, r0
 800c31c:	68d8      	ldr	r0, [r3, #12]
 800c31e:	b14c      	cbz	r4, 800c334 <__assert_func+0x24>
 800c320:	4b07      	ldr	r3, [pc, #28]	@ (800c340 <__assert_func+0x30>)
 800c322:	9100      	str	r1, [sp, #0]
 800c324:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c328:	4906      	ldr	r1, [pc, #24]	@ (800c344 <__assert_func+0x34>)
 800c32a:	462b      	mov	r3, r5
 800c32c:	f000 f842 	bl	800c3b4 <fiprintf>
 800c330:	f000 f852 	bl	800c3d8 <abort>
 800c334:	4b04      	ldr	r3, [pc, #16]	@ (800c348 <__assert_func+0x38>)
 800c336:	461c      	mov	r4, r3
 800c338:	e7f3      	b.n	800c322 <__assert_func+0x12>
 800c33a:	bf00      	nop
 800c33c:	20040018 	.word	0x20040018
 800c340:	0800c635 	.word	0x0800c635
 800c344:	0800c642 	.word	0x0800c642
 800c348:	0800c670 	.word	0x0800c670

0800c34c <_calloc_r>:
 800c34c:	b570      	push	{r4, r5, r6, lr}
 800c34e:	fba1 5402 	umull	r5, r4, r1, r2
 800c352:	b934      	cbnz	r4, 800c362 <_calloc_r+0x16>
 800c354:	4629      	mov	r1, r5
 800c356:	f7fd fc19 	bl	8009b8c <_malloc_r>
 800c35a:	4606      	mov	r6, r0
 800c35c:	b928      	cbnz	r0, 800c36a <_calloc_r+0x1e>
 800c35e:	4630      	mov	r0, r6
 800c360:	bd70      	pop	{r4, r5, r6, pc}
 800c362:	220c      	movs	r2, #12
 800c364:	6002      	str	r2, [r0, #0]
 800c366:	2600      	movs	r6, #0
 800c368:	e7f9      	b.n	800c35e <_calloc_r+0x12>
 800c36a:	462a      	mov	r2, r5
 800c36c:	4621      	mov	r1, r4
 800c36e:	f7fe faa3 	bl	800a8b8 <memset>
 800c372:	e7f4      	b.n	800c35e <_calloc_r+0x12>

0800c374 <__ascii_mbtowc>:
 800c374:	b082      	sub	sp, #8
 800c376:	b901      	cbnz	r1, 800c37a <__ascii_mbtowc+0x6>
 800c378:	a901      	add	r1, sp, #4
 800c37a:	b142      	cbz	r2, 800c38e <__ascii_mbtowc+0x1a>
 800c37c:	b14b      	cbz	r3, 800c392 <__ascii_mbtowc+0x1e>
 800c37e:	7813      	ldrb	r3, [r2, #0]
 800c380:	600b      	str	r3, [r1, #0]
 800c382:	7812      	ldrb	r2, [r2, #0]
 800c384:	1e10      	subs	r0, r2, #0
 800c386:	bf18      	it	ne
 800c388:	2001      	movne	r0, #1
 800c38a:	b002      	add	sp, #8
 800c38c:	4770      	bx	lr
 800c38e:	4610      	mov	r0, r2
 800c390:	e7fb      	b.n	800c38a <__ascii_mbtowc+0x16>
 800c392:	f06f 0001 	mvn.w	r0, #1
 800c396:	e7f8      	b.n	800c38a <__ascii_mbtowc+0x16>

0800c398 <__ascii_wctomb>:
 800c398:	4603      	mov	r3, r0
 800c39a:	4608      	mov	r0, r1
 800c39c:	b141      	cbz	r1, 800c3b0 <__ascii_wctomb+0x18>
 800c39e:	2aff      	cmp	r2, #255	@ 0xff
 800c3a0:	d904      	bls.n	800c3ac <__ascii_wctomb+0x14>
 800c3a2:	228a      	movs	r2, #138	@ 0x8a
 800c3a4:	601a      	str	r2, [r3, #0]
 800c3a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3aa:	4770      	bx	lr
 800c3ac:	700a      	strb	r2, [r1, #0]
 800c3ae:	2001      	movs	r0, #1
 800c3b0:	4770      	bx	lr
	...

0800c3b4 <fiprintf>:
 800c3b4:	b40e      	push	{r1, r2, r3}
 800c3b6:	b503      	push	{r0, r1, lr}
 800c3b8:	4601      	mov	r1, r0
 800c3ba:	ab03      	add	r3, sp, #12
 800c3bc:	4805      	ldr	r0, [pc, #20]	@ (800c3d4 <fiprintf+0x20>)
 800c3be:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3c2:	6800      	ldr	r0, [r0, #0]
 800c3c4:	9301      	str	r3, [sp, #4]
 800c3c6:	f7ff fd4d 	bl	800be64 <_vfiprintf_r>
 800c3ca:	b002      	add	sp, #8
 800c3cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c3d0:	b003      	add	sp, #12
 800c3d2:	4770      	bx	lr
 800c3d4:	20040018 	.word	0x20040018

0800c3d8 <abort>:
 800c3d8:	b508      	push	{r3, lr}
 800c3da:	2006      	movs	r0, #6
 800c3dc:	f000 f82c 	bl	800c438 <raise>
 800c3e0:	2001      	movs	r0, #1
 800c3e2:	f7f6 fb2b 	bl	8002a3c <_exit>

0800c3e6 <_raise_r>:
 800c3e6:	291f      	cmp	r1, #31
 800c3e8:	b538      	push	{r3, r4, r5, lr}
 800c3ea:	4605      	mov	r5, r0
 800c3ec:	460c      	mov	r4, r1
 800c3ee:	d904      	bls.n	800c3fa <_raise_r+0x14>
 800c3f0:	2316      	movs	r3, #22
 800c3f2:	6003      	str	r3, [r0, #0]
 800c3f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c3f8:	bd38      	pop	{r3, r4, r5, pc}
 800c3fa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c3fc:	b112      	cbz	r2, 800c404 <_raise_r+0x1e>
 800c3fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c402:	b94b      	cbnz	r3, 800c418 <_raise_r+0x32>
 800c404:	4628      	mov	r0, r5
 800c406:	f000 f831 	bl	800c46c <_getpid_r>
 800c40a:	4622      	mov	r2, r4
 800c40c:	4601      	mov	r1, r0
 800c40e:	4628      	mov	r0, r5
 800c410:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c414:	f000 b818 	b.w	800c448 <_kill_r>
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d00a      	beq.n	800c432 <_raise_r+0x4c>
 800c41c:	1c59      	adds	r1, r3, #1
 800c41e:	d103      	bne.n	800c428 <_raise_r+0x42>
 800c420:	2316      	movs	r3, #22
 800c422:	6003      	str	r3, [r0, #0]
 800c424:	2001      	movs	r0, #1
 800c426:	e7e7      	b.n	800c3f8 <_raise_r+0x12>
 800c428:	2100      	movs	r1, #0
 800c42a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c42e:	4620      	mov	r0, r4
 800c430:	4798      	blx	r3
 800c432:	2000      	movs	r0, #0
 800c434:	e7e0      	b.n	800c3f8 <_raise_r+0x12>
	...

0800c438 <raise>:
 800c438:	4b02      	ldr	r3, [pc, #8]	@ (800c444 <raise+0xc>)
 800c43a:	4601      	mov	r1, r0
 800c43c:	6818      	ldr	r0, [r3, #0]
 800c43e:	f7ff bfd2 	b.w	800c3e6 <_raise_r>
 800c442:	bf00      	nop
 800c444:	20040018 	.word	0x20040018

0800c448 <_kill_r>:
 800c448:	b538      	push	{r3, r4, r5, lr}
 800c44a:	4d07      	ldr	r5, [pc, #28]	@ (800c468 <_kill_r+0x20>)
 800c44c:	2300      	movs	r3, #0
 800c44e:	4604      	mov	r4, r0
 800c450:	4608      	mov	r0, r1
 800c452:	4611      	mov	r1, r2
 800c454:	602b      	str	r3, [r5, #0]
 800c456:	f7f6 fae1 	bl	8002a1c <_kill>
 800c45a:	1c43      	adds	r3, r0, #1
 800c45c:	d102      	bne.n	800c464 <_kill_r+0x1c>
 800c45e:	682b      	ldr	r3, [r5, #0]
 800c460:	b103      	cbz	r3, 800c464 <_kill_r+0x1c>
 800c462:	6023      	str	r3, [r4, #0]
 800c464:	bd38      	pop	{r3, r4, r5, pc}
 800c466:	bf00      	nop
 800c468:	20040a78 	.word	0x20040a78

0800c46c <_getpid_r>:
 800c46c:	f7f6 bace 	b.w	8002a0c <_getpid>

0800c470 <_init>:
 800c470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c472:	bf00      	nop
 800c474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c476:	bc08      	pop	{r3}
 800c478:	469e      	mov	lr, r3
 800c47a:	4770      	bx	lr

0800c47c <_fini>:
 800c47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c47e:	bf00      	nop
 800c480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c482:	bc08      	pop	{r3}
 800c484:	469e      	mov	lr, r3
 800c486:	4770      	bx	lr
