// Seed: 2789871686
module module_0 (
    id_1,
    id_2,
    id_3
);
  output supply0 id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  logic id_4;
  ;
  assign module_1.id_12 = 0;
  assign id_3 = id_2;
  supply0 id_5;
  wire \id_6 ;
  assign id_5 = 1'b0;
  assign id_4 = id_5;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    input  tri0  id_0,
    input  tri   _id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  uwire id_8,
    output tri0  id_9,
    input  tri1  id_10,
    input  tri0  id_11,
    output uwire id_12
);
  assign id_12 = -1'b0;
  logic [~  id_1 : "" -  -1] id_14 = 1'b0;
  wire id_15;
  xor primCall (id_12, id_4, id_15, id_3, id_11, id_7, id_8, id_2);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14
  );
endmodule
