
- BSCAN_SPI:
    FPGA: verify timings! RAM clock + output! CSB! (logic analyzer)
    FPGA: is 1st bit of ram ok?
    host: speedup read / write (ir/dr, read 2048-n)
    host: JEDEC list!

- external User1/2 support
- Amontec & Znuhtag speedups (with queue & chunks)
- testing
- code cleanups
