
*** Running vivado
    with args -log alu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_display.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Mar  1 06:14:59 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alu_display.tcl -notrace
Command: synth_design -top alu_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1075.113 ; gain = 467.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_display' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/2_multiply/multiply.v:8]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/2_multiply/multiply.v:8]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu.v:8]
WARNING: [Synth 8-689] width (12) of port connection 'alu_control' does not match port width (13) of module 'alu' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:38]
WARNING: [Synth 8-7071] port 'clk' of module 'alu' is unconnected for instance 'alu_module' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:37]
WARNING: [Synth 8-7023] instance 'alu_module' of module 'alu' has 5 connections declared, but only 4 given [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:37]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [C:/Users/legion/Desktop/alu/alu.runs/synth_1/.Xil/Vivado-7876-LAPTOP-MUII7O6N/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (0#1) [C:/Users/legion/Desktop/alu/alu.runs/synth_1/.Xil/Vivado-7876-LAPTOP-MUII7O6N/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu_display' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:7]
WARNING: [Synth 8-3848] Net alu_mul_result in module/entity alu_display does not have driver. [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.801 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.801 ; gain = 575.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.801 ; gain = 575.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1182.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/legion/Desktop/alu/alu.srcs/constrs_1/imports/4_alu/alu.xdc]
Finished Parsing XDC File [C:/Users/legion/Desktop/alu/alu.srcs/constrs_1/imports/4_alu/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/legion/Desktop/alu/alu.srcs/constrs_1/imports/4_alu/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1273.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1273.750 ; gain = 0.000

*** Running vivado
    with args -log alu_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_display.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Mar  1 06:15:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alu_display.tcl -notrace
Command: synth_design -top alu_display -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1072.516 ; gain = 468.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_display' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu.v:8]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/2_multiply/multiply.v:8]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/2_multiply/multiply.v:8]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/adder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu.v:8]
WARNING: [Synth 8-689] width (12) of port connection 'alu_control' does not match port width (13) of module 'alu' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:38]
WARNING: [Synth 8-7071] port 'clk' of module 'alu' is unconnected for instance 'alu_module' [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:37]
WARNING: [Synth 8-7023] instance 'alu_module' of module 'alu' has 5 connections declared, but only 4 given [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:37]
INFO: [Synth 8-6157] synthesizing module 'lcd_module' [C:/Users/legion/Desktop/alu/alu.runs/synth_1/.Xil/Vivado-7836-LAPTOP-MUII7O6N/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lcd_module' (0#1) [C:/Users/legion/Desktop/alu/alu.runs/synth_1/.Xil/Vivado-7836-LAPTOP-MUII7O6N/realtime/lcd_module_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu_display' (0#1) [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:7]
WARNING: [Synth 8-3848] Net alu_mul_result in module/entity alu_display does not have driver. [C:/Users/legion/Desktop/alu/alu.srcs/sources_1/imports/4_alu/alu_display.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1179.887 ; gain = 575.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1179.887 ; gain = 575.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1179.887 ; gain = 575.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1179.887 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/legion/Desktop/alu/alu.srcs/constrs_1/imports/4_alu/alu.xdc]
Finished Parsing XDC File [C:/Users/legion/Desktop/alu/alu.srcs/constrs_1/imports/4_alu/alu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/legion/Desktop/alu/alu.srcs/constrs_1/imports/4_alu/alu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1253.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.953 ; gain = 649.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.953 ; gain = 649.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1253.953 ; gain = 649.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1253.953 ; gain = 649.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   15 Bit        Muxes := 1     
	   7 Input   15 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1292.285 ; gain = 687.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1380.992 ; gain = 776.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1381.066 ; gain = 776.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1414.402 ; gain = 810.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lcd_module    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |lcd_module |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |     9|
|4     |LUT1       |     1|
|5     |LUT2       |    14|
|6     |LUT3       |    56|
|7     |LUT4       |    28|
|8     |LUT5       |    78|
|9     |LUT6       |   270|
|10    |FDRE       |   122|
|11    |IBUF       |     4|
|12    |OBUF       |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1606.285 ; gain = 927.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1606.285 ; gain = 1001.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1615.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1621.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bcc5a64c
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1621.707 ; gain = 1254.996
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1621.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/legion/Desktop/alu/alu.runs/synth_1/alu_display.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alu_display_utilization_synth.rpt -pb alu_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar  1 06:16:01 2025...
