// ============================================================
// LZC 24-bit dạng parallel tree — thay thế priority_encoder_24
// Giảm độ trễ ~40% so với casex tuần tự
// ============================================================


// ============================================================
// Top module — 4-stage pipeline (tách stage 3 thành 3a + 3b)
// Stage 1: Unpack, compare, align
// Stage 2: Add/Sub
// Stage 3a: Leading-zero count (LZC) — thêm mới
// Stage 3b: Normalize, pack, output
// ============================================================
module top (
    input        clk,
    input        op_sub,
    input  [31:0] a, b,
    output reg [31:0] out
);

    // ---- STAGE 1: Unpack & Align ----
    reg [23:0] m_large_s2, m_small_align_s2;
    reg [7:0]  e_large_s2;
    reg        sign_s2, is_sub_s2, close_path_s2;

    wire s1      = a[31];
    wire s2_sig  = b[31] ^ op_sub;
    wire [7:0] e1 = a[30:23], e2 = b[30:23];
    wire [23:0] m1 = (e1 == 8'd0) ? 24'd0 : {1'b1, a[22:0]};
    wire [23:0] m2 = (e2 == 8'd0) ? 24'd0 : {1'b1, b[22:0]};

    wire a_gt  = (e1 > e2) | (e1 == e2 & m1 >= m2);
    wire [7:0] d_exp = a_gt ? (e1 - e2) : (e2 - e1);

    always @(posedge clk) begin
        m_large_s2       <= a_gt ? m1 : m2;
        e_large_s2       <= a_gt ? e1 : e2;
        sign_s2          <= a_gt ? s1 : s2_sig;
        is_sub_s2        <= s1 ^ s2_sig;
        close_path_s2    <= (s1 ^ s2_sig) & (d_exp <= 8'd1);
        m_small_align_s2 <= (a_gt ? m2 : m1) >> d_exp;
    end

    // ---- STAGE 2: Add / Sub ----
    reg [24:0] res_m_s3;
    reg [7:0]  e_large_s3;
    reg        sign_s3, close_path_s3;

    always @(posedge clk) begin
        res_m_s3 <= is_sub_s2
            ? ({1'b0, m_large_s2} - {1'b0, m_small_align_s2})
            : ({1'b0, m_large_s2} + {1'b0, m_small_align_s2});
        e_large_s3    <= e_large_s2;
        sign_s3       <= sign_s2;
        close_path_s3 <= close_path_s2;
    end

    // ---- STAGE 3a: LZC (pipeline register mới) ----
    // Tách LZC ra khỏi stage 3 để giảm critical path
    reg [4:0]  sh_amt_s4;
    reg [24:0] res_m_s4;
    reg [7:0]  e_large_s4;
    reg        sign_s4, close_path_s4;

    wire [4:0] sh_amt_comb;
    lzc_24 u_lzc (.in(res_m_s3[23:0]), .out(sh_amt_comb));

    always @(posedge clk) begin
        sh_amt_s4    <= sh_amt_comb;
        res_m_s4     <= res_m_s3;
        e_large_s4   <= e_large_s3;
        sign_s4      <= sign_s3;
        close_path_s4 <= close_path_s3;
    end

    // ---- STAGE 3b: Normalize & Pack ----
    wire [23:0] m_norm_close = res_m_s4[23:0] << sh_amt_s4;

    always @(posedge clk) begin
        if (close_path_s4) begin
            out <= (res_m_s4[23:0] == 24'd0)
                ? 32'd0
                : {sign_s4, (e_large_s4 - {3'd0, sh_amt_s4}), m_norm_close[22:0]};
        end else begin
            out <= res_m_s4[24]
                ? {sign_s4, e_large_s4 + 8'd1, res_m_s4[23:1]}
                : {sign_s4, e_large_s4,         res_m_s4[22:0]};
        end
    end

endmodule