// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        arg1_r_4_reload,
        arg1_r_5_reload,
        arg1_r_6_reload,
        arg1_r_7_reload,
        arg1_r_8_reload,
        arg1_r_9_reload,
        arg2_r_reload,
        arg2_r_1_reload,
        arg2_r_2_reload,
        arg2_r_3_reload,
        arg2_r_4_reload,
        arg2_r_5_reload,
        arg1_r_3_reload,
        arg2_r_6_reload,
        arg1_r_2_reload,
        arg2_r_7_reload,
        arg1_r_1_reload,
        arg2_r_8_reload,
        arg1_r_reload,
        arg2_r_9_reload,
        zext_ln54_18,
        add65_9328_out,
        add65_9328_out_ap_vld,
        add65_8327_out,
        add65_8327_out_ap_vld,
        add65_7326_out,
        add65_7326_out_ap_vld,
        add65_6325_out,
        add65_6325_out_ap_vld,
        add65_5324_out,
        add65_5324_out_ap_vld,
        add65_4323_out,
        add65_4323_out_ap_vld,
        add65_3322_out,
        add65_3322_out_ap_vld,
        add65_2321_out,
        add65_2321_out_ap_vld,
        add65_1320_out,
        add65_1320_out_ap_vld,
        add65319_out,
        add65319_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] arg1_r_4_reload;
input  [31:0] arg1_r_5_reload;
input  [31:0] arg1_r_6_reload;
input  [31:0] arg1_r_7_reload;
input  [31:0] arg1_r_8_reload;
input  [31:0] arg1_r_9_reload;
input  [31:0] arg2_r_reload;
input  [31:0] arg2_r_1_reload;
input  [31:0] arg2_r_2_reload;
input  [31:0] arg2_r_3_reload;
input  [31:0] arg2_r_4_reload;
input  [31:0] arg2_r_5_reload;
input  [31:0] arg1_r_3_reload;
input  [31:0] arg2_r_6_reload;
input  [31:0] arg1_r_2_reload;
input  [31:0] arg2_r_7_reload;
input  [31:0] arg1_r_1_reload;
input  [31:0] arg2_r_8_reload;
input  [31:0] arg1_r_reload;
input  [31:0] arg2_r_9_reload;
input  [31:0] zext_ln54_18;
output  [63:0] add65_9328_out;
output   add65_9328_out_ap_vld;
output  [63:0] add65_8327_out;
output   add65_8327_out_ap_vld;
output  [63:0] add65_7326_out;
output   add65_7326_out_ap_vld;
output  [63:0] add65_6325_out;
output   add65_6325_out_ap_vld;
output  [63:0] add65_5324_out;
output   add65_5324_out_ap_vld;
output  [63:0] add65_4323_out;
output   add65_4323_out_ap_vld;
output  [63:0] add65_3322_out;
output   add65_3322_out_ap_vld;
output  [63:0] add65_2321_out;
output   add65_2321_out_ap_vld;
output  [63:0] add65_1320_out;
output   add65_1320_out_ap_vld;
output  [63:0] add65319_out;
output   add65319_out_ap_vld;

reg ap_idle;
reg add65_9328_out_ap_vld;
reg add65_8327_out_ap_vld;
reg add65_7326_out_ap_vld;
reg add65_6325_out_ap_vld;
reg add65_5324_out_ap_vld;
reg add65_4323_out_ap_vld;
reg add65_3322_out_ap_vld;
reg add65_2321_out_ap_vld;
reg add65_1320_out_ap_vld;
reg add65319_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_16_fu_849_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln54_18_cast_fu_782_p1;
reg   [63:0] zext_ln54_18_cast_reg_3045;
reg   [0:0] tmp_16_reg_3051;
wire   [0:0] trunc_ln39_fu_860_p1;
reg   [0:0] trunc_ln39_reg_3055;
wire   [3:0] trunc_ln39_1_fu_864_p1;
reg   [3:0] trunc_ln39_1_reg_3066;
wire   [0:0] trunc_ln39_2_fu_868_p1;
reg   [0:0] trunc_ln39_2_reg_3075;
wire   [1:0] trunc_ln39_3_fu_872_p1;
reg   [1:0] trunc_ln39_3_reg_3080;
wire   [2:0] trunc_ln39_4_fu_876_p1;
reg   [2:0] trunc_ln39_4_reg_3086;
wire  signed [31:0] tmp_3_fu_886_p9;
reg  signed [31:0] tmp_3_reg_3091;
wire  signed [31:0] tmp_5_fu_913_p10;
reg  signed [31:0] tmp_5_reg_3098;
wire  signed [31:0] tmp_7_fu_943_p11;
reg  signed [31:0] tmp_7_reg_3105;
wire  signed [31:0] tmp_9_fu_975_p12;
reg  signed [31:0] tmp_9_reg_3112;
wire   [0:0] icmp_ln51_fu_1009_p2;
reg   [0:0] icmp_ln51_reg_3117;
wire   [31:0] mul_ln52_fu_702_p2;
reg   [31:0] mul_ln52_reg_3122;
wire   [0:0] icmp_ln53_fu_1030_p2;
reg   [0:0] icmp_ln53_reg_3127;
wire   [2:0] sub_ln54_5_fu_1036_p2;
reg   [2:0] sub_ln54_5_reg_3133;
wire   [0:0] cmp32_1_1_fu_1042_p2;
reg   [0:0] cmp32_1_1_reg_3138;
wire   [31:0] mul_ln52_1_fu_740_p2;
reg   [31:0] mul_ln52_1_reg_3144;
wire   [0:0] icmp_ln52_fu_1054_p2;
reg   [0:0] icmp_ln52_reg_3149;
wire   [0:0] icmp_ln54_fu_1060_p2;
reg   [0:0] icmp_ln54_reg_3154;
wire   [31:0] mul_ln52_2_fu_746_p2;
reg   [31:0] mul_ln52_2_reg_3160;
wire   [0:0] icmp_ln51_1_fu_1072_p2;
reg   [0:0] icmp_ln51_1_reg_3165;
wire   [31:0] mul_ln52_3_fu_707_p2;
reg   [31:0] mul_ln52_3_reg_3170;
wire   [0:0] icmp_ln53_1_fu_1127_p2;
reg   [0:0] icmp_ln53_1_reg_3175;
wire   [31:0] mul_ln52_4_fu_711_p2;
reg   [31:0] mul_ln52_4_reg_3181;
wire   [31:0] mul_ln52_5_fu_752_p2;
reg   [31:0] mul_ln52_5_reg_3186;
wire   [0:0] icmp_ln52_1_fu_1188_p2;
reg   [0:0] icmp_ln52_1_reg_3191;
wire   [0:0] icmp_ln54_1_fu_1194_p2;
reg   [0:0] icmp_ln54_1_reg_3196;
wire   [31:0] mul_ln52_6_fu_757_p2;
reg   [31:0] mul_ln52_6_reg_3202;
wire   [0:0] icmp_ln51_2_fu_1206_p2;
reg   [0:0] icmp_ln51_2_reg_3207;
wire   [31:0] mul_ln52_7_fu_716_p2;
reg   [31:0] mul_ln52_7_reg_3212;
wire   [0:0] icmp_ln53_2_fu_1261_p2;
reg   [0:0] icmp_ln53_2_reg_3217;
wire   [31:0] mul_ln52_8_fu_720_p2;
reg   [31:0] mul_ln52_8_reg_3223;
wire   [31:0] mul_ln52_9_fu_762_p2;
reg   [31:0] mul_ln52_9_reg_3228;
wire   [31:0] mul_ln52_10_fu_767_p2;
reg   [31:0] mul_ln52_10_reg_3233;
wire   [31:0] mul_ln52_11_fu_724_p2;
reg   [31:0] mul_ln52_11_reg_3238;
wire   [31:0] mul_ln52_12_fu_728_p2;
reg   [31:0] mul_ln52_12_reg_3243;
wire   [31:0] mul_ln52_13_fu_772_p2;
reg   [31:0] mul_ln52_13_reg_3248;
wire   [31:0] mul_ln52_14_fu_777_p2;
reg   [31:0] mul_ln52_14_reg_3253;
wire   [31:0] mul_ln52_15_fu_732_p2;
reg   [31:0] mul_ln52_15_reg_3258;
wire   [31:0] mul_ln52_16_fu_736_p2;
reg   [31:0] mul_ln52_16_reg_3263;
wire   [63:0] add_ln54_12_fu_1849_p2;
reg   [63:0] add_ln54_12_reg_3268;
wire   [63:0] add_ln54_15_fu_1867_p2;
reg   [63:0] add_ln54_15_reg_3273;
wire   [63:0] add_ln54_20_fu_2009_p2;
reg   [63:0] add_ln54_20_reg_3278;
wire   [63:0] add_ln54_23_fu_2027_p2;
reg   [63:0] add_ln54_23_reg_3283;
wire   [63:0] add_ln54_28_fu_2144_p2;
reg   [63:0] add_ln54_28_reg_3288;
wire   [63:0] add_ln54_32_fu_2168_p2;
reg   [63:0] add_ln54_32_reg_3293;
wire   [63:0] add_ln54_38_fu_2324_p2;
reg   [63:0] add_ln54_38_reg_3298;
wire   [63:0] add_ln54_42_fu_2348_p2;
reg   [63:0] add_ln54_42_reg_3303;
wire   [63:0] add_ln54_47_fu_2424_p2;
reg   [63:0] add_ln54_47_reg_3308;
wire   [63:0] add_ln54_51_fu_2448_p2;
reg   [63:0] add_ln54_51_reg_3313;
wire   [63:0] add_ln54_56_fu_2512_p2;
reg   [63:0] add_ln54_56_reg_3318;
wire   [63:0] add_ln54_59_fu_2530_p2;
reg   [63:0] add_ln54_59_reg_3323;
wire   [63:0] add_ln54_63_fu_2574_p2;
reg   [63:0] add_ln54_63_reg_3328;
wire   [63:0] add_ln54_66_fu_2592_p2;
reg   [63:0] add_ln54_66_reg_3333;
reg   [3:0] i1_2_fu_158;
wire   [3:0] i1_4_fu_1308_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i1_2_load;
wire    ap_block_pp0_stage0;
reg   [63:0] add65319_fu_162;
wire   [63:0] add_ln54_4_fu_1589_p2;
reg   [63:0] add65_1320_fu_166;
wire   [63:0] add_ln54_10_fu_1760_p2;
reg   [63:0] add65_2321_fu_170;
wire   [63:0] add_ln54_17_fu_2694_p2;
reg   [63:0] add65_3322_fu_174;
wire   [63:0] add_ln54_25_fu_2704_p2;
reg   [63:0] add65_4323_fu_178;
wire   [63:0] add_ln54_34_fu_2714_p2;
reg   [63:0] add65_5324_fu_182;
wire   [63:0] add_ln54_44_fu_2724_p2;
reg   [63:0] add65_6325_fu_186;
wire   [63:0] add_ln54_53_fu_2734_p2;
reg   [63:0] add65_7326_fu_190;
wire   [63:0] add_ln54_61_fu_2744_p2;
reg   [63:0] add65_8327_fu_194;
wire   [63:0] add_ln54_68_fu_2754_p2;
reg   [63:0] add65_9328_fu_198;
wire   [63:0] add_ln54_74_fu_2648_p2;
reg   [4:0] i1_fu_202;
wire   [4:0] add_ln39_fu_1302_p2;
reg   [4:0] ap_sig_allocacmp_i1_3;
wire    ap_block_pp0_stage0_01001;
wire   [31:0] mul_ln54_fu_402_p0;
wire   [63:0] zext_ln54_fu_1388_p1;
wire   [31:0] mul_ln54_fu_402_p1;
wire   [63:0] zext_ln52_fu_1352_p1;
wire   [31:0] mul_ln54_1_fu_406_p0;
wire   [63:0] zext_ln54_1_fu_1433_p1;
wire   [31:0] mul_ln54_1_fu_406_p1;
wire   [63:0] zext_ln52_1_fu_1414_p1;
wire   [31:0] mul_ln54_2_fu_410_p0;
wire   [31:0] mul_ln54_2_fu_410_p1;
wire   [63:0] zext_ln52_3_fu_1500_p1;
wire   [31:0] mul_ln54_3_fu_414_p0;
wire   [31:0] mul_ln54_3_fu_414_p1;
wire   [63:0] zext_ln52_4_fu_1542_p1;
wire   [31:0] mul_ln54_4_fu_418_p0;
wire   [63:0] zext_ln54_2_fu_1476_p1;
wire   [31:0] mul_ln54_4_fu_418_p1;
wire   [63:0] zext_ln52_2_fu_1457_p1;
wire   [31:0] mul_ln54_5_fu_422_p0;
wire   [63:0] zext_ln52_5_fu_1595_p1;
wire   [31:0] mul_ln54_5_fu_422_p1;
wire   [31:0] mul_ln54_6_fu_426_p0;
wire   [31:0] mul_ln54_6_fu_426_p1;
wire   [31:0] mul_ln54_7_fu_430_p0;
wire   [31:0] mul_ln54_7_fu_430_p1;
wire   [63:0] zext_ln54_6_fu_1649_p1;
wire   [31:0] mul_ln54_8_fu_434_p0;
wire   [63:0] zext_ln54_7_fu_1666_p1;
wire   [31:0] mul_ln54_8_fu_434_p1;
wire   [31:0] mul_ln54_9_fu_438_p0;
wire   [31:0] mul_ln54_9_fu_438_p1;
wire   [31:0] mul_ln54_10_fu_442_p0;
wire   [63:0] zext_ln54_5_fu_1629_p1;
wire   [31:0] mul_ln54_10_fu_442_p1;
wire   [31:0] mul_ln54_11_fu_446_p0;
wire   [63:0] zext_ln52_6_fu_1766_p1;
wire   [31:0] mul_ln54_11_fu_446_p1;
wire   [31:0] mul_ln54_12_fu_450_p0;
wire   [63:0] zext_ln54_10_fu_1787_p1;
wire   [31:0] mul_ln54_12_fu_450_p1;
wire   [31:0] mul_ln54_13_fu_454_p0;
wire   [63:0] zext_ln54_11_fu_1799_p1;
wire   [31:0] mul_ln54_13_fu_454_p1;
wire   [31:0] mul_ln54_14_fu_458_p0;
wire   [63:0] zext_ln52_7_fu_1794_p1;
wire   [31:0] mul_ln54_14_fu_458_p1;
wire   [31:0] mul_ln54_15_fu_462_p0;
wire   [31:0] mul_ln54_15_fu_462_p1;
wire   [31:0] mul_ln54_16_fu_466_p0;
wire   [31:0] mul_ln54_16_fu_466_p1;
wire   [31:0] mul_ln54_17_fu_470_p0;
wire   [31:0] mul_ln54_17_fu_470_p1;
wire   [31:0] mul_ln54_18_fu_474_p0;
wire   [31:0] mul_ln54_18_fu_474_p1;
wire   [31:0] mul_ln54_19_fu_478_p0;
wire   [63:0] zext_ln52_8_fu_1873_p1;
wire   [31:0] mul_ln54_19_fu_478_p1;
wire   [31:0] mul_ln54_20_fu_482_p0;
wire   [31:0] mul_ln54_20_fu_482_p1;
wire   [31:0] mul_ln54_21_fu_486_p0;
wire   [63:0] zext_ln54_12_fu_1911_p1;
wire   [31:0] mul_ln54_21_fu_486_p1;
wire   [31:0] mul_ln54_22_fu_490_p0;
wire   [63:0] zext_ln52_9_fu_1918_p1;
wire   [31:0] mul_ln54_22_fu_490_p1;
wire   [31:0] mul_ln54_23_fu_494_p0;
wire   [63:0] zext_ln54_13_fu_1941_p1;
wire   [31:0] mul_ln54_23_fu_494_p1;
wire   [31:0] mul_ln54_24_fu_498_p0;
wire   [31:0] mul_ln54_24_fu_498_p1;
wire   [31:0] mul_ln54_25_fu_502_p0;
wire   [31:0] mul_ln54_25_fu_502_p1;
wire   [31:0] mul_ln54_26_fu_506_p0;
wire   [31:0] mul_ln54_26_fu_506_p1;
wire   [31:0] mul_ln54_27_fu_510_p0;
wire   [63:0] zext_ln52_10_fu_2033_p1;
wire   [31:0] mul_ln54_27_fu_510_p1;
wire   [31:0] mul_ln54_28_fu_514_p0;
wire   [31:0] mul_ln54_28_fu_514_p1;
wire   [31:0] mul_ln54_29_fu_518_p0;
wire   [63:0] zext_ln52_11_fu_2059_p1;
wire   [31:0] mul_ln54_29_fu_518_p1;
wire   [31:0] mul_ln54_30_fu_522_p0;
wire   [31:0] mul_ln54_30_fu_522_p1;
wire   [31:0] mul_ln54_31_fu_526_p0;
wire   [31:0] mul_ln54_31_fu_526_p1;
wire   [31:0] mul_ln54_32_fu_530_p0;
wire   [63:0] zext_ln54_14_fu_2052_p1;
wire   [31:0] mul_ln54_32_fu_530_p1;
wire   [31:0] mul_ln54_33_fu_534_p0;
wire   [63:0] zext_ln54_15_fu_2064_p1;
wire   [31:0] mul_ln54_33_fu_534_p1;
wire   [31:0] mul_ln54_34_fu_538_p0;
wire   [31:0] mul_ln54_34_fu_538_p1;
wire   [31:0] mul_ln54_35_fu_542_p0;
wire   [63:0] zext_ln52_13_fu_2203_p1;
wire   [31:0] mul_ln54_35_fu_542_p1;
wire   [31:0] mul_ln54_36_fu_546_p0;
wire   [31:0] mul_ln54_36_fu_546_p1;
wire   [31:0] mul_ln54_37_fu_550_p0;
wire   [31:0] mul_ln54_37_fu_550_p1;
wire   [31:0] mul_ln54_38_fu_554_p0;
wire   [31:0] mul_ln54_38_fu_554_p1;
wire   [31:0] mul_ln54_39_fu_558_p0;
wire   [63:0] zext_ln52_12_fu_2174_p1;
wire   [31:0] mul_ln54_39_fu_558_p1;
wire   [31:0] mul_ln54_40_fu_562_p0;
wire   [31:0] mul_ln54_40_fu_562_p1;
wire   [31:0] mul_ln54_41_fu_566_p0;
wire   [63:0] zext_ln54_16_fu_2196_p1;
wire   [31:0] mul_ln54_41_fu_566_p1;
wire   [31:0] mul_ln54_42_fu_570_p0;
wire   [63:0] zext_ln54_17_fu_2226_p1;
wire   [31:0] mul_ln54_42_fu_570_p1;
wire   [31:0] mul_ln54_43_fu_574_p0;
wire   [31:0] mul_ln54_43_fu_574_p1;
wire   [31:0] mul_ln54_44_fu_578_p0;
wire   [31:0] mul_ln54_44_fu_578_p1;
wire   [31:0] mul_ln54_45_fu_582_p0;
wire   [31:0] mul_ln54_45_fu_582_p1;
wire   [31:0] mul_ln54_46_fu_586_p0;
wire   [31:0] mul_ln54_46_fu_586_p1;
wire   [31:0] mul_ln54_47_fu_590_p0;
wire   [63:0] zext_ln52_14_fu_2354_p1;
wire   [31:0] mul_ln54_47_fu_590_p1;
wire   [31:0] mul_ln54_48_fu_594_p0;
wire   [31:0] mul_ln54_48_fu_594_p1;
wire   [31:0] mul_ln54_49_fu_598_p0;
wire   [31:0] mul_ln54_49_fu_598_p1;
wire   [31:0] mul_ln54_50_fu_602_p0;
wire   [31:0] mul_ln54_50_fu_602_p1;
wire   [31:0] mul_ln54_51_fu_606_p0;
wire   [31:0] mul_ln54_51_fu_606_p1;
wire   [31:0] mul_ln54_52_fu_610_p0;
wire   [63:0] zext_ln52_15_fu_2359_p1;
wire   [31:0] mul_ln54_52_fu_610_p1;
wire   [31:0] mul_ln54_53_fu_614_p0;
wire   [31:0] mul_ln54_53_fu_614_p1;
wire   [31:0] mul_ln54_54_fu_618_p0;
wire   [63:0] zext_ln52_16_fu_2454_p1;
wire   [31:0] mul_ln54_54_fu_618_p1;
wire   [31:0] mul_ln54_55_fu_622_p0;
wire   [31:0] mul_ln54_55_fu_622_p1;
wire   [31:0] mul_ln54_56_fu_626_p0;
wire   [31:0] mul_ln54_56_fu_626_p1;
wire   [31:0] mul_ln54_57_fu_630_p0;
wire   [31:0] mul_ln54_57_fu_630_p1;
wire   [31:0] mul_ln54_58_fu_634_p0;
wire   [31:0] mul_ln54_58_fu_634_p1;
wire   [31:0] mul_ln54_59_fu_638_p0;
wire   [31:0] mul_ln54_59_fu_638_p1;
wire   [31:0] mul_ln54_60_fu_642_p0;
wire   [31:0] mul_ln54_60_fu_642_p1;
wire   [31:0] mul_ln54_61_fu_646_p0;
wire   [63:0] zext_ln52_17_fu_2459_p1;
wire   [31:0] mul_ln54_61_fu_646_p1;
wire   [31:0] mul_ln54_62_fu_650_p0;
wire   [31:0] mul_ln54_62_fu_650_p1;
wire   [31:0] mul_ln54_63_fu_654_p0;
wire   [31:0] mul_ln54_63_fu_654_p1;
wire   [31:0] mul_ln54_64_fu_658_p0;
wire   [31:0] mul_ln54_64_fu_658_p1;
wire   [31:0] mul_ln54_65_fu_662_p0;
wire   [31:0] mul_ln54_65_fu_662_p1;
wire   [31:0] mul_ln54_66_fu_666_p0;
wire   [31:0] mul_ln54_66_fu_666_p1;
wire   [31:0] mul_ln54_67_fu_670_p0;
wire   [31:0] mul_ln54_67_fu_670_p1;
wire   [31:0] mul_ln54_68_fu_674_p0;
wire   [31:0] mul_ln54_68_fu_674_p1;
wire   [31:0] mul_ln54_69_fu_678_p0;
wire   [31:0] mul_ln54_69_fu_678_p1;
wire   [31:0] mul_ln54_70_fu_682_p0;
wire   [31:0] mul_ln54_70_fu_682_p1;
wire   [31:0] mul_ln54_71_fu_686_p0;
wire   [31:0] mul_ln54_71_fu_686_p1;
wire   [31:0] mul_ln54_72_fu_690_p0;
wire   [31:0] mul_ln54_72_fu_690_p1;
wire   [31:0] mul_ln54_73_fu_694_p0;
wire   [31:0] mul_ln54_73_fu_694_p1;
wire   [31:0] mul_ln54_74_fu_698_p0;
wire   [31:0] mul_ln54_74_fu_698_p1;
wire  signed [6:0] mul_ln52_fu_702_p1;
wire  signed [31:0] tmp_11_fu_1099_p12;
wire  signed [6:0] mul_ln52_3_fu_707_p1;
wire  signed [6:0] mul_ln52_4_fu_711_p1;
wire  signed [31:0] tmp_15_fu_1233_p12;
wire  signed [6:0] mul_ln52_7_fu_716_p1;
wire  signed [31:0] tmp_13_fu_1160_p12;
wire  signed [6:0] mul_ln52_8_fu_720_p1;
wire  signed [6:0] mul_ln52_11_fu_724_p1;
wire  signed [31:0] select_ln52_5_fu_1282_p3;
wire  signed [6:0] mul_ln52_12_fu_728_p1;
wire  signed [31:0] select_ln52_6_fu_1292_p3;
wire  signed [6:0] mul_ln52_15_fu_732_p1;
wire  signed [6:0] mul_ln52_16_fu_736_p1;
wire   [5:0] mul_ln52_1_fu_740_p1;
wire   [5:0] mul_ln52_2_fu_746_p1;
wire   [5:0] mul_ln52_5_fu_752_p1;
wire   [5:0] mul_ln52_6_fu_757_p1;
wire   [5:0] mul_ln52_9_fu_762_p1;
wire   [5:0] mul_ln52_10_fu_767_p1;
wire   [5:0] mul_ln52_13_fu_772_p1;
wire   [5:0] mul_ln52_14_fu_777_p1;
wire   [2:0] tmp_3_fu_886_p8;
wire   [2:0] tmp_5_fu_913_p9;
wire   [3:0] tmp_7_fu_943_p10;
wire   [3:0] tmp_9_fu_975_p11;
wire   [4:0] empty_fu_1003_p2;
wire   [0:0] and_ln51_fu_1015_p2;
wire   [4:0] empty_22_fu_1048_p2;
wire   [4:0] empty_23_fu_1066_p2;
wire   [0:0] and_ln51_1_fu_1078_p2;
wire   [3:0] tmp_11_fu_1099_p11;
wire   [0:0] and_ln51_2_fu_1133_p2;
wire   [3:0] tmp_13_fu_1160_p11;
wire   [4:0] empty_24_fu_1148_p2;
wire   [4:0] empty_25_fu_1200_p2;
wire   [0:0] and_ln51_3_fu_1212_p2;
wire   [3:0] tmp_15_fu_1233_p11;
wire   [0:0] and_ln51_4_fu_1267_p2;
wire   [31:0] tmp_fu_1333_p12;
wire   [2:0] tmp_1_fu_1376_p7;
wire   [31:0] tmp_1_fu_1376_p8;
wire   [31:0] tmp_2_fu_1395_p12;
wire   [31:0] tmp_4_fu_1438_p12;
wire   [31:0] tmp_6_fu_1481_p12;
wire   [31:0] tmp_8_fu_1523_p12;
wire   [63:0] mul_ln54_fu_402_p2;
wire   [63:0] mul_ln54_1_fu_406_p2;
wire   [63:0] mul_ln54_2_fu_410_p2;
wire   [63:0] mul_ln54_3_fu_414_p2;
wire   [63:0] add_ln54_1_fu_1571_p2;
wire   [63:0] mul_ln54_4_fu_418_p2;
wire   [63:0] add_ln54_2_fu_1577_p2;
wire   [63:0] add_ln54_fu_1565_p2;
wire   [63:0] add_ln54_3_fu_1583_p2;
wire   [31:0] tmp_s_fu_1605_p7;
wire   [0:0] and_ln53_fu_1601_p2;
wire   [31:0] shl_ln54_fu_1615_p2;
wire   [31:0] select_ln54_fu_1621_p3;
wire   [31:0] shl_ln54_1_fu_1636_p2;
wire   [31:0] select_ln54_1_fu_1642_p3;
wire   [31:0] shl_ln54_2_fu_1655_p2;
wire   [31:0] select_ln54_2_fu_1660_p3;
wire   [31:0] shl_ln54_3_fu_1672_p2;
wire   [31:0] select_ln54_3_fu_1677_p3;
wire   [31:0] shl_ln54_4_fu_1688_p2;
wire   [31:0] select_ln54_4_fu_1693_p3;
wire   [63:0] mul_ln54_5_fu_422_p2;
wire   [63:0] select_ln54_9_fu_1704_p3;
wire   [63:0] mul_ln54_10_fu_442_p2;
wire   [63:0] select_ln54_10_fu_1717_p3;
wire   [63:0] mul_ln54_8_fu_434_p2;
wire   [63:0] mul_ln54_6_fu_426_p2;
wire   [63:0] add_ln54_5_fu_1730_p2;
wire   [63:0] mul_ln54_7_fu_430_p2;
wire   [63:0] and_ln54_fu_1711_p2;
wire   [63:0] and_ln54_1_fu_1724_p2;
wire   [63:0] add_ln54_7_fu_1742_p2;
wire   [63:0] mul_ln54_9_fu_438_p2;
wire   [63:0] add_ln54_8_fu_1748_p2;
wire   [63:0] add_ln54_6_fu_1736_p2;
wire   [63:0] add_ln54_9_fu_1754_p2;
wire   [1:0] tmp_10_fu_1777_p5;
wire   [31:0] tmp_10_fu_1777_p6;
wire   [63:0] mul_ln54_11_fu_446_p2;
wire   [63:0] select_ln54_11_fu_1805_p3;
wire   [63:0] mul_ln54_12_fu_450_p2;
wire   [63:0] select_ln54_12_fu_1818_p3;
wire   [63:0] mul_ln54_13_fu_454_p2;
wire   [63:0] mul_ln54_14_fu_458_p2;
wire   [63:0] mul_ln54_16_fu_466_p2;
wire   [63:0] mul_ln54_15_fu_462_p2;
wire   [63:0] add_ln54_11_fu_1843_p2;
wire   [63:0] mul_ln54_17_fu_470_p2;
wire   [63:0] and_ln54_5_fu_1837_p2;
wire   [63:0] and_ln54_4_fu_1831_p2;
wire   [63:0] and_ln54_2_fu_1812_p2;
wire   [63:0] and_ln54_3_fu_1825_p2;
wire   [63:0] add_ln54_14_fu_1861_p2;
wire   [63:0] add_ln54_13_fu_1855_p2;
wire   [1:0] tmp_12_fu_1888_p4;
wire   [31:0] tmp_12_fu_1888_p5;
wire   [0:0] and_ln53_1_fu_1879_p2;
wire   [31:0] shl_ln54_5_fu_1897_p2;
wire   [31:0] select_ln54_5_fu_1903_p3;
wire   [0:0] and_ln53_2_fu_1923_p2;
wire   [31:0] shl_ln54_6_fu_1927_p2;
wire   [31:0] select_ln54_6_fu_1933_p3;
wire   [63:0] mul_ln54_19_fu_478_p2;
wire   [63:0] select_ln54_13_fu_1947_p3;
wire   [63:0] mul_ln54_20_fu_482_p2;
wire   [63:0] mul_ln54_21_fu_486_p2;
wire   [63:0] select_ln54_14_fu_1966_p3;
wire   [63:0] mul_ln54_22_fu_490_p2;
wire   [63:0] mul_ln54_23_fu_494_p2;
wire   [63:0] mul_ln54_24_fu_498_p2;
wire   [63:0] mul_ln54_18_fu_474_p2;
wire   [63:0] mul_ln54_25_fu_502_p2;
wire   [63:0] and_ln54_11_fu_1991_p2;
wire   [63:0] and_ln54_7_fu_1960_p2;
wire   [63:0] add_ln54_19_fu_2003_p2;
wire   [63:0] add_ln54_18_fu_1997_p2;
wire   [63:0] and_ln54_9_fu_1979_p2;
wire   [63:0] and_ln54_10_fu_1985_p2;
wire   [63:0] and_ln54_6_fu_1954_p2;
wire   [63:0] and_ln54_8_fu_1973_p2;
wire   [63:0] add_ln54_22_fu_2021_p2;
wire   [63:0] add_ln54_21_fu_2015_p2;
wire   [0:0] tmp_14_fu_2044_p3;
wire   [31:0] tmp_14_fu_2044_p4;
wire   [63:0] mul_ln54_26_fu_506_p2;
wire   [63:0] mul_ln54_27_fu_510_p2;
wire   [63:0] select_ln54_15_fu_2076_p3;
wire   [63:0] mul_ln54_29_fu_518_p2;
wire   [63:0] mul_ln54_30_fu_522_p2;
wire   [63:0] mul_ln54_31_fu_526_p2;
wire   [63:0] mul_ln54_32_fu_530_p2;
wire   [63:0] select_ln54_16_fu_2107_p3;
wire   [63:0] mul_ln54_33_fu_534_p2;
wire   [63:0] mul_ln54_34_fu_538_p2;
wire   [63:0] mul_ln54_28_fu_514_p2;
wire   [63:0] and_ln54_12_fu_2070_p2;
wire   [63:0] and_ln54_15_fu_2095_p2;
wire   [63:0] and_ln54_19_fu_2126_p2;
wire   [63:0] add_ln54_27_fu_2138_p2;
wire   [63:0] add_ln54_26_fu_2132_p2;
wire   [63:0] and_ln54_16_fu_2101_p2;
wire   [63:0] and_ln54_14_fu_2089_p2;
wire   [63:0] and_ln54_13_fu_2083_p2;
wire   [63:0] and_ln54_17_fu_2114_p2;
wire   [63:0] add_ln54_30_fu_2156_p2;
wire   [63:0] and_ln54_18_fu_2120_p2;
wire   [63:0] add_ln54_31_fu_2162_p2;
wire   [63:0] add_ln54_29_fu_2150_p2;
wire   [0:0] and_ln53_3_fu_2180_p2;
wire   [31:0] shl_ln54_7_fu_2184_p2;
wire   [31:0] select_ln54_7_fu_2189_p3;
wire   [0:0] and_ln53_4_fu_2208_p2;
wire   [31:0] shl_ln54_8_fu_2212_p2;
wire   [31:0] select_ln54_8_fu_2218_p3;
wire   [63:0] mul_ln54_35_fu_542_p2;
wire   [63:0] mul_ln54_36_fu_546_p2;
wire   [63:0] mul_ln54_37_fu_550_p2;
wire   [63:0] mul_ln54_38_fu_554_p2;
wire   [63:0] mul_ln54_39_fu_558_p2;
wire   [63:0] select_ln54_17_fu_2256_p3;
wire   [63:0] mul_ln54_40_fu_562_p2;
wire   [63:0] mul_ln54_41_fu_566_p2;
wire   [63:0] select_ln54_18_fu_2275_p3;
wire   [63:0] mul_ln54_42_fu_570_p2;
wire   [63:0] mul_ln54_43_fu_574_p2;
wire   [63:0] mul_ln54_44_fu_578_p2;
wire   [63:0] and_ln54_22_fu_2244_p2;
wire   [63:0] and_ln54_29_fu_2300_p2;
wire   [63:0] and_ln54_21_fu_2238_p2;
wire   [63:0] and_ln54_28_fu_2294_p2;
wire   [63:0] add_ln54_36_fu_2312_p2;
wire   [63:0] and_ln54_23_fu_2250_p2;
wire   [63:0] add_ln54_37_fu_2318_p2;
wire   [63:0] add_ln54_35_fu_2306_p2;
wire   [63:0] and_ln54_24_fu_2263_p2;
wire   [63:0] and_ln54_26_fu_2282_p2;
wire   [63:0] and_ln54_25_fu_2269_p2;
wire   [63:0] and_ln54_27_fu_2288_p2;
wire   [63:0] and_ln54_20_fu_2232_p2;
wire   [63:0] add_ln54_41_fu_2336_p2;
wire   [63:0] add_ln54_40_fu_2330_p2;
wire   [63:0] add_ln54_39_fu_2342_p2;
wire   [63:0] mul_ln54_45_fu_582_p2;
wire   [63:0] mul_ln54_46_fu_586_p2;
wire   [63:0] mul_ln54_48_fu_594_p2;
wire   [63:0] mul_ln54_49_fu_598_p2;
wire   [63:0] mul_ln54_50_fu_602_p2;
wire   [63:0] mul_ln54_51_fu_606_p2;
wire   [63:0] mul_ln54_52_fu_610_p2;
wire   [63:0] mul_ln54_53_fu_614_p2;
wire   [63:0] mul_ln54_47_fu_590_p2;
wire   [63:0] and_ln54_30_fu_2364_p2;
wire   [63:0] and_ln54_33_fu_2382_p2;
wire   [63:0] and_ln54_31_fu_2370_p2;
wire   [63:0] add_ln54_46_fu_2418_p2;
wire   [63:0] add_ln54_45_fu_2412_p2;
wire   [63:0] and_ln54_35_fu_2394_p2;
wire   [63:0] and_ln54_32_fu_2376_p2;
wire   [63:0] and_ln54_36_fu_2400_p2;
wire   [63:0] and_ln54_34_fu_2388_p2;
wire   [63:0] add_ln54_49_fu_2436_p2;
wire   [63:0] and_ln54_37_fu_2406_p2;
wire   [63:0] add_ln54_50_fu_2442_p2;
wire   [63:0] add_ln54_48_fu_2430_p2;
wire   [63:0] mul_ln54_55_fu_622_p2;
wire   [63:0] mul_ln54_56_fu_626_p2;
wire   [63:0] mul_ln54_57_fu_630_p2;
wire   [63:0] mul_ln54_58_fu_634_p2;
wire   [63:0] mul_ln54_59_fu_638_p2;
wire   [63:0] mul_ln54_60_fu_642_p2;
wire   [63:0] mul_ln54_54_fu_618_p2;
wire   [63:0] mul_ln54_61_fu_646_p2;
wire   [63:0] and_ln54_39_fu_2470_p2;
wire   [63:0] and_ln54_38_fu_2464_p2;
wire   [63:0] add_ln54_55_fu_2506_p2;
wire   [63:0] add_ln54_54_fu_2500_p2;
wire   [63:0] and_ln54_41_fu_2482_p2;
wire   [63:0] and_ln54_43_fu_2494_p2;
wire   [63:0] and_ln54_40_fu_2476_p2;
wire   [63:0] and_ln54_42_fu_2488_p2;
wire   [63:0] add_ln54_58_fu_2518_p2;
wire   [63:0] add_ln54_57_fu_2524_p2;
wire   [63:0] mul_ln54_62_fu_650_p2;
wire   [63:0] mul_ln54_63_fu_654_p2;
wire   [63:0] mul_ln54_64_fu_658_p2;
wire   [63:0] mul_ln54_65_fu_662_p2;
wire   [63:0] mul_ln54_67_fu_670_p2;
wire   [63:0] mul_ln54_68_fu_674_p2;
wire   [63:0] add_ln54_62_fu_2568_p2;
wire   [63:0] mul_ln54_66_fu_666_p2;
wire   [63:0] and_ln54_44_fu_2544_p2;
wire   [63:0] and_ln54_46_fu_2556_p2;
wire   [63:0] and_ln54_45_fu_2550_p2;
wire   [63:0] and_ln54_47_fu_2562_p2;
wire   [63:0] add_ln54_65_fu_2586_p2;
wire   [63:0] add_ln54_64_fu_2580_p2;
wire   [63:0] mul_ln54_69_fu_678_p2;
wire   [63:0] mul_ln54_74_fu_698_p2;
wire   [63:0] mul_ln54_71_fu_686_p2;
wire   [63:0] mul_ln54_73_fu_694_p2;
wire   [63:0] add_ln54_69_fu_2618_p2;
wire   [63:0] mul_ln54_70_fu_682_p2;
wire   [63:0] and_ln54_49_fu_2612_p2;
wire   [63:0] and_ln54_48_fu_2606_p2;
wire   [63:0] add_ln54_71_fu_2630_p2;
wire   [63:0] mul_ln54_72_fu_690_p2;
wire   [63:0] add_ln54_72_fu_2636_p2;
wire   [63:0] add_ln54_70_fu_2624_p2;
wire   [63:0] add_ln54_73_fu_2642_p2;
wire   [63:0] add_ln54_16_fu_2690_p2;
wire   [63:0] add_ln54_24_fu_2700_p2;
wire   [63:0] add_ln54_33_fu_2710_p2;
wire   [63:0] add_ln54_43_fu_2720_p2;
wire   [63:0] add_ln54_52_fu_2730_p2;
wire   [63:0] add_ln54_60_fu_2740_p2;
wire   [63:0] add_ln54_67_fu_2750_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire  signed [31:0] mul_ln52_3_fu_707_p10;
wire  signed [31:0] mul_ln52_4_fu_711_p10;
wire  signed [31:0] mul_ln52_7_fu_716_p10;
wire  signed [31:0] mul_ln52_8_fu_720_p10;
wire  signed [31:0] mul_ln52_fu_702_p10;
wire   [63:0] mul_ln54_2_fu_410_p00;
wire   [63:0] mul_ln54_3_fu_414_p00;
wire   [63:0] mul_ln54_66_fu_666_p00;
wire   [63:0] mul_ln54_67_fu_670_p00;
wire   [63:0] mul_ln54_6_fu_426_p00;
wire   [63:0] mul_ln54_70_fu_682_p00;
wire   [63:0] mul_ln54_71_fu_686_p00;
wire   [63:0] mul_ln54_9_fu_438_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U25(
    .din0(mul_ln54_fu_402_p0),
    .din1(mul_ln54_fu_402_p1),
    .dout(mul_ln54_fu_402_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U26(
    .din0(mul_ln54_1_fu_406_p0),
    .din1(mul_ln54_1_fu_406_p1),
    .dout(mul_ln54_1_fu_406_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U27(
    .din0(mul_ln54_2_fu_410_p0),
    .din1(mul_ln54_2_fu_410_p1),
    .dout(mul_ln54_2_fu_410_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U28(
    .din0(mul_ln54_3_fu_414_p0),
    .din1(mul_ln54_3_fu_414_p1),
    .dout(mul_ln54_3_fu_414_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U29(
    .din0(mul_ln54_4_fu_418_p0),
    .din1(mul_ln54_4_fu_418_p1),
    .dout(mul_ln54_4_fu_418_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U30(
    .din0(mul_ln54_5_fu_422_p0),
    .din1(mul_ln54_5_fu_422_p1),
    .dout(mul_ln54_5_fu_422_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U31(
    .din0(mul_ln54_6_fu_426_p0),
    .din1(mul_ln54_6_fu_426_p1),
    .dout(mul_ln54_6_fu_426_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U32(
    .din0(mul_ln54_7_fu_430_p0),
    .din1(mul_ln54_7_fu_430_p1),
    .dout(mul_ln54_7_fu_430_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U33(
    .din0(mul_ln54_8_fu_434_p0),
    .din1(mul_ln54_8_fu_434_p1),
    .dout(mul_ln54_8_fu_434_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U34(
    .din0(mul_ln54_9_fu_438_p0),
    .din1(mul_ln54_9_fu_438_p1),
    .dout(mul_ln54_9_fu_438_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U35(
    .din0(mul_ln54_10_fu_442_p0),
    .din1(mul_ln54_10_fu_442_p1),
    .dout(mul_ln54_10_fu_442_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U36(
    .din0(mul_ln54_11_fu_446_p0),
    .din1(mul_ln54_11_fu_446_p1),
    .dout(mul_ln54_11_fu_446_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(mul_ln54_12_fu_450_p0),
    .din1(mul_ln54_12_fu_450_p1),
    .dout(mul_ln54_12_fu_450_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U38(
    .din0(mul_ln54_13_fu_454_p0),
    .din1(mul_ln54_13_fu_454_p1),
    .dout(mul_ln54_13_fu_454_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U39(
    .din0(mul_ln54_14_fu_458_p0),
    .din1(mul_ln54_14_fu_458_p1),
    .dout(mul_ln54_14_fu_458_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U40(
    .din0(mul_ln54_15_fu_462_p0),
    .din1(mul_ln54_15_fu_462_p1),
    .dout(mul_ln54_15_fu_462_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U41(
    .din0(mul_ln54_16_fu_466_p0),
    .din1(mul_ln54_16_fu_466_p1),
    .dout(mul_ln54_16_fu_466_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U42(
    .din0(mul_ln54_17_fu_470_p0),
    .din1(mul_ln54_17_fu_470_p1),
    .dout(mul_ln54_17_fu_470_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U43(
    .din0(mul_ln54_18_fu_474_p0),
    .din1(mul_ln54_18_fu_474_p1),
    .dout(mul_ln54_18_fu_474_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U44(
    .din0(mul_ln54_19_fu_478_p0),
    .din1(mul_ln54_19_fu_478_p1),
    .dout(mul_ln54_19_fu_478_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U45(
    .din0(mul_ln54_20_fu_482_p0),
    .din1(mul_ln54_20_fu_482_p1),
    .dout(mul_ln54_20_fu_482_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U46(
    .din0(mul_ln54_21_fu_486_p0),
    .din1(mul_ln54_21_fu_486_p1),
    .dout(mul_ln54_21_fu_486_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U47(
    .din0(mul_ln54_22_fu_490_p0),
    .din1(mul_ln54_22_fu_490_p1),
    .dout(mul_ln54_22_fu_490_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U48(
    .din0(mul_ln54_23_fu_494_p0),
    .din1(mul_ln54_23_fu_494_p1),
    .dout(mul_ln54_23_fu_494_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U49(
    .din0(mul_ln54_24_fu_498_p0),
    .din1(mul_ln54_24_fu_498_p1),
    .dout(mul_ln54_24_fu_498_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U50(
    .din0(mul_ln54_25_fu_502_p0),
    .din1(mul_ln54_25_fu_502_p1),
    .dout(mul_ln54_25_fu_502_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U51(
    .din0(mul_ln54_26_fu_506_p0),
    .din1(mul_ln54_26_fu_506_p1),
    .dout(mul_ln54_26_fu_506_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U52(
    .din0(mul_ln54_27_fu_510_p0),
    .din1(mul_ln54_27_fu_510_p1),
    .dout(mul_ln54_27_fu_510_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U53(
    .din0(mul_ln54_28_fu_514_p0),
    .din1(mul_ln54_28_fu_514_p1),
    .dout(mul_ln54_28_fu_514_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U54(
    .din0(mul_ln54_29_fu_518_p0),
    .din1(mul_ln54_29_fu_518_p1),
    .dout(mul_ln54_29_fu_518_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U55(
    .din0(mul_ln54_30_fu_522_p0),
    .din1(mul_ln54_30_fu_522_p1),
    .dout(mul_ln54_30_fu_522_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U56(
    .din0(mul_ln54_31_fu_526_p0),
    .din1(mul_ln54_31_fu_526_p1),
    .dout(mul_ln54_31_fu_526_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U57(
    .din0(mul_ln54_32_fu_530_p0),
    .din1(mul_ln54_32_fu_530_p1),
    .dout(mul_ln54_32_fu_530_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U58(
    .din0(mul_ln54_33_fu_534_p0),
    .din1(mul_ln54_33_fu_534_p1),
    .dout(mul_ln54_33_fu_534_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U59(
    .din0(mul_ln54_34_fu_538_p0),
    .din1(mul_ln54_34_fu_538_p1),
    .dout(mul_ln54_34_fu_538_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U60(
    .din0(mul_ln54_35_fu_542_p0),
    .din1(mul_ln54_35_fu_542_p1),
    .dout(mul_ln54_35_fu_542_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U61(
    .din0(mul_ln54_36_fu_546_p0),
    .din1(mul_ln54_36_fu_546_p1),
    .dout(mul_ln54_36_fu_546_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U62(
    .din0(mul_ln54_37_fu_550_p0),
    .din1(mul_ln54_37_fu_550_p1),
    .dout(mul_ln54_37_fu_550_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U63(
    .din0(mul_ln54_38_fu_554_p0),
    .din1(mul_ln54_38_fu_554_p1),
    .dout(mul_ln54_38_fu_554_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U64(
    .din0(mul_ln54_39_fu_558_p0),
    .din1(mul_ln54_39_fu_558_p1),
    .dout(mul_ln54_39_fu_558_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U65(
    .din0(mul_ln54_40_fu_562_p0),
    .din1(mul_ln54_40_fu_562_p1),
    .dout(mul_ln54_40_fu_562_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U66(
    .din0(mul_ln54_41_fu_566_p0),
    .din1(mul_ln54_41_fu_566_p1),
    .dout(mul_ln54_41_fu_566_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(mul_ln54_42_fu_570_p0),
    .din1(mul_ln54_42_fu_570_p1),
    .dout(mul_ln54_42_fu_570_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(mul_ln54_43_fu_574_p0),
    .din1(mul_ln54_43_fu_574_p1),
    .dout(mul_ln54_43_fu_574_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(mul_ln54_44_fu_578_p0),
    .din1(mul_ln54_44_fu_578_p1),
    .dout(mul_ln54_44_fu_578_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(mul_ln54_45_fu_582_p0),
    .din1(mul_ln54_45_fu_582_p1),
    .dout(mul_ln54_45_fu_582_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(mul_ln54_46_fu_586_p0),
    .din1(mul_ln54_46_fu_586_p1),
    .dout(mul_ln54_46_fu_586_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(mul_ln54_47_fu_590_p0),
    .din1(mul_ln54_47_fu_590_p1),
    .dout(mul_ln54_47_fu_590_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln54_48_fu_594_p0),
    .din1(mul_ln54_48_fu_594_p1),
    .dout(mul_ln54_48_fu_594_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln54_49_fu_598_p0),
    .din1(mul_ln54_49_fu_598_p1),
    .dout(mul_ln54_49_fu_598_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln54_50_fu_602_p0),
    .din1(mul_ln54_50_fu_602_p1),
    .dout(mul_ln54_50_fu_602_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln54_51_fu_606_p0),
    .din1(mul_ln54_51_fu_606_p1),
    .dout(mul_ln54_51_fu_606_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln54_52_fu_610_p0),
    .din1(mul_ln54_52_fu_610_p1),
    .dout(mul_ln54_52_fu_610_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln54_53_fu_614_p0),
    .din1(mul_ln54_53_fu_614_p1),
    .dout(mul_ln54_53_fu_614_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln54_54_fu_618_p0),
    .din1(mul_ln54_54_fu_618_p1),
    .dout(mul_ln54_54_fu_618_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln54_55_fu_622_p0),
    .din1(mul_ln54_55_fu_622_p1),
    .dout(mul_ln54_55_fu_622_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln54_56_fu_626_p0),
    .din1(mul_ln54_56_fu_626_p1),
    .dout(mul_ln54_56_fu_626_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln54_57_fu_630_p0),
    .din1(mul_ln54_57_fu_630_p1),
    .dout(mul_ln54_57_fu_630_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln54_58_fu_634_p0),
    .din1(mul_ln54_58_fu_634_p1),
    .dout(mul_ln54_58_fu_634_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul_ln54_59_fu_638_p0),
    .din1(mul_ln54_59_fu_638_p1),
    .dout(mul_ln54_59_fu_638_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln54_60_fu_642_p0),
    .din1(mul_ln54_60_fu_642_p1),
    .dout(mul_ln54_60_fu_642_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln54_61_fu_646_p0),
    .din1(mul_ln54_61_fu_646_p1),
    .dout(mul_ln54_61_fu_646_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln54_62_fu_650_p0),
    .din1(mul_ln54_62_fu_650_p1),
    .dout(mul_ln54_62_fu_650_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln54_63_fu_654_p0),
    .din1(mul_ln54_63_fu_654_p1),
    .dout(mul_ln54_63_fu_654_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln54_64_fu_658_p0),
    .din1(mul_ln54_64_fu_658_p1),
    .dout(mul_ln54_64_fu_658_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln54_65_fu_662_p0),
    .din1(mul_ln54_65_fu_662_p1),
    .dout(mul_ln54_65_fu_662_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul_ln54_66_fu_666_p0),
    .din1(mul_ln54_66_fu_666_p1),
    .dout(mul_ln54_66_fu_666_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln54_67_fu_670_p0),
    .din1(mul_ln54_67_fu_670_p1),
    .dout(mul_ln54_67_fu_670_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln54_68_fu_674_p0),
    .din1(mul_ln54_68_fu_674_p1),
    .dout(mul_ln54_68_fu_674_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U94(
    .din0(mul_ln54_69_fu_678_p0),
    .din1(mul_ln54_69_fu_678_p1),
    .dout(mul_ln54_69_fu_678_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U95(
    .din0(mul_ln54_70_fu_682_p0),
    .din1(mul_ln54_70_fu_682_p1),
    .dout(mul_ln54_70_fu_682_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U96(
    .din0(mul_ln54_71_fu_686_p0),
    .din1(mul_ln54_71_fu_686_p1),
    .dout(mul_ln54_71_fu_686_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U97(
    .din0(mul_ln54_72_fu_690_p0),
    .din1(mul_ln54_72_fu_690_p1),
    .dout(mul_ln54_72_fu_690_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U98(
    .din0(mul_ln54_73_fu_694_p0),
    .din1(mul_ln54_73_fu_694_p1),
    .dout(mul_ln54_73_fu_694_p2)
);

fiat_25519_carry_mul_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U99(
    .din0(mul_ln54_74_fu_698_p0),
    .din1(mul_ln54_74_fu_698_p1),
    .dout(mul_ln54_74_fu_698_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U100(
    .din0(arg2_r_9_reload),
    .din1(mul_ln52_fu_702_p1),
    .dout(mul_ln52_fu_702_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U101(
    .din0(tmp_11_fu_1099_p12),
    .din1(mul_ln52_3_fu_707_p1),
    .dout(mul_ln52_3_fu_707_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U102(
    .din0(arg2_r_8_reload),
    .din1(mul_ln52_4_fu_711_p1),
    .dout(mul_ln52_4_fu_711_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U103(
    .din0(tmp_15_fu_1233_p12),
    .din1(mul_ln52_7_fu_716_p1),
    .dout(mul_ln52_7_fu_716_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U104(
    .din0(tmp_13_fu_1160_p12),
    .din1(mul_ln52_8_fu_720_p1),
    .dout(mul_ln52_8_fu_720_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U105(
    .din0(tmp_7_fu_943_p11),
    .din1(mul_ln52_11_fu_724_p1),
    .dout(mul_ln52_11_fu_724_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U106(
    .din0(tmp_9_fu_975_p12),
    .din1(mul_ln52_12_fu_728_p1),
    .dout(mul_ln52_12_fu_728_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U107(
    .din0(tmp_3_fu_886_p9),
    .din1(mul_ln52_15_fu_732_p1),
    .dout(mul_ln52_15_fu_732_p2)
);

fiat_25519_carry_mul_mul_32s_7s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7s_32_1_1_U108(
    .din0(tmp_5_fu_913_p10),
    .din1(mul_ln52_16_fu_736_p1),
    .dout(mul_ln52_16_fu_736_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U109(
    .din0(arg2_r_8_reload),
    .din1(mul_ln52_1_fu_740_p1),
    .dout(mul_ln52_1_fu_740_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U110(
    .din0(arg2_r_9_reload),
    .din1(mul_ln52_2_fu_746_p1),
    .dout(mul_ln52_2_fu_746_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U111(
    .din0(tmp_13_fu_1160_p12),
    .din1(mul_ln52_5_fu_752_p1),
    .dout(mul_ln52_5_fu_752_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U112(
    .din0(tmp_11_fu_1099_p12),
    .din1(mul_ln52_6_fu_757_p1),
    .dout(mul_ln52_6_fu_757_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U113(
    .din0(tmp_9_fu_975_p12),
    .din1(mul_ln52_9_fu_762_p1),
    .dout(mul_ln52_9_fu_762_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U114(
    .din0(tmp_15_fu_1233_p12),
    .din1(mul_ln52_10_fu_767_p1),
    .dout(mul_ln52_10_fu_767_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U115(
    .din0(tmp_5_fu_913_p10),
    .din1(mul_ln52_13_fu_772_p1),
    .dout(mul_ln52_13_fu_772_p2)
);

fiat_25519_carry_mul_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U116(
    .din0(tmp_7_fu_943_p11),
    .din1(mul_ln52_14_fu_777_p1),
    .dout(mul_ln52_14_fu_777_p2)
);

fiat_25519_carry_mul_mux_7_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_7_3_32_1_1_U117(
    .din0(32'd0),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(tmp_3_fu_886_p8),
    .dout(tmp_3_fu_886_p9)
);

fiat_25519_carry_mul_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U118(
    .din0(32'd0),
    .din1(32'd0),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(tmp_5_fu_913_p9),
    .dout(tmp_5_fu_913_p10)
);

fiat_25519_carry_mul_mux_9_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_9_4_32_1_1_U119(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(tmp_7_fu_943_p10),
    .dout(tmp_7_fu_943_p11)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U120(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_9_fu_975_p11),
    .dout(tmp_9_fu_975_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U121(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(32'd0),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_11_fu_1099_p11),
    .dout(tmp_11_fu_1099_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U122(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(32'd0),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_13_fu_1160_p11),
    .dout(tmp_13_fu_1160_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U123(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(32'd0),
    .din5(arg2_r_5_reload),
    .din6(arg2_r_6_reload),
    .din7(arg2_r_7_reload),
    .din8(arg2_r_8_reload),
    .din9(arg2_r_9_reload),
    .din10(tmp_15_fu_1233_p11),
    .dout(tmp_15_fu_1233_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U124(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_4_reload),
    .din5(arg1_r_5_reload),
    .din6(arg1_r_6_reload),
    .din7(arg1_r_7_reload),
    .din8(arg1_r_8_reload),
    .din9(arg1_r_9_reload),
    .din10(trunc_ln39_1_reg_3066),
    .dout(tmp_fu_1333_p12)
);

fiat_25519_carry_mul_mux_6_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_6_3_32_1_1_U125(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(arg2_r_5_reload),
    .din6(tmp_1_fu_1376_p7),
    .dout(tmp_1_fu_1376_p8)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U126(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_3_reload),
    .din5(arg1_r_4_reload),
    .din6(arg1_r_5_reload),
    .din7(arg1_r_6_reload),
    .din8(arg1_r_7_reload),
    .din9(arg1_r_8_reload),
    .din10(trunc_ln39_1_reg_3066),
    .dout(tmp_2_fu_1395_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U127(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_2_reload),
    .din5(arg1_r_3_reload),
    .din6(arg1_r_4_reload),
    .din7(arg1_r_5_reload),
    .din8(arg1_r_6_reload),
    .din9(arg1_r_7_reload),
    .din10(trunc_ln39_1_reg_3066),
    .dout(tmp_4_fu_1438_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U128(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_1_reload),
    .din5(arg1_r_2_reload),
    .din6(arg1_r_3_reload),
    .din7(arg1_r_4_reload),
    .din8(arg1_r_5_reload),
    .din9(arg1_r_6_reload),
    .din10(trunc_ln39_1_reg_3066),
    .dout(tmp_6_fu_1481_p12)
);

fiat_25519_carry_mul_mux_10_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_10_4_32_1_1_U129(
    .din0(32'd0),
    .din1(32'd0),
    .din2(32'd0),
    .din3(32'd0),
    .din4(arg1_r_reload),
    .din5(arg1_r_1_reload),
    .din6(arg1_r_2_reload),
    .din7(arg1_r_3_reload),
    .din8(arg1_r_4_reload),
    .din9(arg1_r_5_reload),
    .din10(trunc_ln39_1_reg_3066),
    .dout(tmp_8_fu_1523_p12)
);

fiat_25519_carry_mul_mux_5_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_5_3_32_1_1_U130(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(arg2_r_4_reload),
    .din5(sub_ln54_5_reg_3133),
    .dout(tmp_s_fu_1605_p7)
);

fiat_25519_carry_mul_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U131(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(arg2_r_3_reload),
    .din4(tmp_10_fu_1777_p5),
    .dout(tmp_10_fu_1777_p6)
);

fiat_25519_carry_mul_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U132(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(arg2_r_2_reload),
    .din3(tmp_12_fu_1888_p4),
    .dout(tmp_12_fu_1888_p5)
);

fiat_25519_carry_mul_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U133(
    .din0(arg2_r_reload),
    .din1(arg2_r_1_reload),
    .din2(tmp_14_fu_2044_p3),
    .dout(tmp_14_fu_2044_p4)
);

fiat_25519_carry_mul_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add65319_fu_162 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add65319_fu_162 <= add_ln54_4_fu_1589_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add65_1320_fu_166 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add65_1320_fu_166 <= add_ln54_10_fu_1760_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_2321_fu_170 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_2321_fu_170 <= add_ln54_17_fu_2694_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_3322_fu_174 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_3322_fu_174 <= add_ln54_25_fu_2704_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_4323_fu_178 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_4323_fu_178 <= add_ln54_34_fu_2714_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_5324_fu_182 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_5324_fu_182 <= add_ln54_44_fu_2724_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_6325_fu_186 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_6325_fu_186 <= add_ln54_53_fu_2734_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_7326_fu_190 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_7326_fu_190 <= add_ln54_61_fu_2744_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            add65_8327_fu_194 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            add65_8327_fu_194 <= add_ln54_68_fu_2754_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add65_9328_fu_198 <= 64'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            add65_9328_fu_198 <= add_ln54_74_fu_2648_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_16_fu_849_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i1_2_fu_158 <= i1_4_fu_1308_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_2_fu_158 <= 4'd9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_16_fu_849_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i1_fu_202 <= add_ln39_fu_1302_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i1_fu_202 <= 5'd9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln54_12_reg_3268 <= add_ln54_12_fu_1849_p2;
        add_ln54_15_reg_3273 <= add_ln54_15_fu_1867_p2;
        add_ln54_20_reg_3278 <= add_ln54_20_fu_2009_p2;
        add_ln54_23_reg_3283 <= add_ln54_23_fu_2027_p2;
        add_ln54_28_reg_3288 <= add_ln54_28_fu_2144_p2;
        add_ln54_32_reg_3293 <= add_ln54_32_fu_2168_p2;
        add_ln54_38_reg_3298 <= add_ln54_38_fu_2324_p2;
        add_ln54_42_reg_3303 <= add_ln54_42_fu_2348_p2;
        add_ln54_47_reg_3308 <= add_ln54_47_fu_2424_p2;
        add_ln54_51_reg_3313 <= add_ln54_51_fu_2448_p2;
        add_ln54_56_reg_3318 <= add_ln54_56_fu_2512_p2;
        add_ln54_59_reg_3323 <= add_ln54_59_fu_2530_p2;
        add_ln54_63_reg_3328 <= add_ln54_63_fu_2574_p2;
        add_ln54_66_reg_3333 <= add_ln54_66_fu_2592_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_16_reg_3051 <= ap_sig_allocacmp_i1_3[32'd4];
        zext_ln54_18_cast_reg_3045[31 : 0] <= zext_ln54_18_cast_fu_782_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_16_fu_849_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp32_1_1_reg_3138 <= cmp32_1_1_fu_1042_p2;
        icmp_ln51_1_reg_3165 <= icmp_ln51_1_fu_1072_p2;
        icmp_ln51_2_reg_3207 <= icmp_ln51_2_fu_1206_p2;
        icmp_ln51_reg_3117 <= icmp_ln51_fu_1009_p2;
        icmp_ln52_1_reg_3191 <= icmp_ln52_1_fu_1188_p2;
        icmp_ln52_reg_3149 <= icmp_ln52_fu_1054_p2;
        icmp_ln53_1_reg_3175 <= icmp_ln53_1_fu_1127_p2;
        icmp_ln53_2_reg_3217 <= icmp_ln53_2_fu_1261_p2;
        icmp_ln53_reg_3127 <= icmp_ln53_fu_1030_p2;
        icmp_ln54_1_reg_3196 <= icmp_ln54_1_fu_1194_p2;
        icmp_ln54_reg_3154 <= icmp_ln54_fu_1060_p2;
        mul_ln52_10_reg_3233 <= mul_ln52_10_fu_767_p2;
        mul_ln52_11_reg_3238 <= mul_ln52_11_fu_724_p2;
        mul_ln52_12_reg_3243 <= mul_ln52_12_fu_728_p2;
        mul_ln52_13_reg_3248 <= mul_ln52_13_fu_772_p2;
        mul_ln52_14_reg_3253 <= mul_ln52_14_fu_777_p2;
        mul_ln52_15_reg_3258 <= mul_ln52_15_fu_732_p2;
        mul_ln52_16_reg_3263 <= mul_ln52_16_fu_736_p2;
        mul_ln52_1_reg_3144 <= mul_ln52_1_fu_740_p2;
        mul_ln52_2_reg_3160 <= mul_ln52_2_fu_746_p2;
        mul_ln52_3_reg_3170 <= mul_ln52_3_fu_707_p2;
        mul_ln52_4_reg_3181 <= mul_ln52_4_fu_711_p2;
        mul_ln52_5_reg_3186 <= mul_ln52_5_fu_752_p2;
        mul_ln52_6_reg_3202 <= mul_ln52_6_fu_757_p2;
        mul_ln52_7_reg_3212 <= mul_ln52_7_fu_716_p2;
        mul_ln52_8_reg_3223 <= mul_ln52_8_fu_720_p2;
        mul_ln52_9_reg_3228 <= mul_ln52_9_fu_762_p2;
        mul_ln52_reg_3122 <= mul_ln52_fu_702_p2;
        sub_ln54_5_reg_3133 <= sub_ln54_5_fu_1036_p2;
        tmp_3_reg_3091 <= tmp_3_fu_886_p9;
        tmp_5_reg_3098 <= tmp_5_fu_913_p10;
        tmp_7_reg_3105 <= tmp_7_fu_943_p11;
        tmp_9_reg_3112 <= tmp_9_fu_975_p12;
        trunc_ln39_1_reg_3066 <= trunc_ln39_1_fu_864_p1;
        trunc_ln39_2_reg_3075 <= trunc_ln39_2_fu_868_p1;
        trunc_ln39_3_reg_3080 <= trunc_ln39_3_fu_872_p1;
        trunc_ln39_4_reg_3086 <= trunc_ln39_4_fu_876_p1;
        trunc_ln39_reg_3055 <= trunc_ln39_fu_860_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65319_out_ap_vld = 1'b1;
    end else begin
        add65319_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_1320_out_ap_vld = 1'b1;
    end else begin
        add65_1320_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_2321_out_ap_vld = 1'b1;
    end else begin
        add65_2321_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_3322_out_ap_vld = 1'b1;
    end else begin
        add65_3322_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_4323_out_ap_vld = 1'b1;
    end else begin
        add65_4323_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_5324_out_ap_vld = 1'b1;
    end else begin
        add65_5324_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_6325_out_ap_vld = 1'b1;
    end else begin
        add65_6325_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_7326_out_ap_vld = 1'b1;
    end else begin
        add65_7326_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_8327_out_ap_vld = 1'b1;
    end else begin
        add65_8327_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_16_reg_3051 == 1'd1))) begin
        add65_9328_out_ap_vld = 1'b1;
    end else begin
        add65_9328_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_16_fu_849_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i1_2_load = 4'd9;
    end else begin
        ap_sig_allocacmp_i1_2_load = i1_2_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i1_3 = 5'd9;
    end else begin
        ap_sig_allocacmp_i1_3 = i1_fu_202;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add65319_out = add65319_fu_162;

assign add65_1320_out = add65_1320_fu_166;

assign add65_2321_out = add65_2321_fu_170;

assign add65_3322_out = add65_3322_fu_174;

assign add65_4323_out = add65_4323_fu_178;

assign add65_5324_out = add65_5324_fu_182;

assign add65_6325_out = add65_6325_fu_186;

assign add65_7326_out = add65_7326_fu_190;

assign add65_8327_out = add65_8327_fu_194;

assign add65_9328_out = add65_9328_fu_198;

assign add_ln39_fu_1302_p2 = ($signed(ap_sig_allocacmp_i1_3) + $signed(5'd27));

assign add_ln54_10_fu_1760_p2 = (add65_1320_fu_166 + add_ln54_9_fu_1754_p2);

assign add_ln54_11_fu_1843_p2 = (mul_ln54_16_fu_466_p2 + mul_ln54_15_fu_462_p2);

assign add_ln54_12_fu_1849_p2 = (add_ln54_11_fu_1843_p2 + mul_ln54_17_fu_470_p2);

assign add_ln54_13_fu_1855_p2 = (and_ln54_5_fu_1837_p2 + and_ln54_4_fu_1831_p2);

assign add_ln54_14_fu_1861_p2 = (and_ln54_2_fu_1812_p2 + and_ln54_3_fu_1825_p2);

assign add_ln54_15_fu_1867_p2 = (add_ln54_14_fu_1861_p2 + add_ln54_13_fu_1855_p2);

assign add_ln54_16_fu_2690_p2 = (add_ln54_15_reg_3273 + add_ln54_12_reg_3268);

assign add_ln54_17_fu_2694_p2 = (add65_2321_fu_170 + add_ln54_16_fu_2690_p2);

assign add_ln54_18_fu_1997_p2 = (mul_ln54_18_fu_474_p2 + mul_ln54_25_fu_502_p2);

assign add_ln54_19_fu_2003_p2 = (and_ln54_11_fu_1991_p2 + and_ln54_7_fu_1960_p2);

assign add_ln54_1_fu_1571_p2 = (mul_ln54_2_fu_410_p2 + mul_ln54_3_fu_414_p2);

assign add_ln54_20_fu_2009_p2 = (add_ln54_19_fu_2003_p2 + add_ln54_18_fu_1997_p2);

assign add_ln54_21_fu_2015_p2 = (and_ln54_9_fu_1979_p2 + and_ln54_10_fu_1985_p2);

assign add_ln54_22_fu_2021_p2 = (and_ln54_6_fu_1954_p2 + and_ln54_8_fu_1973_p2);

assign add_ln54_23_fu_2027_p2 = (add_ln54_22_fu_2021_p2 + add_ln54_21_fu_2015_p2);

assign add_ln54_24_fu_2700_p2 = (add_ln54_23_reg_3283 + add_ln54_20_reg_3278);

assign add_ln54_25_fu_2704_p2 = (add65_3322_fu_174 + add_ln54_24_fu_2700_p2);

assign add_ln54_26_fu_2132_p2 = (mul_ln54_28_fu_514_p2 + and_ln54_12_fu_2070_p2);

assign add_ln54_27_fu_2138_p2 = (and_ln54_15_fu_2095_p2 + and_ln54_19_fu_2126_p2);

assign add_ln54_28_fu_2144_p2 = (add_ln54_27_fu_2138_p2 + add_ln54_26_fu_2132_p2);

assign add_ln54_29_fu_2150_p2 = (and_ln54_16_fu_2101_p2 + and_ln54_14_fu_2089_p2);

assign add_ln54_2_fu_1577_p2 = (add_ln54_1_fu_1571_p2 + mul_ln54_4_fu_418_p2);

assign add_ln54_30_fu_2156_p2 = (and_ln54_13_fu_2083_p2 + and_ln54_17_fu_2114_p2);

assign add_ln54_31_fu_2162_p2 = (add_ln54_30_fu_2156_p2 + and_ln54_18_fu_2120_p2);

assign add_ln54_32_fu_2168_p2 = (add_ln54_31_fu_2162_p2 + add_ln54_29_fu_2150_p2);

assign add_ln54_33_fu_2710_p2 = (add_ln54_32_reg_3293 + add_ln54_28_reg_3288);

assign add_ln54_34_fu_2714_p2 = (add65_4323_fu_178 + add_ln54_33_fu_2710_p2);

assign add_ln54_35_fu_2306_p2 = (and_ln54_22_fu_2244_p2 + and_ln54_29_fu_2300_p2);

assign add_ln54_36_fu_2312_p2 = (and_ln54_21_fu_2238_p2 + and_ln54_28_fu_2294_p2);

assign add_ln54_37_fu_2318_p2 = (add_ln54_36_fu_2312_p2 + and_ln54_23_fu_2250_p2);

assign add_ln54_38_fu_2324_p2 = (add_ln54_37_fu_2318_p2 + add_ln54_35_fu_2306_p2);

assign add_ln54_39_fu_2342_p2 = (and_ln54_20_fu_2232_p2 + add_ln54_41_fu_2336_p2);

assign add_ln54_3_fu_1583_p2 = (add_ln54_2_fu_1577_p2 + add_ln54_fu_1565_p2);

assign add_ln54_40_fu_2330_p2 = (and_ln54_24_fu_2263_p2 + and_ln54_26_fu_2282_p2);

assign add_ln54_41_fu_2336_p2 = (and_ln54_25_fu_2269_p2 + and_ln54_27_fu_2288_p2);

assign add_ln54_42_fu_2348_p2 = (add_ln54_40_fu_2330_p2 + add_ln54_39_fu_2342_p2);

assign add_ln54_43_fu_2720_p2 = (add_ln54_42_reg_3303 + add_ln54_38_reg_3298);

assign add_ln54_44_fu_2724_p2 = (add_ln54_43_fu_2720_p2 + add65_5324_fu_182);

assign add_ln54_45_fu_2412_p2 = (mul_ln54_47_fu_590_p2 + and_ln54_30_fu_2364_p2);

assign add_ln54_46_fu_2418_p2 = (and_ln54_33_fu_2382_p2 + and_ln54_31_fu_2370_p2);

assign add_ln54_47_fu_2424_p2 = (add_ln54_46_fu_2418_p2 + add_ln54_45_fu_2412_p2);

assign add_ln54_48_fu_2430_p2 = (and_ln54_35_fu_2394_p2 + and_ln54_32_fu_2376_p2);

assign add_ln54_49_fu_2436_p2 = (and_ln54_36_fu_2400_p2 + and_ln54_34_fu_2388_p2);

assign add_ln54_4_fu_1589_p2 = (add65319_fu_162 + add_ln54_3_fu_1583_p2);

assign add_ln54_50_fu_2442_p2 = (add_ln54_49_fu_2436_p2 + and_ln54_37_fu_2406_p2);

assign add_ln54_51_fu_2448_p2 = (add_ln54_50_fu_2442_p2 + add_ln54_48_fu_2430_p2);

assign add_ln54_52_fu_2730_p2 = (add_ln54_51_reg_3313 + add_ln54_47_reg_3308);

assign add_ln54_53_fu_2734_p2 = (add65_6325_fu_186 + add_ln54_52_fu_2730_p2);

assign add_ln54_54_fu_2500_p2 = (mul_ln54_54_fu_618_p2 + mul_ln54_61_fu_646_p2);

assign add_ln54_55_fu_2506_p2 = (and_ln54_39_fu_2470_p2 + and_ln54_38_fu_2464_p2);

assign add_ln54_56_fu_2512_p2 = (add_ln54_55_fu_2506_p2 + add_ln54_54_fu_2500_p2);

assign add_ln54_57_fu_2524_p2 = (and_ln54_40_fu_2476_p2 + and_ln54_42_fu_2488_p2);

assign add_ln54_58_fu_2518_p2 = (and_ln54_41_fu_2482_p2 + and_ln54_43_fu_2494_p2);

assign add_ln54_59_fu_2530_p2 = (add_ln54_58_fu_2518_p2 + add_ln54_57_fu_2524_p2);

assign add_ln54_5_fu_1730_p2 = (mul_ln54_8_fu_434_p2 + mul_ln54_6_fu_426_p2);

assign add_ln54_60_fu_2740_p2 = (add_ln54_59_reg_3323 + add_ln54_56_reg_3318);

assign add_ln54_61_fu_2744_p2 = (add_ln54_60_fu_2740_p2 + add65_7326_fu_190);

assign add_ln54_62_fu_2568_p2 = (mul_ln54_67_fu_670_p2 + mul_ln54_68_fu_674_p2);

assign add_ln54_63_fu_2574_p2 = (add_ln54_62_fu_2568_p2 + mul_ln54_66_fu_666_p2);

assign add_ln54_64_fu_2580_p2 = (and_ln54_44_fu_2544_p2 + and_ln54_46_fu_2556_p2);

assign add_ln54_65_fu_2586_p2 = (and_ln54_45_fu_2550_p2 + and_ln54_47_fu_2562_p2);

assign add_ln54_66_fu_2592_p2 = (add_ln54_65_fu_2586_p2 + add_ln54_64_fu_2580_p2);

assign add_ln54_67_fu_2750_p2 = (add_ln54_66_reg_3333 + add_ln54_63_reg_3328);

assign add_ln54_68_fu_2754_p2 = (add65_8327_fu_194 + add_ln54_67_fu_2750_p2);

assign add_ln54_69_fu_2618_p2 = (mul_ln54_71_fu_686_p2 + mul_ln54_73_fu_694_p2);

assign add_ln54_6_fu_1736_p2 = (add_ln54_5_fu_1730_p2 + mul_ln54_7_fu_430_p2);

assign add_ln54_70_fu_2624_p2 = (add_ln54_69_fu_2618_p2 + mul_ln54_70_fu_682_p2);

assign add_ln54_71_fu_2630_p2 = (and_ln54_49_fu_2612_p2 + and_ln54_48_fu_2606_p2);

assign add_ln54_72_fu_2636_p2 = (add_ln54_71_fu_2630_p2 + mul_ln54_72_fu_690_p2);

assign add_ln54_73_fu_2642_p2 = (add_ln54_72_fu_2636_p2 + add_ln54_70_fu_2624_p2);

assign add_ln54_74_fu_2648_p2 = (add65_9328_fu_198 + add_ln54_73_fu_2642_p2);

assign add_ln54_7_fu_1742_p2 = (and_ln54_fu_1711_p2 + and_ln54_1_fu_1724_p2);

assign add_ln54_8_fu_1748_p2 = (add_ln54_7_fu_1742_p2 + mul_ln54_9_fu_438_p2);

assign add_ln54_9_fu_1754_p2 = (add_ln54_8_fu_1748_p2 + add_ln54_6_fu_1736_p2);

assign add_ln54_fu_1565_p2 = (mul_ln54_fu_402_p2 + mul_ln54_1_fu_406_p2);

assign and_ln51_1_fu_1078_p2 = (trunc_ln39_fu_860_p1 & icmp_ln51_1_fu_1072_p2);

assign and_ln51_2_fu_1133_p2 = (icmp_ln52_fu_1054_p2 & cmp32_1_1_fu_1042_p2);

assign and_ln51_3_fu_1212_p2 = (trunc_ln39_fu_860_p1 & icmp_ln51_2_fu_1206_p2);

assign and_ln51_4_fu_1267_p2 = (icmp_ln52_1_fu_1188_p2 & cmp32_1_1_fu_1042_p2);

assign and_ln51_fu_1015_p2 = (trunc_ln39_fu_860_p1 & icmp_ln51_fu_1009_p2);

assign and_ln53_1_fu_1879_p2 = (trunc_ln39_reg_3055 & icmp_ln53_1_reg_3175);

assign and_ln53_2_fu_1923_p2 = (icmp_ln54_reg_3154 & cmp32_1_1_reg_3138);

assign and_ln53_3_fu_2180_p2 = (trunc_ln39_reg_3055 & icmp_ln53_2_reg_3217);

assign and_ln53_4_fu_2208_p2 = (icmp_ln54_1_reg_3196 & cmp32_1_1_reg_3138);

assign and_ln53_fu_1601_p2 = (trunc_ln39_reg_3055 & icmp_ln53_reg_3127);

assign and_ln54_10_fu_1985_p2 = (select_ln54_12_fu_1818_p3 & mul_ln54_23_fu_494_p2);

assign and_ln54_11_fu_1991_p2 = (select_ln54_9_fu_1704_p3 & mul_ln54_24_fu_498_p2);

assign and_ln54_12_fu_2070_p2 = (select_ln54_9_fu_1704_p3 & mul_ln54_26_fu_506_p2);

assign and_ln54_13_fu_2083_p2 = (select_ln54_15_fu_2076_p3 & mul_ln54_27_fu_510_p2);

assign and_ln54_14_fu_2089_p2 = (select_ln54_13_fu_1947_p3 & mul_ln54_29_fu_518_p2);

assign and_ln54_15_fu_2095_p2 = (select_ln54_10_fu_1717_p3 & mul_ln54_30_fu_522_p2);

assign and_ln54_16_fu_2101_p2 = (select_ln54_12_fu_1818_p3 & mul_ln54_31_fu_526_p2);

assign and_ln54_17_fu_2114_p2 = (select_ln54_16_fu_2107_p3 & mul_ln54_32_fu_530_p2);

assign and_ln54_18_fu_2120_p2 = (select_ln54_14_fu_1966_p3 & mul_ln54_33_fu_534_p2);

assign and_ln54_19_fu_2126_p2 = (select_ln54_11_fu_1805_p3 & mul_ln54_34_fu_538_p2);

assign and_ln54_1_fu_1724_p2 = (select_ln54_10_fu_1717_p3 & mul_ln54_10_fu_442_p2);

assign and_ln54_20_fu_2232_p2 = (select_ln54_15_fu_2076_p3 & mul_ln54_35_fu_542_p2);

assign and_ln54_21_fu_2238_p2 = (select_ln54_12_fu_1818_p3 & mul_ln54_36_fu_546_p2);

assign and_ln54_22_fu_2244_p2 = (select_ln54_9_fu_1704_p3 & mul_ln54_37_fu_550_p2);

assign and_ln54_23_fu_2250_p2 = (select_ln54_11_fu_1805_p3 & mul_ln54_38_fu_554_p2);

assign and_ln54_24_fu_2263_p2 = (select_ln54_17_fu_2256_p3 & mul_ln54_39_fu_558_p2);

assign and_ln54_25_fu_2269_p2 = (select_ln54_14_fu_1966_p3 & mul_ln54_40_fu_562_p2);

assign and_ln54_26_fu_2282_p2 = (select_ln54_18_fu_2275_p3 & mul_ln54_41_fu_566_p2);

assign and_ln54_27_fu_2288_p2 = (select_ln54_16_fu_2107_p3 & mul_ln54_42_fu_570_p2);

assign and_ln54_28_fu_2294_p2 = (select_ln54_13_fu_1947_p3 & mul_ln54_43_fu_574_p2);

assign and_ln54_29_fu_2300_p2 = (select_ln54_10_fu_1717_p3 & mul_ln54_44_fu_578_p2);

assign and_ln54_2_fu_1812_p2 = (select_ln54_11_fu_1805_p3 & mul_ln54_11_fu_446_p2);

assign and_ln54_30_fu_2364_p2 = (select_ln54_12_fu_1818_p3 & mul_ln54_45_fu_582_p2);

assign and_ln54_31_fu_2370_p2 = (select_ln54_14_fu_1966_p3 & mul_ln54_46_fu_586_p2);

assign and_ln54_32_fu_2376_p2 = (select_ln54_16_fu_2107_p3 & mul_ln54_48_fu_594_p2);

assign and_ln54_33_fu_2382_p2 = (select_ln54_11_fu_1805_p3 & mul_ln54_49_fu_598_p2);

assign and_ln54_34_fu_2388_p2 = (select_ln54_18_fu_2275_p3 & mul_ln54_50_fu_602_p2);

assign and_ln54_35_fu_2394_p2 = (select_ln54_13_fu_1947_p3 & mul_ln54_51_fu_606_p2);

assign and_ln54_36_fu_2400_p2 = (select_ln54_17_fu_2256_p3 & mul_ln54_52_fu_610_p2);

assign and_ln54_37_fu_2406_p2 = (select_ln54_15_fu_2076_p3 & mul_ln54_53_fu_614_p2);

assign and_ln54_38_fu_2464_p2 = (select_ln54_14_fu_1966_p3 & mul_ln54_55_fu_622_p2);

assign and_ln54_39_fu_2470_p2 = (select_ln54_13_fu_1947_p3 & mul_ln54_56_fu_626_p2);

assign and_ln54_3_fu_1825_p2 = (select_ln54_12_fu_1818_p3 & mul_ln54_12_fu_450_p2);

assign and_ln54_40_fu_2476_p2 = (select_ln54_15_fu_2076_p3 & mul_ln54_57_fu_630_p2);

assign and_ln54_41_fu_2482_p2 = (select_ln54_17_fu_2256_p3 & mul_ln54_58_fu_634_p2);

assign and_ln54_42_fu_2488_p2 = (select_ln54_16_fu_2107_p3 & mul_ln54_59_fu_638_p2);

assign and_ln54_43_fu_2494_p2 = (select_ln54_18_fu_2275_p3 & mul_ln54_60_fu_642_p2);

assign and_ln54_44_fu_2544_p2 = (select_ln54_16_fu_2107_p3 & mul_ln54_62_fu_650_p2);

assign and_ln54_45_fu_2550_p2 = (select_ln54_18_fu_2275_p3 & mul_ln54_63_fu_654_p2);

assign and_ln54_46_fu_2556_p2 = (select_ln54_15_fu_2076_p3 & mul_ln54_64_fu_658_p2);

assign and_ln54_47_fu_2562_p2 = (select_ln54_17_fu_2256_p3 & mul_ln54_65_fu_662_p2);

assign and_ln54_48_fu_2606_p2 = (select_ln54_18_fu_2275_p3 & mul_ln54_69_fu_678_p2);

assign and_ln54_49_fu_2612_p2 = (select_ln54_17_fu_2256_p3 & mul_ln54_74_fu_698_p2);

assign and_ln54_4_fu_1831_p2 = (select_ln54_10_fu_1717_p3 & mul_ln54_13_fu_454_p2);

assign and_ln54_5_fu_1837_p2 = (select_ln54_9_fu_1704_p3 & mul_ln54_14_fu_458_p2);

assign and_ln54_6_fu_1954_p2 = (select_ln54_13_fu_1947_p3 & mul_ln54_19_fu_478_p2);

assign and_ln54_7_fu_1960_p2 = (select_ln54_10_fu_1717_p3 & mul_ln54_20_fu_482_p2);

assign and_ln54_8_fu_1973_p2 = (select_ln54_14_fu_1966_p3 & mul_ln54_21_fu_486_p2);

assign and_ln54_9_fu_1979_p2 = (select_ln54_11_fu_1805_p3 & mul_ln54_22_fu_490_p2);

assign and_ln54_fu_1711_p2 = (select_ln54_9_fu_1704_p3 & mul_ln54_5_fu_422_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign cmp32_1_1_fu_1042_p2 = (trunc_ln39_fu_860_p1 ^ 1'd1);

assign empty_22_fu_1048_p2 = (ap_sig_allocacmp_i1_3 + 5'd2);

assign empty_23_fu_1066_p2 = (ap_sig_allocacmp_i1_3 + 5'd3);

assign empty_24_fu_1148_p2 = (ap_sig_allocacmp_i1_3 + 5'd4);

assign empty_25_fu_1200_p2 = (ap_sig_allocacmp_i1_3 + 5'd5);

assign empty_fu_1003_p2 = (ap_sig_allocacmp_i1_3 + 5'd1);

assign i1_4_fu_1308_p2 = ($signed(ap_sig_allocacmp_i1_2_load) + $signed(4'd11));

assign icmp_ln51_1_fu_1072_p2 = (($signed(empty_23_fu_1066_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_1206_p2 = (($signed(empty_25_fu_1200_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1009_p2 = (($signed(empty_fu_1003_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln52_1_fu_1188_p2 = (($signed(empty_24_fu_1148_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln52_fu_1054_p2 = (($signed(empty_22_fu_1048_p2) > $signed(5'd9)) ? 1'b1 : 1'b0);

assign icmp_ln53_1_fu_1127_p2 = (($signed(empty_23_fu_1066_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln53_2_fu_1261_p2 = (($signed(empty_25_fu_1200_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1030_p2 = (($signed(empty_fu_1003_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_1194_p2 = (($signed(empty_24_fu_1148_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_1060_p2 = (($signed(empty_22_fu_1048_p2) < $signed(5'd10)) ? 1'b1 : 1'b0);

assign mul_ln52_10_fu_767_p1 = 32'd19;

assign mul_ln52_11_fu_724_p1 = select_ln52_5_fu_1282_p3;

assign mul_ln52_12_fu_728_p1 = select_ln52_6_fu_1292_p3;

assign mul_ln52_13_fu_772_p1 = 32'd19;

assign mul_ln52_14_fu_777_p1 = 32'd19;

assign mul_ln52_15_fu_732_p1 = select_ln52_5_fu_1282_p3;

assign mul_ln52_16_fu_736_p1 = select_ln52_6_fu_1292_p3;

assign mul_ln52_1_fu_740_p1 = 32'd19;

assign mul_ln52_2_fu_746_p1 = 32'd19;

assign mul_ln52_3_fu_707_p1 = mul_ln52_3_fu_707_p10;

assign mul_ln52_3_fu_707_p10 = ((and_ln51_1_fu_1078_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_4_fu_711_p1 = mul_ln52_4_fu_711_p10;

assign mul_ln52_4_fu_711_p10 = ((and_ln51_2_fu_1133_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_5_fu_752_p1 = 32'd19;

assign mul_ln52_6_fu_757_p1 = 32'd19;

assign mul_ln52_7_fu_716_p1 = mul_ln52_7_fu_716_p10;

assign mul_ln52_7_fu_716_p10 = ((and_ln51_3_fu_1212_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_8_fu_720_p1 = mul_ln52_8_fu_720_p10;

assign mul_ln52_8_fu_720_p10 = ((and_ln51_4_fu_1267_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln52_9_fu_762_p1 = 32'd19;

assign mul_ln52_fu_702_p1 = mul_ln52_fu_702_p10;

assign mul_ln52_fu_702_p10 = ((and_ln51_fu_1015_p2[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign mul_ln54_10_fu_442_p0 = zext_ln54_5_fu_1629_p1;

assign mul_ln54_10_fu_442_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_11_fu_446_p0 = zext_ln52_6_fu_1766_p1;

assign mul_ln54_11_fu_446_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_12_fu_450_p0 = zext_ln54_10_fu_1787_p1;

assign mul_ln54_12_fu_450_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_13_fu_454_p0 = zext_ln54_11_fu_1799_p1;

assign mul_ln54_13_fu_454_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_14_fu_458_p0 = zext_ln52_7_fu_1794_p1;

assign mul_ln54_14_fu_458_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_15_fu_462_p0 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_15_fu_462_p1 = zext_ln54_2_fu_1476_p1;

assign mul_ln54_16_fu_466_p0 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_16_fu_466_p1 = zext_ln54_1_fu_1433_p1;

assign mul_ln54_17_fu_470_p0 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_17_fu_470_p1 = zext_ln54_fu_1388_p1;

assign mul_ln54_18_fu_474_p0 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_18_fu_474_p1 = zext_ln54_6_fu_1649_p1;

assign mul_ln54_19_fu_478_p0 = zext_ln52_8_fu_1873_p1;

assign mul_ln54_19_fu_478_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_1_fu_406_p0 = zext_ln54_1_fu_1433_p1;

assign mul_ln54_1_fu_406_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_20_fu_482_p0 = zext_ln54_5_fu_1629_p1;

assign mul_ln54_20_fu_482_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_21_fu_486_p0 = zext_ln54_12_fu_1911_p1;

assign mul_ln54_21_fu_486_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_22_fu_490_p0 = zext_ln52_9_fu_1918_p1;

assign mul_ln54_22_fu_490_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_23_fu_494_p0 = zext_ln54_13_fu_1941_p1;

assign mul_ln54_23_fu_494_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_24_fu_498_p0 = zext_ln52_5_fu_1595_p1;

assign mul_ln54_24_fu_498_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_25_fu_502_p0 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_25_fu_502_p1 = zext_ln54_7_fu_1666_p1;

assign mul_ln54_26_fu_506_p0 = zext_ln52_7_fu_1794_p1;

assign mul_ln54_26_fu_506_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_27_fu_510_p0 = zext_ln52_10_fu_2033_p1;

assign mul_ln54_27_fu_510_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_28_fu_514_p0 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_28_fu_514_p1 = zext_ln54_fu_1388_p1;

assign mul_ln54_29_fu_518_p0 = zext_ln52_11_fu_2059_p1;

assign mul_ln54_29_fu_518_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_2_fu_410_p0 = mul_ln54_2_fu_410_p00;

assign mul_ln54_2_fu_410_p00 = $unsigned(tmp_7_reg_3105);

assign mul_ln54_2_fu_410_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_30_fu_522_p0 = zext_ln54_11_fu_1799_p1;

assign mul_ln54_30_fu_522_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_31_fu_526_p0 = zext_ln54_10_fu_1787_p1;

assign mul_ln54_31_fu_526_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_32_fu_530_p0 = zext_ln54_14_fu_2052_p1;

assign mul_ln54_32_fu_530_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_33_fu_534_p0 = zext_ln54_15_fu_2064_p1;

assign mul_ln54_33_fu_534_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_34_fu_538_p0 = zext_ln52_6_fu_1766_p1;

assign mul_ln54_34_fu_538_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_35_fu_542_p0 = zext_ln52_13_fu_2203_p1;

assign mul_ln54_35_fu_542_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_36_fu_546_p0 = zext_ln54_13_fu_1941_p1;

assign mul_ln54_36_fu_546_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_37_fu_550_p0 = zext_ln52_5_fu_1595_p1;

assign mul_ln54_37_fu_550_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_38_fu_554_p0 = zext_ln52_9_fu_1918_p1;

assign mul_ln54_38_fu_554_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_39_fu_558_p0 = zext_ln52_12_fu_2174_p1;

assign mul_ln54_39_fu_558_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_3_fu_414_p0 = mul_ln54_3_fu_414_p00;

assign mul_ln54_3_fu_414_p00 = $unsigned(tmp_9_reg_3112);

assign mul_ln54_3_fu_414_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_40_fu_562_p0 = zext_ln54_12_fu_1911_p1;

assign mul_ln54_40_fu_562_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_41_fu_566_p0 = zext_ln54_16_fu_2196_p1;

assign mul_ln54_41_fu_566_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_42_fu_570_p0 = zext_ln54_17_fu_2226_p1;

assign mul_ln54_42_fu_570_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_43_fu_574_p0 = zext_ln52_8_fu_1873_p1;

assign mul_ln54_43_fu_574_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_44_fu_578_p0 = zext_ln54_5_fu_1629_p1;

assign mul_ln54_44_fu_578_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_45_fu_582_p0 = zext_ln54_10_fu_1787_p1;

assign mul_ln54_45_fu_582_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_46_fu_586_p0 = zext_ln54_15_fu_2064_p1;

assign mul_ln54_46_fu_586_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_47_fu_590_p0 = zext_ln52_14_fu_2354_p1;

assign mul_ln54_47_fu_590_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_48_fu_594_p0 = zext_ln54_14_fu_2052_p1;

assign mul_ln54_48_fu_594_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_49_fu_598_p0 = zext_ln52_6_fu_1766_p1;

assign mul_ln54_49_fu_598_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_4_fu_418_p0 = zext_ln54_2_fu_1476_p1;

assign mul_ln54_4_fu_418_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_50_fu_602_p0 = zext_ln54_18_cast_reg_3045;

assign mul_ln54_50_fu_602_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_51_fu_606_p0 = zext_ln52_11_fu_2059_p1;

assign mul_ln54_51_fu_606_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_52_fu_610_p0 = zext_ln52_15_fu_2359_p1;

assign mul_ln54_52_fu_610_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_53_fu_614_p0 = zext_ln52_10_fu_2033_p1;

assign mul_ln54_53_fu_614_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_54_fu_618_p0 = zext_ln52_16_fu_2454_p1;

assign mul_ln54_54_fu_618_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_55_fu_622_p0 = zext_ln54_12_fu_1911_p1;

assign mul_ln54_55_fu_622_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_56_fu_626_p0 = zext_ln52_8_fu_1873_p1;

assign mul_ln54_56_fu_626_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_57_fu_630_p0 = zext_ln52_13_fu_2203_p1;

assign mul_ln54_57_fu_630_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_58_fu_634_p0 = zext_ln52_12_fu_2174_p1;

assign mul_ln54_58_fu_634_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_59_fu_638_p0 = zext_ln54_17_fu_2226_p1;

assign mul_ln54_59_fu_638_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_5_fu_422_p0 = zext_ln52_5_fu_1595_p1;

assign mul_ln54_5_fu_422_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_60_fu_642_p0 = zext_ln54_16_fu_2196_p1;

assign mul_ln54_60_fu_642_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_61_fu_646_p0 = zext_ln52_17_fu_2459_p1;

assign mul_ln54_61_fu_646_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_62_fu_650_p0 = zext_ln54_14_fu_2052_p1;

assign mul_ln54_62_fu_650_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_63_fu_654_p0 = zext_ln54_18_cast_reg_3045;

assign mul_ln54_63_fu_654_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_64_fu_658_p0 = zext_ln52_10_fu_2033_p1;

assign mul_ln54_64_fu_658_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_65_fu_662_p0 = zext_ln52_15_fu_2359_p1;

assign mul_ln54_65_fu_662_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_66_fu_666_p0 = mul_ln54_66_fu_666_p00;

assign mul_ln54_66_fu_666_p00 = mul_ln52_13_reg_3248;

assign mul_ln54_66_fu_666_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_67_fu_670_p0 = mul_ln54_67_fu_670_p00;

assign mul_ln54_67_fu_670_p00 = mul_ln52_14_reg_3253;

assign mul_ln54_67_fu_670_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_68_fu_674_p0 = zext_ln52_14_fu_2354_p1;

assign mul_ln54_68_fu_674_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_69_fu_678_p0 = zext_ln54_16_fu_2196_p1;

assign mul_ln54_69_fu_678_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_6_fu_426_p0 = mul_ln54_6_fu_426_p00;

assign mul_ln54_6_fu_426_p00 = select_ln54_3_fu_1677_p3;

assign mul_ln54_6_fu_426_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_70_fu_682_p0 = mul_ln54_70_fu_682_p00;

assign mul_ln54_70_fu_682_p00 = mul_ln52_15_reg_3258;

assign mul_ln54_70_fu_682_p1 = zext_ln52_fu_1352_p1;

assign mul_ln54_71_fu_686_p0 = mul_ln54_71_fu_686_p00;

assign mul_ln54_71_fu_686_p00 = mul_ln52_16_reg_3263;

assign mul_ln54_71_fu_686_p1 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_72_fu_690_p0 = zext_ln52_17_fu_2459_p1;

assign mul_ln54_72_fu_690_p1 = zext_ln52_3_fu_1500_p1;

assign mul_ln54_73_fu_694_p0 = zext_ln52_16_fu_2454_p1;

assign mul_ln54_73_fu_694_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_74_fu_698_p0 = zext_ln52_12_fu_2174_p1;

assign mul_ln54_74_fu_698_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_7_fu_430_p0 = zext_ln52_1_fu_1414_p1;

assign mul_ln54_7_fu_430_p1 = zext_ln54_6_fu_1649_p1;

assign mul_ln54_8_fu_434_p0 = zext_ln54_7_fu_1666_p1;

assign mul_ln54_8_fu_434_p1 = zext_ln52_2_fu_1457_p1;

assign mul_ln54_9_fu_438_p0 = mul_ln54_9_fu_438_p00;

assign mul_ln54_9_fu_438_p00 = select_ln54_4_fu_1693_p3;

assign mul_ln54_9_fu_438_p1 = zext_ln52_4_fu_1542_p1;

assign mul_ln54_fu_402_p0 = zext_ln54_fu_1388_p1;

assign mul_ln54_fu_402_p1 = zext_ln52_fu_1352_p1;

assign select_ln52_5_fu_1282_p3 = ((trunc_ln39_fu_860_p1[0:0] == 1'b1) ? 32'd38 : 32'd19);

assign select_ln52_6_fu_1292_p3 = ((trunc_ln39_fu_860_p1[0:0] == 1'b1) ? 32'd19 : 32'd38);

assign select_ln54_10_fu_1717_p3 = ((icmp_ln53_reg_3127[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_11_fu_1805_p3 = ((icmp_ln52_reg_3149[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_12_fu_1818_p3 = ((icmp_ln54_reg_3154[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_13_fu_1947_p3 = ((icmp_ln51_1_reg_3165[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_14_fu_1966_p3 = ((icmp_ln53_1_reg_3175[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_15_fu_2076_p3 = ((icmp_ln52_1_reg_3191[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_16_fu_2107_p3 = ((icmp_ln54_1_reg_3196[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_17_fu_2256_p3 = ((icmp_ln51_2_reg_3207[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_18_fu_2275_p3 = ((icmp_ln53_2_reg_3217[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_1_fu_1642_p3 = ((trunc_ln39_reg_3055[0:0] == 1'b1) ? tmp_1_fu_1376_p8 : shl_ln54_1_fu_1636_p2);

assign select_ln54_2_fu_1660_p3 = ((trunc_ln39_reg_3055[0:0] == 1'b1) ? shl_ln54_2_fu_1655_p2 : tmp_3_reg_3091);

assign select_ln54_3_fu_1677_p3 = ((trunc_ln39_reg_3055[0:0] == 1'b1) ? tmp_5_reg_3098 : shl_ln54_3_fu_1672_p2);

assign select_ln54_4_fu_1693_p3 = ((trunc_ln39_reg_3055[0:0] == 1'b1) ? shl_ln54_4_fu_1688_p2 : tmp_7_reg_3105);

assign select_ln54_5_fu_1903_p3 = ((and_ln53_1_fu_1879_p2[0:0] == 1'b1) ? shl_ln54_5_fu_1897_p2 : tmp_12_fu_1888_p5);

assign select_ln54_6_fu_1933_p3 = ((and_ln53_2_fu_1923_p2[0:0] == 1'b1) ? shl_ln54_6_fu_1927_p2 : tmp_10_fu_1777_p6);

assign select_ln54_7_fu_2189_p3 = ((and_ln53_3_fu_2180_p2[0:0] == 1'b1) ? shl_ln54_7_fu_2184_p2 : arg2_r_reload);

assign select_ln54_8_fu_2218_p3 = ((and_ln53_4_fu_2208_p2[0:0] == 1'b1) ? shl_ln54_8_fu_2212_p2 : tmp_14_fu_2044_p4);

assign select_ln54_9_fu_1704_p3 = ((icmp_ln51_reg_3117[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign select_ln54_fu_1621_p3 = ((and_ln53_fu_1601_p2[0:0] == 1'b1) ? shl_ln54_fu_1615_p2 : tmp_s_fu_1605_p7);

assign shl_ln54_1_fu_1636_p2 = tmp_1_fu_1376_p8 << 32'd1;

assign shl_ln54_2_fu_1655_p2 = tmp_3_reg_3091 << 32'd1;

assign shl_ln54_3_fu_1672_p2 = tmp_5_reg_3098 << 32'd1;

assign shl_ln54_4_fu_1688_p2 = tmp_7_reg_3105 << 32'd1;

assign shl_ln54_5_fu_1897_p2 = tmp_12_fu_1888_p5 << 32'd1;

assign shl_ln54_6_fu_1927_p2 = tmp_10_fu_1777_p6 << 32'd1;

assign shl_ln54_7_fu_2184_p2 = arg2_r_reload << 32'd1;

assign shl_ln54_8_fu_2212_p2 = tmp_14_fu_2044_p4 << 32'd1;

assign shl_ln54_fu_1615_p2 = tmp_s_fu_1605_p7 << 32'd1;

assign sub_ln54_5_fu_1036_p2 = (3'd0 - trunc_ln39_4_fu_876_p1);

assign tmp_10_fu_1777_p5 = (trunc_ln39_3_reg_3080 ^ 2'd3);

assign tmp_11_fu_1099_p11 = (4'd0 - trunc_ln39_1_fu_864_p1);

assign tmp_12_fu_1888_p4 = ($signed(2'd2) - $signed(trunc_ln39_3_reg_3080));

assign tmp_13_fu_1160_p11 = (trunc_ln39_1_fu_864_p1 ^ 4'd15);

assign tmp_14_fu_2044_p3 = (trunc_ln39_2_reg_3075 ^ 1'd1);

assign tmp_15_fu_1233_p11 = ($signed(4'd14) - $signed(trunc_ln39_1_fu_864_p1));

assign tmp_16_fu_849_p3 = ap_sig_allocacmp_i1_3[32'd4];

assign tmp_1_fu_1376_p7 = (3'd1 - trunc_ln39_4_reg_3086);

assign tmp_3_fu_886_p8 = (3'd2 - trunc_ln39_4_fu_876_p1);

assign tmp_5_fu_913_p9 = (3'd3 - trunc_ln39_4_fu_876_p1);

assign tmp_7_fu_943_p10 = ($signed(4'd12) - $signed(trunc_ln39_1_fu_864_p1));

assign tmp_9_fu_975_p11 = ($signed(4'd13) - $signed(trunc_ln39_1_fu_864_p1));

assign trunc_ln39_1_fu_864_p1 = ap_sig_allocacmp_i1_3[3:0];

assign trunc_ln39_2_fu_868_p1 = ap_sig_allocacmp_i1_3[0:0];

assign trunc_ln39_3_fu_872_p1 = ap_sig_allocacmp_i1_3[1:0];

assign trunc_ln39_4_fu_876_p1 = ap_sig_allocacmp_i1_3[2:0];

assign trunc_ln39_fu_860_p1 = ap_sig_allocacmp_i1_2_load[0:0];

assign zext_ln52_10_fu_2033_p1 = mul_ln52_5_reg_3186;

assign zext_ln52_11_fu_2059_p1 = mul_ln52_6_reg_3202;

assign zext_ln52_12_fu_2174_p1 = mul_ln52_7_reg_3212;

assign zext_ln52_13_fu_2203_p1 = mul_ln52_8_reg_3223;

assign zext_ln52_14_fu_2354_p1 = mul_ln52_9_reg_3228;

assign zext_ln52_15_fu_2359_p1 = mul_ln52_10_reg_3233;

assign zext_ln52_16_fu_2454_p1 = mul_ln52_11_reg_3238;

assign zext_ln52_17_fu_2459_p1 = mul_ln52_12_reg_3243;

assign zext_ln52_1_fu_1414_p1 = tmp_2_fu_1395_p12;

assign zext_ln52_2_fu_1457_p1 = tmp_4_fu_1438_p12;

assign zext_ln52_3_fu_1500_p1 = tmp_6_fu_1481_p12;

assign zext_ln52_4_fu_1542_p1 = tmp_8_fu_1523_p12;

assign zext_ln52_5_fu_1595_p1 = mul_ln52_reg_3122;

assign zext_ln52_6_fu_1766_p1 = mul_ln52_1_reg_3144;

assign zext_ln52_7_fu_1794_p1 = mul_ln52_2_reg_3160;

assign zext_ln52_8_fu_1873_p1 = mul_ln52_3_reg_3170;

assign zext_ln52_9_fu_1918_p1 = mul_ln52_4_reg_3181;

assign zext_ln52_fu_1352_p1 = tmp_fu_1333_p12;

assign zext_ln54_10_fu_1787_p1 = tmp_10_fu_1777_p6;

assign zext_ln54_11_fu_1799_p1 = tmp_s_fu_1605_p7;

assign zext_ln54_12_fu_1911_p1 = select_ln54_5_fu_1903_p3;

assign zext_ln54_13_fu_1941_p1 = select_ln54_6_fu_1933_p3;

assign zext_ln54_14_fu_2052_p1 = tmp_14_fu_2044_p4;

assign zext_ln54_15_fu_2064_p1 = tmp_12_fu_1888_p5;

assign zext_ln54_16_fu_2196_p1 = select_ln54_7_fu_2189_p3;

assign zext_ln54_17_fu_2226_p1 = select_ln54_8_fu_2218_p3;

assign zext_ln54_18_cast_fu_782_p1 = zext_ln54_18;

assign zext_ln54_1_fu_1433_p1 = $unsigned(tmp_3_reg_3091);

assign zext_ln54_2_fu_1476_p1 = $unsigned(tmp_5_reg_3098);

assign zext_ln54_5_fu_1629_p1 = select_ln54_fu_1621_p3;

assign zext_ln54_6_fu_1649_p1 = select_ln54_1_fu_1642_p3;

assign zext_ln54_7_fu_1666_p1 = select_ln54_2_fu_1660_p3;

assign zext_ln54_fu_1388_p1 = tmp_1_fu_1376_p8;

always @ (posedge ap_clk) begin
    zext_ln54_18_cast_reg_3045[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1
