// Seed: 2914485038
module module_0 (
    output tri1 id_0,
    output wire id_1
);
  assign id_0 = 1;
  module_2(
      id_1, id_0
  );
  assign id_0 = id_3;
  id_4 :
  assert property (@(1'b0 or 1) id_4)
  else;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input  wire id_2,
    input  wand id_3
);
  module_0(
      id_1, id_0
  );
endmodule
program module_2 (
    output wand id_0,
    output tri0 id_1
);
  id_3(
      .id_0(1)
  );
  wire id_4;
endprogram
