#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Apr 15 16:45:37 2015
# Process ID: 8584
# Log file: D:/Programming/EE2230/Lab6_0/planAhead_run_1/planAhead.log
# Journal file: D:/Programming/EE2230/Lab6_0/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Programming/EE2230/Lab6_0/pa.fromHdl.tcl
# create_project -name Lab6_0 -dir "D:/Programming/EE2230/Lab6_0/planAhead_run_1" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 424.883 ; gain = 65.836
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "keypad.ucf" [current_fileset -constrset]
Adding file 'D:/Programming/EE2230/Lab6_0/keypad.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {keypad_scan.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {keypad.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top keypad $srcset
# add_files [list {keypad.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Programming/EE2230/Lab6_0/keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_0/keypad_scan.v:9]
Analyzing Verilog file "D:/Programming/EE2230/Lab6_0/keypad.v" into library work
Parsing verilog file "global.v" included at line 9. [D:/Programming/EE2230/Lab6_0/keypad.v:9]
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Programming/EE2230/Lab6_0/keypad.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[18]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[17]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[16]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[15]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[14]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[13]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[12]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[11]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[10]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[9]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[8]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[7]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[6]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[5]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:17]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[4]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[3]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[2]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[1]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'display[0]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:22]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'led[0]' [D:/Programming/EE2230/Lab6_0/keypad.ucf:24]
Finished Parsing UCF File [D:/Programming/EE2230/Lab6_0/keypad.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2bc86956
open_rtl_design: Time (s): elapsed = 00:00:23 . Memory (MB): peak = 606.859 ; gain = 175.355
update_compile_order -fileset sim_1
