#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3048_1.in[1] (.names)                                                                                                            0.480     8.394
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.655
new_n3094_1.in[0] (.names)                                                                                                            0.338     8.993
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.254
new_n3128_1.in[2] (.names)                                                                                                            0.483     9.738
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.999
new_n3160.in[0] (.names)                                                                                                              0.629    10.628
new_n3160.out[0] (.names)                                                                                                             0.235    10.863
new_n3159_1.in[2] (.names)                                                                                                            0.337    11.199
new_n3159_1.out[0] (.names)                                                                                                           0.235    11.434
new_n3173_1.in[2] (.names)                                                                                                            0.331    11.766
new_n3173_1.out[0] (.names)                                                                                                           0.235    12.001
new_n3187.in[5] (.names)                                                                                                              0.476    12.477
new_n3187.out[0] (.names)                                                                                                             0.261    12.738
new_n3199_1.in[0] (.names)                                                                                                            0.332    13.070
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.305
new_n3219_1.in[1] (.names)                                                                                                            0.477    13.782
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.043
new_n3221.in[1] (.names)                                                                                                              0.337    14.380
new_n3221.out[0] (.names)                                                                                                             0.261    14.641
n438.in[4] (.names)                                                                                                                   0.100    14.741
n438.out[0] (.names)                                                                                                                  0.261    15.002
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    15.002
data arrival time                                                                                                                              15.002

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.002
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.025


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3048_1.in[1] (.names)                                                                                                            0.480     8.394
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.655
new_n3094_1.in[0] (.names)                                                                                                            0.338     8.993
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.254
new_n3128_1.in[2] (.names)                                                                                                            0.483     9.738
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.999
new_n3160.in[0] (.names)                                                                                                              0.629    10.628
new_n3160.out[0] (.names)                                                                                                             0.235    10.863
new_n3159_1.in[2] (.names)                                                                                                            0.337    11.199
new_n3159_1.out[0] (.names)                                                                                                           0.235    11.434
new_n3173_1.in[2] (.names)                                                                                                            0.331    11.766
new_n3173_1.out[0] (.names)                                                                                                           0.235    12.001
new_n3187.in[5] (.names)                                                                                                              0.476    12.477
new_n3187.out[0] (.names)                                                                                                             0.261    12.738
new_n3199_1.in[0] (.names)                                                                                                            0.332    13.070
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.305
new_n3219_1.in[1] (.names)                                                                                                            0.477    13.782
new_n3219_1.out[0] (.names)                                                                                                           0.261    14.043
new_n3210.in[2] (.names)                                                                                                              0.337    14.380
new_n3210.out[0] (.names)                                                                                                             0.261    14.641
n433.in[3] (.names)                                                                                                                   0.100    14.741
n433.out[0] (.names)                                                                                                                  0.235    14.976
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    14.976
data arrival time                                                                                                                              14.976

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.976
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.999


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3048_1.in[1] (.names)                                                                                                            0.480     8.394
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.655
new_n3094_1.in[0] (.names)                                                                                                            0.338     8.993
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.254
new_n3128_1.in[2] (.names)                                                                                                            0.483     9.738
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.999
new_n3157.in[1] (.names)                                                                                                              0.481    10.480
new_n3157.out[0] (.names)                                                                                                             0.235    10.715
new_n3156.in[3] (.names)                                                                                                              0.477    11.192
new_n3156.out[0] (.names)                                                                                                             0.261    11.453
new_n3155.in[5] (.names)                                                                                                              0.470    11.923
new_n3155.out[0] (.names)                                                                                                             0.261    12.184
new_n3153_1.in[1] (.names)                                                                                                            0.328    12.512
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.747
new_n3194_1.in[3] (.names)                                                                                                            0.479    13.226
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.487
new_n3198_1.in[2] (.names)                                                                                                            0.100    13.587
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.822
new_n3197.in[2] (.names)                                                                                                              0.100    13.922
new_n3197.out[0] (.names)                                                                                                             0.261    14.183
n428.in[3] (.names)                                                                                                                   0.100    14.283
n428.out[0] (.names)                                                                                                                  0.235    14.518
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.518
data arrival time                                                                                                                              14.518

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.518
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.542


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3048_1.in[1] (.names)                                                                                                            0.480     8.394
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.655
new_n3094_1.in[0] (.names)                                                                                                            0.338     8.993
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.254
new_n3107.in[1] (.names)                                                                                                              0.483     9.738
new_n3107.out[0] (.names)                                                                                                             0.235     9.973
new_n3103_1.in[1] (.names)                                                                                                            0.482    10.455
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.690
new_n3102.in[1] (.names)                                                                                                              0.330    11.020
new_n3102.out[0] (.names)                                                                                                             0.235    11.255
new_n3133_1.in[0] (.names)                                                                                                            0.483    11.739
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.974
new_n3148_1.in[1] (.names)                                                                                                            0.628    12.602
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.837
new_n3131.in[4] (.names)                                                                                                              0.618    13.454
new_n3131.out[0] (.names)                                                                                                             0.235    13.689
n408.in[3] (.names)                                                                                                                   0.337    14.026
n408.out[0] (.names)                                                                                                                  0.235    14.261
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    14.261
data arrival time                                                                                                                              14.261

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.261
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.285


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3048_1.in[1] (.names)                                                                                                            0.480     8.394
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.655
new_n3094_1.in[0] (.names)                                                                                                            0.338     8.993
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.254
new_n3128_1.in[2] (.names)                                                                                                            0.483     9.738
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.999
new_n3157.in[1] (.names)                                                                                                              0.481    10.480
new_n3157.out[0] (.names)                                                                                                             0.235    10.715
new_n3156.in[3] (.names)                                                                                                              0.477    11.192
new_n3156.out[0] (.names)                                                                                                             0.261    11.453
new_n3155.in[5] (.names)                                                                                                              0.470    11.923
new_n3155.out[0] (.names)                                                                                                             0.261    12.184
new_n3153_1.in[1] (.names)                                                                                                            0.328    12.512
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.747
new_n3194_1.in[3] (.names)                                                                                                            0.479    13.226
new_n3194_1.out[0] (.names)                                                                                                           0.261    13.487
new_n3184_1.in[1] (.names)                                                                                                            0.100    13.587
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.822
n423.in[4] (.names)                                                                                                                   0.100    13.922
n423.out[0] (.names)                                                                                                                  0.261    14.183
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    14.183
data arrival time                                                                                                                              14.183

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.183
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.207


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3048_1.in[1] (.names)                                                                                                            0.480     8.394
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.655
new_n3094_1.in[0] (.names)                                                                                                            0.338     8.993
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.254
new_n3128_1.in[2] (.names)                                                                                                            0.483     9.738
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.999
new_n3157.in[1] (.names)                                                                                                              0.481    10.480
new_n3157.out[0] (.names)                                                                                                             0.235    10.715
new_n3156.in[3] (.names)                                                                                                              0.477    11.192
new_n3156.out[0] (.names)                                                                                                             0.261    11.453
new_n3155.in[5] (.names)                                                                                                              0.470    11.923
new_n3155.out[0] (.names)                                                                                                             0.261    12.184
new_n3171.in[1] (.names)                                                                                                              0.332    12.516
new_n3171.out[0] (.names)                                                                                                             0.235    12.751
new_n3170.in[0] (.names)                                                                                                              0.100    12.851
new_n3170.out[0] (.names)                                                                                                             0.235    13.086
new_n3168_1.in[4] (.names)                                                                                                            0.477    13.563
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.798
n418.in[2] (.names)                                                                                                                   0.100    13.898
n418.out[0] (.names)                                                                                                                  0.235    14.133
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    14.133
data arrival time                                                                                                                              14.133

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.133
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.157


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2959_1.in[2] (.names)                                                                                                            0.615     7.891
new_n2959_1.out[0] (.names)                                                                                                           0.235     8.126
new_n2975.in[5] (.names)                                                                                                              0.485     8.610
new_n2975.out[0] (.names)                                                                                                             0.261     8.871
new_n3009_1.in[3] (.names)                                                                                                            0.477     9.348
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.609
new_n3026.in[3] (.names)                                                                                                              0.611    10.220
new_n3026.out[0] (.names)                                                                                                             0.261    10.481
new_n3067.in[1] (.names)                                                                                                              0.612    11.094
new_n3067.out[0] (.names)                                                                                                             0.261    11.355
new_n3114_1.in[2] (.names)                                                                                                            0.476    11.830
new_n3114_1.out[0] (.names)                                                                                                           0.261    12.091
new_n3147.in[2] (.names)                                                                                                              0.100    12.191
new_n3147.out[0] (.names)                                                                                                             0.261    12.452
new_n3152.in[0] (.names)                                                                                                              0.338    12.790
new_n3152.out[0] (.names)                                                                                                             0.235    13.025
new_n3151.in[0] (.names)                                                                                                              0.100    13.125
new_n3151.out[0] (.names)                                                                                                             0.235    13.360
new_n3150.in[3] (.names)                                                                                                              0.100    13.460
new_n3150.out[0] (.names)                                                                                                             0.235    13.695
n413.in[2] (.names)                                                                                                                   0.100    13.795
n413.out[0] (.names)                                                                                                                  0.235    14.030
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    14.030
data arrival time                                                                                                                              14.030

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.030
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.054


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3048_1.in[1] (.names)                                                                                                            0.480     8.394
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.655
new_n3094_1.in[0] (.names)                                                                                                            0.338     8.993
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.254
new_n3107.in[1] (.names)                                                                                                              0.483     9.738
new_n3107.out[0] (.names)                                                                                                             0.235     9.973
new_n3103_1.in[1] (.names)                                                                                                            0.482    10.455
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.690
new_n3102.in[1] (.names)                                                                                                              0.330    11.020
new_n3102.out[0] (.names)                                                                                                             0.235    11.255
new_n3120.in[0] (.names)                                                                                                              0.483    11.739
new_n3120.out[0] (.names)                                                                                                             0.235    11.974
new_n3118_1.in[3] (.names)                                                                                                            0.486    12.459
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.694
new_n3117.in[2] (.names)                                                                                                              0.100    12.794
new_n3117.out[0] (.names)                                                                                                             0.261    13.055
n403.in[3] (.names)                                                                                                                   0.100    13.155
n403.out[0] (.names)                                                                                                                  0.235    13.390
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    13.390
data arrival time                                                                                                                              13.390

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.390
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.414


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2959_1.in[2] (.names)                                                                                                            0.615     7.891
new_n2959_1.out[0] (.names)                                                                                                           0.235     8.126
new_n2975.in[5] (.names)                                                                                                              0.485     8.610
new_n2975.out[0] (.names)                                                                                                             0.261     8.871
new_n3009_1.in[3] (.names)                                                                                                            0.477     9.348
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.609
new_n3026.in[3] (.names)                                                                                                              0.611    10.220
new_n3026.out[0] (.names)                                                                                                             0.261    10.481
new_n3067.in[1] (.names)                                                                                                              0.612    11.094
new_n3067.out[0] (.names)                                                                                                             0.261    11.355
new_n3070.in[2] (.names)                                                                                                              0.100    11.455
new_n3070.out[0] (.names)                                                                                                             0.235    11.690
new_n3069_1.in[1] (.names)                                                                                                            0.337    12.027
new_n3069_1.out[0] (.names)                                                                                                           0.235    12.262
n388.in[2] (.names)                                                                                                                   0.761    13.023
n388.out[0] (.names)                                                                                                                  0.235    13.258
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    13.258
data arrival time                                                                                                                              13.258

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.258
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.281


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3029_1.in[0] (.names)                                                                                                            0.480     8.394
new_n3029_1.out[0] (.names)                                                                                                           0.235     8.629
new_n3051.in[0] (.names)                                                                                                              0.479     9.108
new_n3051.out[0] (.names)                                                                                                             0.261     9.369
new_n3050.in[5] (.names)                                                                                                              0.478     9.847
new_n3050.out[0] (.names)                                                                                                             0.261    10.108
new_n3072.in[2] (.names)                                                                                                              0.338    10.446
new_n3072.out[0] (.names)                                                                                                             0.261    10.707
new_n3112.in[0] (.names)                                                                                                              0.483    11.191
new_n3112.out[0] (.names)                                                                                                             0.235    11.426
new_n3101.in[2] (.names)                                                                                                              0.479    11.905
new_n3101.out[0] (.names)                                                                                                             0.235    12.140
new_n3099_1.in[2] (.names)                                                                                                            0.479    12.619
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.854
n398.in[4] (.names)                                                                                                                   0.100    12.954
n398.out[0] (.names)                                                                                                                  0.261    13.215
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    13.215
data arrival time                                                                                                                              13.215

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.215
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.238


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2830.in[1] (.names)                                                                                                              0.759     2.514
new_n2830.out[0] (.names)                                                                                                             0.261     2.775
new_n2843_1.in[5] (.names)                                                                                                            0.475     3.250
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.511
new_n2873_1.in[0] (.names)                                                                                                            0.335     3.846
new_n2873_1.out[0] (.names)                                                                                                           0.261     4.107
new_n2911.in[0] (.names)                                                                                                              0.608     4.715
new_n2911.out[0] (.names)                                                                                                             0.261     4.976
new_n2939_1.in[3] (.names)                                                                                                            0.335     5.310
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.571
new_n2986.in[0] (.names)                                                                                                              0.483     6.055
new_n2986.out[0] (.names)                                                                                                             0.261     6.316
new_n3001.in[0] (.names)                                                                                                              0.629     6.945
new_n3001.out[0] (.names)                                                                                                             0.235     7.180
new_n3020.in[3] (.names)                                                                                                              0.473     7.653
new_n3020.out[0] (.names)                                                                                                             0.261     7.914
new_n3029_1.in[0] (.names)                                                                                                            0.480     8.394
new_n3029_1.out[0] (.names)                                                                                                           0.235     8.629
new_n3051.in[0] (.names)                                                                                                              0.479     9.108
new_n3051.out[0] (.names)                                                                                                             0.261     9.369
new_n3050.in[5] (.names)                                                                                                              0.478     9.847
new_n3050.out[0] (.names)                                                                                                             0.261    10.108
new_n3072.in[2] (.names)                                                                                                              0.338    10.446
new_n3072.out[0] (.names)                                                                                                             0.261    10.707
new_n3089_1.in[0] (.names)                                                                                                            0.483    11.191
new_n3089_1.out[0] (.names)                                                                                                           0.235    11.426
new_n3088_1.in[0] (.names)                                                                                                            0.621    12.047
new_n3088_1.out[0] (.names)                                                                                                           0.235    12.282
new_n3086.in[4] (.names)                                                                                                              0.100    12.382
new_n3086.out[0] (.names)                                                                                                             0.261    12.643
n393.in[3] (.names)                                                                                                                   0.100    12.743
n393.out[0] (.names)                                                                                                                  0.235    12.978
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.978
data arrival time                                                                                                                              12.978

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.978
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.001


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2959_1.in[2] (.names)                                                                                                            0.615     7.891
new_n2959_1.out[0] (.names)                                                                                                           0.235     8.126
new_n2975.in[5] (.names)                                                                                                              0.485     8.610
new_n2975.out[0] (.names)                                                                                                             0.261     8.871
new_n3009_1.in[3] (.names)                                                                                                            0.477     9.348
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.609
new_n3026.in[3] (.names)                                                                                                              0.611    10.220
new_n3026.out[0] (.names)                                                                                                             0.261    10.481
new_n3067.in[1] (.names)                                                                                                              0.612    11.094
new_n3067.out[0] (.names)                                                                                                             0.261    11.355
new_n3054_1.in[1] (.names)                                                                                                            0.337    11.692
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.927
n383.in[2] (.names)                                                                                                                   0.100    12.027
n383.out[0] (.names)                                                                                                                  0.235    12.262
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    12.262
data arrival time                                                                                                                              12.262

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.262
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.285


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2899_1.in[1] (.names)                                                                                                            0.100     5.175
new_n2899_1.out[0] (.names)                                                                                                           0.261     5.436
new_n2942.in[0] (.names)                                                                                                              0.338     5.774
new_n2942.out[0] (.names)                                                                                                             0.261     6.035
new_n2973_1.in[1] (.names)                                                                                                            0.621     6.656
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.917
new_n2999_1.in[1] (.names)                                                                                                            0.609     7.526
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.787
new_n2998_1.in[0] (.names)                                                                                                            0.335     8.121
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.356
new_n3007.in[0] (.names)                                                                                                              0.477     8.833
new_n3007.out[0] (.names)                                                                                                             0.235     9.068
new_n3027.in[4] (.names)                                                                                                              0.479     9.547
new_n3027.out[0] (.names)                                                                                                             0.261     9.808
new_n3040.in[0] (.names)                                                                                                              0.337    10.145
new_n3040.out[0] (.names)                                                                                                             0.235    10.380
new_n3038_1.in[2] (.names)                                                                                                            0.482    10.863
new_n3038_1.out[0] (.names)                                                                                                           0.235    11.098
new_n3037.in[1] (.names)                                                                                                              0.100    11.198
new_n3037.out[0] (.names)                                                                                                             0.261    11.459
n378.in[2] (.names)                                                                                                                   0.100    11.559
n378.out[0] (.names)                                                                                                                  0.235    11.794
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.794
data arrival time                                                                                                                              11.794

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.794
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.817


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2959_1.in[2] (.names)                                                                                                            0.615     7.891
new_n2959_1.out[0] (.names)                                                                                                           0.235     8.126
new_n2975.in[5] (.names)                                                                                                              0.485     8.610
new_n2975.out[0] (.names)                                                                                                             0.261     8.871
new_n3009_1.in[3] (.names)                                                                                                            0.477     9.348
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.609
new_n3026.in[3] (.names)                                                                                                              0.611    10.220
new_n3026.out[0] (.names)                                                                                                             0.261    10.481
new_n3025.in[2] (.names)                                                                                                              0.612    11.094
new_n3025.out[0] (.names)                                                                                                             0.261    11.355
n373.in[3] (.names)                                                                                                                   0.100    11.455
n373.out[0] (.names)                                                                                                                  0.235    11.690
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    11.690
data arrival time                                                                                                                              11.690

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.690
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.713


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2959_1.in[2] (.names)                                                                                                            0.615     7.891
new_n2959_1.out[0] (.names)                                                                                                           0.235     8.126
new_n2975.in[5] (.names)                                                                                                              0.485     8.610
new_n2975.out[0] (.names)                                                                                                             0.261     8.871
new_n3009_1.in[3] (.names)                                                                                                            0.477     9.348
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.609
new_n3012.in[2] (.names)                                                                                                              0.756    10.365
new_n3012.out[0] (.names)                                                                                                             0.235    10.600
new_n3011.in[1] (.names)                                                                                                              0.100    10.700
new_n3011.out[0] (.names)                                                                                                             0.261    10.961
n368.in[2] (.names)                                                                                                                   0.100    11.061
n368.out[0] (.names)                                                                                                                  0.235    11.296
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    11.296
data arrival time                                                                                                                              11.296

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.296
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.319


#Path 16
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2959_1.in[2] (.names)                                                                                                            0.615     7.891
new_n2959_1.out[0] (.names)                                                                                                           0.235     8.126
new_n2975.in[5] (.names)                                                                                                              0.485     8.610
new_n2975.out[0] (.names)                                                                                                             0.261     8.871
new_n3009_1.in[3] (.names)                                                                                                            0.477     9.348
new_n3009_1.out[0] (.names)                                                                                                           0.261     9.609
new_n2995.in[2] (.names)                                                                                                              0.756    10.365
new_n2995.out[0] (.names)                                                                                                             0.261    10.626
n363.in[3] (.names)                                                                                                                   0.100    10.726
n363.out[0] (.names)                                                                                                                  0.235    10.961
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.961
data arrival time                                                                                                                              10.961

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.961
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.984


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2966.in[4] (.names)                                                                                                              0.615     7.891
new_n2966.out[0] (.names)                                                                                                             0.261     8.152
new_n2964_1.in[1] (.names)                                                                                                            0.481     8.633
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.868
new_n2978_1.in[0] (.names)                                                                                                            0.327     9.195
new_n2978_1.out[0] (.names)                                                                                                           0.235     9.430
new_n2977.in[1] (.names)                                                                                                              0.100     9.530
new_n2977.out[0] (.names)                                                                                                             0.261     9.791
n358.in[2] (.names)                                                                                                                   0.766    10.557
n358.out[0] (.names)                                                                                                                  0.235    10.792
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000    10.792
data arrival time                                                                                                                              10.792

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.792
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.815


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3373_1.in[0] (.names)                                                               0.725     8.855
new_n3373_1.out[0] (.names)                                                              0.235     9.090
new_n3378_1.in[0] (.names)                                                               0.100     9.190
new_n3378_1.out[0] (.names)                                                              0.235     9.425
new_n3377.in[1] (.names)                                                                 0.100     9.525
new_n3377.out[0] (.names)                                                                0.235     9.760
n711.in[2] (.names)                                                                      0.452    10.211
n711.out[0] (.names)                                                                     0.235    10.446
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.446
data arrival time                                                                                 10.446

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.446
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.470


#Path 19
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4020.in[0] (.names)                                                                 0.100     8.057
new_n4020.out[0] (.names)                                                                0.261     8.318
new_n4019_1.in[0] (.names)                                                               0.592     8.910
new_n4019_1.out[0] (.names)                                                              0.235     9.145
new_n4018_1.in[3] (.names)                                                               0.315     9.460
new_n4018_1.out[0] (.names)                                                              0.235     9.695
n3393.in[2] (.names)                                                                     0.456    10.150
n3393.out[0] (.names)                                                                    0.235    10.385
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000    10.385
data arrival time                                                                                 10.385

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.385
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.409


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4020.in[0] (.names)                                                                 0.100     8.057
new_n4020.out[0] (.names)                                                                0.261     8.318
new_n4028_1.in[2] (.names)                                                               0.738     9.056
new_n4028_1.out[0] (.names)                                                              0.261     9.317
new_n4034_1.in[0] (.names)                                                               0.100     9.417
new_n4034_1.out[0] (.names)                                                              0.235     9.652
new_n4033_1.in[2] (.names)                                                               0.100     9.752
new_n4033_1.out[0] (.names)                                                              0.261    10.013
n3413.in[3] (.names)                                                                     0.100    10.113
n3413.out[0] (.names)                                                                    0.235    10.348
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000    10.348
data arrival time                                                                                 10.348

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.348
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.372


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4020.in[0] (.names)                                                                 0.100     8.057
new_n4020.out[0] (.names)                                                                0.261     8.318
new_n4028_1.in[2] (.names)                                                               0.738     9.056
new_n4028_1.out[0] (.names)                                                              0.261     9.317
new_n4031.in[0] (.names)                                                                 0.100     9.417
new_n4031.out[0] (.names)                                                                0.261     9.678
new_n4030.in[3] (.names)                                                                 0.100     9.778
new_n4030.out[0] (.names)                                                                0.235    10.013
n3408.in[2] (.names)                                                                     0.100    10.113
n3408.out[0] (.names)                                                                    0.235    10.348
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000    10.348
data arrival time                                                                                 10.348

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.348
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.372


#Path 22
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2959_1.in[2] (.names)                                                                                                            0.615     7.891
new_n2959_1.out[0] (.names)                                                                                                           0.235     8.126
new_n2975.in[5] (.names)                                                                                                              0.485     8.610
new_n2975.out[0] (.names)                                                                                                             0.261     8.871
new_n2963_1.in[1] (.names)                                                                                                            0.477     9.348
new_n2963_1.out[0] (.names)                                                                                                           0.235     9.583
n353.in[4] (.names)                                                                                                                   0.482    10.066
n353.out[0] (.names)                                                                                                                  0.261    10.327
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000    10.327
data arrival time                                                                                                                              10.327

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.327
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.350


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3373_1.in[0] (.names)                                                               0.725     8.855
new_n3373_1.out[0] (.names)                                                              0.235     9.090
new_n3375.in[0] (.names)                                                                 0.480     9.570
new_n3375.out[0] (.names)                                                                0.261     9.831
n706.in[4] (.names)                                                                      0.100     9.931
n706.out[0] (.names)                                                                     0.261    10.192
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000    10.192
data arrival time                                                                                 10.192

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.192
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.215


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3373_1.in[0] (.names)                                                               0.725     8.855
new_n3373_1.out[0] (.names)                                                              0.235     9.090
new_n3381.in[0] (.names)                                                                 0.100     9.190
new_n3381.out[0] (.names)                                                                0.261     9.451
new_n3388_1.in[2] (.names)                                                               0.100     9.551
new_n3388_1.out[0] (.names)                                                              0.261     9.812
n726.in[1] (.names)                                                                      0.100     9.912
n726.out[0] (.names)                                                                     0.261    10.173
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000    10.173
data arrival time                                                                                 10.173

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.173
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.196


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3373_1.in[0] (.names)                                                               0.725     8.855
new_n3373_1.out[0] (.names)                                                              0.235     9.090
new_n3381.in[0] (.names)                                                                 0.100     9.190
new_n3381.out[0] (.names)                                                                0.261     9.451
new_n3385.in[0] (.names)                                                                 0.100     9.551
new_n3385.out[0] (.names)                                                                0.261     9.812
n721.in[3] (.names)                                                                      0.100     9.912
n721.out[0] (.names)                                                                     0.261    10.173
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000    10.173
data arrival time                                                                                 10.173

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.173
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.196


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3373_1.in[0] (.names)                                                               0.725     8.855
new_n3373_1.out[0] (.names)                                                              0.235     9.090
new_n3381.in[0] (.names)                                                                 0.100     9.190
new_n3381.out[0] (.names)                                                                0.261     9.451
new_n3380.in[0] (.names)                                                                 0.100     9.551
new_n3380.out[0] (.names)                                                                0.235     9.786
n716.in[4] (.names)                                                                      0.100     9.886
n716.out[0] (.names)                                                                     0.261    10.147
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000    10.147
data arrival time                                                                                 10.147

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.147
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.170


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3373_1.in[0] (.names)                                                               0.725     8.855
new_n3373_1.out[0] (.names)                                                              0.235     9.090
new_n3372.in[1] (.names)                                                                 0.414     9.503
new_n3372.out[0] (.names)                                                                0.235     9.738
n701.in[2] (.names)                                                                      0.100     9.838
n701.out[0] (.names)                                                                     0.235    10.073
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000    10.073
data arrival time                                                                                 10.073

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.073
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.097


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4112.in[0] (.names)                                                                 0.606     8.419
new_n4112.out[0] (.names)                                                                0.235     8.654
new_n4115.in[0] (.names)                                                                 0.476     9.129
new_n4115.out[0] (.names)                                                                0.235     9.364
new_n4114_1.in[1] (.names)                                                               0.100     9.464
new_n4114_1.out[0] (.names)                                                              0.235     9.699
n3548.in[2] (.names)                                                                     0.100     9.799
n3548.out[0] (.names)                                                                    0.235    10.034
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000    10.034
data arrival time                                                                                 10.034

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.034
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.058


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4020.in[0] (.names)                                                                 0.100     8.057
new_n4020.out[0] (.names)                                                                0.261     8.318
new_n4028_1.in[2] (.names)                                                               0.738     9.056
new_n4028_1.out[0] (.names)                                                              0.261     9.317
new_n4027.in[2] (.names)                                                                 0.100     9.417
new_n4027.out[0] (.names)                                                                0.261     9.678
n3403.in[3] (.names)                                                                     0.100     9.778
n3403.out[0] (.names)                                                                    0.235    10.013
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000    10.013
data arrival time                                                                                 10.013

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.013
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.037


#Path 30
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4112.in[0] (.names)                                                                 0.606     8.419
new_n4112.out[0] (.names)                                                                0.235     8.654
new_n4111.in[1] (.names)                                                                 0.764     9.418
new_n4111.out[0] (.names)                                                                0.235     9.653
n3543.in[2] (.names)                                                                     0.100     9.753
n3543.out[0] (.names)                                                                    0.235     9.988
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.988
data arrival time                                                                                  9.988

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.988
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.012


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4127.in[2] (.names)                                                                 0.100     8.274
new_n4127.out[0] (.names)                                                                0.261     8.535
new_n4129_1.in[0] (.names)                                                               0.446     8.981
new_n4129_1.out[0] (.names)                                                              0.261     9.242
n3568.in[4] (.names)                                                                     0.468     9.710
n3568.out[0] (.names)                                                                    0.261     9.971
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.971
data arrival time                                                                                  9.971

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.971
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.995


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4245.in[0] (.names)                                                                 0.430     8.328
new_n4245.out[0] (.names)                                                                0.261     8.589
new_n4250.in[0] (.names)                                                                 0.100     8.689
new_n4250.out[0] (.names)                                                                0.261     8.950
new_n4249_1.in[3] (.names)                                                               0.100     9.050
new_n4249_1.out[0] (.names)                                                              0.261     9.311
n3878.in[2] (.names)                                                                     0.414     9.725
n3878.out[0] (.names)                                                                    0.235     9.960
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.960
data arrival time                                                                                  9.960

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.960
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.983


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4127.in[2] (.names)                                                                 0.100     8.274
new_n4127.out[0] (.names)                                                                0.261     8.535
new_n4132.in[0] (.names)                                                                 0.100     8.635
new_n4132.out[0] (.names)                                                                0.235     8.870
new_n4131.in[2] (.names)                                                                 0.100     8.970
new_n4131.out[0] (.names)                                                                0.261     9.231
n3573.in[3] (.names)                                                                     0.471     9.702
n3573.out[0] (.names)                                                                    0.235     9.937
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.937
data arrival time                                                                                  9.937

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.937
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.961


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4013_1.in[0] (.names)                                                               0.100     8.057
new_n4013_1.out[0] (.names)                                                              0.235     8.292
new_n4016.in[0] (.names)                                                                 0.100     8.392
new_n4016.out[0] (.names)                                                                0.235     8.627
new_n4015.in[2] (.names)                                                                 0.594     9.221
new_n4015.out[0] (.names)                                                                0.261     9.482
n3388.in[3] (.names)                                                                     0.100     9.582
n3388.out[0] (.names)                                                                    0.235     9.817
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.817
data arrival time                                                                                  9.817

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.817
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.841


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4020.in[0] (.names)                                                                 0.100     8.057
new_n4020.out[0] (.names)                                                                0.261     8.318
new_n4025.in[2] (.names)                                                                 0.592     8.910
new_n4025.out[0] (.names)                                                                0.235     9.145
new_n4024_1.in[1] (.names)                                                               0.100     9.245
new_n4024_1.out[0] (.names)                                                              0.235     9.480
n3398.in[2] (.names)                                                                     0.100     9.580
n3398.out[0] (.names)                                                                    0.235     9.815
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.815
data arrival time                                                                                  9.815

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.815
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.838


#Path 36
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2906.in[1] (.names)                                                                                                              0.338     7.041
new_n2906.out[0] (.names)                                                                                                             0.235     7.276
new_n2945.in[1] (.names)                                                                                                              0.480     7.756
new_n2945.out[0] (.names)                                                                                                             0.261     8.017
new_n2961.in[2] (.names)                                                                                                              0.479     8.496
new_n2961.out[0] (.names)                                                                                                             0.235     8.731
new_n2947.in[2] (.names)                                                                                                              0.482     9.214
new_n2947.out[0] (.names)                                                                                                             0.261     9.475
n348.in[3] (.names)                                                                                                                   0.100     9.575
n348.out[0] (.names)                                                                                                                  0.235     9.810
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.810
data arrival time                                                                                                                               9.810

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.810
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.833


#Path 37
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2931.in[2] (.names)                                                                                                              0.338     7.041
new_n2931.out[0] (.names)                                                                                                             0.235     7.276
new_n2935.in[1] (.names)                                                                                                              0.615     7.891
new_n2935.out[0] (.names)                                                                                                             0.261     8.152
new_n2934_1.in[0] (.names)                                                                                                            0.595     8.747
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.982
n343.in[4] (.names)                                                                                                                   0.479     9.461
n343.out[0] (.names)                                                                                                                  0.261     9.722
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     9.722
data arrival time                                                                                                                               9.722

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.722
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.745


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4245.in[0] (.names)                                                                 0.430     8.328
new_n4245.out[0] (.names)                                                                0.261     8.589
new_n4253_1.in[2] (.names)                                                               0.100     8.689
new_n4253_1.out[0] (.names)                                                              0.261     8.950
new_n4255.in[0] (.names)                                                                 0.100     9.050
new_n4255.out[0] (.names)                                                                0.261     9.311
n3888.in[4] (.names)                                                                     0.100     9.411
n3888.out[0] (.names)                                                                    0.261     9.672
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.672
data arrival time                                                                                  9.672

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.672
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.695


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4245.in[0] (.names)                                                                 0.430     8.328
new_n4245.out[0] (.names)                                                                0.261     8.589
new_n4253_1.in[2] (.names)                                                               0.100     8.689
new_n4253_1.out[0] (.names)                                                              0.261     8.950
new_n4257.in[0] (.names)                                                                 0.100     9.050
new_n4257.out[0] (.names)                                                                0.235     9.285
n3893.in[1] (.names)                                                                     0.100     9.385
n3893.out[0] (.names)                                                                    0.261     9.646
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.646
data arrival time                                                                                  9.646

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.646
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.669


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4245.in[0] (.names)                                                                 0.430     8.328
new_n4245.out[0] (.names)                                                                0.261     8.589
new_n4244_1.in[0] (.names)                                                               0.457     9.046
new_n4244_1.out[0] (.names)                                                              0.235     9.281
n3873.in[4] (.names)                                                                     0.100     9.381
n3873.out[0] (.names)                                                                    0.261     9.642
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.642
data arrival time                                                                                  9.642

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.642
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.666


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4245.in[0] (.names)                                                                 0.430     8.328
new_n4245.out[0] (.names)                                                                0.261     8.589
new_n4253_1.in[2] (.names)                                                               0.100     8.689
new_n4253_1.out[0] (.names)                                                              0.261     8.950
new_n4252.in[1] (.names)                                                                 0.100     9.050
new_n4252.out[0] (.names)                                                                0.235     9.285
n3883.in[2] (.names)                                                                     0.100     9.385
n3883.out[0] (.names)                                                                    0.235     9.620
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.620
data arrival time                                                                                  9.620

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.620
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.643


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4127.in[2] (.names)                                                                 0.100     8.274
new_n4127.out[0] (.names)                                                                0.261     8.535
new_n4126.in[1] (.names)                                                                 0.446     8.981
new_n4126.out[0] (.names)                                                                0.235     9.216
n3563.in[2] (.names)                                                                     0.100     9.316
n3563.out[0] (.names)                                                                    0.235     9.551
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.551
data arrival time                                                                                  9.551

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.551
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.575


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3370.in[0] (.names)                                                                 0.477     8.606
new_n3370.out[0] (.names)                                                                0.261     8.867
new_n3369_1.in[3] (.names)                                                               0.100     8.967
new_n3369_1.out[0] (.names)                                                              0.235     9.202
n696.in[2] (.names)                                                                      0.100     9.302
n696.out[0] (.names)                                                                     0.235     9.537
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.537
data arrival time                                                                                  9.537

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.537
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.561


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4239_1.in[0] (.names)                                                               0.100     7.998
new_n4239_1.out[0] (.names)                                                              0.235     8.233
new_n4238_1.in[1] (.names)                                                               0.100     8.333
new_n4238_1.out[0] (.names)                                                              0.235     8.568
n3863.in[2] (.names)                                                                     0.721     9.288
n3863.out[0] (.names)                                                                    0.235     9.523
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.523
data arrival time                                                                                  9.523

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.523
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.547


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4124_1.in[0] (.names)                                                               0.335     8.509
new_n4124_1.out[0] (.names)                                                              0.261     8.770
new_n4123_1.in[3] (.names)                                                               0.100     8.870
new_n4123_1.out[0] (.names)                                                              0.261     9.131
n3558.in[2] (.names)                                                                     0.100     9.231
n3558.out[0] (.names)                                                                    0.235     9.466
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.466
data arrival time                                                                                  9.466

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.466
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.489


#Path 46
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2906.in[1] (.names)                                                                                                              0.338     7.041
new_n2906.out[0] (.names)                                                                                                             0.235     7.276
new_n2919_1.in[0] (.names)                                                                                                            0.480     7.756
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.991
new_n2918_1.in[1] (.names)                                                                                                            0.742     8.734
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.995
n338.in[2] (.names)                                                                                                                   0.100     9.095
n338.out[0] (.names)                                                                                                                  0.235     9.330
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     9.330
data arrival time                                                                                                                               9.330

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.330
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.353


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4235.in[0] (.names)                                                                 0.100     7.998
new_n4235.out[0] (.names)                                                                0.235     8.233
n3858.in[4] (.names)                                                                     0.763     8.996
n3858.out[0] (.names)                                                                    0.261     9.257
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     9.257
data arrival time                                                                                  9.257

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.257
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.280


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4236.in[0] (.names)                                                                 0.100     7.663
new_n4236.out[0] (.names)                                                                0.235     7.898
new_n4239_1.in[0] (.names)                                                               0.100     7.998
new_n4239_1.out[0] (.names)                                                              0.235     8.233
new_n4242.in[0] (.names)                                                                 0.100     8.333
new_n4242.out[0] (.names)                                                                0.235     8.568
new_n4241.in[1] (.names)                                                                 0.100     8.668
new_n4241.out[0] (.names)                                                                0.235     8.903
n3868.in[2] (.names)                                                                     0.100     9.003
n3868.out[0] (.names)                                                                    0.235     9.238
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     9.238
data arrival time                                                                                  9.238

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.238
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.261


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3367.in[2] (.names)                                                                 0.100     7.868
new_n3367.out[0] (.names)                                                                0.261     8.129
new_n3366.in[2] (.names)                                                                 0.472     8.602
new_n3366.out[0] (.names)                                                                0.261     8.863
n691.in[3] (.names)                                                                      0.100     8.963
n691.out[0] (.names)                                                                     0.235     9.198
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     9.198
data arrival time                                                                                  9.198

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.198
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.221


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4119_1.in[0] (.names)                                                               0.100     7.913
new_n4119_1.out[0] (.names)                                                              0.261     8.174
new_n4118_1.in[0] (.names)                                                               0.100     8.274
new_n4118_1.out[0] (.names)                                                              0.235     8.509
new_n4117.in[3] (.names)                                                                 0.100     8.609
new_n4117.out[0] (.names)                                                                0.235     8.844
n3553.in[2] (.names)                                                                     0.100     8.944
n3553.out[0] (.names)                                                                    0.235     9.179
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     9.179
data arrival time                                                                                  9.179

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.179
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.203


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3358_1.in[0] (.names)                                                               0.100     7.868
new_n3358_1.out[0] (.names)                                                              0.235     8.103
new_n3364_1.in[0] (.names)                                                               0.100     8.203
new_n3364_1.out[0] (.names)                                                              0.235     8.438
new_n3363_1.in[2] (.names)                                                               0.100     8.538
new_n3363_1.out[0] (.names)                                                              0.261     8.799
n686.in[3] (.names)                                                                      0.100     8.899
n686.out[0] (.names)                                                                     0.235     9.134
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     9.134
data arrival time                                                                                  9.134

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.134
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.158


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3359_1.in[0] (.names)                                                               0.100     7.507
new_n3359_1.out[0] (.names)                                                              0.261     7.768
new_n3358_1.in[0] (.names)                                                               0.100     7.868
new_n3358_1.out[0] (.names)                                                              0.235     8.103
new_n3357.in[2] (.names)                                                                 0.337     8.440
new_n3357.out[0] (.names)                                                                0.261     8.701
n681.in[3] (.names)                                                                      0.100     8.801
n681.out[0] (.names)                                                                     0.235     9.036
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     9.036
data arrival time                                                                                  9.036

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.036
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.060


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4007.in[0] (.names)                                                                 0.100     7.722
new_n4007.out[0] (.names)                                                                0.235     7.957
new_n4006.in[2] (.names)                                                                 0.465     8.422
new_n4006.out[0] (.names)                                                                0.261     8.683
n3373.in[3] (.names)                                                                     0.100     8.783
n3373.out[0] (.names)                                                                    0.235     9.018
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     9.018
data arrival time                                                                                  9.018

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.018
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.041


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n3995.in[0] (.names)                                                                 0.100     7.361
new_n3995.out[0] (.names)                                                                0.235     7.596
new_n4001.in[0] (.names)                                                                 0.309     7.905
new_n4001.out[0] (.names)                                                                0.235     8.140
new_n4000.in[1] (.names)                                                                 0.307     8.447
new_n4000.out[0] (.names)                                                                0.235     8.682
n3363.in[2] (.names)                                                                     0.100     8.782
n3363.out[0] (.names)                                                                    0.235     9.017
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     9.017
data arrival time                                                                                  9.017

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.017
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.041


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4109_1.in[0] (.names)                                                               0.622     7.578
new_n4109_1.out[0] (.names)                                                              0.235     7.813
new_n4108_1.in[0] (.names)                                                               0.606     8.419
new_n4108_1.out[0] (.names)                                                              0.235     8.654
n3538.in[4] (.names)                                                                     0.100     8.754
n3538.out[0] (.names)                                                                    0.261     9.015
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     9.015
data arrival time                                                                                  9.015

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.015
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.038


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4013_1.in[0] (.names)                                                               0.100     8.057
new_n4013_1.out[0] (.names)                                                              0.235     8.292
new_n4012.in[1] (.names)                                                                 0.100     8.392
new_n4012.out[0] (.names)                                                                0.235     8.627
n3383.in[0] (.names)                                                                     0.100     8.727
n3383.out[0] (.names)                                                                    0.261     8.988
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.988
data arrival time                                                                                  8.988

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.988
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.012


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3352.in[0] (.names)                                                                 0.338     7.745
new_n3352.out[0] (.names)                                                                0.235     7.980
new_n3355.in[0] (.names)                                                                 0.100     8.080
new_n3355.out[0] (.names)                                                                0.235     8.315
new_n3354_1.in[1] (.names)                                                               0.100     8.415
new_n3354_1.out[0] (.names)                                                              0.235     8.650
n676.in[2] (.names)                                                                      0.100     8.750
n676.out[0] (.names)                                                                     0.235     8.985
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.985
data arrival time                                                                                  8.985

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.985
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.009


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4233_1.in[0] (.names)                                                               0.100     7.663
new_n4233_1.out[0] (.names)                                                              0.235     7.898
new_n4232.in[1] (.names)                                                                 0.476     8.373
new_n4232.out[0] (.names)                                                                0.235     8.608
n3853.in[2] (.names)                                                                     0.100     8.708
n3853.out[0] (.names)                                                                    0.235     8.943
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.943
data arrival time                                                                                  8.943

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.943
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.967


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4010.in[0] (.names)                                                                 0.100     7.722
new_n4010.out[0] (.names)                                                                0.235     7.957
new_n4009_1.in[2] (.names)                                                               0.340     8.297
new_n4009_1.out[0] (.names)                                                              0.261     8.558
n3378.in[3] (.names)                                                                     0.100     8.658
n3378.out[0] (.names)                                                                    0.235     8.893
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.893
data arrival time                                                                                  8.893

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.893
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.917


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4106.in[0] (.names)                                                                 0.622     7.578
new_n4106.out[0] (.names)                                                                0.235     7.813
new_n4105.in[2] (.names)                                                                 0.469     8.282
new_n4105.out[0] (.names)                                                                0.261     8.543
n3533.in[3] (.names)                                                                     0.100     8.643
n3533.out[0] (.names)                                                                    0.235     8.878
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.878
data arrival time                                                                                  8.878

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.878
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.902


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4227.in[0] (.names)                                                                 0.100     7.328
new_n4227.out[0] (.names)                                                                0.235     7.563
new_n4226.in[2] (.names)                                                                 0.626     8.188
new_n4226.out[0] (.names)                                                                0.261     8.449
n3843.in[3] (.names)                                                                     0.100     8.549
n3843.out[0] (.names)                                                                    0.235     8.784
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.784
data arrival time                                                                                  8.784

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.784
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.808


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4230.in[0] (.names)                                                                 0.100     7.328
new_n4230.out[0] (.names)                                                                0.235     7.563
new_n4229_1.in[0] (.names)                                                               0.615     8.177
new_n4229_1.out[0] (.names)                                                              0.235     8.412
n3848.in[4] (.names)                                                                     0.100     8.512
n3848.out[0] (.names)                                                                    0.261     8.773
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.773
data arrival time                                                                                  8.773

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.773
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.797


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3352.in[0] (.names)                                                                 0.338     7.745
new_n3352.out[0] (.names)                                                                0.235     7.980
new_n3351.in[2] (.names)                                                                 0.100     8.080
new_n3351.out[0] (.names)                                                                0.261     8.341
n671.in[3] (.names)                                                                      0.100     8.441
n671.out[0] (.names)                                                                     0.235     8.676
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.676
data arrival time                                                                                  8.676

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.676
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.700


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3349_1.in[0] (.names)                                                               0.100     7.172
new_n3349_1.out[0] (.names)                                                              0.235     7.407
new_n3348_1.in[1] (.names)                                                               0.622     8.030
new_n3348_1.out[0] (.names)                                                              0.235     8.265
n666.in[2] (.names)                                                                      0.100     8.365
n666.out[0] (.names)                                                                     0.235     8.600
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.600
data arrival time                                                                                  8.600

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.600
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.623


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2901.in[2] (.names)                                                                                                              0.338     6.468
new_n2901.out[0] (.names)                                                                                                             0.235     6.703
new_n2906.in[1] (.names)                                                                                                              0.338     7.041
new_n2906.out[0] (.names)                                                                                                             0.235     7.276
new_n2905.in[0] (.names)                                                                                                              0.480     7.756
new_n2905.out[0] (.names)                                                                                                             0.235     7.991
n333.in[4] (.names)                                                                                                                   0.335     8.326
n333.out[0] (.names)                                                                                                                  0.261     8.587
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.587
data arrival time                                                                                                                               8.587

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.587
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.611


#Path 66
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4094_1.in[0] (.names)                                                               0.100     6.695
new_n4094_1.out[0] (.names)                                                              0.235     6.930
new_n4100.in[0] (.names)                                                                 0.334     7.263
new_n4100.out[0] (.names)                                                                0.235     7.498
new_n4099_1.in[2] (.names)                                                               0.100     7.598
new_n4099_1.out[0] (.names)                                                              0.261     7.859
n3523.in[3] (.names)                                                                     0.483     8.343
n3523.out[0] (.names)                                                                    0.235     8.578
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.578
data arrival time                                                                                  8.578

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.578
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.601


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n4004_1.in[2] (.names)                                                               0.100     7.361
new_n4004_1.out[0] (.names)                                                              0.261     7.622
new_n4003_1.in[2] (.names)                                                               0.307     7.930
new_n4003_1.out[0] (.names)                                                              0.261     8.191
n3368.in[3] (.names)                                                                     0.100     8.291
n3368.out[0] (.names)                                                                    0.235     8.526
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.526
data arrival time                                                                                  8.526

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.526
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.549


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3996.in[0] (.names)                                                                 0.100     7.000
new_n3996.out[0] (.names)                                                                0.261     7.261
new_n3995.in[0] (.names)                                                                 0.100     7.361
new_n3995.out[0] (.names)                                                                0.235     7.596
new_n3994_1.in[1] (.names)                                                               0.309     7.905
new_n3994_1.out[0] (.names)                                                              0.235     8.140
n3358.in[2] (.names)                                                                     0.100     8.240
n3358.out[0] (.names)                                                                    0.235     8.475
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     8.475
data arrival time                                                                                  8.475

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.475
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.498


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3989_1.in[0] (.names)                                                               0.306     7.206
new_n3989_1.out[0] (.names)                                                              0.235     7.441
new_n3992.in[0] (.names)                                                                 0.100     7.541
new_n3992.out[0] (.names)                                                                0.235     7.776
new_n3991.in[2] (.names)                                                                 0.100     7.876
new_n3991.out[0] (.names)                                                                0.261     8.137
n3353.in[3] (.names)                                                                     0.100     8.237
n3353.out[0] (.names)                                                                    0.235     8.472
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     8.472
data arrival time                                                                                  8.472

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.472
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.496


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2879_1.in[1] (.names)                                                                                                            0.338     6.468
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.703
new_n2890.in[0] (.names)                                                                                                              0.335     7.038
new_n2890.out[0] (.names)                                                                                                             0.235     7.273
new_n2889_1.in[2] (.names)                                                                                                            0.596     7.869
new_n2889_1.out[0] (.names)                                                                                                           0.261     8.130
n328.in[3] (.names)                                                                                                                   0.100     8.230
n328.out[0] (.names)                                                                                                                  0.235     8.465
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.465
data arrival time                                                                                                                               8.465

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.465
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.489


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4224_1.in[0] (.names)                                                               0.100     6.993
new_n4224_1.out[0] (.names)                                                              0.235     7.228
new_n4223_1.in[2] (.names)                                                               0.471     7.699
new_n4223_1.out[0] (.names)                                                              0.261     7.960
n3838.in[3] (.names)                                                                     0.100     8.060
n3838.out[0] (.names)                                                                    0.235     8.295
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     8.295
data arrival time                                                                                  8.295

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.295
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.318


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3985.in[1] (.names)                                                                 0.306     7.206
new_n3985.out[0] (.names)                                                                0.235     7.441
n3343.in[2] (.names)                                                                     0.590     8.031
n3343.out[0] (.names)                                                                    0.235     8.266
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     8.266
data arrival time                                                                                  8.266

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.266
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.290


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3986.in[0] (.names)                                                                 0.100     6.665
new_n3986.out[0] (.names)                                                                0.235     6.900
new_n3989_1.in[0] (.names)                                                               0.306     7.206
new_n3989_1.out[0] (.names)                                                              0.235     7.441
new_n3988_1.in[2] (.names)                                                               0.100     7.541
new_n3988_1.out[0] (.names)                                                              0.261     7.802
n3348.in[3] (.names)                                                                     0.100     7.902
n3348.out[0] (.names)                                                                    0.235     8.137
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     8.137
data arrival time                                                                                  8.137

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.137
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.161


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3346.in[0] (.names)                                                                 0.100     6.837
new_n3346.out[0] (.names)                                                                0.235     7.072
new_n3345.in[1] (.names)                                                                 0.100     7.172
new_n3345.out[0] (.names)                                                                0.235     7.407
n661.in[2] (.names)                                                                      0.475     7.882
n661.out[0] (.names)                                                                     0.235     8.117
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     8.117
data arrival time                                                                                  8.117

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.117
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.140


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2879_1.in[1] (.names)                                                                                                            0.338     6.468
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.703
new_n2878_1.in[4] (.names)                                                                                                            0.335     7.038
new_n2878_1.out[0] (.names)                                                                                                           0.261     7.299
n323.in[3] (.names)                                                                                                                   0.485     7.783
n323.out[0] (.names)                                                                                                                  0.235     8.018
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     8.018
data arrival time                                                                                                                               8.018

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.018
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.042


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 1.037     6.658
new_n4221.out[0] (.names)                                                                0.235     6.893
new_n4220.in[1] (.names)                                                                 0.100     6.993
new_n4220.out[0] (.names)                                                                0.235     7.228
n3833.in[2] (.names)                                                                     0.467     7.694
n3833.out[0] (.names)                                                                    0.235     7.929
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.929
data arrival time                                                                                  7.929

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.929
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.953


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4094_1.in[0] (.names)                                                               0.100     6.695
new_n4094_1.out[0] (.names)                                                              0.235     6.930
new_n4093_1.in[2] (.names)                                                               0.332     7.262
new_n4093_1.out[0] (.names)                                                              0.261     7.523
n3518.in[3] (.names)                                                                     0.100     7.623
n3518.out[0] (.names)                                                                    0.235     7.858
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.858
data arrival time                                                                                  7.858

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.858
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.882


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3343_1.in[0] (.names)                                                               0.100     6.502
new_n3343_1.out[0] (.names)                                                              0.235     6.737
new_n3342.in[2] (.names)                                                                 0.475     7.212
new_n3342.out[0] (.names)                                                                0.261     7.473
n656.in[3] (.names)                                                                      0.100     7.573
n656.out[0] (.names)                                                                     0.235     7.808
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.808
data arrival time                                                                                  7.808

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.808
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.831


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3336.in[2] (.names)                                                                 0.627     6.694
new_n3336.out[0] (.names)                                                                0.261     6.955
n646.in[3] (.names)                                                                      0.482     7.437
n646.out[0] (.names)                                                                     0.235     7.672
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.672
data arrival time                                                                                  7.672

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.672
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.696


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4095.in[0] (.names)                                                                 0.100     6.334
new_n4095.out[0] (.names)                                                                0.261     6.595
new_n4103_1.in[2] (.names)                                                               0.100     6.695
new_n4103_1.out[0] (.names)                                                              0.261     6.956
new_n4102.in[0] (.names)                                                                 0.100     7.056
new_n4102.out[0] (.names)                                                                0.235     7.291
n3528.in[4] (.names)                                                                     0.100     7.391
n3528.out[0] (.names)                                                                    0.261     7.652
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.652
data arrival time                                                                                  7.652

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.652
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.675


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3983_1.in[0] (.names)                                                               0.100     6.330
new_n3983_1.out[0] (.names)                                                              0.235     6.565
new_n3982.in[2] (.names)                                                                 0.488     7.053
new_n3982.out[0] (.names)                                                                0.261     7.314
n3338.in[3] (.names)                                                                     0.100     7.414
n3338.out[0] (.names)                                                                    0.235     7.649
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.649
data arrival time                                                                                  7.649

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.649
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.672


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4091.in[0] (.names)                                                                 0.433     6.666
new_n4091.out[0] (.names)                                                                0.235     6.901
new_n4090.in[2] (.names)                                                                 0.100     7.001
new_n4090.out[0] (.names)                                                                0.261     7.262
n3513.in[3] (.names)                                                                     0.100     7.362
n3513.out[0] (.names)                                                                    0.235     7.597
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.597
data arrival time                                                                                  7.597

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.597
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.621


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4085.in[2] (.names)                                                                 0.433     6.666
new_n4085.out[0] (.names)                                                                0.261     6.927
n3503.in[3] (.names)                                                                     0.340     7.267
n3503.out[0] (.names)                                                                    0.235     7.502
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.502
data arrival time                                                                                  7.502

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.502
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.526


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3976.in[1] (.names)                                                                 1.454     6.414
new_n3976.out[0] (.names)                                                                0.235     6.649
n3328.in[2] (.names)                                                                     0.618     7.267
n3328.out[0] (.names)                                                                    0.235     7.502
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     7.502
data arrival time                                                                                  7.502

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.502
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.525


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3337.in[0] (.names)                                                                 1.014     5.832
new_n3337.out[0] (.names)                                                                0.235     6.067
new_n3340.in[0] (.names)                                                                 0.100     6.167
new_n3340.out[0] (.names)                                                                0.235     6.402
new_n3339_1.in[1] (.names)                                                               0.100     6.502
new_n3339_1.out[0] (.names)                                                              0.235     6.737
n651.in[2] (.names)                                                                      0.476     7.213
n651.out[0] (.names)                                                                     0.235     7.448
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.448
data arrival time                                                                                  7.448

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.448
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.472


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.736     1.663
new_n3950.out[0] (.names)                                                                0.235     1.898
new_n3952.in[0] (.names)                                                                 0.100     1.998
new_n3952.out[0] (.names)                                                                0.235     2.233
new_n3959_1.in[0] (.names)                                                               0.100     2.333
new_n3959_1.out[0] (.names)                                                              0.235     2.568
new_n3962.in[0] (.names)                                                                 0.100     2.668
new_n3962.out[0] (.names)                                                                0.235     2.903
new_n3965.in[0] (.names)                                                                 0.100     3.003
new_n3965.out[0] (.names)                                                                0.235     3.238
new_n3968_1.in[0] (.names)                                                               0.100     3.338
new_n3968_1.out[0] (.names)                                                              0.235     3.573
new_n3971.in[0] (.names)                                                                 0.481     4.054
new_n3971.out[0] (.names)                                                                0.235     4.289
new_n3974_1.in[0] (.names)                                                               0.100     4.389
new_n3974_1.out[0] (.names)                                                              0.235     4.624
new_n3977.in[0] (.names)                                                                 0.100     4.724
new_n3977.out[0] (.names)                                                                0.235     4.959
new_n3980.in[0] (.names)                                                                 1.036     5.995
new_n3980.out[0] (.names)                                                                0.235     6.230
new_n3979_1.in[2] (.names)                                                               0.613     6.843
new_n3979_1.out[0] (.names)                                                              0.261     7.104
n3333.in[3] (.names)                                                                     0.100     7.204
n3333.out[0] (.names)                                                                    0.235     7.439
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     7.439
data arrival time                                                                                  7.439

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.439
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.463


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2815.in[1] (.names)                                                                                                              0.749     2.505
new_n2815.out[0] (.names)                                                                                                             0.261     2.766
new_n2814_1.in[0] (.names)                                                                                                            0.469     3.235
new_n2814_1.out[0] (.names)                                                                                                           0.235     3.470
new_n2832.in[2] (.names)                                                                                                              0.337     3.806
new_n2832.out[0] (.names)                                                                                                             0.235     4.041
new_n2870.in[2] (.names)                                                                                                              0.772     4.814
new_n2870.out[0] (.names)                                                                                                             0.261     5.075
new_n2869_1.in[0] (.names)                                                                                                            0.100     5.175
new_n2869_1.out[0] (.names)                                                                                                           0.235     5.410
new_n2867.in[1] (.names)                                                                                                              0.486     5.895
new_n2867.out[0] (.names)                                                                                                             0.235     6.130
new_n2864_1.in[1] (.names)                                                                                                            0.100     6.230
new_n2864_1.out[0] (.names)                                                                                                           0.235     6.465
new_n2863_1.in[4] (.names)                                                                                                            0.331     6.797
new_n2863_1.out[0] (.names)                                                                                                           0.235     7.032
n318.in[2] (.names)                                                                                                                   0.100     7.132
n318.out[0] (.names)                                                                                                                  0.235     7.367
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     7.367
data arrival time                                                                                                                               7.367

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.367
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.390


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4215.in[2] (.names)                                                                 1.043     6.664
new_n4215.out[0] (.names)                                                                0.261     6.925
n3823.in[3] (.names)                                                                     0.100     7.025
n3823.out[0] (.names)                                                                    0.235     7.260
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.260
data arrival time                                                                                  7.260

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.260
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.284


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4086.in[0] (.names)                                                                 0.100     5.999
new_n4086.out[0] (.names)                                                                0.235     6.234
new_n4088_1.in[0] (.names)                                                               0.337     6.570
new_n4088_1.out[0] (.names)                                                              0.261     6.831
n3508.in[4] (.names)                                                                     0.100     6.931
n3508.out[0] (.names)                                                                    0.261     7.192
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.192
data arrival time                                                                                  7.192

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.192
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.216


#Path 90
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4083_1.in[0] (.names)                                                               0.100     5.664
new_n4083_1.out[0] (.names)                                                              0.235     5.899
new_n4082.in[1] (.names)                                                                 0.616     6.514
new_n4082.out[0] (.names)                                                                0.235     6.749
n3498.in[2] (.names)                                                                     0.100     6.849
n3498.out[0] (.names)                                                                    0.235     7.084
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     7.084
data arrival time                                                                                  7.084

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.084
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.108


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2803_1.in[1] (.names)                                                                                                            0.749     2.505
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.766
new_n2813_1.in[2] (.names)                                                                                                            0.476     3.241
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.476
new_n2811.in[1] (.names)                                                                                                              0.476     3.952
new_n2811.out[0] (.names)                                                                                                             0.261     4.213
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.313
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.574
new_n2836.in[1] (.names)                                                                                                              0.766     5.340
new_n2836.out[0] (.names)                                                                                                             0.261     5.601
new_n2850.in[0] (.names)                                                                                                              0.481     6.082
new_n2850.out[0] (.names)                                                                                                             0.235     6.317
new_n2849_1.in[1] (.names)                                                                                                            0.100     6.417
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.678
n313.in[2] (.names)                                                                                                                   0.100     6.778
n313.out[0] (.names)                                                                                                                  0.235     7.013
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     7.013
data arrival time                                                                                                                               7.013

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.013
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.036


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2803_1.in[1] (.names)                                                                                                            0.749     2.505
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.766
new_n2813_1.in[2] (.names)                                                                                                            0.476     3.241
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.476
new_n2811.in[1] (.names)                                                                                                              0.476     3.952
new_n2811.out[0] (.names)                                                                                                             0.261     4.213
new_n2833_1.in[5] (.names)                                                                                                            0.100     4.313
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.574
new_n2836.in[1] (.names)                                                                                                              0.766     5.340
new_n2836.out[0] (.names)                                                                                                             0.261     5.601
new_n2835.in[4] (.names)                                                                                                              0.481     6.082
new_n2835.out[0] (.names)                                                                                                             0.235     6.317
n308.in[2] (.names)                                                                                                                   0.334     6.650
n308.out[0] (.names)                                                                                                                  0.235     6.885
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.885
data arrival time                                                                                                                               6.885

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.885
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.909


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[2] (.names)                                                                 0.612     0.779
new_n3301.out[0] (.names)                                                                0.261     1.040
new_n3304_1.in[0] (.names)                                                               0.100     1.140
new_n3304_1.out[0] (.names)                                                              0.235     1.375
new_n3310.in[0] (.names)                                                                 0.338     1.713
new_n3310.out[0] (.names)                                                                0.235     1.948
new_n3316.in[0] (.names)                                                                 0.626     2.574
new_n3316.out[0] (.names)                                                                0.235     2.809
new_n3319_1.in[0] (.names)                                                               0.100     2.909
new_n3319_1.out[0] (.names)                                                              0.235     3.144
new_n3322.in[0] (.names)                                                                 0.100     3.244
new_n3322.out[0] (.names)                                                                0.235     3.479
new_n3325.in[0] (.names)                                                                 0.100     3.579
new_n3325.out[0] (.names)                                                                0.235     3.814
new_n3328_1.in[0] (.names)                                                               0.100     3.914
new_n3328_1.out[0] (.names)                                                              0.235     4.149
new_n3331.in[0] (.names)                                                                 0.100     4.249
new_n3331.out[0] (.names)                                                                0.235     4.484
new_n3334_1.in[0] (.names)                                                               0.100     4.584
new_n3334_1.out[0] (.names)                                                              0.235     4.819
new_n3333_1.in[2] (.names)                                                               1.437     6.255
new_n3333_1.out[0] (.names)                                                              0.261     6.516
n641.in[3] (.names)                                                                      0.100     6.616
n641.out[0] (.names)                                                                     0.235     6.851
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     6.851
data arrival time                                                                                  6.851

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.851
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.875


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4080.in[0] (.names)                                                                 0.100     5.329
new_n4080.out[0] (.names)                                                                0.235     5.564
new_n4079_1.in[2] (.names)                                                               0.476     6.039
new_n4079_1.out[0] (.names)                                                              0.261     6.300
n3493.in[3] (.names)                                                                     0.100     6.400
n3493.out[0] (.names)                                                                    0.235     6.635
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.635
data arrival time                                                                                  6.635

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.635
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.659


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[2] (.names)                                                                                                              0.639     0.805
new_n2771.out[0] (.names)                                                                                                             0.235     1.040
new_n2804_1.in[0] (.names)                                                                                                            0.480     1.521
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.756
new_n2803_1.in[1] (.names)                                                                                                            0.749     2.505
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.766
new_n2813_1.in[2] (.names)                                                                                                            0.476     3.241
new_n2813_1.out[0] (.names)                                                                                                           0.235     3.476
new_n2811.in[1] (.names)                                                                                                              0.476     3.952
new_n2811.out[0] (.names)                                                                                                             0.261     4.213
new_n2809_1.in[3] (.names)                                                                                                            0.100     4.313
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.574
new_n2822.in[0] (.names)                                                                                                              0.337     4.911
new_n2822.out[0] (.names)                                                                                                             0.235     5.146
new_n2821.in[1] (.names)                                                                                                              0.100     5.246
new_n2821.out[0] (.names)                                                                                                             0.261     5.507
n303.in[2] (.names)                                                                                                                   0.764     6.271
n303.out[0] (.names)                                                                                                                  0.235     6.506
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.506
data arrival time                                                                                                                               6.506

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.506
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.530


#Path 96
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4212.in[1] (.names)                                                                 0.100     5.386
new_n4212.out[0] (.names)                                                                0.235     5.621
n3818.in[2] (.names)                                                                     0.605     6.226
n3818.out[0] (.names)                                                                    0.235     6.461
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.461
data arrival time                                                                                  6.461

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.461
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.484


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4218_1.in[0] (.names)                                                               0.100     5.721
new_n4218_1.out[0] (.names)                                                              0.261     5.982
n3828.in[4] (.names)                                                                     0.100     6.082
n3828.out[0] (.names)                                                                    0.261     6.343
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.343
data arrival time                                                                                  6.343

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.343
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.366


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[4] (.names)                                                                 0.652     0.819
new_n4175.out[0] (.names)                                                                0.261     1.080
new_n4181.in[0] (.names)                                                                 0.100     1.180
new_n4181.out[0] (.names)                                                                0.235     1.415
new_n4184_1.in[0] (.names)                                                               0.100     1.515
new_n4184_1.out[0] (.names)                                                              0.235     1.750
new_n4186.in[0] (.names)                                                                 0.100     1.850
new_n4186.out[0] (.names)                                                                0.235     2.085
new_n4192.in[0] (.names)                                                                 0.100     2.185
new_n4192.out[0] (.names)                                                                0.235     2.420
new_n4195.in[0] (.names)                                                                 0.621     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4209_1.in[1] (.names)                                                               0.100     5.051
new_n4209_1.out[0] (.names)                                                              0.235     5.286
n3813.in[2] (.names)                                                                     0.762     6.048
n3813.out[0] (.names)                                                                    0.235     6.283
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.283
data arrival time                                                                                  6.283

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.283
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.307


#Path 99
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4077.in[0] (.names)                                                                 0.748     4.994
new_n4077.out[0] (.names)                                                                0.235     5.229
new_n4076.in[2] (.names)                                                                 0.456     5.685
new_n4076.out[0] (.names)                                                                0.261     5.946
n3488.in[3] (.names)                                                                     0.100     6.046
n3488.out[0] (.names)                                                                    0.235     6.281
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.281
data arrival time                                                                                  6.281

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.281
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.304


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.599     1.666
new_n4050.out[0] (.names)                                                                0.235     1.901
new_n4053_1.in[0] (.names)                                                               0.100     2.001
new_n4053_1.out[0] (.names)                                                              0.235     2.236
new_n4058_1.in[0] (.names)                                                               0.100     2.336
new_n4058_1.out[0] (.names)                                                              0.235     2.571
new_n4062.in[0] (.names)                                                                 0.100     2.671
new_n4062.out[0] (.names)                                                                0.235     2.906
new_n4065.in[0] (.names)                                                                 0.100     3.006
new_n4065.out[0] (.names)                                                                0.235     3.241
new_n4068_1.in[0] (.names)                                                               0.100     3.341
new_n4068_1.out[0] (.names)                                                              0.235     3.576
new_n4071.in[0] (.names)                                                                 0.100     3.676
new_n4071.out[0] (.names)                                                                0.235     3.911
new_n4074_1.in[0] (.names)                                                               0.100     4.011
new_n4074_1.out[0] (.names)                                                              0.235     4.246
new_n4073_1.in[1] (.names)                                                               0.748     4.994
new_n4073_1.out[0] (.names)                                                              0.235     5.229
n3483.in[2] (.names)                                                                     0.750     5.979
n3483.out[0] (.names)                                                                    0.235     6.214
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     6.214
data arrival time                                                                                  6.214

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.214
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.237


#End of timing report
