'PFS Serial Timing Diagram',,,,,,,,,,,,,,
,,,,,,,,,,,,,,
'26June2013',,,'rev ',4,,,,,,,'Roger Fitzgerald',,,
,,,,,,,,,,,,,,
'signals that change',,,'Start','RG','S1, S2, SW, IR','DCR','ADC_SCK','Int-','Int-, SW','Int+','Int+','ADC_CNV','no change conv. complete','no change end of one pixel'
'counts from start',,,0,32,48,64,65,80,320,336,576,584,664,672
'#','name','also known as',,,,,,,,,,,,
1,'Parallel 1','P1VI, P1VS, CK0',0,0,0,0,0,0,0,0,0,0,0,0
2,'Parallel 2','P2VI, P2VS, CK1',1,1,1,1,1,1,1,1,1,1,1,1
3,'Parallel 3','P3VI, P3VS, IG2V, CK2',0,0,0,0,0,0,0,0,0,0,0,0
4,'Transfer Gate','TG, CK8',1,1,1,1,1,1,1,1,1,1,1,1
5,'Serial 1','S1, P1Hx, P2Hx, CK4',0,0,1,1,1,1,1,1,1,1,1,1
6,'Serial 2','S2, P3Hx, P4Hx, CK5',1,1,0,0,0,0,0,0,0,0,0,0
7,'Reset Gate','RGx, CK7',0,1,1,1,1,1,1,1,1,1,1,1
8,'Summing Well','SW, CK6',1,1,0,0,0,0,1,1,1,1,1,1
9,'DC Restore','DCR, ASW0',1,1,1,0,0,0,0,0,0,0,0,0
10,'Integrate Reset','IR, ASW1',1,1,0,0,0,0,0,0,0,0,0,0
11,'Integrate -','I-, ASW2',0,0,0,0,0,1,0,0,0,0,0,0
12,'Integrate +','I+, ASW3',0,0,0,0,0,0,0,1,0,0,0,0
13,'ADC_CNV','none',1,1,1,1,1,0,0,0,0,1,1,1
14,'ADC_SCK','1= start',1,0,0,0,0,0,0,0,0,0,0,0
15,'Drain Gate','DG, IGV1, CK3',1,1,1,1,1,1,1,1,1,1,1,1
16,'Interrupt','none',0,0,0,0,0,0,0,0,0,0,0,0
,20,'Time (ns) from start, 50 MHz',0,640,960,'1,280','1,300','1,600','6,400','6,720','11,520','11,680','13,280','13,440'
,,,,,,,,,,,,,,
,,,1,2,3,4,5,6,7,8,9,10,11,12
'Notes:',,,,,,,,,,,,,,
1,'This is the standard Serial Timing, this sheet can be used as a template to build other diagrams.',,,,,,,,,,,,,
2,'Master Clock default speed is 50MHz but it can be scaled as needed for slower operation.',,,,,,,,,,,,,
3,'Transition counts are based on the master clock, so 32 = 640nS when MCLK = 50 MHz.',,,,,,,,,,,,,
4,'ADC_SCK is 50MHz, turned on for 65 cycles to clock data out from four AD7686 ADCs in series.',,,,,,,,,,,,,
5,'Bias voltages will be set on the FEE through the serial port from the BEE.',,,,,,,,,,,,,
6,'Do not modify fields in yellow or it may break the file conversion software.',,,,,,,,,,,,,
7,'Do not modify the order of the signal list, or you will have to modify the VHDL accordingly',,,,,,,,,,,,,
8,'Set a one in the SCK row to begin a set of 65 SCK pulses.  Otherwise SCK values must be zeroes.',,,,,,,,,,,,,
