{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607208170462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607208170463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 15:42:50 2020 " "Processing started: Sat Dec 05 15:42:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607208170463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607208170463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta brick_breaker -c brick_breaker " "Command: quartus_sta brick_breaker -c brick_breaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607208170463 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607208170577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607208170874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607208170874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208170916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208170917 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1607208171269 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607208171367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607208171367 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1607208171367 ""}
{ "Info" "ISTA_SDC_FOUND" "brick_breaker.SDC " "Reading SDC File: 'brick_breaker.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607208171388 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607208171391 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607208171391 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208171391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1607208171392 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:u3\|count1\[0\] " "Node: sync:u3\|count1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:u3\|pad_pos\[6\] sync:u3\|count1\[0\] " "Latch sync:u3\|pad_pos\[6\] is being clocked by sync:u3\|count1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607208171413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607208171413 "|brick_breaker|sync:u3|count1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:u3\|y_pos\[0\] " "Node: sync:u3\|y_pos\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:u3\|pixel_data\[11\] sync:u3\|y_pos\[0\] " "Latch sync:u3\|pixel_data\[11\] is being clocked by sync:u3\|y_pos\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607208171413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607208171413 "|brick_breaker|sync:u3|y_pos[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607208171416 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607208171416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208171427 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 100.000 found on PLL node: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 100.000 found on PLL node: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607208171428 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208171428 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607208171429 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607208171486 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1607208171533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607208171550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -802.217 " "Worst-case setup slack is -802.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -802.217           -9625.114 ADC_CLK_10  " " -802.217           -9625.114 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -72.621           -4203.984 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -72.621           -4203.984 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.456             -16.832 MAX10_CLK1_50  " "   -8.456             -16.832 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   78.128               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   78.128               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208171557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 ADC_CLK_10  " "    0.348               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.409               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 MAX10_CLK1_50  " "    0.639               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.210               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    6.210               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208171587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607208171597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607208171606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 MAX10_CLK1_50  " "    9.646               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.582               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.582               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.529               0.000 ADC_CLK_10  " "   49.529               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.575               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   94.575               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208171617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208171617 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.570 ns " "Worst Case Available Settling Time: 195.570 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208171638 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208171638 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607208171655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607208171692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607208175819 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:u3\|count1\[0\] " "Node: sync:u3\|count1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:u3\|pad_pos\[6\] sync:u3\|count1\[0\] " "Latch sync:u3\|pad_pos\[6\] is being clocked by sync:u3\|count1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607208176092 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607208176092 "|brick_breaker|sync:u3|count1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:u3\|y_pos\[0\] " "Node: sync:u3\|y_pos\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:u3\|pixel_data\[11\] sync:u3\|y_pos\[0\] " "Latch sync:u3\|pixel_data\[11\] is being clocked by sync:u3\|y_pos\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607208176092 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607208176092 "|brick_breaker|sync:u3|y_pos[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607208176094 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607208176094 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208176095 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 100.000 found on PLL node: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 100.000 found on PLL node: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607208176095 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208176095 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607208176146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -794.130 " "Worst-case setup slack is -794.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -794.130           -9528.191 ADC_CLK_10  " " -794.130           -9528.191 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.341           -3564.552 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -62.341           -3564.552 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.200             -16.215 MAX10_CLK1_50  " "   -8.200             -16.215 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.653               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   79.653               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208176155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ADC_CLK_10  " "    0.311               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.332               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 MAX10_CLK1_50  " "    0.591               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.883               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    4.883               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208176181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607208176190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607208176200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.656 " "Worst-case minimum pulse width slack is 9.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.656               0.000 MAX10_CLK1_50  " "    9.656               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.561               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.561               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.543               0.000 ADC_CLK_10  " "   49.543               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.631               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   94.631               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208176209 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.909 ns " "Worst Case Available Settling Time: 195.909 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176227 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208176227 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607208176239 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:u3\|count1\[0\] " "Node: sync:u3\|count1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:u3\|pad_pos\[6\] sync:u3\|count1\[0\] " "Latch sync:u3\|pad_pos\[6\] is being clocked by sync:u3\|count1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607208176545 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607208176545 "|brick_breaker|sync:u3|count1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sync:u3\|y_pos\[0\] " "Node: sync:u3\|y_pos\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sync:u3\|pixel_data\[11\] sync:u3\|y_pos\[0\] " "Latch sync:u3\|pixel_data\[11\] is being clocked by sync:u3\|y_pos\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607208176545 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607208176545 "|brick_breaker|sync:u3|y_pos[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u1\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: u1\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: my_adc:u1\|my_adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1607208176547 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1607208176547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208176548 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 100.000 found on PLL node: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000 " "Clock: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] with master clock period: 100.000 found on PLL node: u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607208176549 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208176549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607208176562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -754.136 " "Worst-case setup slack is -754.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -754.136           -9049.098 ADC_CLK_10  " " -754.136           -9049.098 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.292            -260.599 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.292            -260.599 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.809              -7.418 MAX10_CLK1_50  " "   -3.809              -7.418 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   85.858               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   85.858               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208176569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.126 " "Worst-case hold slack is -0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.176 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   -0.126              -0.176 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 ADC_CLK_10  " "    0.152               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.209               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 MAX10_CLK1_50  " "    0.245               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208176598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607208176607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607208176616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.333 " "Worst-case minimum pulse width slack is 9.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.333               0.000 MAX10_CLK1_50  " "    9.333               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.640               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.640               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.272               0.000 ADC_CLK_10  " "   49.272               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.903               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   94.903               0.000 u1\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607208176626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607208176626 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.039 ns " "Worst Case Available Settling Time: 198.039 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607208176648 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607208176648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607208177669 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607208177670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607208177803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 15:42:57 2020 " "Processing ended: Sat Dec 05 15:42:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607208177803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607208177803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607208177803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607208177803 ""}
