// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition"

// DATE "04/08/2025 20:34:59"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ram_test_fpga (
	CLOCK_50,
	SW,
	KEY0,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	CLOCK_50;
input 	[14:0] SW;
input 	KEY0;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// KEY0	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY0~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[14]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \~GND~combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \SW[13]~input_o ;
wire \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~5_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~1_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~9_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~13_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~11_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~15_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~21_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~17_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~19_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~23_combout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr3~0_combout ;
wire \h2|WideOr2~0_combout ;
wire \h2|WideOr1~0_combout ;
wire \h2|WideOr0~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~27_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~25_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~29_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~31_combout ;
wire \h3|WideOr6~0_combout ;
wire \h3|WideOr5~0_combout ;
wire \h3|WideOr4~0_combout ;
wire \h3|WideOr3~0_combout ;
wire \h3|WideOr2~0_combout ;
wire \h3|WideOr1~0_combout ;
wire \h3|WideOr0~0_combout ;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [79:0] q_reg;
wire [1:0] \ram_inst|altsyncram_component|auto_generated|out_address_reg_a ;

wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \HEX0[2]~output (
	.i(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\h2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\h2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\h2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\h2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\h2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\h2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\h3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\h3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\h3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\h3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\h3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\h3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\h3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y12_N19
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y12_N28
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y12_N29
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y22_N28
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y9_N25
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\SW[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N24
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N25
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N22
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6 .lut_mask = 16'hDC98;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N16
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~7 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~6_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~7 .lut_mask = 16'hF858;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N17
dffeas \q_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[3] .is_wysiwyg = "true";
defparam \q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N28
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2 .lut_mask = 16'hDC98;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N6
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~3_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~2_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~3 .lut_mask = 16'hEC64;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N7
dffeas \q_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[1] .is_wysiwyg = "true";
defparam \q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014;
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N8
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4 .lut_mask = 16'hE3E0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N24
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~5 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~5_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~4_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~5 .lut_mask = 16'hF838;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y10_N25
dffeas \q_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[2] .is_wysiwyg = "true";
defparam \q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N10
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout )))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0 .lut_mask = 16'hBA98;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y11_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N4
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~1_combout  = (\ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0_combout  & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~1 .lut_mask = 16'hE6A2;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N5
dffeas \q_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[0] .is_wysiwyg = "true";
defparam \q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y54_N0
cycloneive_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = (q_reg[3] & (q_reg[0] & (q_reg[1] $ (q_reg[2])))) # (!q_reg[3] & (!q_reg[1] & (q_reg[2] $ (q_reg[0]))))

	.dataa(q_reg[3]),
	.datab(q_reg[1]),
	.datac(q_reg[2]),
	.datad(q_reg[0]),
	.cin(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr6~0 .lut_mask = 16'h2910;
defparam \h0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y54_N18
cycloneive_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = (q_reg[3] & ((q_reg[0] & (q_reg[1])) # (!q_reg[0] & ((q_reg[2]))))) # (!q_reg[3] & (q_reg[2] & (q_reg[1] $ (q_reg[0]))))

	.dataa(q_reg[3]),
	.datab(q_reg[1]),
	.datac(q_reg[2]),
	.datad(q_reg[0]),
	.cin(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr5~0 .lut_mask = 16'h98E0;
defparam \h0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y54_N12
cycloneive_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = (q_reg[3] & (q_reg[2] & ((q_reg[1]) # (!q_reg[0])))) # (!q_reg[3] & (q_reg[1] & (!q_reg[2] & !q_reg[0])))

	.dataa(q_reg[3]),
	.datab(q_reg[1]),
	.datac(q_reg[2]),
	.datad(q_reg[0]),
	.cin(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr4~0 .lut_mask = 16'h80A4;
defparam \h0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y54_N6
cycloneive_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = (q_reg[1] & ((q_reg[2] & ((q_reg[0]))) # (!q_reg[2] & (q_reg[3] & !q_reg[0])))) # (!q_reg[1] & (!q_reg[3] & (q_reg[2] $ (q_reg[0]))))

	.dataa(q_reg[3]),
	.datab(q_reg[1]),
	.datac(q_reg[2]),
	.datad(q_reg[0]),
	.cin(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr3~0 .lut_mask = 16'hC118;
defparam \h0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y54_N4
cycloneive_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = (q_reg[1] & (!q_reg[3] & ((q_reg[0])))) # (!q_reg[1] & ((q_reg[2] & (!q_reg[3])) # (!q_reg[2] & ((q_reg[0])))))

	.dataa(q_reg[3]),
	.datab(q_reg[1]),
	.datac(q_reg[2]),
	.datad(q_reg[0]),
	.cin(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr2~0 .lut_mask = 16'h5710;
defparam \h0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y54_N26
cycloneive_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = (q_reg[1] & (!q_reg[3] & ((q_reg[0]) # (!q_reg[2])))) # (!q_reg[1] & (q_reg[0] & (q_reg[3] $ (!q_reg[2]))))

	.dataa(q_reg[3]),
	.datab(q_reg[1]),
	.datac(q_reg[2]),
	.datad(q_reg[0]),
	.cin(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr1~0 .lut_mask = 16'h6504;
defparam \h0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y54_N24
cycloneive_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = (q_reg[0] & ((q_reg[3]) # (q_reg[1] $ (q_reg[2])))) # (!q_reg[0] & ((q_reg[1]) # (q_reg[3] $ (q_reg[2]))))

	.dataa(q_reg[3]),
	.datab(q_reg[1]),
	.datac(q_reg[2]),
	.datad(q_reg[0]),
	.cin(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \h0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N30
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8 .lut_mask = 16'hF2C2;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N10
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~9 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~9_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~9 .lut_mask = 16'hF838;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y10_N11
dffeas \q_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[4] .is_wysiwyg = "true";
defparam \q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014;
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N12
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12 .lut_mask = 16'hE3E0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N4
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~13 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~13_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~12_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~13 .lut_mask = 16'hF388;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y10_N5
dffeas \q_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[6] .is_wysiwyg = "true";
defparam \q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E;
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N0
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10 .lut_mask = 16'hDC98;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N18
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~11 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~11_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~10_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~11 .lut_mask = 16'hE6C4;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N19
dffeas \q_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[5] .is_wysiwyg = "true";
defparam \q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N30
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14 .lut_mask = 16'hDC98;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y12_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N12
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~15 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~15_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~15 .lut_mask = 16'hDAD0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N13
dffeas \q_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[7] .is_wysiwyg = "true";
defparam \q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N28
cycloneive_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = (q_reg[6] & (!q_reg[5] & (q_reg[4] $ (!q_reg[7])))) # (!q_reg[6] & (q_reg[4] & (q_reg[5] $ (!q_reg[7]))))

	.dataa(q_reg[4]),
	.datab(q_reg[6]),
	.datac(q_reg[5]),
	.datad(q_reg[7]),
	.cin(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr6~0 .lut_mask = 16'h2806;
defparam \h1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N2
cycloneive_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = (q_reg[5] & ((q_reg[4] & ((q_reg[7]))) # (!q_reg[4] & (q_reg[6])))) # (!q_reg[5] & (q_reg[6] & (q_reg[4] $ (q_reg[7]))))

	.dataa(q_reg[4]),
	.datab(q_reg[6]),
	.datac(q_reg[5]),
	.datad(q_reg[7]),
	.cin(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr5~0 .lut_mask = 16'hE448;
defparam \h1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N8
cycloneive_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = (q_reg[6] & (q_reg[7] & ((q_reg[5]) # (!q_reg[4])))) # (!q_reg[6] & (!q_reg[4] & (q_reg[5] & !q_reg[7])))

	.dataa(q_reg[4]),
	.datab(q_reg[6]),
	.datac(q_reg[5]),
	.datad(q_reg[7]),
	.cin(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr4~0 .lut_mask = 16'hC410;
defparam \h1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N10
cycloneive_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = (q_reg[5] & ((q_reg[4] & (q_reg[6])) # (!q_reg[4] & (!q_reg[6] & q_reg[7])))) # (!q_reg[5] & (!q_reg[7] & (q_reg[4] $ (q_reg[6]))))

	.dataa(q_reg[4]),
	.datab(q_reg[6]),
	.datac(q_reg[5]),
	.datad(q_reg[7]),
	.cin(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr3~0 .lut_mask = 16'h9086;
defparam \h1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N0
cycloneive_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = (q_reg[5] & (q_reg[4] & ((!q_reg[7])))) # (!q_reg[5] & ((q_reg[6] & ((!q_reg[7]))) # (!q_reg[6] & (q_reg[4]))))

	.dataa(q_reg[4]),
	.datab(q_reg[6]),
	.datac(q_reg[5]),
	.datad(q_reg[7]),
	.cin(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr2~0 .lut_mask = 16'h02AE;
defparam \h1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N22
cycloneive_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = (q_reg[4] & (q_reg[7] $ (((q_reg[5]) # (!q_reg[6]))))) # (!q_reg[4] & (!q_reg[6] & (q_reg[5] & !q_reg[7])))

	.dataa(q_reg[4]),
	.datab(q_reg[6]),
	.datac(q_reg[5]),
	.datad(q_reg[7]),
	.cin(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr1~0 .lut_mask = 16'h08B2;
defparam \h1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N12
cycloneive_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = (q_reg[4] & ((q_reg[7]) # (q_reg[6] $ (q_reg[5])))) # (!q_reg[4] & ((q_reg[5]) # (q_reg[6] $ (q_reg[7]))))

	.dataa(q_reg[4]),
	.datab(q_reg[6]),
	.datac(q_reg[5]),
	.datad(q_reg[7]),
	.cin(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \h1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N30
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20 .lut_mask = 16'hCCE2;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N4
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~21 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~21_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~20_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~21 .lut_mask = 16'hDAD0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y17_N5
dffeas \q_reg[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[10]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[10] .is_wysiwyg = "true";
defparam \q_reg[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E;
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N20
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16 .lut_mask = 16'hFA0C;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N24
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~17 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~17_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~16_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~17 .lut_mask = 16'hF388;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y18_N25
dffeas \q_reg[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[8]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[8] .is_wysiwyg = "true";
defparam \q_reg[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N18
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18 .lut_mask = 16'hFC22;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y14_N24
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~19 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~19_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~18_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~19 .lut_mask = 16'hF388;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y14_N25
dffeas \q_reg[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[9]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[9] .is_wysiwyg = "true";
defparam \q_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N18
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22 .lut_mask = 16'hEE30;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N4
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~23 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~23_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~22_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~23 .lut_mask = 16'hBBC0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y18_N5
dffeas \q_reg[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[11]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[11]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[11] .is_wysiwyg = "true";
defparam \q_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N2
cycloneive_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = (q_reg[10] & (!q_reg[9] & (q_reg[8] $ (!q_reg[11])))) # (!q_reg[10] & (q_reg[8] & (q_reg[9] $ (!q_reg[11]))))

	.dataa(q_reg[10]),
	.datab(q_reg[8]),
	.datac(q_reg[9]),
	.datad(q_reg[11]),
	.cin(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~0 .lut_mask = 16'h4806;
defparam \h2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N12
cycloneive_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = (q_reg[9] & ((q_reg[8] & ((q_reg[11]))) # (!q_reg[8] & (q_reg[10])))) # (!q_reg[9] & (q_reg[10] & (q_reg[8] $ (q_reg[11]))))

	.dataa(q_reg[10]),
	.datab(q_reg[8]),
	.datac(q_reg[9]),
	.datad(q_reg[11]),
	.cin(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~0 .lut_mask = 16'hE228;
defparam \h2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N22
cycloneive_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = (q_reg[10] & (q_reg[11] & ((q_reg[9]) # (!q_reg[8])))) # (!q_reg[10] & (!q_reg[8] & (q_reg[9] & !q_reg[11])))

	.dataa(q_reg[10]),
	.datab(q_reg[8]),
	.datac(q_reg[9]),
	.datad(q_reg[11]),
	.cin(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~0 .lut_mask = 16'hA210;
defparam \h2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N0
cycloneive_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = (q_reg[9] & ((q_reg[10] & (q_reg[8])) # (!q_reg[10] & (!q_reg[8] & q_reg[11])))) # (!q_reg[9] & (!q_reg[11] & (q_reg[10] $ (q_reg[8]))))

	.dataa(q_reg[10]),
	.datab(q_reg[8]),
	.datac(q_reg[9]),
	.datad(q_reg[11]),
	.cin(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~0 .lut_mask = 16'h9086;
defparam \h2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N26
cycloneive_lcell_comb \h2|WideOr2~0 (
// Equation(s):
// \h2|WideOr2~0_combout  = (q_reg[9] & (((q_reg[8] & !q_reg[11])))) # (!q_reg[9] & ((q_reg[10] & ((!q_reg[11]))) # (!q_reg[10] & (q_reg[8]))))

	.dataa(q_reg[10]),
	.datab(q_reg[8]),
	.datac(q_reg[9]),
	.datad(q_reg[11]),
	.cin(gnd),
	.combout(\h2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr2~0 .lut_mask = 16'h04CE;
defparam \h2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N28
cycloneive_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = (q_reg[10] & (q_reg[8] & (q_reg[9] $ (q_reg[11])))) # (!q_reg[10] & (!q_reg[11] & ((q_reg[8]) # (q_reg[9]))))

	.dataa(q_reg[10]),
	.datab(q_reg[8]),
	.datac(q_reg[9]),
	.datad(q_reg[11]),
	.cin(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr1~0 .lut_mask = 16'h08D4;
defparam \h2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y18_N10
cycloneive_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = (q_reg[8] & ((q_reg[11]) # (q_reg[10] $ (q_reg[9])))) # (!q_reg[8] & ((q_reg[9]) # (q_reg[10] $ (q_reg[11]))))

	.dataa(q_reg[10]),
	.datab(q_reg[8]),
	.datac(q_reg[9]),
	.datad(q_reg[11]),
	.cin(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \h2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N24
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26 .lut_mask = 16'hF0AC;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N22
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~27 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~27_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~26_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~27 .lut_mask = 16'hBBC0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N23
dffeas \q_reg[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[13]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[13]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[13] .is_wysiwyg = "true";
defparam \q_reg[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y4_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N14
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24 .lut_mask = 16'hFA44;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y6_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 12;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N28
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~25 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~25_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~24_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~25 .lut_mask = 16'hEC64;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y6_N29
dffeas \q_reg[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[12]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[12]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[12] .is_wysiwyg = "true";
defparam \q_reg[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014;
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N18
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ) # 
// ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28 .lut_mask = 16'hF0AC;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y10_N2
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~29 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~29_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~28_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~29 .lut_mask = 16'hF388;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y10_N3
dffeas \q_reg[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[14]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[14]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[14] .is_wysiwyg = "true";
defparam \q_reg[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018;
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\SW[12]~input_o ,\SW[11]~input_o ,\SW[10]~input_o ,\SW[9]~input_o ,\SW[8]~input_o ,\SW[7]~input_o ,\SW[6]~input_o ,\SW[5]~input_o ,\SW[4]~input_o ,\SW[3]~input_o ,\SW[2]~input_o ,\SW[1]~input_o ,\SW[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "bodies.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "clear0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 32768;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 80;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N20
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30 .lut_mask = 16'hDC98;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y12_N26
cycloneive_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~31 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~31_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~30_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~31 .lut_mask = 16'hDDA0;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y12_N27
dffeas \q_reg[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux4|result_node[15]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(q_reg[15]),
	.prn(vcc));
// synopsys translate_off
defparam \q_reg[15] .is_wysiwyg = "true";
defparam \q_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N20
cycloneive_lcell_comb \h3|WideOr6~0 (
// Equation(s):
// \h3|WideOr6~0_combout  = (q_reg[14] & (!q_reg[13] & (q_reg[12] $ (!q_reg[15])))) # (!q_reg[14] & (q_reg[12] & (q_reg[13] $ (!q_reg[15]))))

	.dataa(q_reg[13]),
	.datab(q_reg[12]),
	.datac(q_reg[14]),
	.datad(q_reg[15]),
	.cin(gnd),
	.combout(\h3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr6~0 .lut_mask = 16'h4814;
defparam \h3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N26
cycloneive_lcell_comb \h3|WideOr5~0 (
// Equation(s):
// \h3|WideOr5~0_combout  = (q_reg[13] & ((q_reg[12] & ((q_reg[15]))) # (!q_reg[12] & (q_reg[14])))) # (!q_reg[13] & (q_reg[14] & (q_reg[12] $ (q_reg[15]))))

	.dataa(q_reg[13]),
	.datab(q_reg[12]),
	.datac(q_reg[14]),
	.datad(q_reg[15]),
	.cin(gnd),
	.combout(\h3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr5~0 .lut_mask = 16'hB860;
defparam \h3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N4
cycloneive_lcell_comb \h3|WideOr4~0 (
// Equation(s):
// \h3|WideOr4~0_combout  = (q_reg[14] & (q_reg[15] & ((q_reg[13]) # (!q_reg[12])))) # (!q_reg[14] & (q_reg[13] & (!q_reg[12] & !q_reg[15])))

	.dataa(q_reg[13]),
	.datab(q_reg[12]),
	.datac(q_reg[14]),
	.datad(q_reg[15]),
	.cin(gnd),
	.combout(\h3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr4~0 .lut_mask = 16'hB002;
defparam \h3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N18
cycloneive_lcell_comb \h3|WideOr3~0 (
// Equation(s):
// \h3|WideOr3~0_combout  = (q_reg[13] & ((q_reg[12] & (q_reg[14])) # (!q_reg[12] & (!q_reg[14] & q_reg[15])))) # (!q_reg[13] & (!q_reg[15] & (q_reg[12] $ (q_reg[14]))))

	.dataa(q_reg[13]),
	.datab(q_reg[12]),
	.datac(q_reg[14]),
	.datad(q_reg[15]),
	.cin(gnd),
	.combout(\h3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr3~0 .lut_mask = 16'h8294;
defparam \h3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N8
cycloneive_lcell_comb \h3|WideOr2~0 (
// Equation(s):
// \h3|WideOr2~0_combout  = (q_reg[13] & (q_reg[12] & ((!q_reg[15])))) # (!q_reg[13] & ((q_reg[14] & ((!q_reg[15]))) # (!q_reg[14] & (q_reg[12]))))

	.dataa(q_reg[13]),
	.datab(q_reg[12]),
	.datac(q_reg[14]),
	.datad(q_reg[15]),
	.cin(gnd),
	.combout(\h3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr2~0 .lut_mask = 16'h04DC;
defparam \h3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N10
cycloneive_lcell_comb \h3|WideOr1~0 (
// Equation(s):
// \h3|WideOr1~0_combout  = (q_reg[13] & (!q_reg[15] & ((q_reg[12]) # (!q_reg[14])))) # (!q_reg[13] & (q_reg[12] & (q_reg[14] $ (!q_reg[15]))))

	.dataa(q_reg[13]),
	.datab(q_reg[12]),
	.datac(q_reg[14]),
	.datad(q_reg[15]),
	.cin(gnd),
	.combout(\h3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr1~0 .lut_mask = 16'h408E;
defparam \h3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y6_N12
cycloneive_lcell_comb \h3|WideOr0~0 (
// Equation(s):
// \h3|WideOr0~0_combout  = (q_reg[12] & ((q_reg[15]) # (q_reg[13] $ (q_reg[14])))) # (!q_reg[12] & ((q_reg[13]) # (q_reg[14] $ (q_reg[15]))))

	.dataa(q_reg[13]),
	.datab(q_reg[12]),
	.datac(q_reg[14]),
	.datad(q_reg[15]),
	.cin(gnd),
	.combout(\h3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h3|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \h3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
cycloneive_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
