INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:26:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 init12/control/fullReg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Destination:            buffer35/dataReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.470ns  (clk rise@5.470ns - clk rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 1.199ns (23.069%)  route 3.998ns (76.931%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.953 - 5.470 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1136, unset)         0.508     0.508    init12/control/clk
    SLICE_X11Y162        FDSE                                         r  init12/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDSE (Prop_fdse_C_Q)         0.216     0.724 r  init12/control/fullReg_reg/Q
                         net (fo=17, routed)          0.315     1.039    init12/control/fullReg_reg_0
    SLICE_X10Y161        LUT3 (Prop_lut3_I0_O)        0.043     1.082 f  init12/control/Empty_i_2__4/O
                         net (fo=27, routed)          0.556     1.638    init12/control/fullReg_reg_3
    SLICE_X16Y161        LUT5 (Prop_lut5_I1_O)        0.043     1.681 r  init12/control/transmitValue_i_3__5/O
                         net (fo=38, routed)          0.493     2.173    init12/control/transmitValue_reg_3
    SLICE_X17Y158        LUT5 (Prop_lut5_I3_O)        0.043     2.216 r  init12/control/i__i_134/O
                         net (fo=1, routed)           0.088     2.304    cmpi3/i__i_51_0
    SLICE_X17Y158        LUT6 (Prop_lut6_I5_O)        0.043     2.347 r  cmpi3/i__i_92/O
                         net (fo=1, routed)           0.336     2.683    cmpi3/i__i_92_n_0
    SLICE_X13Y161        LUT6 (Prop_lut6_I5_O)        0.043     2.726 r  cmpi3/i__i_51/O
                         net (fo=1, routed)           0.000     2.726    cmpi3/i__i_51_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.914 r  cmpi3/i__i_36/CO[3]
                         net (fo=1, routed)           0.000     2.914    cmpi3/i__i_36_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.963 r  cmpi3/i__i_28/CO[3]
                         net (fo=1, routed)           0.000     2.963    cmpi3/i__i_28_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.070 r  cmpi3/i__i_14/CO[2]
                         net (fo=7, routed)           0.267     3.337    buffer46/result[0]
    SLICE_X11Y164        LUT2 (Prop_lut2_I1_O)        0.123     3.460 f  buffer46/i__i_9/O
                         net (fo=1, routed)           0.213     3.673    init12/control/Empty_reg_7
    SLICE_X11Y165        LUT6 (Prop_lut6_I0_O)        0.043     3.716 f  init12/control/i__i_2/O
                         net (fo=6, routed)           0.231     3.947    init12/control/fullReg_reg_4
    SLICE_X10Y166        LUT6 (Prop_lut6_I2_O)        0.043     3.990 f  init12/control/join_inputs//i_/O
                         net (fo=3, routed)           0.180     4.170    init12/control/mux23_outs_ready
    SLICE_X11Y164        LUT6 (Prop_lut6_I5_O)        0.043     4.213 r  init12/control/transmitValue_i_3__57/O
                         net (fo=5, routed)           0.354     4.567    buffer56/control/transmitValue_reg_38
    SLICE_X8Y160         LUT6 (Prop_lut6_I4_O)        0.043     4.610 f  buffer56/control/Memory[0][31]_i_2/O
                         net (fo=5, routed)           0.102     4.713    buffer50/control/buffer0_outs_ready
    SLICE_X8Y160         LUT5 (Prop_lut5_I2_O)        0.043     4.756 r  buffer50/control/outputValid_i_3__6/O
                         net (fo=10, routed)          0.390     5.146    fork18/control/generateBlocks[2].regblock/fullReg_reg_rep__0
    SLICE_X9Y156         LUT3 (Prop_lut3_I1_O)        0.043     5.189 r  fork18/control/generateBlocks[2].regblock/fullReg_i_4__2/O
                         net (fo=9, routed)           0.174     5.363    buffer34/control/dataReg_reg[0]_1
    SLICE_X8Y157         LUT5 (Prop_lut5_I2_O)        0.043     5.406 r  buffer34/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.300     5.705    buffer35/E[0]
    SLICE_X6Y157         FDRE                                         r  buffer35/dataReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.470     5.470 r  
                                                      0.000     5.470 r  clk (IN)
                         net (fo=1136, unset)         0.483     5.953    buffer35/clk
    SLICE_X6Y157         FDRE                                         r  buffer35/dataReg_reg[13]/C
                         clock pessimism              0.000     5.953    
                         clock uncertainty           -0.035     5.917    
    SLICE_X6Y157         FDRE (Setup_fdre_C_CE)      -0.169     5.748    buffer35/dataReg_reg[13]
  -------------------------------------------------------------------
                         required time                          5.748    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  0.043    




