Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p011.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.12-s181_1 (64bit) 07/28/2011 22:52 (Linux 2.6)
@(#)CDS: NanoRoute v10.12-s010 NR110720-1815/10_10_USR2-UB (database version 2.30, 124.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v10.12-s013_1 (64bit) 07/27/2011 04:14:35 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.12-s001 (64bit) 07/28/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.12-s010_1 (64bit) Jul 18 2011 22:58:43 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.12-s007
--- Starting "Encounter v10.12-s181_1" on Wed Oct  7 15:35:44 2015 (mem=59.2M) ---
--- Running on co2046-05.ece.iastate.edu (x86_64 w/Linux 2.6.32-573.3.1.el6.x86_64) ---
This version was compiled on Thu Jul 28 22:52:33 PDT 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Reading config file - lab6.enc.dat/lab1.conf
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.02min, mem=34.4M, fe_cpu=0.06min, fe_mem=506.6M) ***
lab1
Loading preference file lab6.enc.dat/enc.pref.tcl ...
Loading mode file lab6.enc.dat/lab1.mode ...
loading place ...
loading route ...
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run restoreDesign with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> setDrawView place
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 538.5M, InitMEM = 538.5M)
Start delay calculation (mem=538.496M)...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=542.887M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 542.8M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 132 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=543.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=563.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=582.6M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3786 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=3880 #term=11358 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 3786 single + 0 double + 0 multi
Total standard cell length = 6.0530 (mm), area = 0.0109 (mm^2)
**WARN: (ENCSP-368):	Found 57  mis-aligned rows. May cause illegal placement.
Average module density = 0.530.
Density for the design = 0.530.
       = stdcell_area 30265 (10895 um^2) / alloc_area 57130 (20567 um^2).
Pin Density = 0.375.
            = total # of pins 11358 / total Instance area 30265.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.395e+04 (8.23e+03 5.71e+03)
              Est.  stn bbox = 1.395e+04 (8.23e+03 5.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.8M
Iteration  2: Total net bbox = 1.395e+04 (8.23e+03 5.71e+03)
              Est.  stn bbox = 1.395e+04 (8.23e+03 5.71e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.8M
Iteration  3: Total net bbox = 1.403e+04 (8.27e+03 5.76e+03)
              Est.  stn bbox = 1.403e+04 (8.27e+03 5.76e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.8M
Iteration  4: Total net bbox = 3.926e+04 (2.24e+04 1.68e+04)
              Est.  stn bbox = 3.926e+04 (2.24e+04 1.68e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 586.8M
Iteration  5: Total net bbox = 4.400e+04 (2.48e+04 1.92e+04)
              Est.  stn bbox = 4.400e+04 (2.48e+04 1.92e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 586.8M
Iteration  6: Total net bbox = 4.232e+04 (2.39e+04 1.84e+04)
              Est.  stn bbox = 4.232e+04 (2.39e+04 1.84e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 586.8M
Iteration  7: Total net bbox = 4.216e+04 (2.37e+04 1.84e+04)
              Est.  stn bbox = 4.752e+04 (2.69e+04 2.06e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 586.9M
Iteration  8: Total net bbox = 4.409e+04 (2.50e+04 1.90e+04)
              Est.  stn bbox = 4.945e+04 (2.83e+04 2.12e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 586.9M
Iteration  9: Total net bbox = 4.374e+04 (2.38e+04 2.00e+04)
              Est.  stn bbox = 4.374e+04 (2.38e+04 2.00e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 587.9M
Iteration 10: Total net bbox = 4.418e+04 (2.42e+04 1.99e+04)
              Est.  stn bbox = 4.951e+04 (2.75e+04 2.21e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 587.0M
Iteration 11: Total net bbox = 4.418e+04 (2.42e+04 1.99e+04)
              Est.  stn bbox = 4.951e+04 (2.75e+04 2.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 587.0M
Iteration 12: Total net bbox = 4.853e+04 (2.72e+04 2.13e+04)
              Est.  stn bbox = 5.396e+04 (3.05e+04 2.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 587.0M
*** cost = 4.853e+04 (2.72e+04 2.13e+04) (cpu for global=0:00:01.3) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.9 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 898 insts, mean move: 0.61 um, max move: 4.60 um
	max move on inst (g123312): (140.40, 126.60) --> (137.60, 128.40)
Placement tweakage begins.
wire length = 4.871e+04 = 2.731e+04 H + 2.140e+04 V
wire length = 4.513e+04 = 2.400e+04 H + 2.113e+04 V
Placement tweakage ends.
move report: tweak moves 1216 insts, mean move: 2.99 um, max move: 32.60 um
	max move on inst (g118990): (188.80, 108.20) --> (163.60, 100.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1772 insts, mean move: 2.23 um, max move: 32.60 um
	max move on inst (g118990): (188.80, 108.20) --> (163.60, 100.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        32.60 um
  inst (g118990) with max move: (188.8, 108.2) -> (163.6, 100.8)
  mean    (X+Y) =         2.23 um
Total instances flipped for WireLenOpt: 50
Total instances flipped, including legalization: 1566
Total instances moved : 1772
*** cpu=0:00:00.2   mem=587.0M  mem(used)=0.0M***
Total net length = 4.512e+04 (2.400e+04 2.112e+04) (ext = 2.672e+03)
*** End of Placement (cpu=0:00:03.6, real=0:00:03.0, mem=587.0M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 66 )
*** Free Virtual Timing Model ...(mem=538.7M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=539.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (514050 384800)
coreBox:    (60000 60000) (454050 324800)
Number of multi-gpin terms=1735, multi-gpins=3795, moved blk term=0/0

Phase 1a route (0:00:00.0 543.1M):
Est net length = 4.846e+04um = 2.554e+04H + 2.291e+04V
Usage: (5.9%H 5.3%V) = (2.962e+04um 4.498e+04um) = (29405 19969)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 545.6M):
Usage: (5.9%H 5.3%V) = (2.955e+04um 4.498e+04um) = (29334 19969)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 545.6M):
Usage: (5.9%H 5.3%V) = (2.952e+04um 4.497e+04um) = (29308 19968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 545.6M):
Usage: (5.9%H 5.3%V) = (2.952e+04um 4.497e+04um) = (29308 19968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 546.2M):
Usage: (5.9%H 5.3%V) = (2.952e+04um 4.497e+04um) = (29308 19968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (5.9%H 5.3%V) = (2.952e+04um 4.497e+04um) = (29308 19968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.00%
  7:	0	 0.00%	3	 0.01%
  8:	0	 0.00%	15	 0.07%
  9:	2	 0.01%	26	 0.13%
 10:	14	 0.07%	98	 0.48%
 11:	57	 0.28%	281	 1.36%
 12:	102	 0.49%	708	 3.44%
 13:	191	 0.93%	1574	 7.64%
 14:	281	 1.36%	2417	11.73%
 15:	493	 2.39%	3078	14.93%
 16:	782	 3.79%	7199	34.93%
 17:	1005	 4.88%	2330	11.31%
 18:	1024	 4.97%	0	 0.00%
 19:	911	 4.42%	0	 0.00%
 20:	15748	76.41%	2880	13.97%

Global route (cpu=0.0s real=0.0s 543.7M)
Phase 1l route (0:00:00.1 542.8M):


*** After '-updateRemainTrks' operation: 

Usage: (6.0%H 5.3%V) = (2.969e+04um 4.525e+04um) = (29479 20087)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	2	 0.01%
  6:	0	 0.00%	1	 0.00%
  7:	0	 0.00%	5	 0.02%
  8:	0	 0.00%	17	 0.08%
  9:	2	 0.01%	36	 0.17%
 10:	17	 0.08%	105	 0.51%
 11:	57	 0.28%	274	 1.33%
 12:	107	 0.52%	713	 3.46%
 13:	193	 0.94%	1578	 7.66%
 14:	278	 1.35%	2392	11.61%
 15:	508	 2.46%	3080	14.94%
 16:	777	 3.77%	7197	34.92%
 17:	996	 4.83%	2330	11.31%
 18:	1020	 4.95%	0	 0.00%
 19:	916	 4.44%	0	 0.00%
 20:	15739	76.37%	2880	13.97%



*** Completed Phase 1 route (0:00:00.1 540.9M) ***


Total length: 5.001e+04um, number of vias: 21651
M1(H) length: 8.149e+01um, number of vias: 11306
M2(V) length: 2.188e+04um, number of vias: 9891
M3(H) length: 2.480e+04um, number of vias: 397
M4(V) length: 2.751e+03um, number of vias: 53
M5(H) length: 4.964e+02um, number of vias: 4
M6(V) length: 9.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 544.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=544.8M) ***
Peak Memory Usage was 551.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=544.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 544.8M **
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> addRing -spacing_bottom 1.8 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 1.8 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 9.9 -around core -jog_distance 0.1 -offset_bottom 0.1 -layer_top M1 -threshold 0.1 -offset_left 0.1 -spacing_right 1.8 -spacing_left 1.8 -offset_right 0.1 -offset_top 0.1 -layer_right M2 -stacked_via_bottom_layer M1 -layer_left M2

The power planner created 8 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=549.6M) ***
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to co2046-05.ece.iastate.edu 32995 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 561.7M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=564.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=564.0M) ***

Extraction called for design 'lab1' of instances=3786 and nets=3912 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 564.000M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.298  |
|           TNS (ns):| -16.294 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.976%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 574.4M **
*** Starting optimizing excluded clock nets MEM= 574.4M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 574.4M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=575.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.298  |
|           TNS (ns):| -16.294 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.976%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 575.5M **
*** Starting optFanout (575.5M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=575.5M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.529757
Start fixing timing ... (0:00:00.1 575.9M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 576.5M)

Summary:
3 buffers added on 2 nets (with 11 drivers resized)

Density after buffering = 0.532785
default core: bins with density >  0.75 =    0 % ( 0 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:01.0
move report: preRPlace moves 206 insts, mean move: 0.49 um, max move: 4.00 um
	max move on inst (g116720): (128.20, 64.00) --> (126.00, 62.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 206 insts, mean move: 0.49 um, max move: 4.00 um
	max move on inst (g116720): (128.20, 64.00) --> (126.00, 62.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.00 um
  inst (g116720) with max move: (128.2, 64) -> (126, 62.2)
  mean    (X+Y) =         0.49 um
Total instances moved : 206
*** cpu=0:00:00.1   mem=576.5M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:00.5 576.5M)

Re-routed 0 nets
Extraction called for design 'lab1' of instances=3789 and nets=3915 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 576.234M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 575.3M, InitMEM = 575.3M)
Start delay calculation (mem=575.336M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=575.727M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 575.7M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=576.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.298  |
|           TNS (ns):| -16.292 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.278%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 576.3M **
*** Timing NOT met, worst failing slack is -1.298
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 53.278% **

*** starting 1-st resizing pass: 3799 instances 
*** starting 2-nd resizing pass: 3780 instances 
*** starting 3-rd resizing pass: 3343 instances 
*** starting 4-th resizing pass: 2643 instances 
*** starting 5-th resizing pass: 942 instances 
*** starting 6-th resizing pass: 311 instances 
*** starting 7-th resizing pass: 67 instances 


** Summary: Buffer Deletion = 1 Declone = 0 Downsize = 592 Upsize = 1309 **
** Density Change = 0.009% **
** Density after transform = 53.270% **
*** Finish transform (0:00:02.8) ***
*** Starting sequential cell resizing ***
density before resizing = 53.270%
*summary:     10 instances changed cell type
density after resizing = 53.329%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=578.6M) ***
density before resizing = 53.329%
density after resizing = 53.329%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =    0 % ( 0 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 599 insts, mean move: 0.40 um, max move: 2.20 um
	max move on inst (g118144): (149.00, 117.40) --> (148.60, 119.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 599 insts, mean move: 0.40 um, max move: 2.20 um
	max move on inst (g118144): (149.00, 117.40) --> (148.60, 119.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.20 um
  inst (g118144) with max move: (149, 117.4) -> (148.6, 119.2)
  mean    (X+Y) =         0.40 um
Total instances moved : 599
*** cpu=0:00:00.1   mem=578.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=578.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (514050 384800)
coreBox:    (60000 60000) (454050 324800)
Number of multi-gpin terms=1661, multi-gpins=3644, moved blk term=0/0

Phase 1a route (0:00:00.0 581.2M):
Est net length = 4.878e+04um = 2.580e+04H + 2.298e+04V
Usage: (6.0%H 5.6%V) = (2.994e+04um 4.536e+04um) = (29732 20147)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 583.7M):
Usage: (6.0%H 5.6%V) = (2.987e+04um 4.534e+04um) = (29659 20147)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 583.7M):
Usage: (6.0%H 5.6%V) = (2.984e+04um 4.532e+04um) = (29628 20141)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 583.7M):
Usage: (6.0%H 5.6%V) = (2.984e+04um 4.532e+04um) = (29628 20141)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 584.2M):
Usage: (6.0%H 5.6%V) = (2.984e+04um 4.532e+04um) = (29628 20141)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.0%H 5.6%V) = (2.984e+04um 4.532e+04um) = (29628 20141)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.00%
  7:	0	 0.00%	3	 0.01%
  8:	0	 0.00%	10	 0.05%
  9:	4	 0.02%	35	 0.17%
 10:	14	 0.07%	84	 0.41%
 11:	47	 0.23%	305	 1.48%
 12:	111	 0.54%	874	 4.24%
 13:	191	 0.93%	1571	 7.62%
 14:	323	 1.57%	2553	12.39%
 15:	542	 2.63%	3078	14.93%
 16:	710	 3.44%	7053	34.22%
 17:	1045	 5.07%	2163	10.49%
 18:	990	 4.80%	0	 0.00%
 19:	879	 4.26%	0	 0.00%
 20:	15754	76.44%	2880	13.97%

Global route (cpu=0.0s real=0.0s 581.7M)
Phase 1l route (0:00:00.1 580.7M):


*** After '-updateRemainTrks' operation: 

Usage: (6.0%H 5.7%V) = (3.000e+04um 4.554e+04um) = (29785 20231)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.00%
  7:	0	 0.00%	6	 0.03%
  8:	0	 0.00%	10	 0.05%
  9:	5	 0.02%	45	 0.22%
 10:	14	 0.07%	96	 0.47%
 11:	52	 0.25%	299	 1.45%
 12:	111	 0.54%	860	 4.17%
 13:	192	 0.93%	1580	 7.67%
 14:	330	 1.60%	2540	12.32%
 15:	547	 2.65%	3081	14.95%
 16:	704	 3.42%	7049	34.20%
 17:	1036	 5.03%	2163	10.49%
 18:	994	 4.82%	0	 0.00%
 19:	878	 4.26%	0	 0.00%
 20:	15747	76.40%	2880	13.97%



*** Completed Phase 1 route (0:00:00.1 579.0M) ***


Total length: 5.040e+04um, number of vias: 21820
M1(H) length: 8.560e+01um, number of vias: 11310
M2(V) length: 2.183e+04um, number of vias: 10081
M3(H) length: 2.509e+04um, number of vias: 384
M4(V) length: 2.917e+03um, number of vias: 45
M5(H) length: 4.781e+02um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 578.6M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=578.6M) ***
Peak Memory Usage was 589.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=578.6M) ***

Extraction called for design 'lab1' of instances=3788 and nets=3914 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 578.637M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 577.7M, InitMEM = 577.7M)
Start delay calculation (mem=577.738M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=578.129M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 578.1M) ***

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=578.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.206  |
|           TNS (ns):| -14.500 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.329%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 578.4M **
*** Timing NOT met, worst failing slack is -1.206
*** Check timing (0:00:00.0)
Started binary server on port 37005
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.5333
Max route overflow : 0.0000
Current slack : -1.206 ns, density : 0.5333  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.5333  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.5335  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.5335  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.196 ns, density : 0.5335  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.196 ns, density : 0.5335  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.196 ns, density : 0.5335  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Peforming hill climbing technique
Current slack : -1.205 ns, density : 0.5359  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.201 ns, density : 0.5375  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.5496  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.192 ns, density : 0.5537  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:20.3 mem=593.1M) ***
default core: bins with density >  0.75 = 6.06 % ( 4 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 1792 insts, mean move: 0.65 um, max move: 4.40 um
	max move on inst (g116872): (125.20, 137.60) --> (126.80, 140.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1792 insts, mean move: 0.65 um, max move: 4.40 um
	max move on inst (g116872): (125.20, 137.60) --> (126.80, 140.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.40 um
  inst (g116872) with max move: (125.2, 137.6) -> (126.8, 140.4)
  mean    (X+Y) =         0.65 um
Total instances moved : 1792
*** cpu=0:00:00.2   mem=593.1M  mem(used)=0.0M***
*** maximum move = 4.4um ***
*** Finished refinePlace (0:00:20.6 mem=593.1M) ***
*** Done re-routing un-routed nets (593.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:20.6 mem=593.1M) ***
*** Finished delays update (0:00:20.7 mem=593.1M) ***
Current slack : -1.191 ns, density : 0.5621  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.187 ns, density : 0.5646  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.187 ns, density : 0.5646  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.187 ns, density : 0.5646  End_Point: oR_reg[16]/D
Current slack : -1.187 ns, density : 0.5646  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.187 ns, density : 0.5673  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.190 ns, density : 0.5740  End_Point: oR_reg[16]/D
Current slack : -1.186 ns, density : 0.5764  End_Point: oR_reg[16]/D
Current slack : -1.186 ns, density : 0.5764  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.182 ns, density : 0.5764  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.182 ns, density : 0.5764  End_Point: oR_reg[16]/D
Current slack : -1.182 ns, density : 0.5764  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.181 ns, density : 0.5784  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.181 ns, density : 0.5787  End_Point: oR_reg[16]/D
Current slack : -1.180 ns, density : 0.5809  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.180 ns, density : 0.5818  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.180 ns, density : 0.5874  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.180 ns, density : 0.5893  End_Point: oR_reg[16]/D
Current slack : -1.180 ns, density : 0.5906  End_Point: oR_reg[16]/D
Current slack : -1.180 ns, density : 0.5906  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.5896  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.5898  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.5898  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.5905  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.5914  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.5914  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.5916  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.6012  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.171 ns, density : 0.6037  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.167 ns, density : 0.6022  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.167 ns, density : 0.6022  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.167 ns, density : 0.6022  End_Point: oR_reg[16]/D
Current slack : -1.167 ns, density : 0.6022  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:47.0 mem=594.1M) ***
default core: bins with density >  0.75 = 13.6 % ( 9 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 1966 insts, mean move: 0.68 um, max move: 4.60 um
	max move on inst (FE_RC_1434_0): (168.60, 110.00) --> (170.40, 112.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1966 insts, mean move: 0.68 um, max move: 4.60 um
	max move on inst (FE_RC_1434_0): (168.60, 110.00) --> (170.40, 112.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.60 um
  inst (FE_RC_1434_0) with max move: (168.6, 110) -> (170.4, 112.8)
  mean    (X+Y) =         0.68 um
Total instances moved : 1966
*** cpu=0:00:00.2   mem=594.2M  mem(used)=0.0M***
*** maximum move = 4.6um ***
*** Finished refinePlace (0:00:47.2 mem=594.1M) ***
*** Done re-routing un-routed nets (594.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:47.3 mem=594.1M) ***
*** Finished delays update (0:00:47.4 mem=594.1M) ***
Current slack : -1.168 ns, density : 0.5965  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.168 ns, density : 0.5967  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.168 ns, density : 0.5991  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.168 ns, density : 0.5998  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.167 ns, density : 0.6012  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.166 ns, density : 0.6007  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.166 ns, density : 0.6007  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.166 ns, density : 0.6005  End_Point: oR_reg[15]/D
Current slack : -1.166 ns, density : 0.6004  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.166 ns, density : 0.6018  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.166 ns, density : 0.6047  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.166 ns, density : 0.6047  End_Point: oR_reg[15]/D
Current slack : -1.166 ns, density : 0.6063  End_Point: oR_reg[16]/D
Current slack : -1.166 ns, density : 0.6063  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6064  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6064  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6064  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6069  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6070  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:01:00 mem=594.1M) ***
default core: bins with density >  0.75 = 18.2 % ( 12 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 1595 insts, mean move: 0.59 um, max move: 3.80 um
	max move on inst (FE_OCP_RBC321_n_4447): (205.40, 122.00) --> (206.40, 119.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1595 insts, mean move: 0.59 um, max move: 3.80 um
	max move on inst (FE_OCP_RBC321_n_4447): (205.40, 122.00) --> (206.40, 119.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.80 um
  inst (FE_OCP_RBC321_n_4447) with max move: (205.4, 122) -> (206.4, 119.2)
  mean    (X+Y) =         0.59 um
Total instances moved : 1595
*** cpu=0:00:00.2   mem=594.2M  mem(used)=0.1M***
*** maximum move = 3.8um ***
*** Finished refinePlace (0:01:01 mem=594.1M) ***
*** Done re-routing un-routed nets (594.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:01 mem=594.1M) ***
*** Finished delays update (0:01:01 mem=594.1M) ***
Current slack : -1.165 ns, density : 0.6083  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6087  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6113  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6127  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6135  End_Point: oR_reg[16]/D
Current slack : -1.165 ns, density : 0.6135  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6122  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6122  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6121  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6134  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6144  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6144  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6144  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:01:07 mem=594.1M) ***
default core: bins with density >  0.75 = 19.7 % ( 13 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 1117 insts, mean move: 0.42 um, max move: 3.40 um
	max move on inst (FE_RC_2065_0): (154.60, 62.20) --> (156.20, 64.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1117 insts, mean move: 0.42 um, max move: 3.40 um
	max move on inst (FE_RC_2065_0): (154.60, 62.20) --> (156.20, 64.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.40 um
  inst (FE_RC_2065_0) with max move: (154.6, 62.2) -> (156.2, 64)
  mean    (X+Y) =         0.42 um
Total instances moved : 1117
*** cpu=0:00:00.2   mem=595.3M  mem(used)=0.1M***
*** maximum move = 3.4um ***
*** Finished refinePlace (0:01:08 mem=595.2M) ***
*** Starting trialRoute (mem=595.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (514050 384800)
coreBox:    (60000 60000) (454050 324800)
Number of multi-gpin terms=2206, multi-gpins=4779, moved blk term=0/0

Phase 1a route (0:00:00.0 597.8M):
Est net length = 5.702e+04um = 3.170e+04H + 2.532e+04V
Usage: (7.3%H 6.3%V) = (3.649e+04um 5.122e+04um) = (36280 22672)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 600.3M):
Usage: (7.3%H 6.3%V) = (3.640e+04um 5.122e+04um) = (36185 22672)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 600.3M):
Usage: (7.3%H 6.3%V) = (3.635e+04um 5.120e+04um) = (36136 22664)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 600.3M):
Usage: (7.3%H 6.3%V) = (3.635e+04um 5.120e+04um) = (36136 22664)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 600.9M):
Usage: (7.3%H 6.3%V) = (3.635e+04um 5.120e+04um) = (36136 22664)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.3%H 6.3%V) = (3.635e+04um 5.120e+04um) = (36136 22664)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.00%	0	 0.00%
  6:	3	 0.01%	4	 0.02%
  7:	11	 0.05%	3	 0.01%
  8:	25	 0.12%	19	 0.09%
  9:	33	 0.16%	46	 0.22%
 10:	54	 0.26%	160	 0.78%
 11:	93	 0.45%	411	 1.99%
 12:	128	 0.62%	1088	 5.28%
 13:	275	 1.33%	1817	 8.82%
 14:	421	 2.04%	2514	12.20%
 15:	660	 3.20%	2842	13.79%
 16:	759	 3.68%	6741	32.71%
 17:	811	 3.93%	2085	10.12%
 18:	861	 4.18%	0	 0.00%
 19:	786	 3.81%	0	 0.00%
 20:	15689	76.12%	2880	13.97%

Global route (cpu=0.0s real=0.0s 598.4M)
Phase 1l route (0:00:00.1 597.5M):


*** After '-updateRemainTrks' operation: 

Usage: (7.4%H 6.4%V) = (3.666e+04um 5.144e+04um) = (36444 22775)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.00%	2	 0.01%
  6:	5	 0.02%	4	 0.02%
  7:	12	 0.06%	13	 0.06%
  8:	30	 0.15%	22	 0.11%
  9:	36	 0.17%	45	 0.22%
 10:	54	 0.26%	163	 0.79%
 11:	96	 0.47%	427	 2.07%
 12:	139	 0.67%	1083	 5.25%
 13:	273	 1.32%	1764	 8.56%
 14:	423	 2.05%	2548	12.36%
 15:	655	 3.18%	2833	13.75%
 16:	758	 3.68%	6743	32.72%
 17:	804	 3.90%	2083	10.11%
 18:	852	 4.13%	0	 0.00%
 19:	788	 3.82%	0	 0.00%
 20:	15684	76.10%	2880	13.97%



*** Completed Phase 1 route (0:00:00.2 595.5M) ***


Total length: 5.892e+04um, number of vias: 24852
M1(H) length: 9.813e+01um, number of vias: 12642
M2(V) length: 2.267e+04um, number of vias: 11444
M3(H) length: 2.944e+04um, number of vias: 602
M4(V) length: 4.662e+03um, number of vias: 160
M5(H) length: 2.032e+03um, number of vias: 4
M6(V) length: 1.360e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 596.2M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=596.2M) ***
Peak Memory Usage was 606.4M 
*** Finished trialRoute (cpu=0:00:00.3 mem=596.2M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:08 mem=595.6M) ***
*** Finished delays update (0:01:08 mem=596.2M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:02:21 real=0:04:06 (29009 evaluations)
*** Done optCritPath (cpu=0:03:29 real=0:04:09 mem=595.90M) ***

------------------------------------------------------------
     Summary (cpu=1.15min real=4.15min mem=593.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.172  |
|           TNS (ns):| -14.067 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.511%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:34, real = 0:04:14, mem = 593.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:35, real = 0:04:14, mem = 593.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.172  | -1.172  | -0.383  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -14.067 | -14.067 | -2.577  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |   17    |   11    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.511%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:35, real = 0:04:15, mem = 594.4M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 599.8M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=609.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=609.8M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 609.8M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 609.8M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=609.8M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (49) instances, and (0) nets in Clock iCLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=609.8M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** Removed (0) buffers and (0) inverters in Clock iCLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 609.824M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=609.8M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 609.824M)

Start to trace clock trees ...
*** Begin Tracer (mem=609.8M) ***
Tracing Clock iCLK ...
*** End Tracer (mem=610.8M) ***
***** Allocate Obstruction Memory  Finished (MEM: 609.824M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock iCLK has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.810000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (iCLK) Structure
Max. Skew           : 32(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVD0) (BUFFD0) (BUFFD1) (INVD1) (INVD2) (BUFFD2) (BUFFD3) (INVD3) (BUFFD4) (INVD4) (INVD6) (BUFFD6) (INVD8) (BUFFD8) (BUFFD12) (INVD12) (BUFFD16) (INVD16) (BUFFD20) (INVD20) (BUFFD24) (INVD24) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 49
Nr.          Rising  Sync Pins  : 49
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (iCLK)
Output_Net: (iCLK)   
**** CK_START: TopDown Tree Construction for iCLK (49-leaf) (mem=609.8M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=7[64,71*] N49 B2 G1 A21(21.3) L[3,3] C2/1 score=19434 cpu=0:00:00.0 mem=610M 

**** CK_END: TopDown Tree Construction for iCLK (cpu=0:00:00.6, real=0:00:00.0, mem=609.8M)



**** CK_START: Update Database (mem=609.8M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=609.8M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.810000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 472 insts, mean move: 0.35 um, max move: 3.60 um
	max move on inst (g502): (167.80, 31.80) --> (168.60, 34.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 472 insts, mean move: 0.35 um, max move: 3.60 um
	max move on inst (g502): (167.80, 31.80) --> (168.60, 34.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.60 um
  inst (g502) with max move: (167.8, 31.8) -> (168.6, 34.6)
  mean    (X+Y) =         0.35 um
Total instances moved : 472
*** cpu=0:00:00.2   mem=601.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 601.145M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.2 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A0_reg[6]/CP 70.8(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 64.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 64.7~70.8(ps)          0~10(ps)            
Fall Phase Delay               : 57.7~63.9(ps)          0~10(ps)            
Trig. Edge Skew                : 6.1(ps)                32(ps)              
Rise Skew                      : 6.1(ps)                
Fall Skew                      : 6.2(ps)                
Max. Rise Buffer Tran.         : 21.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 14.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 71.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 46(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 21.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 71.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 45.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
Reducing the latency of clock tree 'iCLK' ...

Calculating pre-route downstream delay for clock tree 'iCLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'iCLK__L1_I0' from (327200 63600) to (299600 91200)
MaxTriggerDelay: 69.8 (ps)
MinTriggerDelay: 63.7 (ps)
Skew: 6.1 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=601.1M) ***
Reducing the skew of clock tree 'iCLK' ...

MaxTriggerDelay: 69.8 (ps)
MinTriggerDelay: 63.7 (ps)
Skew: 6.1 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=601.1M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 1 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=601.1M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 295 insts, mean move: 0.28 um, max move: 2.80 um
	max move on inst (g116502): (144.80, 45.60) --> (142.00, 45.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 295 insts, mean move: 0.28 um, max move: 2.80 um
	max move on inst (g116502): (144.80, 45.60) --> (142.00, 45.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.80 um
  inst (g116502) with max move: (144.8, 45.6) -> (142, 45.6)
  mean    (X+Y) =         0.28 um
Total instances moved : 295
*** cpu=0:00:00.2   mem=601.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 601.145M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A0_reg[6]/CP 70.1(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 63.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 63.8~70.1(ps)          0~10(ps)            
Fall Phase Delay               : 56.4~62.6(ps)          0~10(ps)            
Trig. Edge Skew                : 6.3(ps)                32(ps)              
Rise Skew                      : 6.3(ps)                
Fall Skew                      : 6.2(ps)                
Max. Rise Buffer Tran.         : 19.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 72.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 46.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 72(ps)                 0(ps)               
Min. Fall Sink Tran.           : 45.8(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.2 real=0:00:00.0 mem=601.1M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=601.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 601.145M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A0_reg[6]/CP 70.1(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 63.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 63.8~70.1(ps)          0~10(ps)            
Fall Phase Delay               : 56.4~62.6(ps)          0~10(ps)            
Trig. Edge Skew                : 6.3(ps)                32(ps)              
Rise Skew                      : 6.3(ps)                
Fall Skew                      : 6.2(ps)                
Max. Rise Buffer Tran.         : 19.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.9(ps)               200(ps)             
Max. Rise Sink Tran.           : 72.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 46.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 72(ps)                 0(ps)               
Min. Fall Sink Tran.           : 45.8(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 15:42:47 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 601.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 15:42:56 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 15:42:56 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         738         223        5504    32.43%
#  Metal 2        V        1068         216        5504    14.10%
#  Metal 3        H         961           0        5504     0.00%
#  Metal 4        V        1285           0        5504     0.00%
#  Metal 5        H         961           0        5504     0.00%
#  Metal 6        V        1285           0        5504     0.00%
#  Metal 7        H         240           0        5504     0.00%
#  Metal 8        V         321           0        5504     0.00%
#  --------------------------------------------------------------
#  Total                   6859       5.01%  44032     5.82%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 676.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1017 um.
#Total half perimeter of net bounding box = 435 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 576 um.
#Total wire length on LAYER M4 = 441 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 164
#Up-Via Summary (total 164):
#           
#-----------------------
#  Metal 1           51
#  Metal 2           52
#  Metal 3           61
#-----------------------
#                   164 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 31.00 (Mb)
#Total memory = 676.00 (Mb)
#Peak memory = 708.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 3.9% of the total area was rechecked for DRC, and 31.8% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 682.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 682.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 986 um.
#Total half perimeter of net bounding box = 435 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 11 um.
#Total wire length on LAYER M3 = 538 um.
#Total wire length on LAYER M4 = 437 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 167
#Total number of multi-cut vias = 2 (  1.2%)
#Total number of single cut vias = 165 ( 98.8%)
#Up-Via Summary (total 167):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          51 ( 96.2%)         2 (  3.8%)         53
#  Metal 2          53 (100.0%)         0 (  0.0%)         53
#  Metal 3          61 (100.0%)         0 (  0.0%)         61
#-----------------------------------------------------------
#                  165 ( 98.8%)         2 (  1.2%)        167 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 676.00 (Mb)
#Peak memory = 708.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 73.00 (Mb)
#Total memory = 674.00 (Mb)
#Peak memory = 708.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 15:42:57 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A0_reg[6]/CP 69.4(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 62.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 62.9~69.4(ps)          0~10(ps)            
Fall Phase Delay               : 55.9~62.3(ps)          0~10(ps)            
Trig. Edge Skew                : 6.5(ps)                32(ps)              
Rise Skew                      : 6.5(ps)                
Fall Skew                      : 6.4(ps)                
Max. Rise Buffer Tran.         : 19.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 69.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 69(ps)                 0(ps)               
Min. Fall Sink Tran.           : 44(ps)                 0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'iCLK' ...

Calculating clk-route-only downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=674.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=674.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A0_reg[6]/CP 69.4(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 62.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 62.9~69.4(ps)          0~10(ps)            
Fall Phase Delay               : 55.9~62.3(ps)          0~10(ps)            
Trig. Edge Skew                : 6.5(ps)                32(ps)              
Rise Skew                      : 6.5(ps)                
Fall Skew                      : 6.4(ps)                
Max. Rise Buffer Tran.         : 19.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 69.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 44.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 69(ps)                 0(ps)               
Min. Fall Sink Tran.           : 44(ps)                 0(ps)               


Clock iCLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide lab1.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:10.7, real=0:00:11.0, mem=674.4M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=674.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 3 nets with 1 extra space.
routingBox: (0 0) (514050 384800)
coreBox:    (60000 60000) (454050 324800)
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=2210, multi-gpins=4785, moved blk term=0/0

Phase 1a route (0:00:00.0 676.6M):
Est net length = 5.641e+04um = 3.141e+04H + 2.499e+04V
Usage: (7.6%H 6.5%V) = (3.793e+04um 5.251e+04um) = (37715 23245)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 679.1M):
Usage: (7.6%H 6.5%V) = (3.783e+04um 5.252e+04um) = (37618 23245)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 679.1M):
Usage: (7.6%H 6.5%V) = (3.779e+04um 5.249e+04um) = (37578 23236)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 679.1M):
Usage: (7.6%H 6.5%V) = (3.779e+04um 5.249e+04um) = (37578 23236)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 679.6M):
Usage: (7.6%H 6.5%V) = (3.779e+04um 5.249e+04um) = (37578 23236)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.6%H 6.5%V) = (3.779e+04um 5.249e+04um) = (37578 23236)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.00%	0	 0.00%
  6:	2	 0.01%	1	 0.00%
  7:	15	 0.07%	5	 0.02%
  8:	25	 0.12%	23	 0.11%
  9:	48	 0.23%	62	 0.30%
 10:	71	 0.34%	177	 0.86%
 11:	103	 0.50%	480	 2.33%
 12:	176	 0.85%	1105	 5.36%
 13:	322	 1.56%	1851	 8.98%
 14:	463	 2.25%	2468	11.97%
 15:	679	 3.29%	2762	13.40%
 16:	735	 3.57%	6706	32.54%
 17:	736	 3.57%	2090	10.14%
 18:	794	 3.85%	0	 0.00%
 19:	766	 3.72%	0	 0.00%
 20:	15674	76.05%	2880	13.97%

Global route (cpu=0.1s real=0.0s 677.1M)
Phase 1l route (0:00:00.1 676.1M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.6%H 6.5%V) = (3.808e+04um 5.270e+04um) = (37872 23335)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.00%	0	 0.00%
  6:	3	 0.01%	3	 0.01%
  7:	18	 0.09%	11	 0.05%
  8:	28	 0.14%	35	 0.17%
  9:	54	 0.26%	56	 0.27%
 10:	72	 0.35%	184	 0.89%
 11:	104	 0.50%	475	 2.30%
 12:	188	 0.91%	1120	 5.43%
 13:	322	 1.56%	1804	 8.75%
 14:	458	 2.22%	2486	12.06%
 15:	675	 3.28%	2759	13.39%
 16:	734	 3.56%	6707	32.54%
 17:	726	 3.52%	2090	10.14%
 18:	789	 3.83%	0	 0.00%
 19:	768	 3.73%	0	 0.00%
 20:	15670	76.03%	2880	13.97%



*** Completed Phase 1 route (0:00:00.1 674.4M) ***


Total length: 5.935e+04um, number of vias: 24906
M1(H) length: 9.813e+01um, number of vias: 12646
M2(V) length: 2.255e+04um, number of vias: 11467
M3(H) length: 2.969e+04um, number of vias: 646
M4(V) length: 4.969e+03um, number of vias: 147
M5(H) length: 2.055e+03um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 674.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=674.4M) ***
Peak Memory Usage was 685.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=674.4M) ***

Extraction called for design 'lab1' of instances=4407 and nets=4525 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 674.371M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree iCLK.

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A0_reg[6]/CP 55.9(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 50.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 50.5~55.9(ps)          0~10(ps)            
Fall Phase Delay               : 45.4~50.8(ps)          0~10(ps)            
Trig. Edge Skew                : 5.4(ps)                32(ps)              
Rise Skew                      : 5.4(ps)                
Fall Skew                      : 5.4(ps)                
Max. Rise Buffer Tran.         : 18.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 11.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 57.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 37.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 11.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 56.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=674.4M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'iCLK' ...

Calculating post-route downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=674.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=674.4M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A0_reg[6]/CP 55.9(ps)
Min trig. edge delay at sink(R): B0_reg[7]/CP 50.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 50.5~55.9(ps)          0~10(ps)            
Fall Phase Delay               : 45.4~50.8(ps)          0~10(ps)            
Trig. Edge Skew                : 5.4(ps)                32(ps)              
Rise Skew                      : 5.4(ps)                
Fall Skew                      : 5.4(ps)                
Max. Rise Buffer Tran.         : 18.1(ps)               200(ps)             
Max. Fall Buffer Tran.         : 11.5(ps)               200(ps)             
Max. Rise Sink Tran.           : 57.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 37.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 11.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 56.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.7(ps)               0(ps)               


Generating Clock Analysis Report lab1.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.4, real=0:00:00.0, mem=674.4M) ***
**clockDesign ... cpu = 0:00:11, real = 0:00:11, mem = 674.4M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to co2046-05.ece.iastate.edu 55567 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 693.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=693.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=693.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.174  |
|           TNS (ns):| -14.079 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.623%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 694.9M **
*** Starting optimizing excluded clock nets MEM= 694.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 694.9M) ***
*** Starting optimizing excluded clock nets MEM= 694.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 694.9M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
** Density before transform = 61.623% **

*** starting 1-st resizing pass: 4403 instances 
*** starting 2-nd resizing pass: 4385 instances 
*** starting 3-rd resizing pass: 3055 instances 
*** starting 4-th resizing pass: 1856 instances 
*** starting 5-th resizing pass: 560 instances 
*** starting 6-th resizing pass: 86 instances 
*** starting 7-th resizing pass: 34 instances 


** Summary: Buffer Deletion = 2 Declone = 8 Downsize = 374 Upsize = 835 **
** Density Change = 0.737% **
** Density after transform = 60.886% **
*** Finish transform (0:00:02.2) ***
density before resizing = 60.886%
density after resizing = 60.886%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 18.2 % ( 12 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 810 insts, mean move: 0.35 um, max move: 1.80 um
	max move on inst (g125398): (128.00, 108.20) --> (126.20, 108.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 810 insts, mean move: 0.35 um, max move: 1.80 um
	max move on inst (g125398): (128.00, 108.20) --> (126.20, 108.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.80 um
  inst (g125398) with max move: (128, 108.2) -> (126.2, 108.2)
  mean    (X+Y) =         0.35 um
Total instances moved : 810
*** cpu=0:00:00.2   mem=695.0M  mem(used)=0.1M***
*** Starting trialRoute (mem=694.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 3 nets with 1 extra space.
routingBox: (0 0) (514050 384800)
coreBox:    (60000 60000) (454050 324800)
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=2161, multi-gpins=4716, moved blk term=0/0

Phase 1a route (0:00:00.0 697.4M):
Est net length = 5.632e+04um = 3.140e+04H + 2.492e+04V
Usage: (7.6%H 6.5%V) = (3.792e+04um 5.236e+04um) = (37707 23179)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 700.0M):
Usage: (7.6%H 6.5%V) = (3.782e+04um 5.237e+04um) = (37612 23179)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 700.0M):
Usage: (7.6%H 6.5%V) = (3.779e+04um 5.234e+04um) = (37583 23169)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 700.0M):
Usage: (7.6%H 6.5%V) = (3.779e+04um 5.234e+04um) = (37583 23169)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 700.6M):
Usage: (7.6%H 6.5%V) = (3.779e+04um 5.234e+04um) = (37583 23169)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.6%H 6.5%V) = (3.779e+04um 5.234e+04um) = (37583 23169)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.00%	0	 0.00%
  6:	9	 0.04%	1	 0.00%
  7:	13	 0.06%	7	 0.03%
  8:	30	 0.15%	23	 0.11%
  9:	44	 0.21%	55	 0.27%
 10:	63	 0.31%	172	 0.83%
 11:	109	 0.53%	496	 2.41%
 12:	180	 0.87%	1137	 5.52%
 13:	314	 1.52%	1754	 8.51%
 14:	471	 2.29%	2513	12.19%
 15:	666	 3.23%	2777	13.47%
 16:	738	 3.58%	6677	32.40%
 17:	727	 3.53%	2118	10.28%
 18:	814	 3.95%	0	 0.00%
 19:	782	 3.79%	0	 0.00%
 20:	15649	75.93%	2880	13.97%

Global route (cpu=0.1s real=0.0s 698.1M)
Phase 1l route (0:00:00.1 697.2M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.7%H 6.5%V) = (3.809e+04um 5.262e+04um) = (37881 23291)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.00%	0	 0.00%
  5:	1	 0.00%	0	 0.00%
  6:	9	 0.04%	3	 0.01%
  7:	15	 0.07%	13	 0.06%
  8:	37	 0.18%	33	 0.16%
  9:	42	 0.20%	56	 0.27%
 10:	68	 0.33%	185	 0.90%
 11:	109	 0.53%	496	 2.41%
 12:	186	 0.90%	1129	 5.48%
 13:	312	 1.51%	1716	 8.33%
 14:	476	 2.31%	2529	12.27%
 15:	664	 3.22%	2772	13.45%
 16:	735	 3.57%	6680	32.41%
 17:	717	 3.48%	2118	10.28%
 18:	813	 3.94%	0	 0.00%
 19:	779	 3.78%	0	 0.00%
 20:	15646	75.91%	2880	13.97%



*** Completed Phase 1 route (0:00:00.2 695.2M) ***


Total length: 5.928e+04um, number of vias: 24894
M1(H) length: 9.397e+01um, number of vias: 12626
M2(V) length: 2.246e+04um, number of vias: 11472
M3(H) length: 2.990e+04um, number of vias: 652
M4(V) length: 4.939e+03um, number of vias: 140
M5(H) length: 1.845e+03um, number of vias: 4
M6(V) length: 3.640e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 694.9M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=694.9M) ***
Peak Memory Usage was 706.1M 
*** Finished trialRoute (cpu=0:00:00.3 mem=694.9M) ***

Extraction called for design 'lab1' of instances=4397 and nets=4515 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 694.906M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 694.0M, InitMEM = 694.0M)
Start delay calculation (mem=694.023M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=694.414M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 694.4M) ***

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=694.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.161  |
|           TNS (ns):| -14.054 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.886%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 694.9M **
Started binary server on port 57992
*** Starting optCritPath ***
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
Density : 0.6089
Max route overflow : 0.0000
Current slack : -1.161 ns, density : 0.6089  End_Point: oR_reg[15]/D
Current slack : -1.161 ns, density : 0.6089  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.161 ns, density : 0.6089  End_Point: oR_reg[15]/D
Current slack : -1.161 ns, density : 0.6088  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.161 ns, density : 0.6088  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6087  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6087  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.175 ns, density : 0.6100  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.175 ns, density : 0.6106  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.175 ns, density : 0.6122  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.175 ns, density : 0.6134  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:23.7 mem=707.5M) ***
default core: bins with density >  0.75 = 21.2 % ( 14 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 2162 insts, mean move: 0.62 um, max move: 5.00 um
	max move on inst (g117894): (141.80, 94.40) --> (139.60, 91.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2162 insts, mean move: 0.62 um, max move: 5.00 um
	max move on inst (g117894): (141.80, 94.40) --> (139.60, 91.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.00 um
  inst (g117894) with max move: (141.8, 94.4) -> (139.6, 91.6)
  mean    (X+Y) =         0.62 um
Total instances moved : 2162
*** cpu=0:00:00.3   mem=707.5M  mem(used)=0.0M***
*** maximum move = 5.0um ***
*** Finished refinePlace (0:00:24.0 mem=707.5M) ***
*** Done re-routing un-routed nets (707.5M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:24.0 mem=707.5M) ***
*** Finished delays update (0:00:24.2 mem=707.5M) ***
Current slack : -1.168 ns, density : 0.6150  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.163 ns, density : 0.6157  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.163 ns, density : 0.6157  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.163 ns, density : 0.6156  End_Point: oR_reg[16]/D
Current slack : -1.163 ns, density : 0.6159  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.163 ns, density : 0.6174  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.163 ns, density : 0.6197  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6221  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6221  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6222  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6224  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6224  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6233  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6233  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6241  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6244  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.161 ns, density : 0.6254  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.160 ns, density : 0.6260  End_Point: oR_reg[16]/D
Current slack : -1.159 ns, density : 0.6269  End_Point: oR_reg[16]/D
Current slack : -1.159 ns, density : 0.6269  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.158 ns, density : 0.6263  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.158 ns, density : 0.6263  End_Point: oR_reg[16]/D
Current slack : -1.158 ns, density : 0.6263  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.158 ns, density : 0.6274  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.158 ns, density : 0.6279  End_Point: oR_reg[16]/D
Current slack : -1.158 ns, density : 0.6279  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.158 ns, density : 0.6279  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:40.9 mem=707.5M) ***
default core: bins with density >  0.75 = 25.8 % ( 17 / 66 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 1664 insts, mean move: 0.48 um, max move: 4.00 um
	max move on inst (FE_OCP_RBC570_A0_7_): (175.60, 128.40) --> (176.80, 131.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1664 insts, mean move: 0.48 um, max move: 4.00 um
	max move on inst (FE_OCP_RBC570_A0_7_): (175.60, 128.40) --> (176.80, 131.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.00 um
  inst (FE_OCP_RBC570_A0_7_) with max move: (175.6, 128.4) -> (176.8, 131.2)
  mean    (X+Y) =         0.48 um
Total instances moved : 1664
*** cpu=0:00:00.2   mem=707.6M  mem(used)=0.0M***
*** maximum move = 4.0um ***
*** Finished refinePlace (0:00:41.2 mem=707.5M) ***
*** Starting trialRoute (mem=707.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 3 nets with 1 extra space.
routingBox: (0 0) (514050 384800)
coreBox:    (60000 60000) (454050 324800)
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=2272, multi-gpins=4921, moved blk term=0/0

Phase 1a route (0:00:00.0 710.1M):
Est net length = 5.724e+04um = 3.205e+04H + 2.518e+04V
Usage: (7.8%H 6.6%V) = (3.866e+04um 5.302e+04um) = (38444 23465)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 712.6M):
Usage: (7.7%H 6.6%V) = (3.855e+04um 5.302e+04um) = (38335 23465)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 712.6M):
Usage: (7.7%H 6.6%V) = (3.852e+04um 5.300e+04um) = (38313 23458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 712.6M):
Usage: (7.7%H 6.6%V) = (3.852e+04um 5.300e+04um) = (38313 23458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 713.2M):
Usage: (7.7%H 6.6%V) = (3.852e+04um 5.300e+04um) = (38313 23458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.7%H 6.6%V) = (3.852e+04um 5.300e+04um) = (38313 23458)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.00%	0	 0.00%
  5:	2	 0.01%	1	 0.00%
  6:	11	 0.05%	2	 0.01%
  7:	12	 0.06%	6	 0.03%
  8:	27	 0.13%	14	 0.07%
  9:	58	 0.28%	75	 0.36%
 10:	84	 0.41%	212	 1.03%
 11:	100	 0.49%	479	 2.32%
 12:	203	 0.98%	1139	 5.53%
 13:	291	 1.41%	1788	 8.68%
 14:	429	 2.08%	2523	12.24%
 15:	616	 2.99%	2705	13.12%
 16:	783	 3.80%	6664	32.33%
 17:	813	 3.94%	2122	10.30%
 18:	827	 4.01%	0	 0.00%
 19:	678	 3.29%	0	 0.00%
 20:	15675	76.06%	2880	13.97%

Global route (cpu=0.1s real=0.0s 710.7M)
Phase 1l route (0:00:00.1 709.8M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 6.6%V) = (3.887e+04um 5.335e+04um) = (38653 23621)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.00%	0	 0.00%
  5:	4	 0.02%	2	 0.01%
  6:	10	 0.05%	3	 0.01%
  7:	14	 0.07%	7	 0.03%
  8:	34	 0.16%	28	 0.14%
  9:	60	 0.29%	84	 0.41%
 10:	82	 0.40%	218	 1.06%
 11:	108	 0.52%	487	 2.36%
 12:	204	 0.99%	1116	 5.41%
 13:	306	 1.48%	1772	 8.60%
 14:	422	 2.05%	2535	12.30%
 15:	613	 2.97%	2700	13.10%
 16:	775	 3.76%	6657	32.30%
 17:	809	 3.93%	2121	10.29%
 18:	819	 3.97%	0	 0.00%
 19:	682	 3.31%	0	 0.00%
 20:	15667	76.02%	2880	13.97%



*** Completed Phase 1 route (0:00:00.2 707.9M) ***


Total length: 6.032e+04um, number of vias: 25296
M1(H) length: 9.707e+01um, number of vias: 12761
M2(V) length: 2.234e+04um, number of vias: 11669
M3(H) length: 3.050e+04um, number of vias: 711
M4(V) length: 5.411e+03um, number of vias: 151
M5(H) length: 1.936e+03um, number of vias: 4
M6(V) length: 4.200e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 707.5M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=707.5M) ***
Peak Memory Usage was 718.7M 
*** Finished trialRoute (cpu=0:00:00.3 mem=707.5M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:41.6 mem=706.6M) ***
*** Finished delays update (0:00:41.7 mem=707.5M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:01:55 real=0:02:53 (16194 evaluations)
*** Done optCritPath (cpu=0:02:38 real=0:02:55 mem=707.24M) ***

------------------------------------------------------------
     Summary (cpu=0.72min real=2.92min mem=705.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.160  |
|           TNS (ns):| -13.931 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.829%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:42, real = 0:02:59, mem = 705.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:42, real = 0:02:59, mem = 704.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.160  | -1.160  | -0.306  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -13.931 | -13.931 | -1.835  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |   17    |    9    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.829%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:42, real = 0:03:00, mem = 704.7M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign lab6_2.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "lab6_2.enc.dat/lab1.v.gz" ...
Saving clock tree spec file 'lab6_2.enc.dat/lab1.ctstch' ...
Saving configuration ...
Saving preference file lab6_2.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=713.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=713.1M) ***
Writing DEF file 'lab6_2.enc.dat/lab1.def.gz', current time is Wed Oct  7 15:47:11 2015 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'lab6_2.enc.dat/lab1.def.gz' is written, current time is Wed Oct  7 15:47:11 2015 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=714.1M, init mem=714.1M)
*info: Placed = 4408
*info: Unplaced = 0
Placement Density:62.83%(12922/20567)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=714.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=714.1M) ***
Start route 1 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=714.1M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 15:47:45 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (138.085 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (165.115 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (181.515 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (208.685 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (213.685 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (209.685 32.700) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (218.285 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (215.485 32.700) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (66.685 32.700) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (59.285 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (52.075 30.910) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (69.285 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (64.675 30.910) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (106.285 30.900) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (74.475 30.910) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (93.720 30.910) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (47.120 35.510) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (159.920 58.510) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (215.475 63.110) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CP at (220.875 63.110) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#1 routed net are extracted.
#    1 (0.02%) extracted nets are partially routed.
#2 routed nets are imported.
#4574 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4577.
#Number of eco nets is 1
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 15:47:46 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 15:47:46 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         738         223        5504    32.45%
#  Metal 2        V        1068         216        5504    14.10%
#  Metal 3        H         961           0        5504     0.00%
#  Metal 4        V        1285           0        5504     0.00%
#  Metal 5        H         961           0        5504     0.00%
#  Metal 6        V        1285           0        5504     0.00%
#  Metal 7        H         240           0        5504     0.00%
#  Metal 8        V         321           0        5504     0.00%
#  --------------------------------------------------------------
#  Total                   6859       5.01%  44032     5.82%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 714.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 999 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 9 um.
#Total wire length on LAYER M3 = 552 um.
#Total wire length on LAYER M4 = 437 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 162
#Total number of multi-cut vias = 2 (  1.2%)
#Total number of single cut vias = 160 ( 98.8%)
#Up-Via Summary (total 162):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          48 ( 96.0%)         2 (  4.0%)         50
#  Metal 2          51 (100.0%)         0 (  0.0%)         51
#  Metal 3          61 (100.0%)         0 (  0.0%)         61
#-----------------------------------------------------------
#                  160 ( 98.8%)         2 (  1.2%)        162 
#
#Max overcon = 0 track.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 714.00 (Mb)
#Peak memory = 747.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 21.4% of the total area was rechecked for DRC, and 13.0% required routing.
#    number of violations = 0
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 994 um.
#Total half perimeter of net bounding box = 436 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8 um.
#Total wire length on LAYER M3 = 540 um.
#Total wire length on LAYER M4 = 446 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168
#Total number of multi-cut vias = 2 (  1.2%)
#Total number of single cut vias = 166 ( 98.8%)
#Up-Via Summary (total 168):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          51 ( 96.2%)         2 (  3.8%)         53
#  Metal 2          54 (100.0%)         0 (  0.0%)         54
#  Metal 3          61 (100.0%)         0 (  0.0%)         61
#-----------------------------------------------------------
#                  166 ( 98.8%)         2 (  1.2%)        168 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 714.00 (Mb)
#Peak memory = 747.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -9.00 (Mb)
#Total memory = 705.00 (Mb)
#Peak memory = 747.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 15:47:47 2015
#

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 15:47:47 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 15:47:47 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 15:47:47 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         738         223        5504    32.45%
#  Metal 2        V        1068         216        5504    14.10%
#  Metal 3        H         961           0        5504     0.00%
#  Metal 4        V        1285           0        5504     0.00%
#  Metal 5        H         961           0        5504     0.00%
#  Metal 6        V        1285           0        5504     0.00%
#  Metal 7        H         240           0        5504     0.00%
#  Metal 8        V         321           0        5504     0.00%
#  --------------------------------------------------------------
#  Total                   6859       5.01%  44032     5.82%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 705.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 705.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 705.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 705.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 57621 um.
#Total half perimeter of net bounding box = 63020 um.
#Total wire length on LAYER M1 = 117 um.
#Total wire length on LAYER M2 = 21500 um.
#Total wire length on LAYER M3 = 27977 um.
#Total wire length on LAYER M4 = 5294 um.
#Total wire length on LAYER M5 = 2732 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 18470
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 18468 (100.0%)
#Up-Via Summary (total 18470):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       10032 (100.0%)         2 (  0.0%)      10034
#  Metal 2        7678 (100.0%)         0 (  0.0%)       7678
#  Metal 3         567 (100.0%)         0 (  0.0%)        567
#  Metal 4         191 (100.0%)         0 (  0.0%)        191
#-----------------------------------------------------------
#                18468 (100.0%)         2 (  0.0%)      18470 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 705.00 (Mb)
#Peak memory = 747.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 6
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 710.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 58570 um.
#Total half perimeter of net bounding box = 63020 um.
#Total wire length on LAYER M1 = 1365 um.
#Total wire length on LAYER M2 = 21044 um.
#Total wire length on LAYER M3 = 28647 um.
#Total wire length on LAYER M4 = 5141 um.
#Total wire length on LAYER M5 = 2373 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25607
#Total number of multi-cut vias = 205 (  0.8%)
#Total number of single cut vias = 25402 ( 99.2%)
#Up-Via Summary (total 25607):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12693 ( 98.4%)       205 (  1.6%)      12898
#  Metal 2       11693 (100.0%)         0 (  0.0%)      11693
#  Metal 3         821 (100.0%)         0 (  0.0%)        821
#  Metal 4         195 (100.0%)         0 (  0.0%)        195
#-----------------------------------------------------------
#                25402 ( 99.2%)       205 (  0.8%)      25607 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 710.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 58570 um.
#Total half perimeter of net bounding box = 63020 um.
#Total wire length on LAYER M1 = 1365 um.
#Total wire length on LAYER M2 = 21044 um.
#Total wire length on LAYER M3 = 28647 um.
#Total wire length on LAYER M4 = 5141 um.
#Total wire length on LAYER M5 = 2373 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25607
#Total number of multi-cut vias = 205 (  0.8%)
#Total number of single cut vias = 25402 ( 99.2%)
#Up-Via Summary (total 25607):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12693 ( 98.4%)       205 (  1.6%)      12898
#  Metal 2       11693 (100.0%)         0 (  0.0%)      11693
#  Metal 3         821 (100.0%)         0 (  0.0%)        821
#  Metal 4         195 (100.0%)         0 (  0.0%)        195
#-----------------------------------------------------------
#                25402 ( 99.2%)       205 (  0.8%)      25607 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 705.00 (Mb)
#Peak memory = 747.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 705.00 (Mb)
#Peak memory = 747.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 15:47:56 2015
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 713.7M **
#Created 847 library cell signatures
#Created 4577 NETS and 0 SPECIALNETS signatures
#Created 4460 instance signatures
Begin checking placement ... (start mem=714.7M, init mem=714.7M)
*info: Placed = 4457
*info: Unplaced = 0
Placement Density:62.83%(12922/20567)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=714.7M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'lab1' of instances=4459 and nets=4577 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_4qCmCp_6698.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 705.2M)
Creating parasitic data file './lab1_4qCmCp_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.01% (CPU Time= 0:00:00.0  MEM= 709.2M)
Extracted 20.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 30.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 40.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 50.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 60.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 70.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 80.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 90.01% (CPU Time= 0:00:00.1  MEM= 709.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 709.2M)
Nr. Extracted Resistors     : 45527
Nr. Extracted Ground Cap.   : 50068
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_4qCmCp_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 705.223M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 713.7M, InitMEM = 713.7M)
Start delay calculation (mem=713.742M)...
delayCal using detail RC...
Opening parasitic data file './lab1_4qCmCp_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 718.8M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=719.172M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 719.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.261  |
|           TNS (ns):| -15.270 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.829%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 719.2M **
*** Timing NOT met, worst failing slack is -1.260
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -1.260
*** Check timing (0:00:00.0)
Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=719.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 62.829%
total 4554 net, 0 ipo_ignored
total 12766 term, 0 ipo_ignored
total 4410 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.260ns, TNS = -15.270ns (cpu=0:00:00.1 mem=719.4M)

Iter 0 ...

Collected 4492 nets for fixing
Evaluate 750(1787) resize, Select 204 cand. (cpu=0:00:01.2 mem=719.4M)

Commit 10 cand, 7 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.3 mem=719.4M)

Calc. DC (cpu=0:00:01.3 mem=719.4M) ***

Estimated WNS = -1.248ns, TNS = -15.216ns (cpu=0:00:01.3 mem=719.4M)

Iter 1 ...

Collected 4492 nets for fixing
Evaluate 751(2341) resize, Select 281 cand. (cpu=0:00:02.5 mem=719.4M)

Commit 7 cand, 5 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.5 mem=719.4M)

Calc. DC (cpu=0:00:02.5 mem=719.4M) ***

Estimated WNS = -1.243ns, TNS = -15.182ns (cpu=0:00:02.5 mem=719.4M)

Iter 2 ...

Collected 4492 nets for fixing
Evaluate 752(2244) resize, Select 190 cand. (cpu=0:00:03.6 mem=719.4M)

Commit 5 cand, 3 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.7 mem=719.4M)

Calc. DC (cpu=0:00:03.7 mem=719.4M) ***

Estimated WNS = -1.241ns, TNS = -15.166ns (cpu=0:00:03.7 mem=719.4M)

Iter 3 ...

Collected 4492 nets for fixing
Evaluate 750(2095) resize, Select 232 cand. (cpu=0:00:04.7 mem=719.4M)

Commit 2 cand, 0 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.7 mem=719.4M)

Calc. DC (cpu=0:00:04.7 mem=719.4M) ***

Estimated WNS = -1.240ns, TNS = -15.159ns (cpu=0:00:04.7 mem=719.4M)

Iter 4 ...

Collected 4492 nets for fixing
Evaluate 751(2851) resize, Select 189 cand. (cpu=0:00:06.1 mem=719.4M)

Commit 5 cand, 5 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.1 mem=719.4M)

Calc. DC (cpu=0:00:06.1 mem=719.4M) ***

Estimated WNS = -1.238ns, TNS = -15.156ns (cpu=0:00:06.1 mem=719.4M)

Iter 5 ...

Collected 4492 nets for fixing
Evaluate 750(2710) resize, Select 227 cand. (cpu=0:00:07.4 mem=719.4M)

Commit 8 cand, 7 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.5 mem=719.4M)

Calc. DC (cpu=0:00:07.5 mem=719.4M) ***

Estimated WNS = -1.237ns, TNS = -15.140ns (cpu=0:00:07.5 mem=719.4M)

Iter 6 ...

Collected 4492 nets for fixing
Evaluate 750(2442) resize, Select 174 cand. (cpu=0:00:08.7 mem=719.4M)

Commit 3 cand, 2 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.7 mem=719.4M)

Calc. DC (cpu=0:00:08.7 mem=719.4M) ***

Estimated WNS = -1.235ns, TNS = -15.126ns (cpu=0:00:08.7 mem=719.4M)

Iter 7 ...

Collected 4492 nets for fixing
Evaluate 750(2843) resize, Select 191 cand. (cpu=0:00:10.0 mem=719.4M)

Commit 4 cand, 3 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.0 mem=719.4M)

Calc. DC (cpu=0:00:10.1 mem=719.4M) ***

Estimated WNS = -1.235ns, TNS = -15.119ns (cpu=0:00:10.1 mem=719.4M)

Iter 8 ...

Collected 4492 nets for fixing
Evaluate 751(2421) resize, Select 166 cand. (cpu=0:00:11.3 mem=719.4M)

Commit 5 cand, 5 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:11.3 mem=719.4M)

Calc. DC (cpu=0:00:11.3 mem=719.4M) ***

Estimated WNS = -1.235ns, TNS = -15.117ns (cpu=0:00:11.3 mem=719.4M)

Iter 9 ...

Collected 4492 nets for fixing
Evaluate 752(2707) resize, Select 160 cand. (cpu=0:00:12.8 mem=719.4M)

Commit 1 cand, 0 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.8 mem=719.4M)

Calc. DC (cpu=0:00:12.8 mem=719.4M) ***

Estimated WNS = -1.235ns, TNS = -15.117ns (cpu=0:00:12.8 mem=719.4M)

Calc. DC (cpu=0:00:12.8 mem=719.4M) ***
*summary:     51 instances changed cell type
density after = 63.019%

*** Finish Post Route Setup Fixing (cpu=0:00:12.8 mem=719.2M) ***

Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=719.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 63.019%
total 4554 net, 0 ipo_ignored
total 12766 term, 0 ipo_ignored
total 4410 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.235ns, TNS = -15.117ns (cpu=0:00:00.1 mem=719.4M)

Iter 0 ...

Collected 4492 nets for fixing
Evaluate 752(2020) resize, Select 163 cand. (cpu=0:00:01.1 mem=719.4M)
Evaluate 62(2577) addBuf, Select 2 cand. (cpu=0:00:02.2 mem=719.4M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:00:02.3 mem=719.4M)

Commit 4 cand, 0 upSize, 0 downSize, 1 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:02.3 mem=719.4M)

Calc. DC (cpu=0:00:02.3 mem=719.4M) ***

Estimated WNS = -1.232ns, TNS = -15.087ns (cpu=0:00:02.3 mem=719.4M)

Iter 1 ...

Collected 4493 nets for fixing
Evaluate 752(2305) resize, Select 218 cand. (cpu=0:00:03.6 mem=719.4M)
Evaluate 69(2252) addBuf, Select 4 cand. (cpu=0:00:04.3 mem=719.4M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:04.4 mem=719.4M)

Commit 5 cand, 3 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.5 mem=719.4M)

Calc. DC (cpu=0:00:04.5 mem=719.4M) ***

Estimated WNS = -1.229ns, TNS = -15.058ns (cpu=0:00:04.5 mem=719.4M)

Iter 2 ...

Collected 4494 nets for fixing
Evaluate 752(2043) resize, Select 167 cand. (cpu=0:00:05.6 mem=719.4M)
Evaluate 59(2501) addBuf, Select 4 cand. (cpu=0:00:06.7 mem=719.4M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:06.8 mem=719.4M)

Commit 3 cand, 2 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.8 mem=719.4M)

Calc. DC (cpu=0:00:06.8 mem=719.4M) ***

Estimated WNS = -1.228ns, TNS = -15.050ns (cpu=0:00:06.9 mem=719.4M)

Iter 3 ...

Collected 4495 nets for fixing
Evaluate 753(2976) resize, Select 190 cand. (cpu=0:00:08.3 mem=719.4M)
Evaluate 62(2150) addBuf, Select 2 cand. (cpu=0:00:09.1 mem=719.4M)
Evaluate 102(102) delBuf, Select 2 cand. (cpu=0:00:09.2 mem=719.4M)

Commit 6 cand, 4 upSize, 0 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.3 mem=719.4M)

Calc. DC (cpu=0:00:09.3 mem=719.4M) ***

Estimated WNS = -1.228ns, TNS = -15.043ns (cpu=0:00:09.3 mem=719.4M)

Iter 4 ...

Collected 4496 nets for fixing
Evaluate 750(1976) resize, Select 176 cand. (cpu=0:00:10.4 mem=719.4M)
Evaluate 56(2299) addBuf, Select 3 cand. (cpu=0:00:11.4 mem=719.4M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:11.6 mem=719.4M)

Commit 3 cand, 1 upSize, 0 downSize, 1 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:11.6 mem=719.4M)

Calc. DC (cpu=0:00:11.6 mem=719.4M) ***

Estimated WNS = -1.228ns, TNS = -15.045ns (cpu=0:00:11.6 mem=719.4M)
*summary:     14 instances changed cell type
density after = 63.102%

*** Finish Post Route Setup Fixing (cpu=0:00:11.6 mem=719.2M) ***

*** Timing NOT met, worst failing slack is -1.228
*** Check timing (0:00:00.0)
Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=719.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 63.102%
total 4557 net, 0 ipo_ignored
total 12772 term, 0 ipo_ignored
total 4413 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.228ns, TNS = -15.045ns (cpu=0:00:00.1 mem=719.4M)

Iter 0 ...

Collected 4495 nets for fixing
Evaluate 750(1980) resize, Select 170 cand. (cpu=0:00:01.2 mem=719.6M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.2 mem=719.5M)

Calc. DC (cpu=0:00:01.2 mem=719.5M) ***

Estimated WNS = -1.228ns, TNS = -15.045ns (cpu=0:00:01.2 mem=719.5M)

Calc. DC (cpu=0:00:01.2 mem=719.5M) ***
*summary:      0 instances changed cell type
density after = 63.102%

*** Finish Post Route Setup Fixing (cpu=0:00:01.2 mem=719.2M) ***

Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=719.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 63.102%
total 4557 net, 0 ipo_ignored
total 12772 term, 0 ipo_ignored
total 4413 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.228ns, TNS = -15.045ns (cpu=0:00:00.1 mem=719.5M)

Iter 0 ...

Collected 4495 nets for fixing
Evaluate 750(1980) resize, Select 170 cand. (cpu=0:00:01.2 mem=719.5M)
Evaluate 56(2299) addBuf, Select 3 cand. (cpu=0:00:02.2 mem=719.5M)
Evaluate 102(102) delBuf, Select 2 cand. (cpu=0:00:02.4 mem=719.5M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:02.4 mem=719.5M)

Calc. DC (cpu=0:00:02.4 mem=719.5M) ***

Estimated WNS = -1.228ns, TNS = -15.045ns (cpu=0:00:02.4 mem=719.5M)
*summary:      0 instances changed cell type
density after = 63.091%

*** Finish Post Route Setup Fixing (cpu=0:00:02.4 mem=719.2M) ***

*** Timing NOT met, worst failing slack is -1.228
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 202 insts, mean move: 0.37 um, max move: 2.40 um
	max move on inst (FE_RC_1332_0): (181.80, 71.40) --> (179.40, 71.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 202 insts, mean move: 0.37 um, max move: 2.40 um
	max move on inst (FE_RC_1332_0): (181.80, 71.40) --> (179.40, 71.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.40 um
  inst (FE_RC_1332_0) with max move: (181.8, 71.4) -> (179.4, 71.4)
  mean    (X+Y) =         0.37 um
Total instances moved : 202
*** cpu=0:00:00.1   mem=719.2M  mem(used)=0.0M***
Total net length = 5.932e+04 (3.315e+04 2.616e+04) (ext = 2.586e+03)
default core: bins with density >  0.75 = 27.3 % ( 18 / 66 )

------------------------------------------------------------
     Summary (cpu=0.47min real=0.48min mem=719.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.228  |
|           TNS (ns):| -15.045 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.091%
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 719.2M **
*** Timing NOT met, worst failing slack is -1.228
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.228
*** Check timing (0:00:00.0)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 15:49:20 2015
#
Closing parasitic data file './lab1_4qCmCp_6698.rcdb.d'. 4550 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 5 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 204
#  Number of instances deleted (including moved) = 202
#  Number of instances resized = 39
#  Number of instances with pin swaps = 12
#  Total number of placement changes (moved instances are counted twice) = 445
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#532 routed nets are extracted.
#    415 (9.06%) extracted nets are partially routed.
#4020 routed nets are imported.
#27 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4579.
#Number of eco nets is 415
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 15:49:20 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 15:49:20 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         738         223        5504    32.45%
#  Metal 2        V        1068         216        5504    14.10%
#  Metal 3        H         961           0        5504     0.00%
#  Metal 4        V        1285           0        5504     0.00%
#  Metal 5        H         961           0        5504     0.00%
#  Metal 6        V        1285           0        5504     0.00%
#  Metal 7        H         240           0        5504     0.00%
#  Metal 8        V         321           0        5504     0.00%
#  --------------------------------------------------------------
#  Total                   6859       5.01%  44032     5.82%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 716.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1     23(0.59%)      5(0.13%)      1(0.03%)      0(0.00%)   (0.74%)
#   Metal 2      8(0.17%)      1(0.02%)      0(0.00%)      1(0.02%)   (0.21%)
#   Metal 3      0(0.00%)      2(0.04%)      1(0.02%)      0(0.00%)   (0.05%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     31(0.07%)      8(0.02%)      2(0.00%)      1(0.00%)   (0.10%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 58566 um.
#Total half perimeter of net bounding box = 63039 um.
#Total wire length on LAYER M1 = 1356 um.
#Total wire length on LAYER M2 = 21018 um.
#Total wire length on LAYER M3 = 28679 um.
#Total wire length on LAYER M4 = 5141 um.
#Total wire length on LAYER M5 = 2373 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25460
#Total number of multi-cut vias = 203 (  0.8%)
#Total number of single cut vias = 25257 ( 99.2%)
#Up-Via Summary (total 25460):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12595 ( 98.4%)       203 (  1.6%)      12798
#  Metal 2       11646 (100.0%)         0 (  0.0%)      11646
#  Metal 3         821 (100.0%)         0 (  0.0%)        821
#  Metal 4         195 (100.0%)         0 (  0.0%)        195
#-----------------------------------------------------------
#                25257 ( 99.2%)       203 (  0.8%)      25460 
#
#Max overcon = 4 tracks.
#Total overcon = 0.10%.
#Worst layer Gcell overcon rate = 0.05%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 716.00 (Mb)
#Peak memory = 747.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 36.4% required routing.
#    number of violations = 41
#22.6% of the total area is being checked for drcs
#22.6% of the total area was checked
#    number of violations = 110
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 725.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 15
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 725.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 725.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 58597 um.
#Total half perimeter of net bounding box = 63039 um.
#Total wire length on LAYER M1 = 1347 um.
#Total wire length on LAYER M2 = 21007 um.
#Total wire length on LAYER M3 = 28695 um.
#Total wire length on LAYER M4 = 5192 um.
#Total wire length on LAYER M5 = 2355 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25707
#Total number of multi-cut vias = 209 (  0.8%)
#Total number of single cut vias = 25498 ( 99.2%)
#Up-Via Summary (total 25707):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12697 ( 98.4%)       209 (  1.6%)      12906
#  Metal 2       11749 (100.0%)         0 (  0.0%)      11749
#  Metal 3         859 (100.0%)         0 (  0.0%)        859
#  Metal 4         193 (100.0%)         0 (  0.0%)        193
#-----------------------------------------------------------
#                25498 ( 99.2%)       209 (  0.8%)      25707 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 735.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 58597 um.
#Total half perimeter of net bounding box = 63039 um.
#Total wire length on LAYER M1 = 1347 um.
#Total wire length on LAYER M2 = 21007 um.
#Total wire length on LAYER M3 = 28695 um.
#Total wire length on LAYER M4 = 5192 um.
#Total wire length on LAYER M5 = 2355 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 25707
#Total number of multi-cut vias = 209 (  0.8%)
#Total number of single cut vias = 25498 ( 99.2%)
#Up-Via Summary (total 25707):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12697 ( 98.4%)       209 (  1.6%)      12906
#  Metal 2       11749 (100.0%)         0 (  0.0%)      11749
#  Metal 3         859 (100.0%)         0 (  0.0%)        859
#  Metal 4         193 (100.0%)         0 (  0.0%)        193
#-----------------------------------------------------------
#                25498 ( 99.2%)       209 (  0.8%)      25707 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 14.00 (Mb)
#Total memory = 730.00 (Mb)
#Peak memory = 750.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 4579 NETS and 0 SPECIALNETS signatures
#Created 4462 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 1.00 (Mb)
#Total memory = 720.00 (Mb)
#Peak memory = 750.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 15:49:26 2015
#
**optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 720.3M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'lab1' of instances=4461 and nets=4579 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_4qCmCp_6698.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 719.3M)
Creating parasitic data file './lab1_4qCmCp_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.006% (CPU Time= 0:00:00.0  MEM= 723.3M)
Extracted 20.007% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 30.008% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 40.009% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 50.01% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 60.006% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 70.007% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 80.008% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 90.009% (CPU Time= 0:00:00.1  MEM= 723.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 723.3M)
Nr. Extracted Resistors     : 45775
Nr. Extracted Ground Cap.   : 50318
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_4qCmCp_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 719.320M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 727.8M, InitMEM = 727.8M)
Start delay calculation (mem=727.840M)...
delayCal using detail RC...
Opening parasitic data file './lab1_4qCmCp_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 732.9M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=733.270M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 733.3M) ***
*** Timing NOT met, worst failing slack is -1.229
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'max' libraries
***** CTE Mode is Operational *****
Info: 3 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 63.091%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 63.091%
*** Finish new resizing (cpu=0:00:00.3 mem=733.3M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Current TNS:  -15.064    Prev TNS:  -15.064 
Current WNS:  -1.229    Prev WNS:  -1.229 
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'max' libraries
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 732.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.229  | -1.229  | -0.360  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -15.064 | -15.064 | -2.324  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |   17    |   10    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.091%
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 733.3M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> uiSetTool ruler
<CMD> undo
<CMD> redo
<CMD> panCenter 52.787 40.244
<CMD> panCenter 53.434 44.767
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Other End Arrival Time          0.057
- Setup                         0.054
+ Phase Shift                   0.800
= Required Time                 0.803
- Arrival Time                  2.032
= Slack Time                   -1.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.058
     = Beginpoint Arrival Time       0.058
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     | A1_reg[0]    | CP ^         |         |       |   0.058 |   -1.171 | 
     | A1_reg[0]    | CP ^ -> Q ^  | DFQD4   | 0.166 |   0.225 |   -1.005 | 
     | g120776      | A1 ^ -> ZN v | CKND2D2 | 0.039 |   0.264 |   -0.966 | 
     | g120775      | A1 v -> ZN v | IND2D2  | 0.054 |   0.317 |   -0.912 | 
     | g106         | A1 v -> ZN ^ | ND2D2   | 0.027 |   0.344 |   -0.885 | 
     | g125929      | A1 ^ -> ZN v | ND2D1   | 0.039 |   0.384 |   -0.846 | 
     | g125924      | A2 v -> ZN ^ | ND2D2   | 0.031 |   0.414 |   -0.815 | 
     | g122390      | I ^ -> ZN v  | INVD1   | 0.021 |   0.435 |   -0.794 | 
     | g432         | A2 v -> ZN ^ | ND2D2   | 0.023 |   0.459 |   -0.771 | 
     | g431         | A1 ^ -> ZN v | ND2D3   | 0.036 |   0.494 |   -0.735 | 
     | g429         | I v -> ZN ^  | CKND1   | 0.049 |   0.543 |   -0.686 | 
     | g117958      | I ^ -> ZN v  | INVD1   | 0.024 |   0.568 |   -0.662 | 
     | g122769      | A1 v -> ZN ^ | CKND2D1 | 0.049 |   0.616 |   -0.613 | 
     | g126183      | A2 ^ -> ZN v | ND2D4   | 0.047 |   0.663 |   -0.567 | 
     | FE_RC_2742_0 | A2 v -> ZN ^ | NR2XD2  | 0.035 |   0.698 |   -0.532 | 
     | FE_RC_2743_0 | A1 ^ -> ZN ^ | IND2D4  | 0.043 |   0.741 |   -0.488 | 
     | g124205      | A2 ^ -> ZN v | ND2D2   | 0.045 |   0.786 |   -0.443 | 
     | g124896      | A2 v -> ZN ^ | CKND2D8 | 0.058 |   0.844 |   -0.385 | 
     | g120681      | A1 ^ -> ZN v | CKND2D1 | 0.054 |   0.898 |   -0.331 | 
     | g126582      | A1 v -> ZN ^ | ND2D3   | 0.033 |   0.931 |   -0.298 | 
     | g120720      | A2 ^ -> ZN v | ND3D2   | 0.055 |   0.986 |   -0.243 | 
     | g168         | A2 v -> ZN ^ | ND2D4   | 0.037 |   1.023 |   -0.206 | 
     | g126450      | I ^ -> ZN v  | CKND3   | 0.024 |   1.048 |   -0.182 | 
     | g159         | A1 v -> ZN ^ | ND2D4   | 0.019 |   1.066 |   -0.163 | 
     | g158         | A1 ^ -> ZN v | ND2D4   | 0.029 |   1.095 |   -0.134 | 
     | g121179      | I v -> ZN ^  | INVD4   | 0.024 |   1.119 |   -0.111 | 
     | FE_RC_2812_0 | A2 ^ -> ZN v | CKND2D2 | 0.032 |   1.151 |   -0.079 | 
     | FE_RC_2814_0 | B2 v -> ZN ^ | IND3D4  | 0.030 |   1.180 |   -0.049 | 
     | g116267      | A2 ^ -> ZN v | ND2D2   | 0.042 |   1.222 |   -0.007 | 
     | g13          | A2 v -> ZN ^ | CKND2D2 | 0.038 |   1.260 |    0.030 | 
     | g122888      | I ^ -> ZN v  | CKND4   | 0.024 |   1.283 |    0.054 | 
     | g126023      | A1 v -> ZN ^ | NR2D8   | 0.045 |   1.328 |    0.099 | 
     | g23          | A1 ^ -> ZN v | NR2D2   | 0.035 |   1.363 |    0.133 | 
     | g115843      | B v -> CO v  | FA1D4   | 0.151 |   1.514 |    0.284 | 
     | g115842      | I v -> ZN ^  | CKND4   | 0.027 |   1.540 |    0.311 | 
     | g115791      | A1 ^ -> ZN v | ND2D4   | 0.024 |   1.565 |    0.335 | 
     | g123902      | A1 v -> ZN ^ | AOI21D2 | 0.050 |   1.615 |    0.385 | 
     | g124354      | A2 ^ -> ZN v | NR2D4   | 0.034 |   1.649 |    0.419 | 
     | g115664      | I v -> ZN ^  | CKND2   | 0.022 |   1.671 |    0.441 | 
     | g115612      | A1 ^ -> ZN v | NR2XD1  | 0.024 |   1.695 |    0.465 | 
     | FE_RC_675_0  | A1 v -> ZN ^ | OAI21D2 | 0.038 |   1.733 |    0.503 | 
     | g126127      | A1 ^ -> ZN v | ND2D2   | 0.040 |   1.772 |    0.543 | 
     | g126126      | B v -> ZN ^  | OAI21D4 | 0.035 |   1.807 |    0.577 | 
     | g126125      | A1 ^ -> ZN v | ND2D4   | 0.030 |   1.837 |    0.607 | 
     | g255         | A1 v -> ZN ^ | ND2D3   | 0.025 |   1.861 |    0.632 | 
     | g253         | A1 ^ -> ZN v | ND2D4   | 0.024 |   1.885 |    0.656 | 
     | g124766      | A1 v -> ZN ^ | ND2D4   | 0.022 |   1.907 |    0.678 | 
     | g123607      | A2 ^ -> ZN v | ND2D3   | 0.025 |   1.932 |    0.703 | 
     | g123605      | A2 v -> ZN ^ | ND2D2   | 0.026 |   1.958 |    0.728 | 
     | g123900      | A1 ^ -> ZN v | CKND2D4 | 0.023 |   1.981 |    0.751 | 
     | g123611      | I v -> ZN ^  | CKND2   | 0.016 |   1.997 |    0.768 | 
     | g123610      | A1 ^ -> ZN v | CKND2D2 | 0.019 |   2.016 |    0.786 | 
     | g115370      | A1 v -> ZN ^ | ND2D2   | 0.016 |   2.032 |    0.803 | 
     | oR_reg[16]   | D ^          | DFKCND1 | 0.000 |   2.032 |    0.803 | 
     +--------------------------------------------------------------------+ 

<CMD> saveNetlist -excludeLeafCell design_pr.v
Writing Netlist "design_pr.v" ...
<CMD> rcOut -spef design.spef
Opening parasitic data file './lab1_4qCmCp_6698.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 739.3M)
Closing parasitic data file './lab1_4qCmCp_6698.rcdb.d'. 4552 times net's RC data read were performed.
<CMD> write_sdf -ideal_clock_network lab1.sdf
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 732.9M, InitMEM = 732.9M)
Start delay calculation (mem=732.879M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=733.520M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 733.5M, InitMEM = 733.5M)
Start delay calculation (mem=733.520M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=733.520M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 733.5M) ***
<CMD> saveDesign lab6_3.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "lab6_3.enc.dat/lab1.v.gz" ...
Saving clock tree spec file 'lab6_3.enc.dat/lab1.ctstch' ...
Saving configuration ...
Saving preference file lab6_3.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=727.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=727.4M) ***
Writing DEF file 'lab6_3.enc.dat/lab1.def.gz', current time is Wed Oct  7 15:54:36 2015 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'lab6_3.enc.dat/lab1.def.gz' is written, current time is Wed Oct  7 15:54:36 2015 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Free PSO.
Reading config file - lab6.enc.dat/lab1.conf
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.02min, mem=0.0M, fe_cpu=8.26min, fe_mem=687.5M) ***
lab1
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run loadConfig with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
Loading preference file lab6.enc.dat/enc.pref.tcl ...
Loading mode file lab6.enc.dat/lab1.mode ...
loading place ...
loading route ...
**WARN: (ENCSYT-709):	The next major release of EDI (11.1) will use the
Multi-Mode/Multi-Corner (MMMC) architecture exclusively for configuration and
control of some software features. The current configuration will continue to
work in this release. But for compatibility with the future releases you
should migrate your design to an MMMC style configuration. You can refer to
the What's New document for this release for additional information on the
11.1 migration to MMMC. In addition, you can run restoreDesign with the
-showEolWarnings option to identify specific command and configuration
options that will no longer be supported.
<CMD> setDrawView place
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 2 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1 1 30.0 30.0 30.0 30.0
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 707.9M, InitMEM = 707.9M)
Start delay calculation (mem=707.949M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=708.340M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 708.3M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 132 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=708.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=708.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=711.9M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3786 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=3880 #term=11358 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 3786 single + 0 double + 0 multi
Total standard cell length = 6.0530 (mm), area = 0.0109 (mm^2)
Average module density = 0.967.
Density for the design = 0.967.
       = stdcell_area 30265 (10895 um^2) / alloc_area 31302 (11269 um^2).
Pin Density = 0.375.
            = total # of pins 11358 / total Instance area 30265.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.184e+04 (6.20e+03 5.65e+03)
              Est.  stn bbox = 1.184e+04 (6.20e+03 5.65e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 705.7M
Iteration  2: Total net bbox = 1.184e+04 (6.20e+03 5.65e+03)
              Est.  stn bbox = 1.184e+04 (6.20e+03 5.65e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 705.7M
Iteration  3: Total net bbox = 1.359e+04 (6.78e+03 6.81e+03)
              Est.  stn bbox = 1.359e+04 (6.78e+03 6.81e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 705.8M
Iteration  4: Total net bbox = 3.205e+04 (1.56e+04 1.65e+04)
              Est.  stn bbox = 3.205e+04 (1.56e+04 1.65e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 705.8M
Iteration  5: Total net bbox = 3.600e+04 (1.83e+04 1.77e+04)
              Est.  stn bbox = 3.600e+04 (1.83e+04 1.77e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 705.8M
Iteration  6: Total net bbox = 3.492e+04 (1.77e+04 1.72e+04)
              Est.  stn bbox = 3.492e+04 (1.77e+04 1.72e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 705.8M
Iteration  7: Total net bbox = 3.502e+04 (1.81e+04 1.69e+04)
              Est.  stn bbox = 3.949e+04 (2.06e+04 1.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 704.9M
Iteration  8: Total net bbox = 3.651e+04 (1.92e+04 1.73e+04)
              Est.  stn bbox = 4.100e+04 (2.17e+04 1.93e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 704.9M
Iteration  9: Total net bbox = 3.621e+04 (1.82e+04 1.80e+04)
              Est.  stn bbox = 3.621e+04 (1.82e+04 1.80e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 705.8M
Iteration 10: Total net bbox = 3.662e+04 (1.87e+04 1.79e+04)
              Est.  stn bbox = 4.107e+04 (2.12e+04 1.99e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 705.9M
Iteration 11: Total net bbox = 3.662e+04 (1.87e+04 1.79e+04)
              Est.  stn bbox = 4.107e+04 (2.12e+04 1.99e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 705.9M
Iteration 12: Total net bbox = 4.112e+04 (2.06e+04 2.05e+04)
              Est.  stn bbox = 4.564e+04 (2.31e+04 2.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 705.9M
*** cost = 4.112e+04 (2.06e+04 2.05e+04) (cpu for global=0:00:01.3) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.9 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.9, Real Time = 0:00:02.0
move report: preRPlace moves 3681 insts, mean move: 4.62 um, max move: 48.40 um
	max move on inst (g199): (69.40, 99.00) --> (67.60, 52.40)
Placement tweakage begins.
wire length = 5.906e+04 = 3.209e+04 H + 2.697e+04 V
wire length = 4.575e+04 = 2.124e+04 H + 2.451e+04 V
Placement tweakage ends.
move report: tweak moves 2879 insts, mean move: 5.33 um, max move: 49.20 um
	max move on inst (g117543): (99.60, 153.20) --> (95.20, 108.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3712 insts, mean move: 5.07 um, max move: 50.00 um
	max move on inst (g126379): (134.80, 104.60) --> (155.00, 74.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        50.00 um
  inst (g126379) with max move: (134.8, 104.6) -> (155, 74.8)
  mean    (X+Y) =         5.07 um
Total instances flipped for WireLenOpt: 45
Total instances flipped, including legalization: 58
Total instances moved : 3712
*** cpu=0:00:01.9   mem=705.9M  mem(used)=0.0M***
Total net length = 4.565e+04 (2.124e+04 2.441e+04) (ext = 2.506e+03)
*** End of Placement (cpu=0:00:05.4, real=0:00:05.0, mem=705.9M) ***
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
*** Free Virtual Timing Model ...(mem=694.4M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
Connected to co2046-05.ece.iastate.edu 49477 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 705.4M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=705.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
Number of multi-gpin terms=1687, multi-gpins=3675, moved blk term=0/0

Phase 1a route (0:00:00.0 708.1M):
Est net length = 4.881e+04um = 2.302e+04H + 2.579e+04V
Usage: (7.5%H 7.4%V) = (2.701e+04um 4.395e+04um) = (26648 23671)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 710.6M):
Usage: (7.5%H 7.4%V) = (2.691e+04um 4.395e+04um) = (26548 23671)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 710.6M):
Usage: (7.5%H 7.4%V) = (2.687e+04um 4.393e+04um) = (26508 23659)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 710.6M):
Usage: (7.5%H 7.4%V) = (2.687e+04um 4.393e+04um) = (26508 23659)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 711.3M):
Usage: (7.5%H 7.4%V) = (2.687e+04um 4.393e+04um) = (26508 23659)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.5%H 7.4%V) = (2.687e+04um 4.393e+04um) = (26508 23659)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	2	 0.01%	0	 0.00%
  6:	3	 0.02%	2	 0.01%
  7:	11	 0.07%	6	 0.04%
  8:	9	 0.05%	39	 0.23%
  9:	30	 0.18%	115	 0.68%
 10:	51	 0.30%	305	 1.81%
 11:	84	 0.50%	604	 3.59%
 12:	138	 0.82%	1075	 6.39%
 13:	269	 1.60%	1654	 9.83%
 14:	325	 1.93%	1970	11.71%
 15:	551	 3.27%	2066	12.28%
 16:	691	 4.11%	4403	26.16%
 17:	833	 4.95%	1272	 7.56%
 18:	910	 5.41%	13	 0.08%
 19:	987	 5.86%	42	 0.25%
 20:	11936	70.92%	3264	19.39%

Global route (cpu=0.1s real=0.0s 708.7M)
Phase 1l route (0:00:00.1 708.0M):


*** After '-updateRemainTrks' operation: 

Usage: (7.7%H 7.5%V) = (2.743e+04um 4.465e+04um) = (27071 24045)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	1	 0.01%	0	 0.00%
  4:	1	 0.01%	0	 0.00%
  5:	3	 0.02%	1	 0.01%
  6:	2	 0.01%	4	 0.02%
  7:	13	 0.08%	19	 0.11%
  8:	14	 0.08%	64	 0.38%
  9:	36	 0.21%	144	 0.86%
 10:	60	 0.36%	305	 1.81%
 11:	82	 0.49%	608	 3.61%
 12:	160	 0.95%	1062	 6.31%
 13:	278	 1.65%	1624	 9.65%
 14:	330	 1.96%	1954	11.61%
 15:	554	 3.29%	2052	12.19%
 16:	704	 4.18%	4402	26.16%
 17:	810	 4.81%	1272	 7.56%
 18:	915	 5.44%	13	 0.08%
 19:	982	 5.83%	42	 0.25%
 20:	11885	70.62%	3264	19.39%



*** Completed Phase 1 route (0:00:00.1 706.0M) ***


Total length: 5.063e+04um, number of vias: 22186
M1(H) length: 8.242e+01um, number of vias: 11306
M2(V) length: 2.127e+04um, number of vias: 9521
M3(H) length: 2.055e+04um, number of vias: 1087
M4(V) length: 6.421e+03um, number of vias: 264
M5(H) length: 2.235e+03um, number of vias: 8
M6(V) length: 6.800e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 706.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=706.0M) ***
Peak Memory Usage was 716.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=706.0M) ***

Extraction called for design 'lab1' of instances=3786 and nets=3912 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 706.043M)
*** Starting optimizing excluded clock nets MEM= 706.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 715.3M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 715.3M, InitMEM = 715.3M)
Start delay calculation (mem=715.332M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=715.723M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 715.7M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:04:17 mem=716.5M) ***
*** Finished delays update (0:04:17 mem=716.5M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 716.2M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 96.687% **

*** starting 1-st resizing pass: 3796 instances 
*** starting 2-nd resizing pass: 3789 instances 
*** starting 3-rd resizing pass: 2260 instances 
*** starting 4-th resizing pass: 1043 instances 
*** starting 5-th resizing pass: 504 instances 
*** starting 6-th resizing pass: 218 instances 
*** starting 7-th resizing pass: 89 instances 


** Summary: Buffer Deletion = 0 Declone = 1 Downsize = 681 Upsize = 0 **
** Density Change = 7.313% **
** Density after transform = 89.374% **
*** Finish transform (0:00:01.6) ***
*** Starting sequential cell resizing ***
density before resizing = 89.374%
*summary:      0 instances changed cell type
density after resizing = 89.374%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=716.8M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Re-routed 0 nets
Extraction called for design 'lab1' of instances=3785 and nets=3911 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 716.832M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 715.9M, InitMEM = 715.9M)
Start delay calculation (mem=715.934M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=716.324M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 716.3M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 716.8M **
*** Starting optFanout (716.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=716.8M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.893745
Start fixing timing ... (0:00:00.0 717.1M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 717.1M)

Summary:
0 buffer added on 0 net (with 5 drivers resized)

Density after buffering = 0.894575
*** Completed optFanout (0:00:00.3 717.1M)

Re-routed 0 nets
Extraction called for design 'lab1' of instances=3785 and nets=3911 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 716.832M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 715.9M, InitMEM = 715.9M)
Start delay calculation (mem=715.934M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=716.324M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 716.3M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 716.8M **
*** Timing NOT met, worst failing slack is -1.277
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 89.458% **

*** starting 1-st resizing pass: 3795 instances 
*** starting 2-nd resizing pass: 3778 instances 
*** starting 3-rd resizing pass: 3105 instances 
*** starting 4-th resizing pass: 2152 instances 
*** starting 5-th resizing pass: 526 instances 
*** starting 6-th resizing pass: 44 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 184 Upsize = 1177 **
** Density Change = -3.096% **
** Density after transform = 92.553% **
*** Finish transform (0:00:02.3) ***
*** Starting sequential cell resizing ***
density before resizing = 92.553%
*summary:      0 instances changed cell type
density after resizing = 92.553%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=716.9M) ***
density before resizing = 92.553%
density after resizing = 92.553%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=716.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
Number of multi-gpin terms=1448, multi-gpins=3167, moved blk term=0/0

Phase 1a route (0:00:00.0 719.2M):
Est net length = 4.918e+04um = 2.339e+04H + 2.579e+04V
Usage: (7.7%H 7.4%V) = (2.745e+04um 4.413e+04um) = (27091 23767)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 721.7M):
Usage: (7.6%H 7.4%V) = (2.736e+04um 4.413e+04um) = (26994 23767)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 721.7M):
Usage: (7.6%H 7.4%V) = (2.732e+04um 4.411e+04um) = (26960 23756)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 721.7M):
Usage: (7.6%H 7.4%V) = (2.732e+04um 4.411e+04um) = (26960 23756)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 722.2M):
Usage: (7.6%H 7.4%V) = (2.732e+04um 4.411e+04um) = (26960 23756)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.6%H 7.4%V) = (2.732e+04um 4.411e+04um) = (26960 23756)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.01%
  6:	7	 0.04%	4	 0.02%
  7:	11	 0.07%	14	 0.08%
  8:	8	 0.05%	45	 0.27%
  9:	35	 0.21%	134	 0.80%
 10:	59	 0.35%	305	 1.81%
 11:	85	 0.51%	569	 3.38%
 12:	162	 0.96%	1100	 6.54%
 13:	255	 1.52%	1608	 9.55%
 14:	344	 2.04%	2023	12.02%
 15:	581	 3.45%	1983	11.78%
 16:	716	 4.25%	4443	26.40%
 17:	772	 4.59%	1290	 7.66%
 18:	912	 5.42%	8	 0.05%
 19:	975	 5.79%	39	 0.23%
 20:	11908	70.75%	3264	19.39%

Global route (cpu=0.1s real=0.0s 719.7M)
Phase 1l route (0:00:00.1 719.0M):


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 7.5%V) = (2.795e+04um 4.488e+04um) = (27585 24172)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	3	 0.02%	4	 0.02%
  6:	7	 0.04%	11	 0.07%
  7:	13	 0.08%	24	 0.14%
  8:	20	 0.12%	73	 0.43%
  9:	40	 0.24%	151	 0.90%
 10:	57	 0.34%	311	 1.85%
 11:	101	 0.60%	589	 3.50%
 12:	171	 1.02%	1072	 6.37%
 13:	256	 1.52%	1579	 9.38%
 14:	373	 2.22%	1991	11.83%
 15:	580	 3.45%	1988	11.81%
 16:	717	 4.26%	4435	26.35%
 17:	753	 4.47%	1291	 7.67%
 18:	915	 5.44%	8	 0.05%
 19:	970	 5.76%	39	 0.23%
 20:	11854	70.43%	3264	19.39%



*** Completed Phase 1 route (0:00:00.1 717.2M) ***


Total length: 5.103e+04um, number of vias: 22450
M1(H) length: 7.991e+01um, number of vias: 11300
M2(V) length: 2.083e+04um, number of vias: 9653
M3(H) length: 2.067e+04um, number of vias: 1188
M4(V) length: 6.867e+03um, number of vias: 292
M5(H) length: 2.475e+03um, number of vias: 17
M6(V) length: 1.156e+02um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 716.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=716.9M) ***
Peak Memory Usage was 727.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=716.9M) ***

Extraction called for design 'lab1' of instances=3785 and nets=3911 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 716.926M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 716.0M, InitMEM = 716.0M)
Start delay calculation (mem=716.027M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=716.418M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 716.4M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 716.9M **
*** Timing NOT met, worst failing slack is -1.227
*** Check timing (0:00:00.0)
Started binary server on port 46660
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.9255
Max route overflow : 0.0000
Current slack : -1.227 ns, density : 0.9255  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9255  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9257  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9257  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.218 ns, density : 0.9257  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:04.2 mem=729.2M) ***
*** Finished delays update (0:00:04.4 mem=729.2M) ***
Current slack : -1.215 ns, density : 0.9179  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.215 ns, density : 0.9179  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Peforming hill climbing technique
Current slack : -1.239 ns, density : 0.9366  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.236 ns, density : 0.9366  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.236 ns, density : 0.9366  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.236 ns, density : 0.9366  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.236 ns, density : 0.9366  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.236 ns, density : 0.9382  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.236 ns, density : 0.9384  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:23.2 mem=729.3M) ***
*** Finished delays update (0:00:23.3 mem=729.3M) ***
Current slack : -1.223 ns, density : 0.9317  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.210 ns, density : 0.9394  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.210 ns, density : 0.9394  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.210 ns, density : 0.9394  End_Point: oR_reg[16]/D
Current slack : -1.210 ns, density : 0.9394  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.210 ns, density : 0.9394  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.212 ns, density : 0.9435  End_Point: oR_reg[16]/D
Current slack : -1.208 ns, density : 0.9480  End_Point: oR_reg[16]/D
Current slack : -1.208 ns, density : 0.9480  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.206 ns, density : 0.9500  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:33.2 mem=729.2M) ***
*** Finished delays update (0:00:33.3 mem=729.2M) ***
Current slack : -1.207 ns, density : 0.9446  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.207 ns, density : 0.9446  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.207 ns, density : 0.9443  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.207 ns, density : 0.9443  End_Point: oR_reg[16]/D
Current slack : -1.205 ns, density : 0.9486  End_Point: oR_reg[16]/D
Current slack : -1.205 ns, density : 0.9486  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9503  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9503  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9503  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9503  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9503  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9503  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9503  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:38.7 mem=729.2M) ***
*** Finished delays update (0:00:38.9 mem=729.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:39.0 mem=729.2M) ***
*** Finished delays update (0:00:39.1 mem=729.2M) ***
** Core optimization cpu=0:01:31 real=0:02:24 (14185 evaluations)
*** Done optCritPath (cpu=0:02:10 real=0:02:26 mem=728.94M) ***
**optDesign ... cpu = 0:02:16, real = 0:02:33, mem = 726.9M **
**optDesign ... cpu = 0:02:16, real = 0:02:33, mem = 726.9M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** Starting "NanoPlace(TM) placement v#18 (mem=722.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=712.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=712.1M) ***
Options: timingDriven clkGateAware ignoreSpare pinGuide gpeffort=medium 
#std cell=3873 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=3963 #term=11582 #term/net=2.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 3873 single + 0 double + 0 multi
Total standard cell length = 5.9716 (mm), area = 0.0107 (mm^2)
Average module density = 0.954.
Density for the design = 0.954.
       = stdcell_area 29858 (10749 um^2) / alloc_area 31302 (11269 um^2).
Pin Density = 0.388.
            = total # of pins 11582 / total Instance area 29858.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration 12: Total net bbox = 4.582e+04 (2.42e+04 2.17e+04)
              Est.  stn bbox = 5.050e+04 (2.67e+04 2.38e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 722.8M
Iteration 13: Total net bbox = 4.732e+04 (2.52e+04 2.21e+04)
              Est.  stn bbox = 5.201e+04 (2.78e+04 2.42e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 722.8M
*** cost = 4.732e+04 (2.52e+04 2.21e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.6, Real Time = 0:00:01.0
move report: preRPlace moves 3662 insts, mean move: 2.01 um, max move: 12.60 um
	max move on inst (g124927): (143.60, 41.20) --> (152.40, 37.40)
Placement tweakage begins.
wire length = 5.114e+04 = 2.775e+04 H + 2.339e+04 V
wire length = 4.316e+04 = 2.114e+04 H + 2.203e+04 V
Placement tweakage ends.
move report: tweak moves 2699 insts, mean move: 3.82 um, max move: 52.40 um
	max move on inst (FE_RC_3113_0): (151.80, 37.40) --> (114.40, 52.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3754 insts, mean move: 3.46 um, max move: 48.40 um
	max move on inst (FE_RC_3106_0): (146.80, 35.60) --> (100.20, 37.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.40 um
  inst (FE_RC_3106_0) with max move: (146.8, 35.6) -> (100.2, 37.4)
  mean    (X+Y) =         3.46 um
Total instances flipped for WireLenOpt: 26
Total instances flipped, including legalization: 93
Total instances moved : 3754
*** cpu=0:00:01.6   mem=722.8M  mem(used)=0.0M***
Total net length = 4.307e+04 (2.114e+04 2.194e+04) (ext = 2.534e+03)
*** End of Placement (cpu=0:00:04.0, real=0:00:04.0, mem=722.8M) ***
default core: bins with density >  0.75 = 82.5 % ( 33 / 40 )
*** Free Virtual Timing Model ...(mem=713.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=713.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
Number of multi-gpin terms=1607, multi-gpins=3498, moved blk term=0/0

Phase 1a route (0:00:00.0 714.9M):
Est net length = 4.588e+04um = 2.257e+04H + 2.331e+04V
Usage: (7.4%H 7.1%V) = (2.654e+04um 4.191e+04um) = (26167 22579)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 717.4M):
Usage: (7.4%H 7.1%V) = (2.646e+04um 4.192e+04um) = (26088 22579)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 717.4M):
Usage: (7.4%H 7.1%V) = (2.643e+04um 4.190e+04um) = (26066 22573)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 717.4M):
Usage: (7.4%H 7.1%V) = (2.643e+04um 4.190e+04um) = (26066 22573)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 717.9M):
Usage: (7.4%H 7.1%V) = (2.643e+04um 4.190e+04um) = (26066 22573)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.4%H 7.1%V) = (2.643e+04um 4.190e+04um) = (26066 22573)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.01%
  5:	0	 0.00%	1	 0.01%
  6:	0	 0.00%	3	 0.02%
  7:	11	 0.07%	8	 0.05%
  8:	9	 0.05%	23	 0.14%
  9:	23	 0.14%	90	 0.53%
 10:	35	 0.21%	224	 1.33%
 11:	81	 0.48%	523	 3.11%
 12:	126	 0.75%	1083	 6.43%
 13:	198	 1.18%	1644	 9.77%
 14:	354	 2.10%	1969	11.70%
 15:	495	 2.94%	2180	12.95%
 16:	714	 4.24%	4427	26.30%
 17:	914	 5.43%	1338	 7.95%
 18:	997	 5.92%	13	 0.08%
 19:	1016	 6.04%	39	 0.23%
 20:	11857	70.45%	3264	19.39%

Global route (cpu=0.0s real=0.0s 715.4M)
Phase 1l route (0:00:00.1 714.6M):


*** After '-updateRemainTrks' operation: 

Usage: (7.5%H 7.1%V) = (2.688e+04um 4.215e+04um) = (26507 22704)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.01%
  4:	0	 0.00%	1	 0.01%
  5:	0	 0.00%	3	 0.02%
  6:	4	 0.02%	4	 0.02%
  7:	9	 0.05%	15	 0.09%
  8:	15	 0.09%	34	 0.20%
  9:	26	 0.15%	99	 0.59%
 10:	44	 0.26%	240	 1.43%
 11:	82	 0.49%	535	 3.18%
 12:	137	 0.81%	1009	 6.00%
 13:	212	 1.26%	1648	 9.79%
 14:	354	 2.10%	1958	11.63%
 15:	502	 2.98%	2197	13.05%
 16:	708	 4.21%	4432	26.33%
 17:	918	 5.45%	1338	 7.95%
 18:	989	 5.88%	13	 0.08%
 19:	1005	 5.97%	39	 0.23%
 20:	11825	70.26%	3264	19.39%



*** Completed Phase 1 route (0:00:00.1 713.1M) ***


Total length: 4.765e+04um, number of vias: 22201
M1(H) length: 8.234e+01um, number of vias: 11530
M2(V) length: 2.018e+04um, number of vias: 9594
M3(H) length: 2.070e+04um, number of vias: 845
M4(V) length: 5.016e+03um, number of vias: 217
M5(H) length: 1.573e+03um, number of vias: 14
M6(V) length: 9.480e+01um, number of vias: 1
M7(H) length: 1.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 713.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=713.1M) ***
Peak Memory Usage was 723.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=713.1M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 2:29, real = 0: 3:10, mem = 713.1M **
<CMD> windowSelect 118.440 205.990 110.315 245.513
<CMD> addRing -spacing_bottom 2 -width_left 10 -width_bottom 10 -width_top 10 -spacing_top 2 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 10 -around core -jog_distance 0.1 -offset_bottom 0.1 -layer_top M1 -threshold 0.1 -offset_left 0.1 -spacing_right 2 -spacing_left 2 -offset_right 0.1 -offset_top 0.1 -layer_right M2 -stacked_via_bottom_layer M1 -layer_left M2

The power planner created 8 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=713.1M) ***
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to co2046-05.ece.iastate.edu 33972 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 724.1M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=724.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=724.4M) ***

Extraction called for design 'lab1' of instances=3873 and nets=3992 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 724.449M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.216  |
|           TNS (ns):| -15.055 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.387%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 734.8M **
*** Starting optimizing excluded clock nets MEM= 734.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 734.8M) ***
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=744.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.216  |
|           TNS (ns):| -15.055 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.387%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 744.8M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 95.387% **

*** starting 1-st resizing pass: 3876 instances 
*** starting 2-nd resizing pass: 3872 instances 
*** starting 3-rd resizing pass: 1634 instances 
*** starting 4-th resizing pass: 481 instances 
*** starting 5-th resizing pass: 98 instances 
*** starting 6-th resizing pass: 11 instances 


** Summary: Buffer Deletion = 0 Declone = 2 Downsize = 316 Upsize = 0 **
** Density Change = 3.083% **
** Density after transform = 92.304% **
*** Finish transform (0:00:01.1) ***
*** Starting sequential cell resizing ***
density before resizing = 92.304%
*summary:      0 instances changed cell type
density after resizing = 92.304%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=744.8M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =   80 % ( 32 / 40 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=744.9M  mem(used)=0.1M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'lab1' of instances=3871 and nets=3990 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 744.812M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 743.9M, InitMEM = 743.9M)
Start delay calculation (mem=743.914M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=744.305M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 744.3M) ***

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=744.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.204  |
|           TNS (ns):| -14.996 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.304%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 744.8M **
*** Starting optFanout (744.8M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=744.8M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.923040
Start fixing timing ... (0:00:00.0 745.0M)
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 745.0M)

Summary:
1 buffer added on 1 net (with 5 drivers resized)

Density after buffering = 0.925372
default core: bins with density >  0.75 =   80 % ( 32 / 40 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 2658 insts, mean move: 0.41 um, max move: 2.80 um
	max move on inst (g118608): (104.00, 108.40) --> (101.20, 108.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2658 insts, mean move: 0.41 um, max move: 2.80 um
	max move on inst (g118608): (104.00, 108.40) --> (101.20, 108.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.80 um
  inst (g118608) with max move: (104, 108.4) -> (101.2, 108.4)
  mean    (X+Y) =         0.41 um
Total instances moved : 2658
*** cpu=0:00:00.9   mem=745.1M  mem(used)=0.1M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:01.2 745.0M)

Re-routed 0 nets
Extraction called for design 'lab1' of instances=3872 and nets=3991 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 744.812M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 743.9M, InitMEM = 743.9M)
Start delay calculation (mem=743.914M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=744.305M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 744.3M) ***

------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=744.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.201  |
|           TNS (ns):| -14.989 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.537%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 744.8M **
*** Timing NOT met, worst failing slack is -1.201
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 1 clock net  excluded from IPO operation.
** Density before transform = 92.537% **

*** starting 1-st resizing pass: 3875 instances 
*** starting 2-nd resizing pass: 3868 instances 
*** starting 3-rd resizing pass: 2770 instances 
*** starting 4-th resizing pass: 1683 instances 
*** starting 5-th resizing pass: 338 instances 
*** starting 6-th resizing pass: 31 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 120 Upsize = 874 **
** Density Change = -2.469% **
** Density after transform = 95.007% **
*** Finish transform (0:00:02.0) ***
*** Starting sequential cell resizing ***
density before resizing = 95.007%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.950 > 0.950
density after resizing = 95.007%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=744.8M) ***
density before resizing = 95.007%
*info: skip upsize due to density > 0.950
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 82.5 % ( 33 / 40 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.036667, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace postIncrNP: Density = 1.036667 -> 1.108889.
*** cpu time = 0:00:00.4.
move report: incrNP moves 3829 insts, mean move: 5.23 um, max move: 43.60 um
	max move on inst (FE_OCPC7_n_9141): (152.60, 97.20) --> (125.80, 114.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 3628 insts, mean move: 1.43 um, max move: 8.00 um
	max move on inst (g647): (154.20, 41.20) --> (158.40, 37.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3628 insts, mean move: 1.43 um, max move: 8.00 um
	max move on inst (g647): (154.20, 41.20) --> (158.40, 37.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        43.20 um
  inst (FE_OCPC7_n_9141) with max move: (152.6, 97.2) -> (126.2, 114)
  mean    (X+Y) =         5.35 um
Total instances flipped for legalization: 19
Total instances moved : 3836
*** cpu=0:00:01.3   mem=744.9M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=744.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
Number of multi-gpin terms=1567, multi-gpins=3433, moved blk term=0/0

Phase 1a route (0:00:00.0 747.1M):
Est net length = 4.292e+04um = 2.272e+04H + 2.020e+04V
Usage: (7.5%H 7.1%V) = (2.701e+04um 3.957e+04um) = (26640 21309)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 749.6M):
Usage: (7.5%H 7.1%V) = (2.693e+04um 3.958e+04um) = (26564 21309)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 749.6M):
Usage: (7.5%H 7.1%V) = (2.690e+04um 3.958e+04um) = (26538 21310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 749.6M):
Usage: (7.5%H 7.1%V) = (2.690e+04um 3.958e+04um) = (26538 21310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 750.3M):
Usage: (7.5%H 7.1%V) = (2.690e+04um 3.958e+04um) = (26538 21310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.5%H 7.1%V) = (2.690e+04um 3.958e+04um) = (26538 21310)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.01%
  5:	0	 0.00%	2	 0.01%
  6:	0	 0.00%	3	 0.02%
  7:	4	 0.02%	16	 0.10%
  8:	19	 0.11%	25	 0.15%
  9:	22	 0.13%	81	 0.48%
 10:	42	 0.25%	238	 1.41%
 11:	56	 0.33%	555	 3.30%
 12:	132	 0.78%	1023	 6.08%
 13:	211	 1.25%	1586	 9.42%
 14:	339	 2.01%	1908	11.34%
 15:	494	 2.94%	2298	13.65%
 16:	787	 4.68%	4461	26.51%
 17:	875	 5.20%	1317	 7.83%
 18:	1077	 6.40%	15	 0.09%
 19:	1086	 6.45%	37	 0.22%
 20:	11686	69.44%	3264	19.39%

Global route (cpu=0.0s real=0.0s 747.8M)
Phase 1l route (0:00:00.1 747.0M):


*** After '-updateRemainTrks' operation: 

Usage: (7.6%H 7.2%V) = (2.731e+04um 4.003e+04um) = (26940 21553)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  4:	0	 0.00%	2	 0.01%
  5:	0	 0.00%	5	 0.03%
  6:	2	 0.01%	7	 0.04%
  7:	6	 0.04%	17	 0.10%
  8:	25	 0.15%	47	 0.28%
  9:	26	 0.15%	108	 0.64%
 10:	34	 0.20%	234	 1.39%
 11:	75	 0.45%	538	 3.20%
 12:	137	 0.81%	1007	 5.98%
 13:	206	 1.22%	1555	 9.24%
 14:	343	 2.04%	1926	11.44%
 15:	507	 3.01%	2292	13.62%
 16:	783	 4.65%	4459	26.49%
 17:	881	 5.23%	1316	 7.82%
 18:	1079	 6.41%	15	 0.09%
 19:	1084	 6.44%	37	 0.22%
 20:	11642	69.17%	3264	19.39%



*** Completed Phase 1 route (0:00:00.1 745.1M) ***


Total length: 4.482e+04um, number of vias: 23009
M1(H) length: 6.821e+01um, number of vias: 11528
M2(V) length: 1.726e+04um, number of vias: 10460
M3(H) length: 2.111e+04um, number of vias: 839
M4(V) length: 4.882e+03um, number of vias: 178
M5(H) length: 1.476e+03um, number of vias: 3
M6(V) length: 2.680e+01um, number of vias: 1
M7(H) length: 1.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 744.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=744.8M) ***
Peak Memory Usage was 755.8M 
*** Finished trialRoute (cpu=0:00:00.2 mem=744.8M) ***

Extraction called for design 'lab1' of instances=3872 and nets=3991 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 744.812M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 743.9M, InitMEM = 743.9M)
Start delay calculation (mem=743.914M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=744.305M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 744.3M) ***

------------------------------------------------------------
     Summary (cpu=0.07min real=0.08min mem=744.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.199  |
|           TNS (ns):| -14.805 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.007%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 744.8M **
*** Timing NOT met, worst failing slack is -1.199
*** Check timing (0:00:00.0)
Started binary server on port 48682
*** Starting optCritPath ***
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.9501
Max route overflow : 0.0000
Current slack : -1.198 ns, density : 0.9501  End_Point: oR_reg[15]/D
Current slack : -1.198 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.198 ns, density : 0.9501  End_Point: oR_reg[15]/D
Current slack : -1.198 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.190 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
*** Starting refinePlace (0:00:03.2 mem=757.2M) ***
default core: bins with density >  0.75 =   90 % ( 36 / 40 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.064444, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace postIncrNP: Density = 1.064444 -> 1.082222.
*** cpu time = 0:00:00.4.
move report: incrNP moves 3708 insts, mean move: 2.68 um, max move: 32.60 um
	max move on inst (g115856): (38.80, 76.60) --> (58.40, 63.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 3623 insts, mean move: 1.09 um, max move: 6.20 um
	max move on inst (B1_reg[2]): (158.60, 52.40) --> (158.00, 46.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3623 insts, mean move: 1.09 um, max move: 6.20 um
	max move on inst (B1_reg[2]): (158.60, 52.40) --> (158.00, 46.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        33.00 um
  inst (g115765) with max move: (41, 80.4) -> (59, 65.4)
  mean    (X+Y) =         2.74 um
Total instances moved : 3678
*** cpu=0:00:01.1   mem=757.3M  mem(used)=0.0M***
*** maximum move = 33.0um ***
*** Finished refinePlace (0:00:04.8 mem=757.2M) ***
*** Done re-routing un-routed nets (757.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:04.8 mem=757.2M) ***
*** Finished delays update (0:00:05.0 mem=757.2M) ***
Current slack : -1.193 ns, density : 0.9470  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.193 ns, density : 0.9470  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Peforming hill climbing technique
Current slack : -1.224 ns, density : 0.9496  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.218 ns, density : 0.9496  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.218 ns, density : 0.9496  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:13.5 mem=757.3M) ***
default core: bins with density >  0.75 = 92.5 % ( 37 / 40 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.043333, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace postIncrNP: Density = 1.043333 -> 1.055556.
*** cpu time = 0:00:00.3.
move report: incrNP moves 3688 insts, mean move: 1.74 um, max move: 12.40 um
	max move on inst (FE_RC_3640_0): (160.20, 119.60) --> (151.60, 115.80)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 3586 insts, mean move: 1.04 um, max move: 6.20 um
	max move on inst (g119282): (151.40, 99.00) --> (153.80, 102.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3586 insts, mean move: 1.04 um, max move: 6.20 um
	max move on inst (g119282): (151.40, 99.00) --> (153.80, 102.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.00 um
  inst (FE_RC_3646_0) with max move: (133, 110.2) -> (125.6, 104.6)
  mean    (X+Y) =         1.88 um
Total instances moved : 3634
*** cpu=0:00:01.2   mem=757.4M  mem(used)=0.0M***
*** maximum move = 13.0um ***
*** Finished refinePlace (0:00:15.1 mem=757.4M) ***
*** Done re-routing un-routed nets (757.4M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:15.1 mem=757.4M) ***
*** Finished delays update (0:00:15.3 mem=757.4M) ***
Current slack : -1.219 ns, density : 0.9496  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.219 ns, density : 0.9495  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.219 ns, density : 0.9487  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.219 ns, density : 0.9487  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:18.3 mem=757.2M) ***
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 2730 insts, mean move: 0.42 um, max move: 2.60 um
	max move on inst (g118364): (95.60, 127.00) --> (96.40, 125.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2730 insts, mean move: 0.42 um, max move: 2.60 um
	max move on inst (g118364): (95.60, 127.00) --> (96.40, 125.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.60 um
  inst (g118364) with max move: (95.6, 127) -> (96.4, 125.2)
  mean    (X+Y) =         0.42 um
Total instances moved : 2730
*** cpu=0:00:00.7   mem=757.3M  mem(used)=0.1M***
*** maximum move = 2.6um ***
*** Finished refinePlace (0:00:19.1 mem=757.2M) ***
*** Done re-routing un-routed nets (757.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:19.1 mem=757.2M) ***
*** Finished delays update (0:00:19.2 mem=757.2M) ***
Current slack : -1.214 ns, density : 0.9432  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.9464  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.9464  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.9464  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.9464  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.9464  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.195 ns, density : 0.9497  End_Point: oR_reg[16]/D
Current slack : -1.195 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.195 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.189 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.189 ns, density : 0.9501  End_Point: oR_reg[16]/D
Current slack : -1.189 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.189 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.189 ns, density : 0.9501  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:28.5 mem=757.3M) ***
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.012222, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace postIncrNP: Density = 1.012222 -> 1.062222.
*** cpu time = 0:00:00.4.
move report: incrNP moves 3695 insts, mean move: 1.92 um, max move: 28.60 um
	max move on inst (FE_OCPC336_B1_4_): (41.40, 97.20) --> (55.00, 82.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 3557 insts, mean move: 1.06 um, max move: 7.20 um
	max move on inst (g121383): (46.40, 119.60) --> (44.80, 125.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3557 insts, mean move: 1.06 um, max move: 7.20 um
	max move on inst (g121383): (46.40, 119.60) --> (44.80, 125.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        29.40 um
  inst (FE_OCPC336_B1_4_) with max move: (41.4, 97.2) -> (55.8, 82.2)
  mean    (X+Y) =         1.99 um
Total instances moved : 3664
*** cpu=0:00:01.3   mem=757.3M  mem(used)=0.0M***
*** maximum move = 29.4um ***
*** Finished refinePlace (0:00:30.2 mem=757.3M) ***
*** Done re-routing un-routed nets (757.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:30.3 mem=757.3M) ***
*** Finished delays update (0:00:30.4 mem=757.3M) ***
Current slack : -1.192 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.192 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.192 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.192 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:30.8 mem=757.3M) ***
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.002222, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace postIncrNP: Density = 1.002222 -> 1.057778.
*** cpu time = 0:00:00.3.
move report: incrNP moves 3627 insts, mean move: 1.56 um, max move: 9.00 um
	max move on inst (FE_RC_3908_0): (143.40, 110.20) --> (138.20, 114.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.4, Real Time = 0:00:01.0
move report: preRPlace moves 3564 insts, mean move: 1.05 um, max move: 6.60 um
	max move on inst (g124397): (150.20, 99.00) --> (153.00, 102.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3564 insts, mean move: 1.05 um, max move: 6.60 um
	max move on inst (g124397): (150.20, 99.00) --> (153.00, 102.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.00 um
  inst (g118141) with max move: (112.2, 127) -> (119.4, 130.8)
  mean    (X+Y) =         1.67 um
Total instances moved : 3569
*** cpu=0:00:01.4   mem=757.4M  mem(used)=0.0M***
*** maximum move = 11.0um ***
*** Finished refinePlace (0:00:32.6 mem=757.3M) ***
*** Starting trialRoute (mem=757.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
Number of multi-gpin terms=1548, multi-gpins=3396, moved blk term=0/0

Phase 1a route (0:00:00.0 759.6M):
Est net length = 4.221e+04um = 2.235e+04H + 1.986e+04V
Usage: (7.4%H 7.1%V) = (2.662e+04um 3.915e+04um) = (26250 21086)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 762.1M):
Usage: (7.4%H 7.1%V) = (2.653e+04um 3.916e+04um) = (26165 21086)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 762.1M):
Usage: (7.4%H 7.1%V) = (2.651e+04um 3.916e+04um) = (26147 21089)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 762.1M):
Usage: (7.4%H 7.1%V) = (2.651e+04um 3.916e+04um) = (26147 21089)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 762.7M):
Usage: (7.4%H 7.1%V) = (2.651e+04um 3.916e+04um) = (26147 21089)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.4%H 7.1%V) = (2.651e+04um 3.916e+04um) = (26147 21089)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.01%	0	 0.00%
  5:	0	 0.00%	1	 0.01%
  6:	3	 0.02%	1	 0.01%
  7:	3	 0.02%	8	 0.05%
  8:	10	 0.06%	22	 0.13%
  9:	16	 0.10%	69	 0.41%
 10:	20	 0.12%	228	 1.35%
 11:	55	 0.33%	534	 3.17%
 12:	106	 0.63%	983	 5.84%
 13:	158	 0.94%	1653	 9.82%
 14:	295	 1.75%	1955	11.62%
 15:	474	 2.82%	2312	13.74%
 16:	825	 4.90%	4456	26.48%
 17:	1017	 6.04%	1292	 7.68%
 18:	1214	 7.21%	8	 0.05%
 19:	1049	 6.23%	44	 0.26%
 20:	11584	68.83%	3264	19.39%

Global route (cpu=0.0s real=0.0s 760.2M)
Phase 1l route (0:00:00.1 759.4M):


*** After '-updateRemainTrks' operation: 

Usage: (7.5%H 7.1%V) = (2.686e+04um 3.944e+04um) = (26493 21238)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	1	 0.01%	1	 0.01%
  4:	0	 0.00%	2	 0.01%
  5:	2	 0.01%	1	 0.01%
  6:	2	 0.01%	3	 0.02%
  7:	9	 0.05%	18	 0.11%
  8:	9	 0.05%	35	 0.21%
  9:	16	 0.10%	87	 0.52%
 10:	30	 0.18%	209	 1.24%
 11:	55	 0.33%	529	 3.14%
 12:	113	 0.67%	955	 5.67%
 13:	156	 0.93%	1652	 9.82%
 14:	299	 1.78%	1966	11.68%
 15:	478	 2.84%	2311	13.73%
 16:	834	 4.96%	4454	26.46%
 17:	1020	 6.06%	1291	 7.67%
 18:	1220	 7.25%	8	 0.05%
 19:	1042	 6.19%	44	 0.26%
 20:	11544	68.59%	3264	19.39%



*** Completed Phase 1 route (0:00:00.1 757.5M) ***


Total length: 4.405e+04um, number of vias: 22805
M1(H) length: 6.952e+01um, number of vias: 11532
M2(V) length: 1.724e+04um, number of vias: 10387
M3(H) length: 2.102e+04um, number of vias: 720
M4(V) length: 4.540e+03um, number of vias: 158
M5(H) length: 1.145e+03um, number of vias: 7
M6(V) length: 4.020e+01um, number of vias: 1
M7(H) length: 1.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 757.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=757.3M) ***
Peak Memory Usage was 768.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=757.3M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:32.9 mem=756.4M) ***
*** Finished delays update (0:00:33.0 mem=757.3M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:00:54.0 real=0:01:32 (11084 evaluations)
*** Done optCritPath (cpu=0:01:27 real=0:01:42 mem=757.00M) ***

------------------------------------------------------------
     Summary (cpu=0.55min real=1.70min mem=755.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.202  |
|           TNS (ns):| -14.837 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.253%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:50, mem = 755.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:35, real = 0:01:50, mem = 754.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.202  | -1.202  | -0.405  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -14.837 | -14.837 | -3.301  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |   16    |   12    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.253%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:50, mem = 754.5M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 749.9M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=759.9M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (49) instances, and (0) nets in Clock iCLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=759.9M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** Removed (0) buffers and (0) inverters in Clock iCLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 759.898M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=759.9M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 759.898M)

Start to trace clock trees ...
*** Begin Tracer (mem=759.9M) ***
Tracing Clock iCLK ...
*** End Tracer (mem=760.9M) ***
***** Allocate Obstruction Memory  Finished (MEM: 759.898M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock iCLK has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (iCLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.765000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (iCLK) Structure
Max. Skew           : 32(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVD0) (BUFFD0) (BUFFD1) (INVD1) (INVD2) (BUFFD2) (BUFFD3) (INVD3) (BUFFD4) (INVD4) (INVD6) (BUFFD6) (INVD8) (BUFFD8) (BUFFD12) (INVD12) (BUFFD16) (INVD16) (BUFFD20) (INVD20) (BUFFD24) (INVD24) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 49
Nr.          Rising  Sync Pins  : 49
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (iCLK)
Output_Net: (iCLK)   
**** CK_START: TopDown Tree Construction for iCLK (49-leaf) (mem=759.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[59,64*] N49 B2 G1 A21(21.3) L[3,3] C2/1 score=18628 cpu=0:00:01.0 mem=760M 

**** CK_END: TopDown Tree Construction for iCLK (cpu=0:00:01.2, real=0:00:01.0, mem=759.9M)



**** CK_START: Update Database (mem=759.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=759.9M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.765000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.9, Real Time = 0:00:01.0
move report: preRPlace moves 2595 insts, mean move: 0.53 um, max move: 5.80 um
	max move on inst (g240): (95.80, 93.40) --> (95.60, 99.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2595 insts, mean move: 0.53 um, max move: 5.80 um
	max move on inst (g240): (95.80, 93.40) --> (95.60, 99.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.80 um
  inst (g240) with max move: (95.8, 93.4) -> (95.6, 99)
  mean    (X+Y) =         0.53 um
Total instances moved : 2595
*** cpu=0:00:00.9   mem=751.2M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.9  MEM: 751.219M)
**WARN: (ENCCK-6323):	The placement of g240 was moved by 5.8 microns during refinePlace. Original location : (95.8, 93.4), Refined location : (95.6, 99)
**WARN: (ENCCK-6323):	The placement of g123864 was moved by 4.8 microns during refinePlace. Original location : (151.4, 82.2), Refined location : (150.4, 86)
**WARN: (ENCCK-6323):	The placement of FE_OCP_RBC375_n_4440 was moved by 4.8 microns during refinePlace. Original location : (154, 82.2), Refined location : (151, 80.4)


**INFO: Total instances moved beyond threshold limit during refinePlace are 3...


Refine place movement check finished, CPU=0:00:01.0 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[1]/CP 64.2(ps)
Min trig. edge delay at sink(R): B1_reg[4]/CP 59(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 59~64.2(ps)            0~10(ps)            
Fall Phase Delay               : 53.1~58.3(ps)          0~10(ps)            
Trig. Edge Skew                : 5.2(ps)                32(ps)              
Rise Skew                      : 5.2(ps)                
Fall Skew                      : 5.2(ps)                
Max. Rise Buffer Tran.         : 20(ps)                 200(ps)             
Max. Fall Buffer Tran.         : 13.2(ps)               200(ps)             
Max. Rise Sink Tran.           : 64.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 20(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 13.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 40.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
Reducing the latency of clock tree 'iCLK' ...

Calculating pre-route downstream delay for clock tree 'iCLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'iCLK__L1_I0' from (310800 164400) to (288000 175600)
MaxTriggerDelay: 63.7 (ps)
MinTriggerDelay: 58.5 (ps)
Skew: 5.2 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=751.2M) ***
Reducing the skew of clock tree 'iCLK' ...

MaxTriggerDelay: 63.7 (ps)
MinTriggerDelay: 58.5 (ps)
Skew: 5.2 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=751.2M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 1 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=751.2M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 1709 insts, mean move: 0.30 um, max move: 7.20 um
	max move on inst (iCLK__L1_I0): (144.00, 87.80) --> (145.60, 82.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1709 insts, mean move: 0.30 um, max move: 7.20 um
	max move on inst (iCLK__L1_I0): (144.00, 87.80) --> (145.60, 82.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.20 um
  inst (iCLK__L1_I0) with max move: (144, 87.8) -> (145.6, 82.2)
  mean    (X+Y) =         0.30 um
Total instances moved : 1709
*** cpu=0:00:00.8   mem=751.2M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.8  MEM: 751.219M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[1]/CP 64(ps)
Min trig. edge delay at sink(R): B1_reg[4]/CP 58.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 58.8~64(ps)            0~10(ps)            
Fall Phase Delay               : 52.5~57.7(ps)          0~10(ps)            
Trig. Edge Skew                : 5.2(ps)                32(ps)              
Rise Skew                      : 5.2(ps)                
Fall Skew                      : 5.2(ps)                
Max. Rise Buffer Tran.         : 19.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 64.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 40.9(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.9 real=0:00:01.0 mem=751.2M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=751.2M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.2  MEM: 751.219M)

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[1]/CP 64(ps)
Min trig. edge delay at sink(R): B1_reg[4]/CP 58.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 58.8~64(ps)            0~10(ps)            
Fall Phase Delay               : 52.5~57.7(ps)          0~10(ps)            
Trig. Edge Skew                : 5.2(ps)                32(ps)              
Rise Skew                      : 5.2(ps)                
Fall Skew                      : 5.2(ps)                
Max. Rise Buffer Tran.         : 19.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 64.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 64.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 40.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 16:04:58 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 715 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 3847
#  Number of instances deleted (including moved) = 4434
#  Number of instances resized = 25
#  Number of instances with different orientation = 1
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 8307
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 16:05:04 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 16:05:04 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         730         221        4032    32.96%
#  Metal 2        V         747         219        4032    20.36%
#  Metal 3        H         952           0        4032     0.00%
#  Metal 4        V         966           0        4032     0.00%
#  Metal 5        H         952           0        4032     0.00%
#  Metal 6        V         966           0        4032     0.00%
#  Metal 7        H         238           0        4032     0.00%
#  Metal 8        V         241           0        4032     0.00%
#  --------------------------------------------------------------
#  Total                   5792       5.74%  32256     6.67%
#
#  3 nets (0.08%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 799.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 859 um.
#Total half perimeter of net bounding box = 375 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 571 um.
#Total wire length on LAYER M4 = 288 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 136
#Up-Via Summary (total 136):
#           
#-----------------------
#  Metal 1           48
#  Metal 2           48
#  Metal 3           40
#-----------------------
#                   136 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 33.00 (Mb)
#Total memory = 799.00 (Mb)
#Peak memory = 832.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 37.3% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 805.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 805.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 869 um.
#Total half perimeter of net bounding box = 375 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 24 um.
#Total wire length on LAYER M3 = 561 um.
#Total wire length on LAYER M4 = 283 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 146
#Total number of multi-cut vias = 2 (  1.4%)
#Total number of single cut vias = 144 ( 98.6%)
#Up-Via Summary (total 146):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          51 ( 96.2%)         2 (  3.8%)         53
#  Metal 2          47 (100.0%)         0 (  0.0%)         47
#  Metal 3          46 (100.0%)         0 (  0.0%)         46
#-----------------------------------------------------------
#                  144 ( 98.6%)         2 (  1.4%)        146 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 799.00 (Mb)
#Peak memory = 832.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 3993 NETS and 0 SPECIALNETS signatures
#Created 3875 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 56.00 (Mb)
#Total memory = 807.00 (Mb)
#Peak memory = 832.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 16:05:05 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[6]/CP 64.3(ps)
Min trig. edge delay at sink(R): B1_reg[4]/CP 59(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 59~64.3(ps)            0~10(ps)            
Fall Phase Delay               : 52.8~58.1(ps)          0~10(ps)            
Trig. Edge Skew                : 5.3(ps)                32(ps)              
Rise Skew                      : 5.3(ps)                
Fall Skew                      : 5.3(ps)                
Max. Rise Buffer Tran.         : 19.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 63.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 40.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 63.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 40.6(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'iCLK' ...

Calculating clk-route-only downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=807.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=807.4M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[6]/CP 64.3(ps)
Min trig. edge delay at sink(R): B1_reg[4]/CP 59(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 59~64.3(ps)            0~10(ps)            
Fall Phase Delay               : 52.8~58.1(ps)          0~10(ps)            
Trig. Edge Skew                : 5.3(ps)                32(ps)              
Rise Skew                      : 5.3(ps)                
Fall Skew                      : 5.3(ps)                
Max. Rise Buffer Tran.         : 19.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 12.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 63.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 40.8(ps)               200(ps)             
Min. Rise Buffer Tran.         : 19.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 63.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 40.6(ps)               0(ps)               


Clock iCLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide lab1.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          3
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:10.0, real=0:00:10.0, mem=806.4M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=806.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 3 nets with 1 extra space.
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=1580, multi-gpins=3441, moved blk term=0/0

Phase 1a route (0:00:00.0 808.5M):
Est net length = 4.215e+04um = 2.249e+04H + 1.966e+04V
Usage: (8.0%H 7.3%V) = (2.857e+04um 4.019e+04um) = (28173 21646)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 811.0M):
Usage: (7.9%H 7.3%V) = (2.847e+04um 4.020e+04um) = (28067 21646)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 811.0M):
Usage: (7.9%H 7.3%V) = (2.846e+04um 4.020e+04um) = (28057 21645)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 811.0M):
Usage: (7.9%H 7.3%V) = (2.846e+04um 4.020e+04um) = (28057 21645)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 811.7M):
Usage: (7.9%H 7.3%V) = (2.846e+04um 4.020e+04um) = (28057 21645)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 7.3%V) = (2.846e+04um 4.020e+04um) = (28057 21645)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.01%	0	 0.00%
  5:	0	 0.00%	3	 0.02%
  6:	2	 0.01%	3	 0.02%
  7:	8	 0.05%	13	 0.08%
  8:	11	 0.07%	40	 0.24%
  9:	21	 0.12%	82	 0.49%
 10:	38	 0.23%	239	 1.42%
 11:	72	 0.43%	584	 3.47%
 12:	114	 0.68%	1048	 6.23%
 13:	227	 1.35%	1577	 9.37%
 14:	357	 2.12%	1954	11.61%
 15:	567	 3.37%	2204	13.10%
 16:	863	 5.13%	4471	26.57%
 17:	1044	 6.20%	1292	 7.68%
 18:	1105	 6.57%	16	 0.10%
 19:	1022	 6.07%	40	 0.24%
 20:	11378	67.61%	3264	19.39%

Global route (cpu=0.1s real=0.0s 809.2M)
Phase 1l route (0:00:00.1 808.4M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.0%H 7.3%V) = (2.884e+04um 4.063e+04um) = (28436 21877)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	2	 0.01%
  5:	2	 0.01%	5	 0.03%
  6:	2	 0.01%	5	 0.03%
  7:	10	 0.06%	21	 0.12%
  8:	15	 0.09%	51	 0.30%
  9:	24	 0.14%	111	 0.66%
 10:	40	 0.24%	236	 1.40%
 11:	79	 0.47%	577	 3.43%
 12:	112	 0.67%	1010	 6.00%
 13:	240	 1.43%	1571	 9.33%
 14:	369	 2.19%	1961	11.65%
 15:	571	 3.39%	2199	13.07%
 16:	854	 5.07%	4468	26.55%
 17:	1055	 6.27%	1292	 7.68%
 18:	1087	 6.46%	16	 0.10%
 19:	1027	 6.10%	40	 0.24%
 20:	11342	67.39%	3264	19.39%



*** Completed Phase 1 route (0:00:00.1 806.4M) ***


Total length: 4.496e+04um, number of vias: 23090
M1(H) length: 6.952e+01um, number of vias: 11536
M2(V) length: 1.699e+04um, number of vias: 10539
M3(H) length: 2.163e+04um, number of vias: 828
M4(V) length: 4.929e+03um, number of vias: 182
M5(H) length: 1.319e+03um, number of vias: 4
M6(V) length: 2.940e+01um, number of vias: 1
M7(H) length: 1.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 806.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=806.4M) ***
Peak Memory Usage was 817.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=806.4M) ***

Extraction called for design 'lab1' of instances=3874 and nets=3993 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 806.445M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree iCLK.

**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[3]/CP 52.5(ps)
Min trig. edge delay at sink(R): B1_reg[4]/CP 48.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 48.2~52.5(ps)          0~10(ps)            
Fall Phase Delay               : 43.9~48.3(ps)          0~10(ps)            
Trig. Edge Skew                : 4.3(ps)                32(ps)              
Rise Skew                      : 4.3(ps)                
Fall Skew                      : 4.4(ps)                
Max. Rise Buffer Tran.         : 18.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 11.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 53(ps)                 200(ps)             
Max. Fall Sink Tran.           : 34.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 11.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 52.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 33.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=806.4M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'iCLK' ...

Calculating post-route downstream delay for clock tree 'iCLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree iCLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=806.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=806.4M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree iCLK Stat ****
Total Clock Level	: 3
***** Top Nodes *****
iCLK delay[0(ps) 0(ps)] (  iCLK__L1_I0/I )
Level 3 (Total=49	Sink=49)
Level 2 (Total=1	Sink=0	INVD24=1)
Level 1 (Total=1	Sink=0	INVD24=1)
Total Sinks		: 49

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock iCLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 49
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): oR_reg[3]/CP 52.5(ps)
Min trig. edge delay at sink(R): B1_reg[4]/CP 48.2(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 48.2~52.5(ps)          0~10(ps)            
Fall Phase Delay               : 43.9~48.3(ps)          0~10(ps)            
Trig. Edge Skew                : 4.3(ps)                32(ps)              
Rise Skew                      : 4.3(ps)                
Fall Skew                      : 4.4(ps)                
Max. Rise Buffer Tran.         : 18.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 11.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 53(ps)                 200(ps)             
Max. Fall Sink Tran.           : 34.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 11.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 52.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 33.4(ps)               0(ps)               


Generating Clock Analysis Report lab1.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:00.4, real=0:00:01.0, mem=806.4M) ***
**clockDesign ... cpu = 0:00:10, real = 0:00:11, mem = 806.4M **
<CMD> selectWire 7.9000 172.7000 185.3000 182.7000 1 VSS
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to co2046-05.ece.iastate.edu 39516 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 835.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=835.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=835.3M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.206  |
|           TNS (ns):| -14.877 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.457%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 836.2M **
*** Starting optimizing excluded clock nets MEM= 836.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 836.2M) ***
*** Starting optimizing excluded clock nets MEM= 836.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 836.2M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
** Density before transform = 95.457% **

*** starting 1-st resizing pass: 3869 instances 
*** starting 2-nd resizing pass: 3862 instances 
*** starting 3-rd resizing pass: 1486 instances 
*** starting 4-th resizing pass: 360 instances 
*** starting 5-th resizing pass: 80 instances 
*** starting 6-th resizing pass: 28 instances 
*** starting 7-th resizing pass: 5 instances 


** Summary: Buffer Deletion = 0 Declone = 2 Downsize = 284 Upsize = 0 **
** Density Change = 2.773% **
** Density after transform = 92.684% **
*** Finish transform (0:00:01.1) ***
density before resizing = 92.684%
density after resizing = 92.684%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=836.2M  mem(used)=0.0M***
*** Starting trialRoute (mem=836.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 3 nets with 1 extra space.
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=1509, multi-gpins=3279, moved blk term=0/0

Phase 1a route (0:00:00.0 838.5M):
Est net length = 4.217e+04um = 2.254e+04H + 1.963e+04V
Usage: (8.0%H 7.3%V) = (2.863e+04um 4.016e+04um) = (28226 21631)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 841.0M):
Usage: (8.0%H 7.3%V) = (2.852e+04um 4.017e+04um) = (28120 21631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 841.0M):
Usage: (8.0%H 7.3%V) = (2.851e+04um 4.017e+04um) = (28109 21631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 841.0M):
Usage: (8.0%H 7.3%V) = (2.851e+04um 4.017e+04um) = (28109 21631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 841.7M):
Usage: (8.0%H 7.3%V) = (2.851e+04um 4.017e+04um) = (28109 21631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.0%H 7.3%V) = (2.851e+04um 4.017e+04um) = (28109 21631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.01%	2	 0.01%
  5:	0	 0.00%	1	 0.01%
  6:	2	 0.01%	4	 0.02%
  7:	7	 0.04%	13	 0.08%
  8:	12	 0.07%	40	 0.24%
  9:	22	 0.13%	77	 0.46%
 10:	48	 0.29%	258	 1.53%
 11:	75	 0.45%	579	 3.44%
 12:	130	 0.77%	1044	 6.20%
 13:	200	 1.19%	1583	 9.41%
 14:	356	 2.12%	1916	11.38%
 15:	561	 3.33%	2212	13.14%
 16:	868	 5.16%	4475	26.59%
 17:	1061	 6.30%	1306	 7.76%
 18:	1089	 6.47%	16	 0.10%
 19:	1006	 5.98%	40	 0.24%
 20:	11392	67.69%	3264	19.39%

Global route (cpu=0.1s real=0.0s 839.2M)
Phase 1l route (0:00:00.1 838.4M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.1%H 7.3%V) = (2.888e+04um 4.061e+04um) = (28482 21867)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	4	 0.02%
  5:	2	 0.01%	3	 0.02%
  6:	2	 0.01%	7	 0.04%
  7:	8	 0.05%	20	 0.12%
  8:	17	 0.10%	51	 0.30%
  9:	25	 0.15%	111	 0.66%
 10:	50	 0.30%	253	 1.50%
 11:	82	 0.49%	567	 3.37%
 12:	127	 0.75%	1004	 5.97%
 13:	207	 1.23%	1585	 9.42%
 14:	377	 2.24%	1918	11.40%
 15:	570	 3.39%	2205	13.10%
 16:	849	 5.04%	4476	26.60%
 17:	1070	 6.36%	1305	 7.75%
 18:	1079	 6.41%	16	 0.10%
 19:	1007	 5.98%	40	 0.24%
 20:	11357	67.48%	3264	19.39%



*** Completed Phase 1 route (0:00:00.1 836.5M) ***


Total length: 4.499e+04um, number of vias: 23088
M1(H) length: 6.689e+01um, number of vias: 11532
M2(V) length: 1.691e+04um, number of vias: 10542
M3(H) length: 2.167e+04um, number of vias: 832
M4(V) length: 4.984e+03um, number of vias: 178
M5(H) length: 1.323e+03um, number of vias: 3
M6(V) length: 2.920e+01um, number of vias: 1
M7(H) length: 1.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 836.2M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=836.2M) ***
Peak Memory Usage was 847.2M 
*** Finished trialRoute (cpu=0:00:00.2 mem=836.2M) ***

Extraction called for design 'lab1' of instances=3872 and nets=3991 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 836.223M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 835.3M, InitMEM = 835.3M)
Start delay calculation (mem=835.324M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=835.715M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 835.7M) ***

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=836.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.196  |
|           TNS (ns):| -14.833 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.684%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 836.2M **
Started binary server on port 59869
*** Starting optCritPath ***
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*info: 3 nets with fixed/cover wires excluded.
Density : 0.9268
Max route overflow : 0.0000
Current slack : -1.196 ns, density : 0.9268  End_Point: oR_reg[16]/D
Current slack : -1.196 ns, density : 0.9268  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.196 ns, density : 0.9268  End_Point: oR_reg[16]/D
Current slack : -1.196 ns, density : 0.9268  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.191 ns, density : 0.9268  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:03.5 mem=848.5M) ***
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.020000, incremental np is triggered.
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace postIncrNP: Density = 1.020000 -> 1.046667.
*** cpu time = 0:00:00.4.
move report: incrNP moves 3692 insts, mean move: 2.25 um, max move: 39.00 um
	max move on inst (g115765): (45.00, 86.00) --> (63.40, 65.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 3441 insts, mean move: 0.83 um, max move: 6.00 um
	max move on inst (g126895): (151.00, 91.60) --> (153.20, 87.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3441 insts, mean move: 0.83 um, max move: 6.00 um
	max move on inst (g126895): (151.00, 91.60) --> (153.20, 87.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        37.40 um
  inst (g115765) with max move: (45, 86) -> (61.8, 65.4)
  mean    (X+Y) =         2.25 um
Total instances moved : 3727
*** cpu=0:00:00.6   mem=848.6M  mem(used)=0.0M***
*** maximum move = 37.4um ***
*** Finished refinePlace (0:00:04.5 mem=848.6M) ***
*** Done re-routing un-routed nets (848.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:04.6 mem=848.6M) ***
*** Finished delays update (0:00:04.7 mem=848.6M) ***
Current slack : -1.194 ns, density : 0.9248  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.194 ns, density : 0.9248  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Peforming hill climbing technique
Current slack : -1.221 ns, density : 0.9327  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.216 ns, density : 0.9327  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.216 ns, density : 0.9327  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.216 ns, density : 0.9327  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9324  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9316  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9316  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:20.9 mem=848.7M) ***
default core: bins with density >  0.75 =   90 % ( 36 / 40 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.041111, incremental np is triggered.
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
RPlace postIncrNP: Density = 1.041111 -> 1.033333.
*** cpu time = 0:00:00.4.
move report: incrNP moves 3646 insts, mean move: 1.62 um, max move: 16.40 um
	max move on inst (FE_RC_4080_0): (140.80, 108.40) --> (130.00, 114.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:00.0
move report: preRPlace moves 3450 insts, mean move: 0.84 um, max move: 5.40 um
	max move on inst (g126948): (99.20, 93.40) --> (93.80, 93.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3450 insts, mean move: 0.84 um, max move: 5.40 um
	max move on inst (g126948): (99.20, 93.40) --> (93.80, 93.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        17.20 um
  inst (FE_RC_4080_0) with max move: (140.8, 108.4) -> (129.2, 114)
  mean    (X+Y) =         1.77 um
Total instances moved : 3567
*** cpu=0:00:00.6   mem=848.7M  mem(used)=0.0M***
*** maximum move = 17.2um ***
*** Finished refinePlace (0:00:21.9 mem=848.7M) ***
*** Done re-routing un-routed nets (848.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:21.9 mem=848.7M) ***
*** Finished delays update (0:00:22.1 mem=848.7M) ***
Current slack : -1.212 ns, density : 0.9269  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9305  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9305  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9305  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9304  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9304  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.203 ns, density : 0.9304  End_Point: oR_reg[16]/D
Current slack : -1.202 ns, density : 0.9334  End_Point: oR_reg[16]/D
Current slack : -1.202 ns, density : 0.9334  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9356  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9356  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9356  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9356  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9356  End_Point: oR_reg[15]/D
*** Starting refinePlace (0:00:32.4 mem=848.5M) ***
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.6, Real Time = 0:00:01.0
move report: preRPlace moves 2956 insts, mean move: 0.49 um, max move: 6.20 um
	max move on inst (g122454): (110.40, 91.60) --> (108.00, 87.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2956 insts, mean move: 0.49 um, max move: 6.20 um
	max move on inst (g122454): (110.40, 91.60) --> (108.00, 87.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.20 um
  inst (g122454) with max move: (110.4, 91.6) -> (108, 87.8)
  mean    (X+Y) =         0.49 um
Total instances moved : 2956
*** cpu=0:00:00.6   mem=848.6M  mem(used)=0.1M***
*** maximum move = 6.2um ***
*** Finished refinePlace (0:00:33.1 mem=848.5M) ***
*** Done re-routing un-routed nets (848.5M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:33.1 mem=848.5M) ***
*** Finished delays update (0:00:33.3 mem=848.5M) ***
Current slack : -1.199 ns, density : 0.9353  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9353  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9360  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9360  End_Point: oR_reg[15]/D
Current slack : -1.199 ns, density : 0.9370  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9370  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9398  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9398  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9398  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9398  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9398  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9398  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.199 ns, density : 0.9398  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:40.0 mem=848.5M) ***
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 2500 insts, mean move: 0.44 um, max move: 5.00 um
	max move on inst (FE_RC_4660_0): (73.00, 65.40) --> (76.20, 63.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2500 insts, mean move: 0.44 um, max move: 5.00 um
	max move on inst (FE_RC_4660_0): (73.00, 65.40) --> (76.20, 63.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.00 um
  inst (FE_RC_4660_0) with max move: (73, 65.4) -> (76.2, 63.6)
  mean    (X+Y) =         0.44 um
Total instances moved : 2500
*** cpu=0:00:00.4   mem=848.7M  mem(used)=0.1M***
*** maximum move = 5.0um ***
*** Finished refinePlace (0:00:40.4 mem=848.6M) ***
*** Starting trialRoute (mem=848.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 3
There are 3 nets with 1 extra space.
routingBox: (0 0) (386410 381200)
coreBox:    (60000 60000) (326410 321200)
There are 3 prerouted nets with extraSpace.
Number of multi-gpin terms=1580, multi-gpins=3448, moved blk term=0/0

Phase 1a route (0:00:00.0 850.9M):
Est net length = 4.229e+04um = 2.250e+04H + 1.980e+04V
Usage: (8.0%H 7.3%V) = (2.862e+04um 4.044e+04um) = (28216 21775)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 853.4M):
Usage: (8.0%H 7.3%V) = (2.853e+04um 4.044e+04um) = (28129 21775)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 853.4M):
Usage: (8.0%H 7.3%V) = (2.852e+04um 4.044e+04um) = (28116 21774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 853.4M):
Usage: (8.0%H 7.3%V) = (2.852e+04um 4.044e+04um) = (28116 21774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 854.0M):
Usage: (8.0%H 7.3%V) = (2.852e+04um 4.044e+04um) = (28116 21774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.0%H 7.3%V) = (2.852e+04um 4.044e+04um) = (28116 21774)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	1	 0.01%	0	 0.00%
  6:	4	 0.02%	6	 0.04%
  7:	6	 0.04%	10	 0.06%
  8:	15	 0.09%	33	 0.20%
  9:	22	 0.13%	90	 0.53%
 10:	37	 0.22%	270	 1.60%
 11:	81	 0.48%	553	 3.29%
 12:	144	 0.86%	1074	 6.38%
 13:	213	 1.27%	1590	 9.45%
 14:	377	 2.24%	1912	11.36%
 15:	583	 3.46%	2252	13.38%
 16:	800	 4.75%	4432	26.33%
 17:	1046	 6.22%	1301	 7.73%
 18:	1101	 6.54%	7	 0.04%
 19:	957	 5.69%	36	 0.21%
 20:	11443	67.99%	3264	19.39%

Global route (cpu=0.0s real=0.0s 851.5M)
Phase 1l route (0:00:00.1 850.8M):
There are 3 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.1%H 7.4%V) = (2.892e+04um 4.080e+04um) = (28513 21970)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.01%
  4:	0	 0.00%	2	 0.01%
  5:	1	 0.01%	3	 0.02%
  6:	5	 0.03%	6	 0.04%
  7:	11	 0.07%	21	 0.12%
  8:	17	 0.10%	39	 0.23%
  9:	28	 0.17%	116	 0.69%
 10:	36	 0.21%	271	 1.61%
 11:	97	 0.58%	524	 3.11%
 12:	144	 0.86%	1074	 6.38%
 13:	219	 1.30%	1569	 9.32%
 14:	381	 2.26%	1904	11.31%
 15:	578	 3.43%	2263	13.45%
 16:	815	 4.84%	4429	26.32%
 17:	1034	 6.14%	1301	 7.73%
 18:	1102	 6.55%	7	 0.04%
 19:	949	 5.64%	36	 0.21%
 20:	11413	67.81%	3264	19.39%



*** Completed Phase 1 route (0:00:00.2 848.8M) ***


Total length: 4.512e+04um, number of vias: 23241
M1(H) length: 7.161e+01um, number of vias: 11636
M2(V) length: 1.716e+04um, number of vias: 10567
M3(H) length: 2.128e+04um, number of vias: 836
M4(V) length: 4.958e+03um, number of vias: 198
M5(H) length: 1.633e+03um, number of vias: 3
M6(V) length: 2.480e+01um, number of vias: 1
M7(H) length: 1.050e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 848.6M) ***

*** Finished all Phases (cpu=0:00:00.3 mem=848.6M) ***
Peak Memory Usage was 859.5M 
*** Finished trialRoute (cpu=0:00:00.3 mem=848.6M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:40.7 mem=847.7M) ***
*** Finished delays update (0:00:40.9 mem=848.6M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:01:37 real=0:02:37 (14745 evaluations)
*** Done optCritPath (cpu=0:02:18 real=0:02:43 mem=848.25M) ***

------------------------------------------------------------
     Summary (cpu=0.68min real=2.72min mem=846.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.211  |
|           TNS (ns):| -14.905 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.205%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:20, real = 0:02:47, mem = 846.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:20, real = 0:02:47, mem = 845.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.211  | -1.211  | -0.362  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -14.905 | -14.905 | -2.661  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |   16    |   11    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.205%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:20, real = 0:02:47, mem = 845.7M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=838.5M, init mem=838.5M)
*info: Placed = 3861
*info: Unplaced = 0
Placement Density:94.20%(10616/11269)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=838.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=838.5M) ***
Start route 1 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=838.5M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 16:09:09 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (138.705 30.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (146.905 30.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (151.305 32.710) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (151.105 30.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (30.515 32.700) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (52.120 30.910) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (69.905 30.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (48.320 30.910) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (142.905 30.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (84.720 30.910) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (34.520 38.290) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (114.720 60.690) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (33.520 98.110) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (153.320 53.310) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (158.320 55.090) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (144.920 43.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (136.920 32.690) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (82.520 120.510) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (71.520 159.710) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CP at (157.320 99.890) on M1 for NET iCLK__L2_N0. The NET is considered partially routed.
#1 routed net are extracted.
#    1 (0.02%) extracted nets are partially routed.
#2 routed nets are imported.
#4027 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4030.
#Number of eco nets is 1
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 16:09:10 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 16:09:10 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         730         221        4032    32.79%
#  Metal 2        V         747         219        4032    20.36%
#  Metal 3        H         952           0        4032     0.00%
#  Metal 4        V         966           0        4032     0.00%
#  Metal 5        H         952           0        4032     0.00%
#  Metal 6        V         966           0        4032     0.00%
#  Metal 7        H         238           0        4032     0.00%
#  Metal 8        V         241           0        4032     0.00%
#  --------------------------------------------------------------
#  Total                   5792       5.74%  32256     6.64%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 878 um.
#Total half perimeter of net bounding box = 375 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 17 um.
#Total wire length on LAYER M3 = 578 um.
#Total wire length on LAYER M4 = 283 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 143
#Total number of multi-cut vias = 2 (  1.4%)
#Total number of single cut vias = 141 ( 98.6%)
#Up-Via Summary (total 143):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          48 ( 96.0%)         2 (  4.0%)         50
#  Metal 2          47 (100.0%)         0 (  0.0%)         47
#  Metal 3          46 (100.0%)         0 (  0.0%)         46
#-----------------------------------------------------------
#                  141 ( 98.6%)         2 (  1.4%)        143 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 840.00 (Mb)
#Peak memory = 873.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 19.1% of the total area was rechecked for DRC, and 18.2% required routing.
#    number of violations = 0
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 846.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 855 um.
#Total half perimeter of net bounding box = 375 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8 um.
#Total wire length on LAYER M3 = 564 um.
#Total wire length on LAYER M4 = 283 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 156
#Total number of multi-cut vias = 2 (  1.3%)
#Total number of single cut vias = 154 ( 98.7%)
#Up-Via Summary (total 156):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          51 ( 96.2%)         2 (  3.8%)         53
#  Metal 2          52 (100.0%)         0 (  0.0%)         52
#  Metal 3          51 (100.0%)         0 (  0.0%)         51
#-----------------------------------------------------------
#                  154 ( 98.7%)         2 (  1.3%)        156 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 840.00 (Mb)
#Peak memory = 873.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -9.00 (Mb)
#Total memory = 829.00 (Mb)
#Peak memory = 873.00 (Mb)
#Number of warnings = 24
#Total number of warnings = 65
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 16:09:11 2015
#

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 16:09:11 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 16:09:11 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 16:09:11 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         730         221        4032    32.79%
#  Metal 2        V         747         219        4032    20.36%
#  Metal 3        H         952           0        4032     0.00%
#  Metal 4        V         966           0        4032     0.00%
#  Metal 5        H         952           0        4032     0.00%
#  Metal 6        V         966           0        4032     0.00%
#  Metal 7        H         238           0        4032     0.00%
#  Metal 8        V         241           0        4032     0.00%
#  --------------------------------------------------------------
#  Total                   5792       5.74%  32256     6.64%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 834.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 835.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 42539 um.
#Total half perimeter of net bounding box = 45879 um.
#Total wire length on LAYER M1 = 81 um.
#Total wire length on LAYER M2 = 16475 um.
#Total wire length on LAYER M3 = 20021 um.
#Total wire length on LAYER M4 = 4858 um.
#Total wire length on LAYER M5 = 1070 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 34 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15721
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 15719 (100.0%)
#Up-Via Summary (total 15721):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        8551 (100.0%)         2 (  0.0%)       8553
#  Metal 2        6503 (100.0%)         0 (  0.0%)       6503
#  Metal 3         564 (100.0%)         0 (  0.0%)        564
#  Metal 4          99 (100.0%)         0 (  0.0%)         99
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                15719 (100.0%)         2 (  0.0%)      15721 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.00 (Mb)
#Total memory = 835.00 (Mb)
#Peak memory = 873.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 16
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 841.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 43726 um.
#Total half perimeter of net bounding box = 45879 um.
#Total wire length on LAYER M1 = 795 um.
#Total wire length on LAYER M2 = 16079 um.
#Total wire length on LAYER M3 = 21140 um.
#Total wire length on LAYER M4 = 4725 um.
#Total wire length on LAYER M5 = 962 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 23 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24089
#Total number of multi-cut vias = 124 (  0.5%)
#Total number of single cut vias = 23965 ( 99.5%)
#Up-Via Summary (total 24089):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11779 ( 99.0%)       124 (  1.0%)      11903
#  Metal 2       11199 (100.0%)         0 (  0.0%)      11199
#  Metal 3         869 (100.0%)         0 (  0.0%)        869
#  Metal 4         116 (100.0%)         0 (  0.0%)        116
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                23965 ( 99.5%)       124 (  0.5%)      24089 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 43726 um.
#Total half perimeter of net bounding box = 45879 um.
#Total wire length on LAYER M1 = 795 um.
#Total wire length on LAYER M2 = 16079 um.
#Total wire length on LAYER M3 = 21140 um.
#Total wire length on LAYER M4 = 4725 um.
#Total wire length on LAYER M5 = 962 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 23 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24089
#Total number of multi-cut vias = 124 (  0.5%)
#Total number of single cut vias = 23965 ( 99.5%)
#Up-Via Summary (total 24089):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11779 ( 99.0%)       124 (  1.0%)      11903
#  Metal 2       11199 (100.0%)         0 (  0.0%)      11199
#  Metal 3         869 (100.0%)         0 (  0.0%)        869
#  Metal 4         116 (100.0%)         0 (  0.0%)        116
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                23965 ( 99.5%)       124 (  0.5%)      24089 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 835.00 (Mb)
#Peak memory = 875.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 4.00 (Mb)
#Total memory = 833.00 (Mb)
#Peak memory = 875.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 16:09:19 2015
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 842.4M **
#Created 847 library cell signatures
#Created 4030 NETS and 0 SPECIALNETS signatures
#Created 3913 instance signatures
Begin checking placement ... (start mem=843.4M, init mem=843.4M)
*info: Placed = 3910
*info: Unplaced = 0
Placement Density:94.20%(10616/11269)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=843.4M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'lab1' of instances=3912 and nets=4030 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_SU9ahY_6698.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 833.6M)
Creating parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0104% (CPU Time= 0:00:00.0  MEM= 839.6M)
Extracted 20.0098% (CPU Time= 0:00:00.0  MEM= 839.6M)
Extracted 30.0093% (CPU Time= 0:00:00.0  MEM= 839.6M)
Extracted 40.0087% (CPU Time= 0:00:00.0  MEM= 839.6M)
Extracted 50.0082% (CPU Time= 0:00:00.0  MEM= 839.6M)
Extracted 60.0076% (CPU Time= 0:00:00.1  MEM= 839.6M)
Extracted 70.0071% (CPU Time= 0:00:00.1  MEM= 839.6M)
Extracted 80.0065% (CPU Time= 0:00:00.1  MEM= 839.6M)
Extracted 90.006% (CPU Time= 0:00:00.1  MEM= 839.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 839.6M)
Nr. Extracted Resistors     : 42430
Nr. Extracted Ground Cap.   : 46427
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 833.605M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 842.1M, InitMEM = 842.1M)
Start delay calculation (mem=842.125M)...
delayCal using detail RC...
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 848.2M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=848.559M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 848.6M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.313  |
|           TNS (ns):| -16.486 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.205%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 849.2M **
*** Timing NOT met, worst failing slack is -1.313
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -1.313
*** Check timing (0:00:00.0)
Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=849.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 94.205%
total 4007 net, 0 ipo_ignored
total 11643 term, 0 ipo_ignored
total 3863 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.313ns, TNS = -16.486ns (cpu=0:00:00.1 mem=849.6M)

Iter 0 ...

Collected 3942 nets for fixing
Evaluate 752(2053) resize, Select 223 cand. (cpu=0:00:01.4 mem=849.6M)

Commit 8 cand, 5 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.5 mem=849.6M)

Calc. DC (cpu=0:00:01.5 mem=849.6M) ***

Estimated WNS = -1.310ns, TNS = -16.399ns (cpu=0:00:01.5 mem=849.6M)

Iter 1 ...

Collected 3942 nets for fixing
Evaluate 750(1936) resize, Select 323 cand. (cpu=0:00:02.8 mem=849.6M)

Commit 4 cand, 1 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.9 mem=849.6M)

Calc. DC (cpu=0:00:02.9 mem=849.6M) ***

Estimated WNS = -1.300ns, TNS = -16.383ns (cpu=0:00:02.9 mem=849.6M)

Iter 2 ...

Collected 3942 nets for fixing
Evaluate 751(2222) resize, Select 234 cand. (cpu=0:00:04.2 mem=849.6M)

Commit 5 cand, 1 upSize, 0 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=849.6M)

Calc. DC (cpu=0:00:04.2 mem=849.6M) ***

Estimated WNS = -1.297ns, TNS = -16.382ns (cpu=0:00:04.2 mem=849.6M)

Iter 3 ...

Collected 3942 nets for fixing
Evaluate 751(2464) resize, Select 295 cand. (cpu=0:00:05.7 mem=849.6M)

Commit 5 cand, 3 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.7 mem=849.6M)

Calc. DC (cpu=0:00:05.7 mem=849.6M) ***

Estimated WNS = -1.293ns, TNS = -16.356ns (cpu=0:00:05.7 mem=849.6M)

Iter 4 ...

Collected 3942 nets for fixing
Evaluate 753(2866) resize, Select 213 cand. (cpu=0:00:07.2 mem=849.6M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.2 mem=849.6M)

Calc. DC (cpu=0:00:07.2 mem=849.6M) ***

Estimated WNS = -1.291ns, TNS = -16.337ns (cpu=0:00:07.2 mem=849.6M)

Iter 5 ...

Collected 3942 nets for fixing
Evaluate 766(2511) resize, Select 286 cand. (cpu=0:00:08.7 mem=849.6M)

Commit 2 cand, 1 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.7 mem=849.6M)

Calc. DC (cpu=0:00:08.7 mem=849.6M) ***

Estimated WNS = -1.290ns, TNS = -16.315ns (cpu=0:00:08.7 mem=849.6M)

Iter 6 ...

Collected 3942 nets for fixing
Evaluate 750(2312) resize, Select 204 cand. (cpu=0:00:10.1 mem=849.6M)

Commit 2 cand, 1 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.1 mem=849.6M)

Calc. DC (cpu=0:00:10.1 mem=849.6M) ***

Estimated WNS = -1.288ns, TNS = -16.305ns (cpu=0:00:10.1 mem=849.6M)

Iter 7 ...

Collected 3942 nets for fixing
Evaluate 750(2409) resize, Select 259 cand. (cpu=0:00:11.4 mem=849.6M)

Commit 2 cand, 1 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:11.4 mem=849.6M)

Calc. DC (cpu=0:00:11.4 mem=849.6M) ***

Estimated WNS = -1.287ns, TNS = -16.286ns (cpu=0:00:11.4 mem=849.6M)

Iter 8 ...

Collected 3942 nets for fixing
Evaluate 750(2216) resize, Select 207 cand. (cpu=0:00:12.8 mem=849.6M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.8 mem=849.6M)

Calc. DC (cpu=0:00:12.8 mem=849.6M) ***

Estimated WNS = -1.286ns, TNS = -16.280ns (cpu=0:00:12.8 mem=849.6M)

Iter 9 ...

Collected 3942 nets for fixing
Evaluate 750(2656) resize, Select 278 cand. (cpu=0:00:14.3 mem=849.6M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:14.3 mem=849.6M)

Calc. DC (cpu=0:00:14.3 mem=849.6M) ***

Estimated WNS = -1.284ns, TNS = -16.269ns (cpu=0:00:14.4 mem=849.6M)

Iter 10 ...

Collected 3942 nets for fixing
Evaluate 751(2426) resize, Select 218 cand. (cpu=0:00:15.9 mem=849.6M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.9 mem=849.6M)

Calc. DC (cpu=0:00:15.9 mem=849.6M) ***

Estimated WNS = -1.283ns, TNS = -16.263ns (cpu=0:00:15.9 mem=849.6M)

Iter 11 ...

Collected 3942 nets for fixing
Evaluate 750(2660) resize, Select 280 cand. (cpu=0:00:17.4 mem=849.6M)

Commit 3 cand, 2 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:17.5 mem=849.6M)

Calc. DC (cpu=0:00:17.5 mem=849.6M) ***

Estimated WNS = -1.281ns, TNS = -16.247ns (cpu=0:00:17.5 mem=849.6M)

Iter 12 ...

Collected 3942 nets for fixing
Evaluate 750(2580) resize, Select 223 cand. (cpu=0:00:19.1 mem=849.6M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:19.1 mem=850.6M)

Calc. DC (cpu=0:00:19.1 mem=850.6M) ***

Estimated WNS = -1.280ns, TNS = -16.241ns (cpu=0:00:19.1 mem=850.6M)

Iter 13 ...

Collected 3942 nets for fixing
Evaluate 750(3252) resize, Select 281 cand. (cpu=0:00:20.8 mem=850.6M)

Commit 7 cand, 5 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:20.9 mem=851.6M)

Calc. DC (cpu=0:00:20.9 mem=851.6M) ***

Estimated WNS = -1.279ns, TNS = -16.221ns (cpu=0:00:20.9 mem=851.6M)

Iter 14 ...

Collected 3942 nets for fixing
Evaluate 750(2696) resize, Select 187 cand. (cpu=0:00:22.5 mem=851.6M)

Commit 6 cand, 5 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.5 mem=851.6M)

Calc. DC (cpu=0:00:22.5 mem=851.6M) ***

Estimated WNS = -1.279ns, TNS = -16.211ns (cpu=0:00:22.5 mem=851.6M)

Calc. DC (cpu=0:00:22.5 mem=851.6M) ***
*summary:     56 instances changed cell type
density after = 94.547%

*** Finish Post Route Setup Fixing (cpu=0:00:22.5 mem=851.2M) ***

Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=851.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 94.547%
total 4007 net, 0 ipo_ignored
total 11643 term, 0 ipo_ignored
total 3863 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.279ns, TNS = -16.211ns (cpu=0:00:00.1 mem=851.6M)

Iter 0 ...

Collected 3942 nets for fixing
Evaluate 753(2104) resize, Select 201 cand. (cpu=0:00:01.4 mem=851.6M)
Evaluate 60(1177) addBuf, Select 1 cand. (cpu=0:00:01.9 mem=851.6M)
Evaluate 19(19) delBuf, Select 0 cand. (cpu=0:00:02.0 mem=851.6M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.0 mem=851.6M)

Calc. DC (cpu=0:00:02.0 mem=851.6M) ***

Estimated WNS = -1.276ns, TNS = -16.201ns (cpu=0:00:02.0 mem=851.6M)

Iter 1 ...

Collected 3943 nets for fixing
Evaluate 750(2896) resize, Select 290 cand. (cpu=0:00:03.7 mem=851.6M)
Evaluate 61(905) addBuf, Select 1 cand. (cpu=0:00:04.1 mem=851.6M)
Evaluate 20(20) delBuf, Select 0 cand. (cpu=0:00:04.1 mem=851.6M)

Commit 9 cand, 1 upSize, 4 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=852.6M)

Calc. DC (cpu=0:00:04.2 mem=852.6M) ***

Estimated WNS = -1.276ns, TNS = -16.180ns (cpu=0:00:04.2 mem=852.6M)

Iter 2 ...

Collected 3943 nets for fixing
Evaluate 750(2084) resize, Select 200 cand. (cpu=0:00:05.5 mem=852.6M)
Evaluate 60(1166) addBuf, Select 1 cand. (cpu=0:00:06.0 mem=852.6M)
Evaluate 20(20) delBuf, Select 0 cand. (cpu=0:00:06.0 mem=852.6M)

Commit 3 cand, 1 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.0 mem=852.6M)

Calc. DC (cpu=0:00:06.0 mem=852.6M) ***

Estimated WNS = -1.276ns, TNS = -16.173ns (cpu=0:00:06.0 mem=852.6M)
*summary:     12 instances changed cell type
density after = 94.524%

*** Finish Post Route Setup Fixing (cpu=0:00:06.0 mem=852.2M) ***

*** Timing NOT met, worst failing slack is -1.276
*** Check timing (0:00:00.0)
Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=852.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 94.524%
total 4008 net, 0 ipo_ignored
total 11645 term, 0 ipo_ignored
total 3864 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.276ns, TNS = -16.173ns (cpu=0:00:00.1 mem=852.6M)

Iter 0 ...

Collected 3943 nets for fixing
Evaluate 752(2029) resize, Select 190 cand. (cpu=0:00:01.4 mem=852.8M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.4 mem=852.7M)

Calc. DC (cpu=0:00:01.4 mem=852.7M) ***

Estimated WNS = -1.274ns, TNS = -16.177ns (cpu=0:00:01.4 mem=852.7M)

Iter 1 ...

Collected 3943 nets for fixing
Evaluate 751(2202) resize, Select 224 cand. (cpu=0:00:02.7 mem=852.7M)

Commit 1 cand, 0 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.7 mem=852.7M)

Calc. DC (cpu=0:00:02.7 mem=852.7M) ***

Estimated WNS = -1.273ns, TNS = -16.176ns (cpu=0:00:02.7 mem=852.7M)

Iter 2 ...

Collected 3943 nets for fixing
Evaluate 751(2757) resize, Select 189 cand. (cpu=0:00:04.2 mem=852.7M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=852.7M)

Calc. DC (cpu=0:00:04.2 mem=852.7M) ***

Estimated WNS = -1.273ns, TNS = -16.175ns (cpu=0:00:04.2 mem=852.7M)

Iter 3 ...

Collected 3943 nets for fixing
Evaluate 752(2826) resize, Select 207 cand. (cpu=0:00:06.1 mem=852.7M)

Commit 2 cand, 0 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.1 mem=852.7M)

Calc. DC (cpu=0:00:06.1 mem=852.7M) ***

Estimated WNS = -1.273ns, TNS = -16.175ns (cpu=0:00:06.1 mem=852.7M)

Calc. DC (cpu=0:00:06.1 mem=852.7M) ***
*summary:      9 instances changed cell type
density after = 94.553%

*** Finish Post Route Setup Fixing (cpu=0:00:06.2 mem=852.2M) ***

Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=852.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 94.553%
total 4008 net, 0 ipo_ignored
total 11645 term, 0 ipo_ignored
total 3864 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.273ns, TNS = -16.175ns (cpu=0:00:00.1 mem=852.6M)

Iter 0 ...

Collected 3943 nets for fixing
Evaluate 752(2136) resize, Select 193 cand. (cpu=0:00:01.5 mem=852.8M)
Evaluate 59(1172) addBuf, Select 1 cand. (cpu=0:00:02.0 mem=852.8M)
Evaluate 20(20) delBuf, Select 0 cand. (cpu=0:00:02.0 mem=852.8M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.0 mem=852.7M)

Calc. DC (cpu=0:00:02.0 mem=852.7M) ***

Estimated WNS = -1.273ns, TNS = -16.175ns (cpu=0:00:02.0 mem=852.7M)
*summary:      0 instances changed cell type
density after = 94.553%

*** Finish Post Route Setup Fixing (cpu=0:00:02.0 mem=852.2M) ***

*** Timing NOT met, worst failing slack is -1.273
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 381 insts, mean move: 0.45 um, max move: 3.80 um
	max move on inst (g117624): (68.20, 136.40) --> (68.20, 132.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 381 insts, mean move: 0.45 um, max move: 3.80 um
	max move on inst (g117624): (68.20, 136.40) --> (68.20, 132.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.80 um
  inst (g117624) with max move: (68.2, 136.4) -> (68.2, 132.6)
  mean    (X+Y) =         0.45 um
Total instances moved : 381
*** cpu=0:00:00.2   mem=852.3M  mem(used)=0.1M***
Total net length = 4.354e+04 (2.337e+04 2.017e+04) (ext = 2.281e+03)
default core: bins with density >  0.75 = 87.5 % ( 35 / 40 )

------------------------------------------------------------
     Summary (cpu=0.62min real=0.62min mem=852.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.273  |
|           TNS (ns):| -16.175 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.553%
------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 852.2M **
*** Timing NOT met, worst failing slack is -1.273
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.273
*** Check timing (0:00:00.0)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 16:10:38 2015
#
Closing parasitic data file './lab1_SU9ahY_6698.rcdb.d'. 4001 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 1 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 366
#  Number of instances deleted (including moved) = 365
#  Number of instances resized = 58
#  Total number of placement changes (moved instances are counted twice) = 789
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-874) Some WIRE segments on routed NET n_10772 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET n_3237 are dangling and deleted.
#750 routed nets are extracted.
#    637 (15.80%) extracted nets are partially routed.
#3252 routed nets are imported.
#29 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4031.
#Number of eco nets is 637
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 16:10:38 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 16:10:38 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         730         221        4032    32.79%
#  Metal 2        V         747         219        4032    20.36%
#  Metal 3        H         952           0        4032     0.00%
#  Metal 4        V         966           0        4032     0.00%
#  Metal 5        H         952           0        4032     0.00%
#  Metal 6        V         966           0        4032     0.00%
#  Metal 7        H         238           0        4032     0.00%
#  Metal 8        V         241           0        4032     0.00%
#  --------------------------------------------------------------
#  Total                   5792       5.74%  32256     6.64%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 858.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1     15(0.55%)      2(0.07%)      0(0.00%)   (0.62%)
#   Metal 2     17(0.53%)      2(0.06%)      3(0.09%)   (0.69%)
#   Metal 3      2(0.05%)      0(0.00%)      0(0.00%)   (0.05%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     34(0.11%)      4(0.01%)      3(0.01%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 43704 um.
#Total half perimeter of net bounding box = 45986 um.
#Total wire length on LAYER M1 = 785 um.
#Total wire length on LAYER M2 = 16059 um.
#Total wire length on LAYER M3 = 21149 um.
#Total wire length on LAYER M4 = 4725 um.
#Total wire length on LAYER M5 = 962 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 23 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23634
#Total number of multi-cut vias = 122 (  0.5%)
#Total number of single cut vias = 23512 ( 99.5%)
#Up-Via Summary (total 23634):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11508 ( 99.0%)       122 (  1.0%)      11630
#  Metal 2       11017 (100.0%)         0 (  0.0%)      11017
#  Metal 3         869 (100.0%)         0 (  0.0%)        869
#  Metal 4         116 (100.0%)         0 (  0.0%)        116
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                23512 ( 99.5%)       122 (  0.5%)      23634 
#
#Max overcon = 6 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.05%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 12.00 (Mb)
#Total memory = 860.00 (Mb)
#Peak memory = 875.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 40.9% required routing.
#    number of violations = 34
#28.0% of the total area is being checked for drcs
#28.0% of the total area was checked
#    number of violations = 74
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 870.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 870.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 870.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 43816 um.
#Total half perimeter of net bounding box = 45986 um.
#Total wire length on LAYER M1 = 822 um.
#Total wire length on LAYER M2 = 15980 um.
#Total wire length on LAYER M3 = 21186 um.
#Total wire length on LAYER M4 = 4843 um.
#Total wire length on LAYER M5 = 962 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 23 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24236
#Total number of multi-cut vias = 126 (  0.5%)
#Total number of single cut vias = 24110 ( 99.5%)
#Up-Via Summary (total 24236):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11803 ( 98.9%)       126 (  1.1%)      11929
#  Metal 2       11264 (100.0%)         0 (  0.0%)      11264
#  Metal 3         925 (100.0%)         0 (  0.0%)        925
#  Metal 4         116 (100.0%)         0 (  0.0%)        116
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24110 ( 99.5%)       126 (  0.5%)      24236 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 43816 um.
#Total half perimeter of net bounding box = 45986 um.
#Total wire length on LAYER M1 = 822 um.
#Total wire length on LAYER M2 = 15980 um.
#Total wire length on LAYER M3 = 21186 um.
#Total wire length on LAYER M4 = 4843 um.
#Total wire length on LAYER M5 = 962 um.
#Total wire length on LAYER M6 = 1 um.
#Total wire length on LAYER M7 = 23 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24236
#Total number of multi-cut vias = 126 (  0.5%)
#Total number of single cut vias = 24110 ( 99.5%)
#Up-Via Summary (total 24236):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11803 ( 98.9%)       126 (  1.1%)      11929
#  Metal 2       11264 (100.0%)         0 (  0.0%)      11264
#  Metal 3         925 (100.0%)         0 (  0.0%)        925
#  Metal 4         116 (100.0%)         0 (  0.0%)        116
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24110 ( 99.5%)       126 (  0.5%)      24236 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 14.00 (Mb)
#Total memory = 874.00 (Mb)
#Peak memory = 895.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 4031 NETS and 0 SPECIALNETS signatures
#Created 3914 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 11.00 (Mb)
#Total memory = 863.00 (Mb)
#Peak memory = 895.00 (Mb)
#Number of warnings = 6
#Total number of warnings = 75
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 16:10:43 2015
#
**optDesign ... cpu = 0:00:43, real = 0:00:43, mem = 863.9M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'lab1' of instances=3913 and nets=4031 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_SU9ahY_6698.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 863.9M)
Creating parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0087% (CPU Time= 0:00:00.0  MEM= 868.9M)
Extracted 20.0065% (CPU Time= 0:00:00.0  MEM= 868.9M)
Extracted 30.0098% (CPU Time= 0:00:00.0  MEM= 868.9M)
Extracted 40.0076% (CPU Time= 0:00:00.0  MEM= 868.9M)
Extracted 50.0108% (CPU Time= 0:00:00.1  MEM= 868.9M)
Extracted 60.0087% (CPU Time= 0:00:00.1  MEM= 868.9M)
Extracted 70.0065% (CPU Time= 0:00:00.1  MEM= 868.9M)
Extracted 80.0098% (CPU Time= 0:00:00.1  MEM= 868.9M)
Extracted 90.0076% (CPU Time= 0:00:00.1  MEM= 868.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 868.9M)
Nr. Extracted Resistors     : 42680
Nr. Extracted Ground Cap.   : 46678
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 862.898M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 871.4M, InitMEM = 871.4M)
Start delay calculation (mem=871.418M)...
delayCal using detail RC...
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 877.5M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=877.852M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 877.9M) ***
*** Timing NOT met, worst failing slack is -1.286
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'max' libraries
***** CTE Mode is Operational *****
Info: 3 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 94.553%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 94.553%
*** Finish new resizing (cpu=0:00:00.3 mem=878.4M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Current TNS:  -16.230    Prev TNS:  -16.230 
Current WNS:  -1.286    Prev WNS:  -1.286 
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'max' libraries
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 877.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.286  | -1.286  | -0.402  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -16.230 | -16.230 | -3.139  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |   17    |   12    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.553%
------------------------------------------------------------
**optDesign ... cpu = 0:00:44, real = 0:00:46, mem = 877.9M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> uiSetTool ruler
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Other End Arrival Time          0.054
- Setup                         0.055
+ Phase Shift                   0.800
= Required Time                 0.799
- Arrival Time                  2.084
= Slack Time                   -1.286
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.053
     = Beginpoint Arrival Time       0.053
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     | A1_reg[0]            | CP ^         |         |       |   0.053 |   -1.233 | 
     | A1_reg[0]            | CP ^ -> Q ^  | DFQD4   | 0.188 |   0.241 |   -1.045 | 
     | FE_RC_3641_0         | A2 ^ -> ZN v | CKND2D2 | 0.094 |   0.334 |   -0.952 | 
     | g118716              | A1 v -> ZN ^ | ND2D2   | 0.044 |   0.378 |   -0.908 | 
     | g126258              | A1 ^ -> ZN v | ND2D4   | 0.038 |   0.416 |   -0.870 | 
     | g122972              | A1 v -> ZN ^ | ND2D4   | 0.029 |   0.444 |   -0.841 | 
     | g221                 | A1 ^ -> ZN v | CKND2D4 | 0.035 |   0.479 |   -0.807 | 
     | FE_RC_4490_0         | A1 v -> ZN ^ | OAI22D4 | 0.046 |   0.525 |   -0.761 | 
     | FE_RC_4489_0         | I ^ -> ZN v  | INVD6   | 0.038 |   0.563 |   -0.723 | 
     | g118017              | A1 v -> ZN ^ | NR2XD1  | 0.046 |   0.610 |   -0.676 | 
     | g117951              | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.639 |   -0.647 | 
     | g125679              | A1 v -> ZN ^ | NR2XD1  | 0.048 |   0.687 |   -0.599 | 
     | g52                  | A2 ^ -> ZN v | ND3D1   | 0.074 |   0.761 |   -0.525 | 
     | g125677              | A2 v -> Z v  | AN2D4   | 0.070 |   0.831 |   -0.454 | 
     | fopt38               | I v -> ZN ^  | INVD4   | 0.023 |   0.855 |   -0.431 | 
     | g120684              | A2 ^ -> ZN v | ND2D4   | 0.025 |   0.879 |   -0.407 | 
     | g120683              | A1 v -> ZN ^ | ND2D4   | 0.019 |   0.898 |   -0.388 | 
     | FE_RC_3957_0         | I ^ -> ZN v  | CKND2   | 0.019 |   0.917 |   -0.369 | 
     | FE_RC_3958_0         | A2 v -> ZN ^ | NR2XD2  | 0.030 |   0.946 |   -0.339 | 
     | FE_RC_3959_0         | A1 ^ -> ZN v | NR2XD2  | 0.029 |   0.975 |   -0.310 | 
     | g126536              | I v -> ZN ^  | INVD3   | 0.025 |   1.001 |   -0.285 | 
     | g116570              | A ^ -> PP v  | BMLD2   | 0.136 |   1.137 |   -0.149 | 
     | g121456              | A2 v -> ZN ^ | AOI21D4 | 0.047 |   1.184 |   -0.102 | 
     | g11                  | A1 ^ -> ZN v | ND2D4   | 0.034 |   1.218 |   -0.068 | 
     | g116191              | A1 v -> Z v  | AN2D4   | 0.045 |   1.263 |   -0.023 | 
     | g116140              | A1 v -> ZN ^ | NR2XD4  | 0.029 |   1.292 |    0.006 | 
     | g122997              | A1 ^ -> ZN v | ND2D4   | 0.034 |   1.326 |    0.040 | 
     | g124002              | A1 v -> ZN ^ | CKND2D4 | 0.035 |   1.361 |    0.076 | 
     | g124014              | A1 ^ -> ZN v | NR2XD3  | 0.026 |   1.388 |    0.102 | 
     | g124289              | A1 v -> ZN ^ | NR2XD3  | 0.028 |   1.416 |    0.130 | 
     | g124292              | A1 ^ -> ZN v | ND2D1   | 0.048 |   1.464 |    0.178 | 
     | g124286              | A2 v -> ZN ^ | ND2D4   | 0.050 |   1.514 |    0.228 | 
     | g120641              | A1 ^ -> ZN v | CKND2D2 | 0.029 |   1.543 |    0.258 | 
     | FE_OCP_RBC771_n_5748 | I v -> ZN ^  | CKND2   | 0.023 |   1.566 |    0.280 | 
     | g121298              | X2 ^ -> PP ^ | BMLD4   | 0.082 |   1.648 |    0.363 | 
     | g126626              | A1 ^ -> ZN v | ND2D1   | 0.053 |   1.702 |    0.416 | 
     | g126624              | A2 v -> ZN ^ | CKND2D2 | 0.045 |   1.746 |    0.461 | 
     | g124361              | A1 ^ -> ZN v | CKND2D4 | 0.027 |   1.774 |    0.488 | 
     | g124357              | A2 v -> ZN ^ | ND2D4   | 0.025 |   1.799 |    0.513 | 
     | g122515              | A1 ^ -> ZN v | CKND2D2 | 0.032 |   1.831 |    0.545 | 
     | g122748              | A2 v -> ZN ^ | ND2D4   | 0.029 |   1.859 |    0.573 | 
     | fopt124785           | I ^ -> ZN v  | INVD1   | 0.017 |   1.876 |    0.590 | 
     | g122746              | A1 v -> ZN v | IOA21D2 | 0.052 |   1.928 |    0.643 | 
     | g122745              | A1 v -> ZN ^ | NR2XD1  | 0.027 |   1.956 |    0.670 | 
     | g123606              | A1 ^ -> ZN v | NR2XD1  | 0.024 |   1.980 |    0.694 | 
     | g123605              | A1 v -> ZN ^ | ND2D2   | 0.020 |   1.999 |    0.713 | 
     | g123900              | A1 ^ -> ZN v | ND2D2   | 0.030 |   2.029 |    0.743 | 
     | g123611              | I v -> ZN ^  | CKND2   | 0.020 |   2.048 |    0.763 | 
     | g123610              | A1 ^ -> ZN v | CKND2D2 | 0.020 |   2.068 |    0.783 | 
     | g115370              | A1 v -> ZN ^ | ND2D2   | 0.016 |   2.084 |    0.799 | 
     | oR_reg[16]           | D ^          | DFKCND1 | 0.000 |   2.084 |    0.799 | 
     +----------------------------------------------------------------------------+ 

<CMD> saveDesign lab6_4.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "lab6_4.enc.dat/lab1.v.gz" ...
Saving clock tree spec file 'lab6_4.enc.dat/lab1.ctstch' ...
Saving configuration ...
Saving preference file lab6_4.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=881.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=881.4M) ***
Writing DEF file 'lab6_4.enc.dat/lab1.def.gz', current time is Wed Oct  7 16:13:45 2015 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'lab6_4.enc.dat/lab1.def.gz' is written, current time is Wed Oct  7 16:13:45 2015 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Finished RTL import.
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> addRing -spacing_bottom 2 -width_left 10 -width_bottom 10 -width_top 10 -spacing_top 2 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 10 -around core -jog_distance 0.1 -offset_bottom 0.1 -layer_top M1 -threshold 0.1 -offset_left 0.1 -spacing_right 2 -spacing_left 2 -offset_right 0.1 -offset_top 0.1 -layer_right M2 -stacked_via_bottom_layer M1 -layer_left M2

*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=903.2M) ***
<CMD> addRing -spacing_bottom 2 -width_left 10 -width_bottom 10 -width_top 10 -spacing_top 2 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 10 -around core -jog_distance 0.1 -offset_bottom 0.1 -layer_top M1 -threshold 0.1 -offset_left 0.1 -spacing_right 2 -spacing_left 2 -offset_right 0.1 -offset_top 0.1 -layer_right M2 -stacked_via_bottom_layer M1 -layer_left M2

*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=903.2M) ***
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r .5 0.612472 30.0 30.0 30.0 30.0
Flip instance B1_reg[4] to match row orient.
Flip instance B1_reg[6] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance A0_reg[0] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance A1_reg[3] to match row orient.
Flip instance B1_reg[3] to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.493816612914 1 30.0 30.0 30.0 30.0
Flip instance A0_reg[5] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance B0_reg[7] to match row orient.
Flip instance B0_reg[2] to match row orient.
Flip instance B0_reg[1] to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r .1 5 30.0 30.0 30.0 30.0
Flip instance iCLK__L1_I0 to match row orient.
Flip instance oR_reg[3] to match row orient.
Flip instance A1_reg[4] to match row orient.
Flip instance B1_reg[4] to match row orient.
Flip instance B1_reg[6] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance B0_reg[4] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance B0_reg[5] to match row orient.
Flip instance iCLK__L2_I0 to match row orient.
Flip instance A0_reg[4] to match row orient.
Flip instance A0_reg[2] to match row orient.
Flip instance A1_reg[2] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance A0_reg[5] to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.0660773283329 3.214247 30.0 30.0 30.0 30.0
Flip instance A1_reg[4] to match row orient.
Flip instance A1_reg[5] to match row orient.
Flip instance A0_reg[3] to match row orient.
Flip instance A0_reg[0] to match row orient.
Flip instance A1_reg[3] to match row orient.
Flip instance B0_reg[5] to match row orient.
Flip instance A1_reg[4] to match row orient.
Flip instance A1_reg[4] to match row orient.
Flip instance A1_reg[5] to match row orient.
Flip instance A1_reg[4] to match row orient.
Flip instance A1_reg[5] to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 1 2.066292 30.0 30.0 30.0 30.0
Flip instance iCLK__L1_I0 to match row orient.
Flip instance A0_reg[4] to match row orient.
Flip instance A0_reg[6] to match row orient.
Flip instance A1_reg[5] to match row orient.
Flip instance A0_reg[2] to match row orient.
Flip instance B1_reg[4] to match row orient.
Flip instance A1_reg[1] to match row orient.
Flip instance A1_reg[2] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance A0_reg[1] to match row orient.
Flip instance A0_reg[5] to match row orient.
Flip instance A1_reg[0] to match row orient.
Flip instance B0_reg[4] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance B0_reg[7] to match row orient.
Flip instance B0_reg[2] to match row orient.
Flip instance iCLK__L2_I0 to match row orient.
Flip instance oR_reg[14] to match row orient.
Flip instance oR_reg[13] to match row orient.
Flip instance oR_reg[12] to match row orient.
Flip instance oR_reg[9] to match row orient.
Flip instance oR_reg[7] to match row orient.
Flip instance oR_reg[6] to match row orient.
Flip instance oR_reg[4] to match row orient.
Flip instance B1_reg[2] to match row orient.
Flip instance B0_reg[5] to match row orient.
Flip instance oR_reg[4] to match row orient.
Flip instance A0_reg[3] to match row orient.
Flip instance oR_reg[4] to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.956645189473 1 30.0 30.0 30.0 30.0
Flip instance A0_reg[4] to match row orient.
Flip instance A0_reg[6] to match row orient.
Flip instance A1_reg[5] to match row orient.
Flip instance A0_reg[2] to match row orient.
Flip instance A1_reg[1] to match row orient.
Flip instance A1_reg[2] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance A0_reg[1] to match row orient.
Flip instance A0_reg[5] to match row orient.
Flip instance A0_reg[3] to match row orient.
Flip instance A1_reg[0] to match row orient.
Flip instance A0_reg[0] to match row orient.
Flip instance B0_reg[4] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance A1_reg[3] to match row orient.
Flip instance B1_reg[3] to match row orient.
Flip instance oR_reg[16] to match row orient.
Flip instance oR_reg[5] to match row orient.
Flip instance A0_reg[4] to match row orient.
Flip instance B1_reg[2] to match row orient.
Flip instance B1_reg[3] to match row orient.
Flip instance B1_reg[1] to match row orient.
Flip instance A1_reg[1] to match row orient.
Flip instance B0_reg[6] to match row orient.
Flip instance A0_reg[2] to match row orient.
Flip instance A1_reg[2] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance A0_reg[1] to match row orient.
Flip instance A0_reg[5] to match row orient.
Flip instance A1_reg[0] to match row orient.
Flip instance B0_reg[4] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance A1_reg[2] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance A0_reg[1] to match row orient.
Flip instance A0_reg[5] to match row orient.
Flip instance A1_reg[0] to match row orient.
Flip instance B0_reg[4] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance A1_reg[2] to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r .8 0.642855 30.0 30.0 30.0 30.0
Flip instance iCLK__L1_I0 to match row orient.
Flip instance A0_reg[2] to match row orient.
Flip instance B1_reg[4] to match row orient.
Flip instance B1_reg[2] to match row orient.
Flip instance B1_reg[5] to match row orient.
Flip instance B0_reg[5] to match row orient.
Flip instance iCLK__L2_I0 to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.799799493163 1 30.0 30.0 30.0 30.0
Flip instance oR_reg[16] to match row orient.
Flip instance oR_reg[5] to match row orient.
Flip instance A0_reg[2] to match row orient.
Flip instance A1_reg[1] to match row orient.
Flip instance B0_reg[1] to match row orient.
Flip instance A0_reg[1] to match row orient.
Flip instance A0_reg[5] to match row orient.
Flip instance A1_reg[0] to match row orient.
Flip instance B0_reg[4] to match row orient.
Flip instance A1_reg[7] to match row orient.
Flip instance B1_reg[1] to match row orient.
Flip instance B0_reg[5] to match row orient.
Flip instance A0_reg[6] to match row orient.
Flip instance A1_reg[5] to match row orient.
Flip instance A0_reg[3] to match row orient.
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 2 -width_left 10 -width_bottom 10 -width_top 10 -spacing_top 2 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 10 -around core -jog_distance 0.1 -offset_bottom 0.1 -layer_top M1 -threshold 0.1 -offset_left 0.1 -spacing_right 2 -spacing_left 2 -offset_right 0.1 -offset_top 0.1 -layer_right M2 -stacked_via_bottom_layer M1 -layer_left M2

The power planner created 23 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=903.3M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 901.4M, InitMEM = 901.4M)
Start delay calculation (mem=901.387M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=901.777M 0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 901.8M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 24 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=902.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=907.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=926.4M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3889 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=3978 #term=11642 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 3889 single + 0 double + 0 multi
Total standard cell length = 5.8786 (mm), area = 0.0106 (mm^2)
Average module density = 0.995.
Density for the design = 0.995.
       = stdcell_area 29393 (10581 um^2) / alloc_area 29550 (10638 um^2).
Pin Density = 0.396.
            = total # of pins 11642 / total Instance area 29393.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration  1: Total net bbox = 1.339e+04 (8.64e+03 4.74e+03)
              Est.  stn bbox = 1.339e+04 (8.64e+03 4.74e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 929.4M
Iteration  2: Total net bbox = 1.339e+04 (8.64e+03 4.74e+03)
              Est.  stn bbox = 1.339e+04 (8.64e+03 4.74e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 929.4M
Iteration  3: Total net bbox = 1.272e+04 (7.70e+03 5.02e+03)
              Est.  stn bbox = 1.272e+04 (7.70e+03 5.02e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 929.4M
Iteration  4: Total net bbox = 2.764e+04 (1.50e+04 1.26e+04)
              Est.  stn bbox = 2.764e+04 (1.50e+04 1.26e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 929.4M
Iteration  5: Total net bbox = 3.114e+04 (1.76e+04 1.35e+04)
              Est.  stn bbox = 3.114e+04 (1.76e+04 1.35e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 929.4M
Iteration  6: Total net bbox = 2.981e+04 (1.68e+04 1.30e+04)
              Est.  stn bbox = 2.981e+04 (1.68e+04 1.30e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 929.4M
Iteration  7: Total net bbox = 3.277e+04 (1.86e+04 1.42e+04)
              Est.  stn bbox = 3.722e+04 (2.13e+04 1.59e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 928.4M
Iteration  8: Total net bbox = 3.471e+04 (1.97e+04 1.50e+04)
              Est.  stn bbox = 3.919e+04 (2.25e+04 1.67e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 928.4M
Iteration  9: Total net bbox = 3.305e+04 (1.81e+04 1.50e+04)
              Est.  stn bbox = 3.305e+04 (1.81e+04 1.50e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 929.4M
Iteration 10: Total net bbox = 3.590e+04 (1.98e+04 1.61e+04)
              Est.  stn bbox = 4.040e+04 (2.25e+04 1.79e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 929.6M
Iteration 11: Total net bbox = 3.590e+04 (1.98e+04 1.61e+04)
              Est.  stn bbox = 4.040e+04 (2.25e+04 1.79e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 929.6M
Iteration 12: Total net bbox = 4.018e+04 (2.19e+04 1.83e+04)
              Est.  stn bbox = 4.475e+04 (2.47e+04 2.01e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 929.6M
*** cost = 4.018e+04 (2.19e+04 1.83e+04) (cpu for global=0:00:02.0) real=0:00:02.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:01.6 real: 0:00:02.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.7, Real Time = 0:00:02.0
move report: preRPlace moves 3757 insts, mean move: 6.10 um, max move: 90.60 um
	max move on inst (FE_OCP_RBC207_n_3286): (102.40, 46.80) --> (103.40, 136.40)
Placement tweakage begins.
wire length = 6.644e+04 = 3.508e+04 H + 3.136e+04 V
wire length = 5.068e+04 = 2.402e+04 H + 2.666e+04 V
Placement tweakage ends.
move report: tweak moves 3023 insts, mean move: 5.92 um, max move: 77.80 um
	max move on inst (g126116): (173.80, 58.00) --> (129.60, 91.60)
move report: rPlace moves 48 insts, mean move: 11.97 um, max move: 63.60 um
	max move on inst (g118030): (175.00, 58.00) --> (146.80, 93.40)
move report: overall moves 3782 insts, mean move: 6.40 um, max move: 90.60 um
	max move on inst (FE_OCP_RBC207_n_3286): (102.40, 46.80) --> (103.40, 136.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        90.60 um
  inst (FE_OCP_RBC207_n_3286) with max move: (102.4, 46.8) -> (103.4, 136.4)
  mean    (X+Y) =         6.40 um
Total instances flipped for WireLenOpt: 64
Total instances flipped, including legalization: 40
Total instances moved : 3782
*** cpu=0:00:01.8   mem=929.6M  mem(used)=0.0M***
Total net length = 5.138e+04 (2.412e+04 2.726e+04) (ext = 2.367e+03)
*** End of Placement (cpu=0:00:05.9, real=0:00:06.0, mem=929.6M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
*** Free Virtual Timing Model ...(mem=896.0M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
Connected to co2046-05.ece.iastate.edu 38469 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 906.6M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** Starting trialRoute (mem=906.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1602, multi-gpins=3458, moved blk term=0/0

Phase 1a route (0:00:00.0 909.3M):
Est net length = 5.466e+04um = 2.577e+04H + 2.889e+04V
Usage: (8.6%H 8.9%V) = (3.029e+04um 4.795e+04um) = (29776 25822)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 911.8M):
Usage: (8.6%H 8.9%V) = (3.021e+04um 4.795e+04um) = (29693 25822)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 911.8M):
Usage: (8.6%H 8.9%V) = (3.018e+04um 4.794e+04um) = (29668 25815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 911.8M):
Usage: (8.6%H 8.9%V) = (3.018e+04um 4.794e+04um) = (29668 25815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 912.5M):
Usage: (8.6%H 8.9%V) = (3.018e+04um 4.794e+04um) = (29668 25815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.6%H 8.9%V) = (3.018e+04um 4.794e+04um) = (29668 25815)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.01%	2	 0.01%
  5:	5	 0.03%	5	 0.03%
  6:	12	 0.07%	20	 0.12%
  7:	30	 0.18%	41	 0.25%
  8:	60	 0.36%	110	 0.67%
  9:	67	 0.41%	206	 1.25%
 10:	119	 0.72%	383	 2.33%
 11:	179	 1.09%	798	 4.85%
 12:	213	 1.29%	1259	 7.65%
 13:	281	 1.71%	1614	 9.80%
 14:	356	 2.16%	1735	10.54%
 15:	529	 3.21%	1666	10.12%
 16:	664	 4.03%	4196	25.49%
 17:	781	 4.74%	1309	 7.95%
 18:	908	 5.52%	42	 0.26%
 19:	925	 5.62%	76	 0.46%
 20:	11331	68.84%	2999	18.22%

Global route (cpu=0.0s real=0.0s 910.0M)
Phase 1l route (0:00:00.1 909.2M):


*** After '-updateRemainTrks' operation: 

Usage: (8.9%H 9.1%V) = (3.117e+04um 4.930e+04um) = (30651 26557)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  2:	0	 0.00%	1	 0.01%
  3:	2	 0.01%	0	 0.00%
  4:	4	 0.02%	10	 0.06%
  5:	8	 0.05%	11	 0.07%
  6:	10	 0.06%	33	 0.20%
  7:	46	 0.28%	68	 0.41%
  8:	65	 0.39%	150	 0.91%
  9:	77	 0.47%	210	 1.28%
 10:	145	 0.88%	430	 2.61%
 11:	182	 1.11%	781	 4.74%
 12:	205	 1.25%	1196	 7.27%
 13:	291	 1.77%	1614	 9.80%
 14:	369	 2.24%	1676	10.18%
 15:	534	 3.24%	1666	10.12%
 16:	686	 4.17%	4190	25.45%
 17:	782	 4.75%	1306	 7.93%
 18:	878	 5.33%	43	 0.26%
 19:	928	 5.64%	76	 0.46%
 20:	11249	68.34%	2999	18.22%



*** Completed Phase 1 route (0:00:00.1 907.3M) ***


Total length: 5.675e+04um, number of vias: 23547
M1(H) length: 8.451e+01um, number of vias: 11585
M2(V) length: 2.091e+04um, number of vias: 9875
M3(H) length: 2.146e+04um, number of vias: 1537
M4(V) length: 9.538e+03um, number of vias: 504
M5(H) length: 4.105e+03um, number of vias: 45
M6(V) length: 6.452e+02um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 907.0M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=907.0M) ***
Peak Memory Usage was 918.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=907.0M) ***

Extraction called for design 'lab1' of instances=3889 and nets=4007 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 907.016M)
*** Starting optimizing excluded clock nets MEM= 907.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 916.3M) ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 916.3M, InitMEM = 916.3M)
Start delay calculation (mem=916.305M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=916.695M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 916.7M) ***
Info: 3 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:04:22 mem=917.6M) ***
*** Finished delays update (0:04:23 mem=917.6M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 917.3M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 3 clock nets excluded from IPO operation.
** Density before transform = 97.882% **

*** starting 1-st resizing pass: 3889 instances 
*** starting 2-nd resizing pass: 3882 instances 
*** starting 3-rd resizing pass: 2261 instances 
*** starting 4-th resizing pass: 909 instances 
*** starting 5-th resizing pass: 233 instances 
*** starting 6-th resizing pass: 7 instances 


** Summary: Buffer Deletion = 0 Declone = 3 Downsize = 574 Upsize = 0 **
** Density Change = 6.154% **
** Density after transform = 91.728% **
*** Finish transform (0:00:01.3) ***
*** Starting sequential cell resizing ***
density before resizing = 91.728%
*summary:      0 instances changed cell type
density after resizing = 91.728%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=917.3M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
Re-routed 0 nets
Extraction called for design 'lab1' of instances=3886 and nets=4004 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 917.328M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 916.3M, InitMEM = 916.3M)
Start delay calculation (mem=916.305M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=916.695M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 916.7M) ***
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 917.2M **
*** Starting optFanout (917.3M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=917.3M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.917280
Start fixing timing ... (0:00:00.1 917.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 917.6M)

Summary:
1 buffer added on 1 net (with 5 drivers resized)

Density after buffering = 0.919911
*** Completed optFanout (0:00:00.3 917.6M)

Re-routed 0 nets
Extraction called for design 'lab1' of instances=3887 and nets=4005 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 917.328M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 916.3M, InitMEM = 916.3M)
Start delay calculation (mem=916.305M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=916.695M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 916.7M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 917.2M **
*** Timing NOT met, worst failing slack is -1.373
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 3 clock nets excluded from IPO operation.
** Density before transform = 91.991% **

*** starting 1-st resizing pass: 3887 instances 
*** starting 2-nd resizing pass: 3869 instances 
*** starting 3-rd resizing pass: 3074 instances 
*** starting 4-th resizing pass: 2093 instances 
*** starting 5-th resizing pass: 561 instances 
*** starting 6-th resizing pass: 169 instances 
*** starting 7-th resizing pass: 19 instances 


** Summary: Buffer Deletion = 0 Declone = 2 Downsize = 217 Upsize = 1143 **
** Density Change = -2.481% **
** Density after transform = 94.472% **
*** Finish transform (0:00:02.2) ***
*** Starting sequential cell resizing ***
density before resizing = 94.472%
*summary:      0 instances changed cell type
density after resizing = 94.472%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=917.3M) ***
density before resizing = 94.472%
density after resizing = 94.472%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
*** Starting trialRoute (mem=917.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1392, multi-gpins=2997, moved blk term=0/0

Phase 1a route (0:00:00.0 919.6M):
Est net length = 5.500e+04um = 2.616e+04H + 2.884e+04V
Usage: (8.7%H 8.9%V) = (3.075e+04um 4.803e+04um) = (30229 25869)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 922.1M):
Usage: (8.7%H 8.9%V) = (3.065e+04um 4.803e+04um) = (30138 25869)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 922.1M):
Usage: (8.7%H 8.9%V) = (3.063e+04um 4.802e+04um) = (30114 25863)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 922.1M):
Usage: (8.7%H 8.9%V) = (3.063e+04um 4.802e+04um) = (30114 25863)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 922.8M):
Usage: (8.7%H 8.9%V) = (3.063e+04um 4.802e+04um) = (30114 25863)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.7%H 8.9%V) = (3.063e+04um 4.802e+04um) = (30114 25863)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	2	 0.01%	4	 0.02%
  5:	2	 0.01%	3	 0.02%
  6:	9	 0.05%	16	 0.10%
  7:	24	 0.15%	37	 0.22%
  8:	49	 0.30%	108	 0.66%
  9:	87	 0.53%	216	 1.31%
 10:	120	 0.73%	431	 2.62%
 11:	164	 1.00%	785	 4.77%
 12:	238	 1.45%	1205	 7.32%
 13:	305	 1.85%	1633	 9.92%
 14:	380	 2.31%	1709	10.38%
 15:	542	 3.29%	1672	10.16%
 16:	663	 4.03%	4218	25.62%
 17:	798	 4.85%	1305	 7.93%
 18:	892	 5.42%	43	 0.26%
 19:	903	 5.49%	78	 0.47%
 20:	11283	68.54%	2998	18.21%

Global route (cpu=0.0s real=0.0s 920.3M)
Phase 1l route (0:00:00.1 919.5M):


*** After '-updateRemainTrks' operation: 

Usage: (9.0%H 9.1%V) = (3.161e+04um 4.940e+04um) = (31087 26611)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  3:	2	 0.01%	2	 0.01%
  4:	2	 0.01%	10	 0.06%
  5:	6	 0.04%	11	 0.07%
  6:	15	 0.09%	30	 0.18%
  7:	30	 0.18%	64	 0.39%
  8:	66	 0.40%	138	 0.84%
  9:	88	 0.53%	232	 1.41%
 10:	131	 0.80%	467	 2.84%
 11:	190	 1.15%	779	 4.73%
 12:	233	 1.42%	1156	 7.02%
 13:	309	 1.88%	1594	 9.68%
 14:	390	 2.37%	1680	10.21%
 15:	563	 3.42%	1664	10.11%
 16:	656	 3.99%	4211	25.58%
 17:	792	 4.81%	1302	 7.91%
 18:	887	 5.39%	44	 0.27%
 19:	897	 5.45%	79	 0.48%
 20:	11204	68.06%	2997	18.21%



*** Completed Phase 1 route (0:00:00.1 917.6M) ***


Total length: 5.716e+04um, number of vias: 23666
M1(H) length: 8.536e+01um, number of vias: 11576
M2(V) length: 2.060e+04um, number of vias: 9982
M3(H) length: 2.205e+04um, number of vias: 1570
M4(V) length: 1.002e+04um, number of vias: 496
M5(H) length: 3.918e+03um, number of vias: 41
M6(V) length: 4.848e+02um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 917.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=917.3M) ***
Peak Memory Usage was 928.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=917.3M) ***

Extraction called for design 'lab1' of instances=3885 and nets=4003 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 917.328M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 916.3M, InitMEM = 916.3M)
Start delay calculation (mem=916.305M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=916.695M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 916.7M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 917.2M **
*** Timing NOT met, worst failing slack is -1.315
*** Check timing (0:00:00.0)
Started binary server on port 51367
*** Starting optCritPath ***
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.9447
Max route overflow : 0.0000
Current slack : -1.315 ns, density : 0.9447  End_Point: oR_reg[15]/D
Current slack : -1.315 ns, density : 0.9447  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.315 ns, density : 0.9448  End_Point: oR_reg[15]/D
Current slack : -1.315 ns, density : 0.9448  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.271 ns, density : 0.9448  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.271 ns, density : 0.9408  End_Point: oR_reg[16]/D
Current slack : -1.271 ns, density : 0.9408  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.271 ns, density : 0.9408  End_Point: oR_reg[16]/D
Current slack : -1.271 ns, density : 0.9408  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.269 ns, density : 0.9408  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:07.0 mem=929.8M) ***
*** Finished delays update (0:00:07.2 mem=929.8M) ***
Current slack : -1.265 ns, density : 0.9328  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.265 ns, density : 0.9328  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.274 ns, density : 0.9398  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.274 ns, density : 0.9396  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.274 ns, density : 0.9393  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.274 ns, density : 0.9392  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.272 ns, density : 0.9362  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.259 ns, density : 0.9434  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.256 ns, density : 0.9434  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.256 ns, density : 0.9434  End_Point: oR_reg[16]/D
Current slack : -1.256 ns, density : 0.9434  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.256 ns, density : 0.9434  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.256 ns, density : 0.9498  End_Point: oR_reg[16]/D
Current slack : -1.256 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.256 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.250 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.250 ns, density : 0.9501  End_Point: oR_reg[16]/D
Current slack : -1.250 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.250 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.250 ns, density : 0.9501  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:29.8 mem=929.8M) ***
*** Finished delays update (0:00:29.9 mem=929.8M) ***
Current slack : -1.248 ns, density : 0.9441  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.248 ns, density : 0.9441  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.248 ns, density : 0.9441  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.248 ns, density : 0.9441  End_Point: oR_reg[16]/D
Current slack : -1.247 ns, density : 0.9483  End_Point: oR_reg[16]/D
Current slack : -1.247 ns, density : 0.9483  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.243 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.240 ns, density : 0.9466  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.240 ns, density : 0.9466  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.244 ns, density : 0.9498  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.242 ns, density : 0.9497  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.242 ns, density : 0.9499  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.242 ns, density : 0.9499  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:52.0 mem=929.8M) ***
*** Finished delays update (0:00:52.2 mem=929.8M) ***
Current slack : -1.242 ns, density : 0.9441  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9482  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9482  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9486  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9486  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9486  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9498  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9498  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.234 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9495  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9495  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9493  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9494  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.230 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9499  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.227 ns, density : 0.9499  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:07 mem=929.8M) ***
*** Finished delays update (0:01:07 mem=929.8M) ***
post refinePlace cleanup
post refinePlace cleanup
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:07 mem=929.8M) ***
*** Finished delays update (0:01:07 mem=929.8M) ***
** Core optimization cpu=0:03:07 real=0:04:59 (31142 evaluations)
*** Done optCritPath (cpu=0:04:14 real=0:05:01 mem=929.61M) ***
**optDesign ... cpu = 0:04:19, real = 0:05:07, mem = 927.6M **
**optDesign ... cpu = 0:04:19, real = 0:05:07, mem = 927.6M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** Starting "NanoPlace(TM) placement v#18 (mem=923.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.8 mem=913.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=932.9M) ***
Options: timingDriven clkGateAware ignoreSpare pinGuide gpeffort=medium 
#std cell=3923 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=4010 #term=11735 #term/net=2.93, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=52
stdCell: 3923 single + 0 double + 0 multi
Total standard cell length = 5.7210 (mm), area = 0.0103 (mm^2)
Average module density = 0.967.
Density for the design = 0.967.
       = stdcell_area 28605 (10298 um^2) / alloc_area 29577 (10648 um^2).
Pin Density = 0.410.
            = total # of pins 11735 / total Instance area 28605.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
Iteration 12: Total net bbox = 4.590e+04 (2.62e+04 1.97e+04)
              Est.  stn bbox = 5.055e+04 (2.91e+04 2.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 943.6M
Iteration 13: Total net bbox = 4.660e+04 (2.66e+04 2.00e+04)
              Est.  stn bbox = 5.125e+04 (2.95e+04 2.18e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 943.6M
*** cost = 4.660e+04 (2.66e+04 2.00e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.4, Real Time = 0:00:01.0
move report: preRPlace moves 3615 insts, mean move: 1.72 um, max move: 10.40 um
	max move on inst (g125922): (165.20, 58.00) --> (171.80, 54.20)
Placement tweakage begins.
wire length = 4.951e+04 = 2.815e+04 H + 2.136e+04 V
wire length = 4.227e+04 = 2.237e+04 H + 1.990e+04 V
Placement tweakage ends.
move report: tweak moves 2606 insts, mean move: 3.81 um, max move: 49.60 um
	max move on inst (FE_OCP_RBC1374_A1_0_): (172.60, 102.80) --> (151.00, 74.80)
move report: rPlace moves 31 insts, mean move: 5.21 um, max move: 15.00 um
	max move on inst (g118943): (174.80, 91.60) --> (174.80, 76.60)
move report: overall moves 3718 insts, mean move: 3.31 um, max move: 49.20 um
	max move on inst (FE_OCP_RBC1025_n_4438): (172.00, 69.20) --> (150.80, 97.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        49.20 um
  inst (FE_OCP_RBC1025_n_4438) with max move: (172, 69.2) -> (150.8, 97.2)
  mean    (X+Y) =         3.31 um
Total instances flipped for WireLenOpt: 70
Total instances flipped, including legalization: 116
Total instances moved : 3718
*** cpu=0:00:01.5   mem=943.6M  mem(used)=0.0M***
Total net length = 4.239e+04 (2.244e+04 1.995e+04) (ext = 2.319e+03)
*** End of Placement (cpu=0:00:03.8, real=0:00:03.0, mem=943.6M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
*** Free Virtual Timing Model ...(mem=909.8M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=909.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1437, multi-gpins=3104, moved blk term=0/0

Phase 1a route (0:00:00.0 909.8M):
Est net length = 4.545e+04um = 2.395e+04H + 2.150e+04V
Usage: (8.1%H 7.5%V) = (2.847e+04um 4.077e+04um) = (27962 21962)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 912.3M):
Usage: (8.1%H 7.5%V) = (2.838e+04um 4.077e+04um) = (27877 21962)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 912.3M):
Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 912.3M):
Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 912.8M):
Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	0	 0.00%
  5:	2	 0.01%	0	 0.00%
  6:	2	 0.01%	7	 0.04%
  7:	7	 0.04%	18	 0.11%
  8:	15	 0.09%	43	 0.26%
  9:	46	 0.28%	128	 0.78%
 10:	57	 0.35%	232	 1.41%
 11:	105	 0.64%	573	 3.48%
 12:	178	 1.08%	1112	 6.76%
 13:	287	 1.74%	1591	 9.67%
 14:	426	 2.59%	1823	11.07%
 15:	549	 3.34%	1928	11.71%
 16:	695	 4.22%	4498	27.33%
 17:	873	 5.30%	1371	 8.33%
 18:	910	 5.53%	53	 0.32%
 19:	946	 5.75%	80	 0.49%
 20:	11362	69.02%	3003	18.24%

Global route (cpu=0.1s real=0.0s 910.3M)
Phase 1l route (0:00:00.1 910.3M):


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 7.7%V) = (2.899e+04um 4.132e+04um) = (28483 22256)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	3	 0.02%	4	 0.02%
  5:	1	 0.01%	2	 0.01%
  6:	6	 0.04%	16	 0.10%
  7:	11	 0.07%	32	 0.19%
  8:	19	 0.12%	53	 0.32%
  9:	48	 0.29%	139	 0.84%
 10:	71	 0.43%	263	 1.60%
 11:	113	 0.69%	571	 3.47%
 12:	176	 1.07%	1033	 6.28%
 13:	298	 1.81%	1592	 9.67%
 14:	445	 2.70%	1818	11.04%
 15:	541	 3.29%	1934	11.75%
 16:	697	 4.23%	4496	27.31%
 17:	898	 5.46%	1371	 8.33%
 18:	895	 5.44%	54	 0.33%
 19:	919	 5.58%	80	 0.49%
 20:	11320	68.77%	3003	18.24%



*** Completed Phase 1 route (0:00:00.1 909.8M) ***


Total length: 4.743e+04um, number of vias: 22903
M1(H) length: 8.410e+01um, number of vias: 11678
M2(V) length: 1.824e+04um, number of vias: 9834
M3(H) length: 2.111e+04um, number of vias: 1092
M4(V) length: 5.418e+03um, number of vias: 293
M5(H) length: 2.563e+03um, number of vias: 5
M6(V) length: 5.200e+00um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 909.8M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=909.8M) ***
Peak Memory Usage was 918.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=909.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 4:32, real = 0: 5:41, mem = 909.8M **
<CMD> getIoFlowFlag
<CMD> getOpCond -max
max: WCCOM
<CMD> getOpCond -max
max: WCCOM
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to co2046-05.ece.iastate.edu 33181 0
*** Finished dispatch of slaves (cpu=0:00:00.2) (real=0:00:02.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 918.3M **
setExtractRCMode -engine preRoute
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=918.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Net iCLK__L2_N0 is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1437, multi-gpins=3104, moved blk term=0/0

Phase 1a route (0:00:00.0 921.2M):
Est net length = 4.545e+04um = 2.395e+04H + 2.150e+04V
Usage: (8.1%H 7.5%V) = (2.847e+04um 4.077e+04um) = (27962 21962)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 923.7M):
Usage: (8.1%H 7.5%V) = (2.838e+04um 4.077e+04um) = (27877 21962)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 923.7M):
Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 923.7M):
Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 924.4M):
Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (8.1%H 7.6%V) = (2.837e+04um 4.078e+04um) = (27862 21968)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	0	 0.00%
  5:	2	 0.01%	0	 0.00%
  6:	2	 0.01%	7	 0.04%
  7:	7	 0.04%	18	 0.11%
  8:	15	 0.09%	43	 0.26%
  9:	46	 0.28%	128	 0.78%
 10:	57	 0.35%	232	 1.41%
 11:	105	 0.64%	573	 3.48%
 12:	178	 1.08%	1112	 6.76%
 13:	287	 1.74%	1591	 9.67%
 14:	426	 2.59%	1823	11.07%
 15:	549	 3.34%	1928	11.71%
 16:	695	 4.22%	4498	27.33%
 17:	873	 5.30%	1371	 8.33%
 18:	910	 5.53%	53	 0.32%
 19:	946	 5.75%	80	 0.49%
 20:	11362	69.02%	3003	18.24%

Global route (cpu=0.1s real=0.0s 921.8M)
Phase 1l route (0:00:00.1 921.1M):


*** After '-updateRemainTrks' operation: 

Usage: (8.2%H 7.7%V) = (2.899e+04um 4.132e+04um) = (28483 22256)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	3	 0.02%	4	 0.02%
  5:	1	 0.01%	2	 0.01%
  6:	6	 0.04%	16	 0.10%
  7:	11	 0.07%	32	 0.19%
  8:	19	 0.12%	53	 0.32%
  9:	48	 0.29%	139	 0.84%
 10:	71	 0.43%	263	 1.60%
 11:	113	 0.69%	571	 3.47%
 12:	176	 1.07%	1033	 6.28%
 13:	298	 1.81%	1592	 9.67%
 14:	445	 2.70%	1818	11.04%
 15:	541	 3.29%	1934	11.75%
 16:	697	 4.23%	4496	27.31%
 17:	898	 5.46%	1371	 8.33%
 18:	895	 5.44%	54	 0.33%
 19:	919	 5.58%	80	 0.49%
 20:	11320	68.77%	3003	18.24%



*** Completed Phase 1 route (0:00:00.1 919.2M) ***


Total length: 4.743e+04um, number of vias: 22903
M1(H) length: 8.410e+01um, number of vias: 11678
M2(V) length: 1.824e+04um, number of vias: 9834
M3(H) length: 2.111e+04um, number of vias: 1092
M4(V) length: 5.418e+03um, number of vias: 293
M5(H) length: 2.563e+03um, number of vias: 5
M6(V) length: 5.200e+00um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 918.9M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=918.9M) ***
Peak Memory Usage was 929.9M 
*** Finished trialRoute (cpu=0:00:00.3 mem=918.9M) ***

Extraction called for design 'lab1' of instances=3923 and nets=4038 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 918.902M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.252  |
|           TNS (ns):| -15.439 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.258%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 929.2M **
*** Starting optimizing excluded clock nets MEM= 929.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 929.2M) ***
Info: 3 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=939.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.252  |
|           TNS (ns):| -15.439 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.258%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 939.3M **
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 3 clock nets excluded from IPO operation.
** Density before transform = 95.258% **

*** starting 1-st resizing pass: 3920 instances 
*** starting 2-nd resizing pass: 3917 instances 
*** starting 3-rd resizing pass: 1503 instances 
*** starting 4-th resizing pass: 449 instances 
*** starting 5-th resizing pass: 62 instances 
*** starting 6-th resizing pass: 27 instances 


** Summary: Buffer Deletion = 0 Declone = 1 Downsize = 287 Upsize = 0 **
** Density Change = 2.894% **
** Density after transform = 92.364% **
*** Finish transform (0:00:01.1) ***
*** Starting sequential cell resizing ***
density before resizing = 92.364%
*summary:      0 instances changed cell type
density after resizing = 92.364%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=939.3M) ***
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.2, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.2   mem=939.4M  mem(used)=0.1M***
Ripped up 0 affected routes.
Re-routed 0 nets
Extraction called for design 'lab1' of instances=3922 and nets=4037 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 939.270M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 938.4M, InitMEM = 938.4M)
Start delay calculation (mem=938.371M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=938.762M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 938.8M) ***

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=939.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.236  |
|           TNS (ns):| -15.411 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 939.3M **
*** Starting optFanout (939.3M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=939.3M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.923640
Start fixing timing ... (0:00:00.0 939.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.2 939.5M)

Summary:
0 buffer added on 0 net (with 5 drivers resized)

Density after buffering = 0.925439
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:01.0
move report: preRPlace moves 2710 insts, mean move: 0.41 um, max move: 2.80 um
	max move on inst (g117667): (166.60, 76.60) --> (167.60, 74.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2710 insts, mean move: 0.41 um, max move: 2.80 um
	max move on inst (g117667): (166.60, 76.60) --> (167.60, 74.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.80 um
  inst (g117667) with max move: (166.6, 76.6) -> (167.6, 74.8)
  mean    (X+Y) =         0.41 um
Total instances moved : 2710
*** cpu=0:00:00.4   mem=939.6M  mem(used)=0.1M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:00.7 939.5M)

Re-routed 0 nets
Extraction called for design 'lab1' of instances=3922 and nets=4037 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 939.270M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 938.4M, InitMEM = 938.4M)
Start delay calculation (mem=938.371M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=938.762M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 938.8M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=939.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.236  |
|           TNS (ns):| -15.411 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.544%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 939.3M **
*** Timing NOT met, worst failing slack is -1.236
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 3 clock nets excluded from IPO operation.
** Density before transform = 92.544% **

*** starting 1-st resizing pass: 3919 instances 
*** starting 2-nd resizing pass: 3905 instances 
*** starting 3-rd resizing pass: 2801 instances 
*** starting 4-th resizing pass: 1615 instances 
*** starting 5-th resizing pass: 289 instances 
*** starting 6-th resizing pass: 14 instances 


** Summary: Buffer Deletion = 0 Declone = 3 Downsize = 112 Upsize = 863 **
** Density Change = -1.975% **
** Density after transform = 94.519% **
*** Finish transform (0:00:02.0) ***
*** Starting sequential cell resizing ***
density before resizing = 94.519%
*summary:      0 instances changed cell type
density after resizing = 94.519%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=939.3M) ***
density before resizing = 94.519%
density after resizing = 94.519%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.005556, incremental np is triggered.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
RPlace postIncrNP: Density = 1.005556 -> 1.102222.
*** cpu time = 0:00:00.8.
move report: incrNP moves 3845 insts, mean move: 6.94 um, max move: 52.60 um
	max move on inst (g125474): (171.60, 136.40) --> (162.00, 93.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 3755 insts, mean move: 1.92 um, max move: 10.00 um
	max move on inst (g118164): (162.80, 80.40) --> (171.00, 82.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3755 insts, mean move: 1.92 um, max move: 10.00 um
	max move on inst (g118164): (162.80, 80.40) --> (171.00, 82.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.20 um
  inst (g125474) with max move: (171.6, 136.4) -> (166.4, 93.4)
  mean    (X+Y) =         6.66 um
Total instances flipped for legalization: 18
Total instances moved : 3837
*** cpu=0:00:01.3   mem=939.4M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=939.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1420, multi-gpins=3093, moved blk term=0/0

Phase 1a route (0:00:00.0 941.7M):
Est net length = 4.134e+04um = 2.309e+04H + 1.825e+04V
Usage: (7.9%H 7.0%V) = (2.786e+04um 3.799e+04um) = (27364 20459)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 944.2M):
Usage: (7.9%H 7.0%V) = (2.776e+04um 3.799e+04um) = (27265 20459)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 944.2M):
Usage: (7.9%H 7.0%V) = (2.775e+04um 3.798e+04um) = (27250 20456)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 944.2M):
Usage: (7.9%H 7.0%V) = (2.775e+04um 3.798e+04um) = (27250 20456)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 944.9M):
Usage: (7.9%H 7.0%V) = (2.775e+04um 3.798e+04um) = (27250 20456)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 7.0%V) = (2.775e+04um 3.798e+04um) = (27250 20456)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.01%
  6:	1	 0.01%	3	 0.02%
  7:	5	 0.03%	4	 0.02%
  8:	8	 0.05%	28	 0.17%
  9:	9	 0.05%	93	 0.56%
 10:	38	 0.23%	217	 1.32%
 11:	95	 0.58%	499	 3.03%
 12:	173	 1.05%	1032	 6.27%
 13:	258	 1.57%	1501	 9.12%
 14:	397	 2.41%	1829	11.11%
 15:	527	 3.20%	2030	12.33%
 16:	771	 4.68%	4684	28.46%
 17:	918	 5.58%	1400	 8.50%
 18:	993	 6.03%	50	 0.30%
 19:	1049	 6.37%	87	 0.53%
 20:	11219	68.16%	3003	18.24%

Global route (cpu=0.0s real=0.0s 942.4M)
Phase 1l route (0:00:00.1 941.6M):


*** After '-updateRemainTrks' operation: 

Usage: (8.0%H 7.1%V) = (2.821e+04um 3.840e+04um) = (27703 20684)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.01%
  6:	1	 0.01%	8	 0.05%
  7:	10	 0.06%	18	 0.11%
  8:	7	 0.04%	46	 0.28%
  9:	12	 0.07%	102	 0.62%
 10:	57	 0.35%	247	 1.50%
 11:	103	 0.63%	461	 2.80%
 12:	183	 1.11%	995	 6.04%
 13:	252	 1.53%	1505	 9.14%
 14:	408	 2.48%	1822	11.07%
 15:	517	 3.14%	2038	12.38%
 16:	776	 4.71%	4677	28.41%
 17:	925	 5.62%	1398	 8.49%
 18:	997	 6.06%	53	 0.32%
 19:	1024	 6.22%	87	 0.53%
 20:	11189	67.97%	3003	18.24%



*** Completed Phase 1 route (0:00:00.1 939.7M) ***


Total length: 4.323e+04um, number of vias: 23162
M1(H) length: 6.639e+01um, number of vias: 11670
M2(V) length: 1.615e+04um, number of vias: 10442
M3(H) length: 2.098e+04um, number of vias: 824
M4(V) length: 4.054e+03um, number of vias: 220
M5(H) length: 1.937e+03um, number of vias: 5
M6(V) length: 4.620e+01um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 939.4M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=939.4M) ***
Peak Memory Usage was 950.4M 
*** Finished trialRoute (cpu=0:00:00.2 mem=939.4M) ***

Extraction called for design 'lab1' of instances=3919 and nets=4034 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 939.414M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 938.5M, InitMEM = 938.5M)
Start delay calculation (mem=938.516M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:01.0 mem=938.906M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 938.9M) ***

------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=939.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.228  |
|           TNS (ns):| -15.227 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.519%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 939.4M **
*** Timing NOT met, worst failing slack is -1.228
*** Check timing (0:00:00.0)
Started binary server on port 33441
*** Starting optCritPath ***
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.9452
Max route overflow : 0.0000
Current slack : -1.228 ns, density : 0.9452  End_Point: oR_reg[16]/D
Current slack : -1.228 ns, density : 0.9452  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.228 ns, density : 0.9452  End_Point: oR_reg[16]/D
Current slack : -1.228 ns, density : 0.9452  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.212 ns, density : 0.9452  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:03.6 mem=951.8M) ***
default core: bins with density >  0.75 = 75.6 % ( 34 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.047778, incremental np is triggered.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
default core: bins with density >  0.75 = 77.8 % ( 35 / 45 )
RPlace postIncrNP: Density = 1.047778 -> 1.053333.
*** cpu time = 0:00:00.6.
move report: incrNP moves 3759 insts, mean move: 2.83 um, max move: 32.00 um
	max move on inst (FE_OCP_RBC1365_n_4582): (170.40, 74.80) --> (144.00, 80.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:00.0
move report: preRPlace moves 3663 insts, mean move: 1.36 um, max move: 7.80 um
	max move on inst (g118142): (167.80, 74.80) --> (173.80, 76.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3663 insts, mean move: 1.36 um, max move: 7.80 um
	max move on inst (g118142): (167.80, 74.80) --> (173.80, 76.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        34.00 um
  inst (g117650) with max move: (141, 65.4) -> (173.2, 63.6)
  mean    (X+Y) =         2.81 um
Total instances moved : 3752
*** cpu=0:00:00.8   mem=951.9M  mem(used)=0.0M***
*** maximum move = 34.0um ***
*** Finished refinePlace (0:00:05.0 mem=951.9M) ***
*** Done re-routing un-routed nets (951.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.0 mem=951.9M) ***
*** Finished delays update (0:00:05.2 mem=951.9M) ***
Current slack : -1.214 ns, density : 0.9403  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9403  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Peforming hill climbing technique
*** Starting refinePlace (0:00:16.1 mem=951.9M) ***
default core: bins with density >  0.75 = 75.6 % ( 34 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.043333, incremental np is triggered.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
default core: bins with density >  0.75 = 75.6 % ( 34 / 45 )
RPlace postIncrNP: Density = 1.043333 -> 1.078889.
*** cpu time = 0:00:00.6.
move report: incrNP moves 3764 insts, mean move: 2.56 um, max move: 42.40 um
	max move on inst (FE_RC_5579_0): (172.60, 99.00) --> (141.40, 110.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 3731 insts, mean move: 1.56 um, max move: 10.80 um
	max move on inst (g125504): (158.20, 63.60) --> (167.20, 65.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3731 insts, mean move: 1.56 um, max move: 10.80 um
	max move on inst (g125504): (158.20, 63.60) --> (167.20, 65.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        41.40 um
  inst (FE_RC_5579_0) with max move: (172.6, 99) -> (142.4, 110.2)
  mean    (X+Y) =         2.53 um
Total instances moved : 3739
*** cpu=0:00:01.2   mem=951.9M  mem(used)=0.0M***
*** maximum move = 41.4um ***
*** Finished refinePlace (0:00:17.9 mem=951.9M) ***
*** Done re-routing un-routed nets (951.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:17.9 mem=951.9M) ***
*** Finished delays update (0:00:18.1 mem=951.9M) ***
Current slack : -1.227 ns, density : 0.9486  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.223 ns, density : 0.9483  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.223 ns, density : 0.9469  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.223 ns, density : 0.9471  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:21.4 mem=951.9M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:01.0
move report: preRPlace moves 2887 insts, mean move: 0.48 um, max move: 5.40 um
	max move on inst (g118142): (167.20, 76.60) --> (172.60, 76.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2887 insts, mean move: 0.48 um, max move: 5.40 um
	max move on inst (g118142): (167.20, 76.60) --> (172.60, 76.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.40 um
  inst (g118142) with max move: (167.2, 76.6) -> (172.6, 76.6)
  mean    (X+Y) =         0.48 um
Total instances moved : 2887
*** cpu=0:00:00.7   mem=951.9M  mem(used)=0.0M***
*** maximum move = 5.4um ***
*** Finished refinePlace (0:00:22.2 mem=951.9M) ***
*** Done re-routing un-routed nets (951.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:22.2 mem=951.9M) ***
*** Finished delays update (0:00:22.4 mem=951.9M) ***
Current slack : -1.222 ns, density : 0.9441  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.209 ns, density : 0.9489  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.209 ns, density : 0.9489  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.209 ns, density : 0.9489  End_Point: oR_reg[15]/D
Current slack : -1.209 ns, density : 0.9489  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.209 ns, density : 0.9489  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.209 ns, density : 0.9499  End_Point: oR_reg[15]/D
Current slack : -1.208 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.208 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.208 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.208 ns, density : 0.9500  End_Point: oR_reg[15]/D
Current slack : -1.208 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.208 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.208 ns, density : 0.9500  End_Point: oR_reg[15]/D
*** Starting refinePlace (0:00:31.8 mem=951.9M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.061111, incremental np is triggered.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
default core: bins with density >  0.75 = 77.8 % ( 35 / 45 )
RPlace postIncrNP: Density = 1.061111 -> 1.080000.
*** cpu time = 0:00:00.6.
move report: incrNP moves 3791 insts, mean move: 2.60 um, max move: 28.60 um
	max move on inst (FE_RC_5581_0): (161.00, 91.60) --> (143.60, 102.80)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:02.0
move report: preRPlace moves 3700 insts, mean move: 1.63 um, max move: 9.40 um
	max move on inst (g118142): (166.20, 74.80) --> (173.80, 76.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3700 insts, mean move: 1.63 um, max move: 9.40 um
	max move on inst (g118142): (166.20, 74.80) --> (173.80, 76.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        26.60 um
  inst (FE_RC_5581_0) with max move: (161, 91.6) -> (145.6, 102.8)
  mean    (X+Y) =         2.49 um
Total instances moved : 3729
*** cpu=0:00:01.3   mem=952.0M  mem(used)=0.0M***
*** maximum move = 26.6um ***
*** Finished refinePlace (0:00:33.8 mem=952.0M) ***
*** Done re-routing un-routed nets (952.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:33.8 mem=952.0M) ***
*** Finished delays update (0:00:34.0 mem=952.0M) ***
Current slack : -1.214 ns, density : 0.9505  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.214 ns, density : 0.9505  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.214 ns, density : 0.9505  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.214 ns, density : 0.9505  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
*** Starting refinePlace (0:00:34.4 mem=952.0M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.002222, incremental np is triggered.
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
default core: bins with density >  0.75 = 73.3 % ( 33 / 45 )
RPlace postIncrNP: Density = 1.002222 -> 1.094444.
*** cpu time = 0:00:00.6.
move report: incrNP moves 3776 insts, mean move: 2.38 um, max move: 11.40 um
	max move on inst (g647): (167.20, 35.60) --> (161.40, 41.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.5, Real Time = 0:00:02.0
move report: preRPlace moves 3722 insts, mean move: 1.73 um, max move: 8.80 um
	max move on inst (g118374): (163.60, 82.20) --> (168.60, 86.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3722 insts, mean move: 1.73 um, max move: 8.80 um
	max move on inst (g118374): (163.60, 82.20) --> (168.60, 86.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.40 um
  inst (g126130) with max move: (56.2, 31.8) -> (46.6, 30)
  mean    (X+Y) =         2.17 um
Total instances moved : 3731
*** cpu=0:00:01.5   mem=952.1M  mem(used)=0.0M***
*** maximum move = 11.4um ***
*** Finished refinePlace (0:00:36.5 mem=952.1M) ***
*** Starting trialRoute (mem=952.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1499, multi-gpins=3249, moved blk term=0/0

Phase 1a route (0:00:00.0 954.4M):
Est net length = 4.154e+04um = 2.320e+04H + 1.834e+04V
Usage: (8.0%H 7.1%V) = (2.803e+04um 3.826e+04um) = (27530 20604)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 956.9M):
Usage: (7.9%H 7.1%V) = (2.794e+04um 3.826e+04um) = (27435 20604)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 956.9M):
Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 956.9M):
Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 957.5M):
Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.01%
  6:	0	 0.00%	4	 0.02%
  7:	1	 0.01%	10	 0.06%
  8:	7	 0.04%	32	 0.19%
  9:	21	 0.13%	88	 0.53%
 10:	42	 0.26%	221	 1.34%
 11:	82	 0.50%	494	 3.00%
 12:	161	 0.98%	1028	 6.25%
 13:	241	 1.46%	1519	 9.23%
 14:	365	 2.22%	1843	11.20%
 15:	520	 3.16%	2071	12.58%
 16:	774	 4.70%	4601	27.95%
 17:	1006	 6.11%	1401	 8.51%
 18:	1155	 7.02%	52	 0.32%
 19:	993	 6.03%	90	 0.55%
 20:	11093	67.39%	3006	18.26%

Global route (cpu=0.0s real=0.0s 955.0M)
Phase 1l route (0:00:00.1 954.3M):


*** After '-updateRemainTrks' operation: 

Usage: (8.1%H 7.2%V) = (2.839e+04um 3.875e+04um) = (27891 20870)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.01%
  5:	0	 0.00%	2	 0.01%
  6:	1	 0.01%	9	 0.05%
  7:	1	 0.01%	25	 0.15%
  8:	10	 0.06%	35	 0.21%
  9:	29	 0.18%	109	 0.66%
 10:	52	 0.32%	239	 1.45%
 11:	87	 0.53%	488	 2.96%
 12:	173	 1.05%	992	 6.03%
 13:	243	 1.48%	1509	 9.17%
 14:	367	 2.23%	1839	11.17%
 15:	510	 3.10%	2069	12.57%
 16:	785	 4.77%	4597	27.93%
 17:	1027	 6.24%	1397	 8.49%
 18:	1154	 7.01%	54	 0.33%
 19:	975	 5.92%	90	 0.55%
 20:	11047	67.11%	3006	18.26%



*** Completed Phase 1 route (0:00:00.1 952.3M) ***


Total length: 4.338e+04um, number of vias: 23422
M1(H) length: 7.165e+01um, number of vias: 11728
M2(V) length: 1.597e+04um, number of vias: 10603
M3(H) length: 2.106e+04um, number of vias: 883
M4(V) length: 4.332e+03um, number of vias: 206
M5(H) length: 1.948e+03um, number of vias: 1
M6(V) length: 8.000e-01um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 952.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=952.1M) ***
Peak Memory Usage was 963.0M 
*** Finished trialRoute (cpu=0:00:00.2 mem=952.1M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:36.8 mem=951.2M) ***
*** Finished delays update (0:00:37.0 mem=952.1M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:01:29 real=0:02:18 (11927 evaluations)
*** Done optCritPath (cpu=0:02:06 real=0:02:28 mem=951.84M) ***

------------------------------------------------------------
     Summary (cpu=0.62min real=2.47min mem=949.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.228  |
|           TNS (ns):| -15.361 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:14, real = 0:02:37, mem = 949.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:14, real = 0:02:37, mem = 949.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.228  | -1.228  | -0.448  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -15.361 | -15.361 | -3.582  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |   17    |   12    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.354%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:15, real = 0:02:38, mem = 949.3M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 945.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=945.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock iCLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=945.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer iCLK__L1_I0 in the clock tree.
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock iCLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 945.496M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=945.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 945.496M)

Start to trace clock trees ...
*** Begin Tracer (mem=945.5M) ***
**WARN: (ENCCK-767):	Find clock buffer iCLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock iCLK has been synthesized.
*** End Tracer (mem=945.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=945.5M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 945.5M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 955.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock iCLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer iCLK__L1_I0 in the clock tree.
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock iCLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 955.500M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 955.500M)

Start to trace clock trees ...
*** Begin Tracer (mem=955.5M) ***
**WARN: (ENCCK-767):	Find clock buffer iCLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock iCLK has been synthesized.
*** End Tracer (mem=955.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 955.5M **
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 955.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 955.5M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 955.5M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: iCLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock iCLK.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-767):	Find clock buffer iCLK__L1_I0 in the clock tree.
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock iCLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 955.500M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 955.500M)

Start to trace clock trees ...
*** Begin Tracer (mem=955.5M) ***
**WARN: (ENCCK-767):	Find clock buffer iCLK__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock iCLK has been synthesized.
*** End Tracer (mem=955.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=955.5M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 955.5M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to co2046-05.ece.iastate.edu 49321 0
*** Finished dispatch of slaves (cpu=0:00:00.1) (real=0:00:02.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 964.1M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=954.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1499, multi-gpins=3249, moved blk term=0/0

Phase 1a route (0:00:00.0 956.8M):
Est net length = 4.154e+04um = 2.320e+04H + 1.834e+04V
Usage: (8.0%H 7.1%V) = (2.803e+04um 3.826e+04um) = (27530 20604)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 959.3M):
Usage: (7.9%H 7.1%V) = (2.794e+04um 3.826e+04um) = (27435 20604)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 959.3M):
Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 959.3M):
Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 959.8M):
Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 7.1%V) = (2.792e+04um 3.825e+04um) = (27420 20596)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.01%
  6:	0	 0.00%	4	 0.02%
  7:	1	 0.01%	10	 0.06%
  8:	7	 0.04%	32	 0.19%
  9:	21	 0.13%	88	 0.53%
 10:	42	 0.26%	221	 1.34%
 11:	82	 0.50%	494	 3.00%
 12:	161	 0.98%	1028	 6.25%
 13:	241	 1.46%	1519	 9.23%
 14:	365	 2.22%	1843	11.20%
 15:	520	 3.16%	2071	12.58%
 16:	774	 4.70%	4601	27.95%
 17:	1006	 6.11%	1401	 8.51%
 18:	1155	 7.02%	52	 0.32%
 19:	993	 6.03%	90	 0.55%
 20:	11093	67.39%	3006	18.26%

Global route (cpu=0.0s real=0.0s 957.3M)
Phase 1l route (0:00:00.1 956.5M):


*** After '-updateRemainTrks' operation: 

Usage: (8.1%H 7.2%V) = (2.839e+04um 3.875e+04um) = (27891 20870)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.01%
  5:	0	 0.00%	2	 0.01%
  6:	1	 0.01%	9	 0.05%
  7:	1	 0.01%	25	 0.15%
  8:	10	 0.06%	35	 0.21%
  9:	29	 0.18%	109	 0.66%
 10:	52	 0.32%	239	 1.45%
 11:	87	 0.53%	488	 2.96%
 12:	173	 1.05%	992	 6.03%
 13:	243	 1.48%	1509	 9.17%
 14:	367	 2.23%	1839	11.17%
 15:	510	 3.10%	2069	12.57%
 16:	785	 4.77%	4597	27.93%
 17:	1027	 6.24%	1397	 8.49%
 18:	1154	 7.01%	54	 0.33%
 19:	975	 5.92%	90	 0.55%
 20:	11047	67.11%	3006	18.26%



*** Completed Phase 1 route (0:00:00.1 954.8M) ***


Total length: 4.338e+04um, number of vias: 23422
M1(H) length: 7.165e+01um, number of vias: 11728
M2(V) length: 1.597e+04um, number of vias: 10603
M3(H) length: 2.106e+04um, number of vias: 883
M4(V) length: 4.332e+03um, number of vias: 206
M5(H) length: 1.948e+03um, number of vias: 1
M6(V) length: 8.000e-01um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 954.5M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=954.5M) ***
Peak Memory Usage was 965.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=954.5M) ***

Extraction called for design 'lab1' of instances=3941 and nets=4055 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 954.508M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.238  |
|           TNS (ns):| -15.486 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.933%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 964.7M **
*** Starting optimizing excluded clock nets MEM= 964.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 964.7M) ***
*** Starting optimizing excluded clock nets MEM= 964.7M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 964.7M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 3 clock nets excluded from IPO operation.
** Density before transform = 95.933% **

*** starting 1-st resizing pass: 3932 instances 
*** starting 2-nd resizing pass: 3924 instances 
*** starting 3-rd resizing pass: 1381 instances 
*** starting 4-th resizing pass: 236 instances 
*** starting 5-th resizing pass: 49 instances 


** Summary: Buffer Deletion = 0 Declone = 3 Downsize = 243 Upsize = 0 **
** Density Change = 2.392% **
** Density after transform = 93.541% **
*** Finish transform (0:00:01.0) ***
density before resizing = 93.541%
density after resizing = 93.541%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.091111, incremental np is triggered.
default core: bins with density >  0.75 = 75.6 % ( 34 / 45 )
RPlace postIncrNP: Density = 1.091111 -> 1.021111.
*** cpu time = 0:00:00.4.
move report: incrNP moves 3777 insts, mean move: 2.10 um, max move: 11.00 um
	max move on inst (g118142): (174.20, 76.60) --> (165.00, 74.80)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 3555 insts, mean move: 0.90 um, max move: 5.20 um
	max move on inst (g118260): (155.60, 87.80) --> (157.00, 91.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3555 insts, mean move: 0.90 um, max move: 5.20 um
	max move on inst (g118260): (155.60, 87.80) --> (157.00, 91.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.00 um
  inst (A1_reg[7]) with max move: (168, 99) -> (162.6, 104.6)
  mean    (X+Y) =         2.28 um
Total instances moved : 3748
*** cpu=0:00:00.8   mem=964.7M  mem(used)=0.0M***
*** Starting trialRoute (mem=964.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1375, multi-gpins=2985, moved blk term=0/0

Phase 1a route (0:00:00.0 967.0M):
Est net length = 4.013e+04um = 2.283e+04H + 1.730e+04V
Usage: (7.8%H 6.9%V) = (2.760e+04um 3.732e+04um) = (27097 20109)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 969.5M):
Usage: (7.8%H 6.9%V) = (2.751e+04um 3.732e+04um) = (27013 20109)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 969.5M):
Usage: (7.8%H 6.9%V) = (2.749e+04um 3.732e+04um) = (26991 20104)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 969.5M):
Usage: (7.8%H 6.9%V) = (2.749e+04um 3.732e+04um) = (26991 20104)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 970.2M):
Usage: (7.8%H 6.9%V) = (2.749e+04um 3.732e+04um) = (26991 20104)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.8%H 6.9%V) = (2.749e+04um 3.732e+04um) = (26991 20104)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	7	 0.04%
  8:	0	 0.00%	39	 0.24%
  9:	11	 0.07%	79	 0.48%
 10:	27	 0.16%	223	 1.35%
 11:	78	 0.47%	464	 2.82%
 12:	140	 0.85%	994	 6.04%
 13:	292	 1.77%	1485	 9.02%
 14:	414	 2.52%	1860	11.30%
 15:	570	 3.46%	1999	12.14%
 16:	779	 4.73%	4733	28.75%
 17:	866	 5.26%	1451	 8.81%
 18:	967	 5.87%	41	 0.25%
 19:	1047	 6.36%	85	 0.52%
 20:	11270	68.46%	3001	18.23%

Global route (cpu=0.0s real=0.0s 967.6M)
Phase 1l route (0:00:00.1 966.9M):


*** After '-updateRemainTrks' operation: 

Usage: (7.9%H 7.0%V) = (2.788e+04um 3.757e+04um) = (27375 20243)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.01%
  6:	0	 0.00%	6	 0.04%
  7:	0	 0.00%	17	 0.10%
  8:	4	 0.02%	46	 0.28%
  9:	13	 0.08%	95	 0.58%
 10:	30	 0.18%	225	 1.37%
 11:	84	 0.51%	451	 2.74%
 12:	153	 0.93%	940	 5.71%
 13:	309	 1.88%	1511	 9.18%
 14:	406	 2.47%	1859	11.29%
 15:	574	 3.49%	2005	12.18%
 16:	771	 4.68%	4722	28.69%
 17:	869	 5.28%	1456	 8.85%
 18:	975	 5.92%	41	 0.25%
 19:	1054	 6.40%	85	 0.52%
 20:	11219	68.16%	3001	18.23%



*** Completed Phase 1 route (0:00:00.1 965.0M) ***


Total length: 4.206e+04um, number of vias: 23201
M1(H) length: 6.950e+01um, number of vias: 11726
M2(V) length: 1.523e+04um, number of vias: 10573
M3(H) length: 2.088e+04um, number of vias: 729
M4(V) length: 4.069e+03um, number of vias: 167
M5(H) length: 1.749e+03um, number of vias: 5
M6(V) length: 5.820e+01um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 964.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=964.7M) ***
Peak Memory Usage was 975.6M 
*** Finished trialRoute (cpu=0:00:00.2 mem=964.7M) ***

Extraction called for design 'lab1' of instances=3938 and nets=4052 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 964.695M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 963.8M, InitMEM = 963.8M)
Start delay calculation (mem=963.797M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=964.188M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 964.2M) ***

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=964.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.233  |
|           TNS (ns):| -15.065 |
|    Violating Paths:|   17    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 93.541%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 964.7M **
Started binary server on port 46586
*** Starting optCritPath ***
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 20 no-driver nets excluded.
Density : 0.9354
Max route overflow : 0.0000
Current slack : -1.233 ns, density : 0.9354  End_Point: oR_reg[15]/D
Current slack : -1.233 ns, density : 0.9354  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.233 ns, density : 0.9354  End_Point: oR_reg[15]/D
Current slack : -1.233 ns, density : 0.9354  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.221 ns, density : 0.9354  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
*** Starting refinePlace (0:00:03.4 mem=967.1M) ***
default core: bins with density >  0.75 = 73.3 % ( 33 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.006667, incremental np is triggered.
default core: bins with density >  0.75 = 77.8 % ( 35 / 45 )
RPlace postIncrNP: Density = 1.006667 -> 1.051111.
*** cpu time = 0:00:00.4.
move report: incrNP moves 3715 insts, mean move: 1.73 um, max move: 21.60 um
	max move on inst (g115765): (51.60, 69.20) --> (58.20, 54.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 3577 insts, mean move: 0.91 um, max move: 6.40 um
	max move on inst (g125569): (161.40, 87.80) --> (164.00, 91.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3577 insts, mean move: 0.91 um, max move: 6.40 um
	max move on inst (g125569): (161.40, 87.80) --> (164.00, 91.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        22.40 um
  inst (g115765) with max move: (51.6, 69.2) -> (59, 54.2)
  mean    (X+Y) =         1.84 um
Total instances moved : 3692
*** cpu=0:00:00.8   mem=967.1M  mem(used)=0.0M***
*** maximum move = 22.4um ***
*** Finished refinePlace (0:00:04.6 mem=967.1M) ***
*** Done re-routing un-routed nets (967.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:04.6 mem=967.1M) ***
*** Finished delays update (0:00:04.8 mem=967.1M) ***
Current slack : -1.225 ns, density : 0.9337  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.225 ns, density : 0.9337  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
*** Starting refinePlace (0:00:11.4 mem=967.1M) ***
default core: bins with density >  0.75 = 73.3 % ( 33 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.015556, incremental np is triggered.
default core: bins with density >  0.75 = 77.8 % ( 35 / 45 )
RPlace postIncrNP: Density = 1.015556 -> 1.017778.
*** cpu time = 0:00:00.3.
move report: incrNP moves 3688 insts, mean move: 1.38 um, max move: 15.40 um
	max move on inst (FE_RC_6062_0): (170.80, 99.00) --> (161.00, 104.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.7, Real Time = 0:00:00.0
move report: preRPlace moves 3551 insts, mean move: 0.89 um, max move: 5.60 um
	max move on inst (g119803): (163.80, 65.40) --> (169.40, 65.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3551 insts, mean move: 0.89 um, max move: 5.60 um
	max move on inst (g119803): (163.80, 65.40) --> (169.40, 65.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        15.20 um
  inst (FE_RC_6062_0) with max move: (170.8, 99) -> (161.2, 104.6)
  mean    (X+Y) =         1.48 um
Total instances moved : 3630
*** cpu=0:00:00.7   mem=967.1M  mem(used)=0.0M***
*** maximum move = 15.2um ***
*** Finished refinePlace (0:00:12.5 mem=967.1M) ***
*** Done re-routing un-routed nets (967.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:12.5 mem=967.1M) ***
*** Finished delays update (0:00:12.7 mem=967.1M) ***
Current slack : -1.229 ns, density : 0.9368  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.229 ns, density : 0.9364  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.229 ns, density : 0.9360  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.229 ns, density : 0.9360  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
*** Starting refinePlace (0:00:15.9 mem=967.1M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 2260 insts, mean move: 0.32 um, max move: 2.20 um
	max move on inst (FE_RC_6305_0): (43.00, 54.20) --> (45.20, 54.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2260 insts, mean move: 0.32 um, max move: 2.20 um
	max move on inst (FE_RC_6305_0): (43.00, 54.20) --> (45.20, 54.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.20 um
  inst (FE_RC_6305_0) with max move: (43, 54.2) -> (45.2, 54.2)
  mean    (X+Y) =         0.32 um
Total instances moved : 2260
*** cpu=0:00:00.3   mem=967.1M  mem(used)=0.0M***
*** maximum move = 2.2um ***
*** Finished refinePlace (0:00:16.2 mem=967.1M) ***
*** Done re-routing un-routed nets (967.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:16.2 mem=967.1M) ***
*** Finished delays update (0:00:16.4 mem=967.1M) ***
Current slack : -1.224 ns, density : 0.9342  Worst_View: default_view_setup  End_Point: oR_reg[15]/D
Current slack : -1.215 ns, density : 0.9401  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.215 ns, density : 0.9401  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.215 ns, density : 0.9401  End_Point: oR_reg[16]/D
Current slack : -1.215 ns, density : 0.9401  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.215 ns, density : 0.9401  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.215 ns, density : 0.9453  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9489  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9489  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9501  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9501  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9501  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:26.0 mem=967.1M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.026667, incremental np is triggered.
default core: bins with density >  0.75 = 75.6 % ( 34 / 45 )
RPlace postIncrNP: Density = 1.026667 -> 1.053333.
*** cpu time = 0:00:00.3.
move report: incrNP moves 3691 insts, mean move: 1.52 um, max move: 20.40 um
	max move on inst (FE_OCPC1875_B1_6_): (33.80, 43.00) --> (43.00, 54.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 3618 insts, mean move: 0.95 um, max move: 5.40 um
	max move on inst (g118241): (163.60, 93.40) --> (165.20, 97.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3618 insts, mean move: 0.95 um, max move: 5.40 um
	max move on inst (g118241): (163.60, 93.40) --> (165.20, 97.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        21.80 um
  inst (FE_OCPC1875_B1_6_) with max move: (33.8, 43) -> (44.4, 54.2)
  mean    (X+Y) =         1.67 um
Total instances moved : 3583
*** cpu=0:00:01.0   mem=967.2M  mem(used)=0.0M***
*** maximum move = 21.8um ***
*** Finished refinePlace (0:00:27.4 mem=967.1M) ***
*** Done re-routing un-routed nets (967.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:27.4 mem=967.1M) ***
*** Finished delays update (0:00:27.5 mem=967.1M) ***
Current slack : -1.214 ns, density : 0.9496  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9495  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9492  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9492  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9499  End_Point: oR_reg[16]/D
Current slack : -1.214 ns, density : 0.9499  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9500  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
Current slack : -1.213 ns, density : 0.9500  Worst_View: default_view_setup  End_Point: oR_reg[16]/D
*** Starting refinePlace (0:00:32.6 mem=967.1M) ***
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.004444, incremental np is triggered.
default core: bins with density >  0.75 =   80 % ( 36 / 45 )
RPlace postIncrNP: Density = 1.004444 -> 1.024444.
*** cpu time = 0:00:00.3.
move report: incrNP moves 3683 insts, mean move: 1.43 um, max move: 11.20 um
	max move on inst (FE_RC_6063_0): (156.00, 102.80) --> (146.60, 104.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 3630 insts, mean move: 1.03 um, max move: 6.00 um
	max move on inst (g118220): (149.80, 63.60) --> (152.00, 59.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3630 insts, mean move: 1.03 um, max move: 6.00 um
	max move on inst (g118220): (149.80, 63.60) --> (152.00, 59.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.80 um
  inst (FE_OCPC1875_B1_6_) with max move: (44.4, 54.2) -> (54.4, 52.4)
  mean    (X+Y) =         1.59 um
Total instances moved : 3631
*** cpu=0:00:01.3   mem=967.2M  mem(used)=0.0M***
*** maximum move = 11.8um ***
*** Finished refinePlace (0:00:34.2 mem=967.1M) ***
*** Starting trialRoute (mem=967.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (411290 347600)
coreBox:    (60000 60000) (351290 287600)
Number of multi-gpin terms=1484, multi-gpins=3207, moved blk term=0/0

Phase 1a route (0:00:00.0 969.4M):
Est net length = 4.094e+04um = 2.316e+04H + 1.778e+04V
Usage: (7.9%H 7.0%V) = (2.792e+04um 3.788e+04um) = (27414 20410)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 971.9M):
Usage: (7.9%H 7.0%V) = (2.784e+04um 3.788e+04um) = (27339 20410)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 971.9M):
Usage: (7.9%H 7.0%V) = (2.782e+04um 3.787e+04um) = (27316 20404)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 971.9M):
Usage: (7.9%H 7.0%V) = (2.782e+04um 3.787e+04um) = (27316 20404)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 972.6M):
Usage: (7.9%H 7.0%V) = (2.782e+04um 3.787e+04um) = (27316 20404)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.9%H 7.0%V) = (2.782e+04um 3.787e+04um) = (27316 20404)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	1	 0.01%
  6:	0	 0.00%	5	 0.03%
  7:	0	 0.00%	13	 0.08%
  8:	4	 0.02%	43	 0.26%
  9:	16	 0.10%	65	 0.39%
 10:	35	 0.21%	218	 1.32%
 11:	86	 0.52%	462	 2.81%
 12:	126	 0.77%	1005	 6.11%
 13:	247	 1.50%	1576	 9.57%
 14:	402	 2.44%	1851	11.24%
 15:	575	 3.49%	2013	12.23%
 16:	817	 4.96%	4628	28.11%
 17:	995	 6.04%	1443	 8.77%
 18:	1007	 6.12%	44	 0.27%
 19:	951	 5.78%	93	 0.56%
 20:	11200	68.04%	3001	18.23%

Global route (cpu=0.0s real=0.0s 970.1M)
Phase 1l route (0:00:00.1 969.3M):


*** After '-updateRemainTrks' operation: 

Usage: (8.0%H 7.1%V) = (2.825e+04um 3.828e+04um) = (27745 20625)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	0	 0.00%	5	 0.03%
  6:	0	 0.00%	10	 0.06%
  7:	3	 0.02%	25	 0.15%
  8:	10	 0.06%	53	 0.32%
  9:	18	 0.11%	78	 0.47%
 10:	44	 0.27%	205	 1.25%
 11:	95	 0.58%	485	 2.95%
 12:	120	 0.73%	977	 5.94%
 13:	261	 1.59%	1538	 9.34%
 14:	400	 2.43%	1866	11.34%
 15:	590	 3.58%	2017	12.25%
 16:	821	 4.99%	4622	28.08%
 17:	990	 6.01%	1442	 8.76%
 18:	994	 6.04%	44	 0.27%
 19:	944	 5.73%	93	 0.56%
 20:	11171	67.86%	3001	18.23%



*** Completed Phase 1 route (0:00:00.2 967.4M) ***


Total length: 4.281e+04um, number of vias: 23415
M1(H) length: 7.367e+01um, number of vias: 11760
M2(V) length: 1.566e+04um, number of vias: 10687
M3(H) length: 2.126e+04um, number of vias: 763
M4(V) length: 4.003e+03um, number of vias: 193
M5(H) length: 1.744e+03um, number of vias: 11
M6(V) length: 7.400e+01um, number of vias: 1
M7(H) length: 1.450e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 967.1M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=967.1M) ***
Peak Memory Usage was 978.1M 
*** Finished trialRoute (cpu=0:00:00.2 mem=967.1M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:34.5 mem=966.2M) ***
*** Finished delays update (0:00:34.7 mem=967.1M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:01:14 real=0:02:03 (13353 evaluations)
*** Done optCritPath (cpu=0:01:49 real=0:02:11 mem=966.88M) ***

------------------------------------------------------------
     Summary (cpu=0.58min real=2.18min mem=964.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.231  |
|           TNS (ns):| -15.008 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.306%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:02:16, mem = 964.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:53, real = 0:02:16, mem = 964.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.231  | -1.231  | -0.377  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -15.008 | -15.008 | -2.757  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |   16    |   11    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.306%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:53, real = 0:02:16, mem = 964.4M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> windowSelect 163.521 203.820 180.776 203.820
<CMD> windowSelect 172.812 204.263 190.953 204.263
<CMD> uiSetTool ruler
<CMD> saveDesign lab6_5.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "lab6_5.enc.dat/lab1.v.gz" ...
Saving clock tree spec file 'lab6_5.enc.dat/lab1.ctstch' ...
Saving configuration ...
Saving preference file lab6_5.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=963.5M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=963.5M) ***
Writing DEF file 'lab6_5.enc.dat/lab1.def.gz', current time is Wed Oct  7 16:40:48 2015 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'lab6_5.enc.dat/lab1.def.gz' is written, current time is Wed Oct  7 16:40:48 2015 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> getIoFlowFlag
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=964.5M, init mem=964.5M)
*info: Placed = 3901
*info: Unplaced = 0
Placement Density:95.31%(10241/10745)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=964.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=964.5M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 16:43:59 2015
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 16:43:59 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 16:43:59 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         718         149        4002    27.26%
#  Metal 2        V         811         216        4002    17.29%
#  Metal 3        H         868           0        4002     0.00%
#  Metal 4        V        1028           0        4002     0.00%
#  Metal 5        H         868           0        4002     0.00%
#  Metal 6        V        1028           0        4002     0.00%
#  Metal 7        H         217           0        4002     0.00%
#  Metal 8        V         257           0        4002     0.00%
#  --------------------------------------------------------------
#  Total                   5796       4.79%  32016     5.57%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      5(0.15%)      7(0.21%)      5(0.15%)   (0.51%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      5(0.02%)      7(0.02%)      5(0.02%)   (0.06%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 40293 um.
#Total half perimeter of net bounding box = 43659 um.
#Total wire length on LAYER M1 = 54 um.
#Total wire length on LAYER M2 = 15204 um.
#Total wire length on LAYER M3 = 20126 um.
#Total wire length on LAYER M4 = 3570 um.
#Total wire length on LAYER M5 = 1295 um.
#Total wire length on LAYER M6 = 3 um.
#Total wire length on LAYER M7 = 41 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 15384
#Up-Via Summary (total 15384):
#           
#-----------------------
#  Metal 1         8401
#  Metal 2         6391
#  Metal 3          476
#  Metal 4          114
#  Metal 5            1
#  Metal 6            1
#-----------------------
#                 15384 
#
#Max overcon = 3 tracks.
#Total overcon = 0.06%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.00 (Mb)
#Total memory = 970.00 (Mb)
#Peak memory = 997.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 16
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 977.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 977.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 41416 um.
#Total half perimeter of net bounding box = 43659 um.
#Total wire length on LAYER M1 = 695 um.
#Total wire length on LAYER M2 = 14888 um.
#Total wire length on LAYER M3 = 21227 um.
#Total wire length on LAYER M4 = 3568 um.
#Total wire length on LAYER M5 = 1034 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24190
#Total number of multi-cut vias = 100 (  0.4%)
#Total number of single cut vias = 24090 ( 99.6%)
#Up-Via Summary (total 24190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11904 ( 99.2%)       100 (  0.8%)      12004
#  Metal 2       11308 (100.0%)         0 (  0.0%)      11308
#  Metal 3         768 (100.0%)         0 (  0.0%)        768
#  Metal 4         108 (100.0%)         0 (  0.0%)        108
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24090 ( 99.6%)       100 (  0.4%)      24190 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 41416 um.
#Total half perimeter of net bounding box = 43659 um.
#Total wire length on LAYER M1 = 695 um.
#Total wire length on LAYER M2 = 14888 um.
#Total wire length on LAYER M3 = 21227 um.
#Total wire length on LAYER M4 = 3568 um.
#Total wire length on LAYER M5 = 1034 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24190
#Total number of multi-cut vias = 100 (  0.4%)
#Total number of single cut vias = 24090 ( 99.6%)
#Up-Via Summary (total 24190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11904 ( 99.2%)       100 (  0.8%)      12004
#  Metal 2       11308 (100.0%)         0 (  0.0%)      11308
#  Metal 3         768 (100.0%)         0 (  0.0%)        768
#  Metal 4         108 (100.0%)         0 (  0.0%)        108
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24090 ( 99.6%)       100 (  0.4%)      24190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -3.00 (Mb)
#Total memory = 967.00 (Mb)
#Peak memory = 1011.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = -7.00 (Mb)
#Total memory = 957.00 (Mb)
#Peak memory = 1011.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 79
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 16:44:07 2015
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 966.4M **
#Created 847 library cell signatures
#Created 4066 NETS and 0 SPECIALNETS signatures
#Created 3953 instance signatures
Begin checking placement ... (start mem=967.4M, init mem=967.4M)
*info: Placed = 3950
*info: Unplaced = 0
Placement Density:95.31%(10241/10745)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=967.4M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'lab1' of instances=3952 and nets=4066 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_SU9ahY_6698.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 957.9M)
Closing parasitic data file './lab1_SU9ahY_6698.rcdb.d'. 4002 times net's RC data read were performed.
Creating parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0066% (CPU Time= 0:00:00.0  MEM= 956.9M)
Extracted 20.0077% (CPU Time= 0:00:00.0  MEM= 956.9M)
Extracted 30.0088% (CPU Time= 0:00:00.0  MEM= 956.9M)
Extracted 40.0099% (CPU Time= 0:00:00.0  MEM= 956.9M)
Extracted 50.0111% (CPU Time= 0:00:00.1  MEM= 956.9M)
Extracted 60.0066% (CPU Time= 0:00:00.1  MEM= 956.9M)
Extracted 70.0077% (CPU Time= 0:00:00.1  MEM= 956.9M)
Extracted 80.0088% (CPU Time= 0:00:00.1  MEM= 956.9M)
Extracted 90.0099% (CPU Time= 0:00:00.1  MEM= 956.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 956.9M)
Nr. Extracted Resistors     : 42288
Nr. Extracted Ground Cap.   : 46322
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 952.832M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 961.4M, InitMEM = 961.4M)
Start delay calculation (mem=961.352M)...
delayCal using detail RC...
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 965.4M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=965.773M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 965.8M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.340  |
|           TNS (ns):| -16.485 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.306%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 966.0M **
*** Timing NOT met, worst failing slack is -1.340
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -1.340
*** Check timing (0:00:00.0)
Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=966.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 95.306%
total 4043 net, 0 ipo_ignored
total 11766 term, 0 ipo_ignored
total 3903 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.340ns, TNS = -16.485ns (cpu=0:00:00.1 mem=966.3M)

Iter 0 ...

Collected 3978 nets for fixing
Evaluate 750(1959) resize, Select 223 cand. (cpu=0:00:01.8 mem=966.3M)

Commit 10 cand, 2 upSize, 1 downSize, 7 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.8 mem=966.3M)

Calc. DC (cpu=0:00:01.8 mem=966.3M) ***

Estimated WNS = -1.333ns, TNS = -16.448ns (cpu=0:00:01.8 mem=966.3M)

Iter 1 ...

Collected 3978 nets for fixing
Evaluate 751(2034) resize, Select 329 cand. (cpu=0:00:03.4 mem=966.3M)

Commit 5 cand, 1 upSize, 3 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.5 mem=966.3M)

Calc. DC (cpu=0:00:03.5 mem=966.3M) ***

Estimated WNS = -1.330ns, TNS = -16.495ns (cpu=0:00:03.5 mem=966.3M)

Iter 2 ...

Collected 3978 nets for fixing
Evaluate 750(2101) resize, Select 218 cand. (cpu=0:00:05.1 mem=966.3M)

Commit 3 cand, 2 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.2 mem=966.3M)

Calc. DC (cpu=0:00:05.2 mem=966.3M) ***

Estimated WNS = -1.329ns, TNS = -16.435ns (cpu=0:00:05.2 mem=966.3M)

Iter 3 ...

Collected 3978 nets for fixing
Evaluate 750(2052) resize, Select 343 cand. (cpu=0:00:06.8 mem=966.3M)

Commit 6 cand, 2 upSize, 2 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.8 mem=966.3M)

Calc. DC (cpu=0:00:06.9 mem=966.3M) ***

Estimated WNS = -1.326ns, TNS = -16.412ns (cpu=0:00:06.9 mem=966.3M)

Iter 4 ...

Collected 3978 nets for fixing
Evaluate 754(2460) resize, Select 211 cand. (cpu=0:00:08.6 mem=966.3M)

Commit 3 cand, 2 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.6 mem=967.3M)

Calc. DC (cpu=0:00:08.6 mem=967.3M) ***

Estimated WNS = -1.323ns, TNS = -16.403ns (cpu=0:00:08.6 mem=967.3M)

Iter 5 ...

Collected 3978 nets for fixing
Evaluate 751(2194) resize, Select 298 cand. (cpu=0:00:10.2 mem=967.3M)

Commit 4 cand, 3 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.3 mem=967.3M)

Calc. DC (cpu=0:00:10.3 mem=967.3M) ***

Estimated WNS = -1.320ns, TNS = -16.266ns (cpu=0:00:10.3 mem=967.3M)

Iter 6 ...

Collected 3978 nets for fixing
Evaluate 750(2514) resize, Select 207 cand. (cpu=0:00:12.0 mem=967.3M)

Commit 4 cand, 2 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.0 mem=968.3M)

Calc. DC (cpu=0:00:12.0 mem=968.3M) ***

Estimated WNS = -1.318ns, TNS = -16.253ns (cpu=0:00:12.0 mem=968.3M)

Iter 7 ...

Collected 3978 nets for fixing
Evaluate 751(2379) resize, Select 271 cand. (cpu=0:00:13.6 mem=968.3M)

Commit 4 cand, 1 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.7 mem=968.3M)

Calc. DC (cpu=0:00:13.7 mem=968.3M) ***

Estimated WNS = -1.315ns, TNS = -16.238ns (cpu=0:00:13.7 mem=968.3M)

Iter 8 ...

Collected 3978 nets for fixing
Evaluate 750(2081) resize, Select 202 cand. (cpu=0:00:15.2 mem=968.3M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.2 mem=968.3M)

Calc. DC (cpu=0:00:15.2 mem=968.3M) ***

Estimated WNS = -1.313ns, TNS = -16.228ns (cpu=0:00:15.3 mem=968.3M)

Iter 9 ...

Collected 3978 nets for fixing
Evaluate 760(2202) resize, Select 258 cand. (cpu=0:00:16.9 mem=968.3M)

Commit 4 cand, 0 upSize, 2 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:16.9 mem=968.3M)

Calc. DC (cpu=0:00:16.9 mem=968.3M) ***

Estimated WNS = -1.311ns, TNS = -16.224ns (cpu=0:00:16.9 mem=968.3M)

Iter 10 ...

Collected 3978 nets for fixing
Evaluate 754(2124) resize, Select 204 cand. (cpu=0:00:18.5 mem=969.3M)

Commit 4 cand, 3 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.5 mem=969.3M)

Calc. DC (cpu=0:00:18.5 mem=969.3M) ***

Estimated WNS = -1.310ns, TNS = -16.211ns (cpu=0:00:18.5 mem=969.3M)

Iter 11 ...

Collected 3978 nets for fixing
Evaluate 751(2101) resize, Select 259 cand. (cpu=0:00:20.0 mem=969.3M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:20.0 mem=969.3M)

Calc. DC (cpu=0:00:20.0 mem=969.3M) ***

Estimated WNS = -1.308ns, TNS = -16.192ns (cpu=0:00:20.0 mem=969.3M)

Iter 12 ...

Collected 3978 nets for fixing
Evaluate 751(2344) resize, Select 200 cand. (cpu=0:00:21.5 mem=969.3M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:21.5 mem=969.3M)

Calc. DC (cpu=0:00:21.5 mem=969.3M) ***

Estimated WNS = -1.307ns, TNS = -16.186ns (cpu=0:00:21.5 mem=969.3M)

Iter 13 ...

Collected 3978 nets for fixing
Evaluate 752(2225) resize, Select 283 cand. (cpu=0:00:22.8 mem=969.3M)

Commit 2 cand, 1 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.8 mem=969.3M)

Calc. DC (cpu=0:00:22.8 mem=969.3M) ***

Estimated WNS = -1.306ns, TNS = -16.178ns (cpu=0:00:22.8 mem=969.3M)

Iter 14 ...

Collected 3978 nets for fixing
Evaluate 750(2286) resize, Select 202 cand. (cpu=0:00:24.3 mem=970.3M)

Commit 7 cand, 3 upSize, 0 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.3 mem=970.3M)

Calc. DC (cpu=0:00:24.3 mem=970.3M) ***

Estimated WNS = -1.304ns, TNS = -16.174ns (cpu=0:00:24.3 mem=970.3M)

Calc. DC (cpu=0:00:24.3 mem=970.3M) ***
*summary:     60 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 95.551%

*** Finish Post Route Setup Fixing (cpu=0:00:24.3 mem=970.0M) ***

Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=970.0M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 95.551%
total 4043 net, 0 ipo_ignored
total 11766 term, 0 ipo_ignored
total 3903 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.304ns, TNS = -16.174ns (cpu=0:00:00.1 mem=970.3M)

Iter 0 ...

Collected 3978 nets for fixing
Evaluate 752(2648) resize, Select 230 cand. (cpu=0:00:01.7 mem=970.3M)
Evaluate 60(1005) addBuf, Select 2 cand. (cpu=0:00:02.1 mem=970.3M)
Evaluate 20(20) delBuf, Select 0 cand. (cpu=0:00:02.2 mem=970.3M)

Commit 6 cand, 5 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.2 mem=970.3M)

Calc. DC (cpu=0:00:02.2 mem=970.3M) ***

Estimated WNS = -1.303ns, TNS = -16.148ns (cpu=0:00:02.2 mem=970.3M)

Iter 1 ...

Collected 3978 nets for fixing
Evaluate 753(2032) resize, Select 262 cand. (cpu=0:00:03.7 mem=971.3M)
Evaluate 55(602) addBuf, Select 1 cand. (cpu=0:00:04.0 mem=971.3M)
Evaluate 20(20) delBuf, Select 0 cand. (cpu=0:00:04.1 mem=971.3M)

Commit 6 cand, 3 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.1 mem=971.3M)

Calc. DC (cpu=0:00:04.1 mem=971.3M) ***

Estimated WNS = -1.302ns, TNS = -16.125ns (cpu=0:00:04.1 mem=971.3M)

Iter 2 ...

Collected 3978 nets for fixing
Evaluate 750(2698) resize, Select 217 cand. (cpu=0:00:05.7 mem=971.3M)
Evaluate 119(2008) addBuf, Select 4 cand. (cpu=0:00:06.3 mem=971.3M)
Evaluate 20(20) delBuf, Select 0 cand. (cpu=0:00:06.4 mem=971.3M)

Commit 4 cand, 3 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.4 mem=972.3M)

Calc. DC (cpu=0:00:06.4 mem=972.3M) ***

Estimated WNS = -1.300ns, TNS = -16.112ns (cpu=0:00:06.4 mem=972.3M)

Iter 3 ...

Collected 3979 nets for fixing
Evaluate 752(2608) resize, Select 257 cand. (cpu=0:00:07.9 mem=972.3M)
Evaluate 60(507) addBuf, Select 1 cand. (cpu=0:00:08.1 mem=972.3M)
Evaluate 21(21) delBuf, Select 0 cand. (cpu=0:00:08.2 mem=972.3M)

Commit 7 cand, 0 upSize, 2 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.2 mem=972.3M)

Calc. DC (cpu=0:00:08.3 mem=972.3M) ***

Estimated WNS = -1.298ns, TNS = -16.091ns (cpu=0:00:08.3 mem=972.3M)

Iter 4 ...

Collected 3979 nets for fixing
Evaluate 750(2880) resize, Select 193 cand. (cpu=0:00:09.9 mem=972.3M)
Evaluate 53(930) addBuf, Select 2 cand. (cpu=0:00:10.4 mem=972.3M)
Evaluate 21(21) delBuf, Select 0 cand. (cpu=0:00:10.4 mem=972.3M)

Commit 6 cand, 3 upSize, 1 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.5 mem=973.3M)

Calc. DC (cpu=0:00:10.5 mem=973.3M) ***

Estimated WNS = -1.298ns, TNS = -16.089ns (cpu=0:00:10.5 mem=973.3M)

Iter 5 ...

Collected 3980 nets for fixing
Evaluate 751(2079) resize, Select 231 cand. (cpu=0:00:11.7 mem=973.3M)
Evaluate 63(543) addBuf, Select 1 cand. (cpu=0:00:12.0 mem=973.3M)
Evaluate 22(22) delBuf, Select 0 cand. (cpu=0:00:12.0 mem=973.3M)

Commit 6 cand, 2 upSize, 3 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.1 mem=973.3M)

Calc. DC (cpu=0:00:12.1 mem=973.3M) ***

Estimated WNS = -1.296ns, TNS = -16.072ns (cpu=0:00:12.1 mem=973.3M)

Iter 6 ...

Collected 3980 nets for fixing
Evaluate 750(2321) resize, Select 181 cand. (cpu=0:00:13.6 mem=973.3M)
Evaluate 57(997) addBuf, Select 2 cand. (cpu=0:00:14.0 mem=973.3M)
Evaluate 22(22) delBuf, Select 0 cand. (cpu=0:00:14.1 mem=973.3M)

Commit 3 cand, 1 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:14.1 mem=973.3M)

Calc. DC (cpu=0:00:14.1 mem=973.3M) ***

Estimated WNS = -1.294ns, TNS = -16.065ns (cpu=0:00:14.1 mem=973.3M)

Iter 7 ...

Collected 3980 nets for fixing
Evaluate 762(3192) resize, Select 220 cand. (cpu=0:00:15.8 mem=973.3M)
Evaluate 59(703) addBuf, Select 2 cand. (cpu=0:00:16.1 mem=973.3M)
Evaluate 22(22) delBuf, Select 0 cand. (cpu=0:00:16.1 mem=973.3M)

Commit 7 cand, 3 upSize, 2 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:16.1 mem=974.3M)

Calc. DC (cpu=0:00:16.2 mem=974.3M) ***

Estimated WNS = -1.294ns, TNS = -16.057ns (cpu=0:00:16.2 mem=974.3M)

Iter 8 ...

Collected 3980 nets for fixing
Evaluate 751(2345) resize, Select 185 cand. (cpu=0:00:17.6 mem=974.3M)
Evaluate 59(1070) addBuf, Select 4 cand. (cpu=0:00:18.2 mem=974.3M)
Evaluate 22(22) delBuf, Select 0 cand. (cpu=0:00:18.3 mem=974.3M)

Commit 5 cand, 2 upSize, 0 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.3 mem=974.3M)

Calc. DC (cpu=0:00:18.3 mem=974.3M) ***

Estimated WNS = -1.293ns, TNS = -16.053ns (cpu=0:00:18.3 mem=974.3M)

Iter 9 ...

Collected 3982 nets for fixing
Evaluate 753(2625) resize, Select 217 cand. (cpu=0:00:20.0 mem=974.3M)
Evaluate 61(728) addBuf, Select 1 cand. (cpu=0:00:20.3 mem=974.3M)
Evaluate 24(24) delBuf, Select 0 cand. (cpu=0:00:20.4 mem=974.3M)

Commit 5 cand, 3 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:20.4 mem=974.3M)

Calc. DC (cpu=0:00:20.4 mem=974.3M) ***

Estimated WNS = -1.292ns, TNS = -16.048ns (cpu=0:00:20.4 mem=974.3M)

Iter 10 ...

Collected 3982 nets for fixing
Evaluate 752(3548) resize, Select 184 cand. (cpu=0:00:22.4 mem=975.3M)
Evaluate 66(944) addBuf, Select 2 cand. (cpu=0:00:22.9 mem=975.3M)
Evaluate 24(24) delBuf, Select 0 cand. (cpu=0:00:22.9 mem=975.3M)

Commit 7 cand, 6 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.9 mem=975.3M)

Calc. DC (cpu=0:00:22.9 mem=975.3M) ***

Estimated WNS = -1.291ns, TNS = -16.035ns (cpu=0:00:22.9 mem=975.3M)

Iter 11 ...

Collected 3982 nets for fixing
Evaluate 750(2802) resize, Select 211 cand. (cpu=0:00:24.6 mem=975.3M)
Evaluate 65(532) addBuf, Select 1 cand. (cpu=0:00:25.0 mem=975.3M)
Evaluate 24(24) delBuf, Select 0 cand. (cpu=0:00:25.1 mem=975.3M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:25.1 mem=976.3M)

Calc. DC (cpu=0:00:25.1 mem=976.3M) ***

Estimated WNS = -1.291ns, TNS = -16.015ns (cpu=0:00:25.1 mem=976.3M)
*summary:     62 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 95.789%

*** Finish Post Route Setup Fixing (cpu=0:00:25.1 mem=976.1M) ***

*** Timing NOT met, worst failing slack is -1.291
*** Check timing (0:00:00.0)
Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=976.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 95.789%
total 4047 net, 0 ipo_ignored
total 11774 term, 0 ipo_ignored
total 3907 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -1.291ns, TNS = -16.015ns (cpu=0:00:00.1 mem=976.3M)

Iter 0 ...

Collected 3982 nets for fixing
Evaluate 752(2129) resize, Select 166 cand. (cpu=0:00:01.5 mem=976.5M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.5 mem=976.4M)

Calc. DC (cpu=0:00:01.5 mem=976.4M) ***

Estimated WNS = -1.290ns, TNS = -16.011ns (cpu=0:00:01.5 mem=976.4M)

Iter 1 ...

Collected 3982 nets for fixing
Evaluate 750(3061) resize, Select 221 cand. (cpu=0:00:03.3 mem=976.4M)

Commit 5 cand, 4 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.3 mem=976.4M)

Calc. DC (cpu=0:00:03.3 mem=976.4M) ***

Estimated WNS = -1.290ns, TNS = -16.010ns (cpu=0:00:03.3 mem=976.4M)

Iter 2 ...

Collected 3982 nets for fixing
Evaluate 750(3174) resize, Select 176 cand. (cpu=0:00:05.1 mem=976.4M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.1 mem=976.4M)

Calc. DC (cpu=0:00:05.1 mem=976.4M) ***

Estimated WNS = -1.290ns, TNS = -16.002ns (cpu=0:00:05.1 mem=976.4M)

Iter 3 ...

Collected 3982 nets for fixing
Evaluate 750(2764) resize, Select 186 cand. (cpu=0:00:06.9 mem=976.4M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.9 mem=976.4M)

Calc. DC (cpu=0:00:06.9 mem=976.4M) ***

Estimated WNS = -1.288ns, TNS = -15.994ns (cpu=0:00:06.9 mem=976.4M)

Iter 4 ...

Collected 3982 nets for fixing
Evaluate 750(3260) resize, Select 182 cand. (cpu=0:00:08.9 mem=976.4M)

Commit 6 cand, 4 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.9 mem=977.4M)

Calc. DC (cpu=0:00:08.9 mem=977.4M) ***

Estimated WNS = -1.288ns, TNS = -15.984ns (cpu=0:00:08.9 mem=977.4M)

Iter 5 ...

Collected 3982 nets for fixing
Evaluate 750(2535) resize, Select 175 cand. (cpu=0:00:10.9 mem=977.4M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.9 mem=977.4M)

Calc. DC (cpu=0:00:10.9 mem=977.4M) ***

Estimated WNS = -1.288ns, TNS = -15.984ns (cpu=0:00:11.0 mem=977.4M)

Calc. DC (cpu=0:00:11.0 mem=977.4M) ***
*summary:     18 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 95.879%

*** Finish Post Route Setup Fixing (cpu=0:00:11.0 mem=977.1M) ***

Info: 3 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=977.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 95.879%
total 4047 net, 0 ipo_ignored
total 11774 term, 0 ipo_ignored
total 3907 comb inst, 2 fixed, 2 dont_touch, 0 no_footp
total 49 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -1.288ns, TNS = -15.984ns (cpu=0:00:00.1 mem=977.3M)

Iter 0 ...

Collected 3982 nets for fixing
Evaluate 750(1943) resize, Select 165 cand. (cpu=0:00:01.6 mem=977.5M)
Evaluate 61(1119) addBuf, Select 2 cand. (cpu=0:00:02.1 mem=977.5M)
Evaluate 24(24) delBuf, Select 0 cand. (cpu=0:00:02.1 mem=977.5M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.1 mem=977.4M)

Calc. DC (cpu=0:00:02.1 mem=977.4M) ***

Estimated WNS = -1.288ns, TNS = -15.984ns (cpu=0:00:02.1 mem=977.4M)
*summary:      0 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 95.879%

*** Finish Post Route Setup Fixing (cpu=0:00:02.1 mem=977.1M) ***

*** Timing NOT met, worst failing slack is -1.288
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.4, Real Time = 0:00:00.0
move report: preRPlace moves 1268 insts, mean move: 0.54 um, max move: 5.60 um
	max move on inst (g125845): (174.20, 87.80) --> (174.20, 93.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 1268 insts, mean move: 0.54 um, max move: 5.60 um
	max move on inst (g125845): (174.20, 87.80) --> (174.20, 93.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.60 um
  inst (g125845) with max move: (174.2, 87.8) -> (174.2, 93.4)
  mean    (X+Y) =         0.54 um
Total instances moved : 1268
*** cpu=0:00:00.4   mem=977.1M  mem(used)=0.0M***
Total net length = 4.195e+04 (2.409e+04 1.786e+04) (ext = 2.374e+03)
default core: bins with density >  0.75 = 71.1 % ( 32 / 45 )

------------------------------------------------------------
     Summary (cpu=1.05min real=1.07min mem=977.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.288  |
|           TNS (ns):| -15.984 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.879%
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 977.1M **
*** Timing NOT met, worst failing slack is -1.288
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.288
*** Check timing (0:00:00.0)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 16:45:38 2015
#
Closing parasitic data file './lab1_SU9ahY_6698.rcdb.d'. 4038 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 4 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1188
#  Number of instances deleted (including moved) = 1184
#  Number of instances resized = 137
#  Number of instances with same cell size swap = 3
#  Number of instances with pin swaps = 1
#  Total number of placement changes (moved instances are counted twice) = 2509
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (140.700 116.900) on M1 for NET A0[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN C at (121.860 99.900) on M1 for NET A0[7]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (145.800 122.200) on M1 for NET A1[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (130.095 75.880) on M1 for NET A1[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (147.395 120.645) on M1 for NET A1[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (146.880 116.690) on M1 for NET A1[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (147.045 122.320) on M1 for NET A1[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (148.200 116.600) on M1 for NET A1[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (166.125 122.290) on M1 for NET A1[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (163.600 122.200) on M1 for NET A1[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN C at (142.660 94.300) on M1 for NET B0[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (72.500 94.500) on M1 for NET B0[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (139.510 81.300) on M1 for NET B0[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (150.745 83.100) on M1 for NET B0[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (151.520 83.100) on M1 for NET B0[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (139.730 88.685) on M1 for NET B0[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B2 at (98.100 77.500) on M1 for NET B0[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (117.120 88.700) on M1 for NET B0[6]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (143.130 88.700) on M1 for NET B0[6]. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A2 at (143.800 92.600) on M1 for NET B0[6]. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET n_353 are dangling and deleted.
#2063 routed nets are extracted.
#    1905 (46.81%) extracted nets are partially routed.
#1979 routed nets are imported.
#28 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4070.
#Number of eco nets is 1905
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Oct  7 16:45:38 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Oct  7 16:45:38 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         718         149        4002    27.26%
#  Metal 2        V         811         216        4002    17.29%
#  Metal 3        H         868           0        4002     0.00%
#  Metal 4        V        1028           0        4002     0.00%
#  Metal 5        H         868           0        4002     0.00%
#  Metal 6        V        1028           0        4002     0.00%
#  Metal 7        H         217           0        4002     0.00%
#  Metal 8        V         257           0        4002     0.00%
#  --------------------------------------------------------------
#  Total                   5796       4.79%  32016     5.57%
#
#  3 nets (0.07%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 983.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1     78(2.63%)     18(0.61%)      0(0.00%)   (3.24%)
#   Metal 2     80(2.42%)     19(0.57%)      6(0.18%)   (3.17%)
#   Metal 3     11(0.27%)      0(0.00%)      1(0.02%)   (0.30%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    169(0.56%)     37(0.12%)      7(0.02%)   (0.70%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 41246 um.
#Total half perimeter of net bounding box = 43946 um.
#Total wire length on LAYER M1 = 669 um.
#Total wire length on LAYER M2 = 14831 um.
#Total wire length on LAYER M3 = 21148 um.
#Total wire length on LAYER M4 = 3560 um.
#Total wire length on LAYER M5 = 1034 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 22730
#Total number of multi-cut vias = 89 (  0.4%)
#Total number of single cut vias = 22641 ( 99.6%)
#Up-Via Summary (total 22730):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11085 ( 99.2%)        89 (  0.8%)      11174
#  Metal 2       10684 (100.0%)         0 (  0.0%)      10684
#  Metal 3         762 (100.0%)         0 (  0.0%)        762
#  Metal 4         108 (100.0%)         0 (  0.0%)        108
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                22641 ( 99.6%)        89 (  0.4%)      22730 
#
#Max overcon = 6 tracks.
#Total overcon = 0.70%.
#Worst layer Gcell overcon rate = 0.30%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.00 (Mb)
#Total memory = 987.00 (Mb)
#Peak memory = 1016.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 53.6% required routing.
#    number of violations = 43
#    number of violations = 117
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 995.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 995.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 41728 um.
#Total half perimeter of net bounding box = 43946 um.
#Total wire length on LAYER M1 = 721 um.
#Total wire length on LAYER M2 = 14734 um.
#Total wire length on LAYER M3 = 21277 um.
#Total wire length on LAYER M4 = 3874 um.
#Total wire length on LAYER M5 = 1119 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24334
#Total number of multi-cut vias = 106 (  0.4%)
#Total number of single cut vias = 24228 ( 99.6%)
#Up-Via Summary (total 24334):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11931 ( 99.1%)       106 (  0.9%)      12037
#  Metal 2       11304 (100.0%)         0 (  0.0%)      11304
#  Metal 3         860 (100.0%)         0 (  0.0%)        860
#  Metal 4         131 (100.0%)         0 (  0.0%)        131
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24228 ( 99.6%)       106 (  0.4%)      24334 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 41728 um.
#Total half perimeter of net bounding box = 43946 um.
#Total wire length on LAYER M1 = 721 um.
#Total wire length on LAYER M2 = 14734 um.
#Total wire length on LAYER M3 = 21277 um.
#Total wire length on LAYER M4 = 3874 um.
#Total wire length on LAYER M5 = 1119 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24334
#Total number of multi-cut vias = 106 (  0.4%)
#Total number of single cut vias = 24228 ( 99.6%)
#Up-Via Summary (total 24334):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11931 ( 99.1%)       106 (  0.9%)      12037
#  Metal 2       11304 (100.0%)         0 (  0.0%)      11304
#  Metal 3         860 (100.0%)         0 (  0.0%)        860
#  Metal 4         131 (100.0%)         0 (  0.0%)        131
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24228 ( 99.6%)       106 (  0.4%)      24334 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 11.00 (Mb)
#Total memory = 998.00 (Mb)
#Peak memory = 1022.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 4070 NETS and 0 SPECIALNETS signatures
#Created 3957 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 8.00 (Mb)
#Total memory = 985.00 (Mb)
#Peak memory = 1022.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 104
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 16:45:46 2015
#
**optDesign ... cpu = 0:01:13, real = 0:01:13, mem = 985.9M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'lab1' of instances=3956 and nets=4070 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_SU9ahY_6698.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 984.9M)
Creating parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 988.9M)
Extracted 20.0076% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 30.0087% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 40.0098% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 50.0108% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 60.0065% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 70.0076% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 80.0087% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 90.0098% (CPU Time= 0:00:00.1  MEM= 988.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 988.9M)
Nr. Extracted Resistors     : 42792
Nr. Extracted Ground Cap.   : 46828
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 984.887M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 993.4M, InitMEM = 993.4M)
Start delay calculation (mem=993.406M)...
delayCal using detail RC...
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 997.4M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=997.828M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 997.8M) ***
*** Timing NOT met, worst failing slack is -1.298
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'max' libraries
***** CTE Mode is Operational *****
Info: 3 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 95.879%
start postIPO sizing
0 instances have been resized
*summary:      0 instances changed cell type
density after resizing = 95.879%
*** Finish new resizing (cpu=0:00:00.3 mem=998.1M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 0
Total Instances Resized     : 0
Current TNS:  -16.054    Prev TNS:  -16.054 
Current WNS:  -1.298    Prev WNS:  -1.298 
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'max' libraries
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:01:15, mem = 997.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.298  | -1.298  | -0.443  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -16.054 | -16.054 | -3.387  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |   16    |   12    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.879%
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:01:16, mem = 997.8M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 997.8M **
#Created 847 library cell signatures
#Created 4070 NETS and 0 SPECIALNETS signatures
#Created 3957 instance signatures
Begin checking placement ... (start mem=1008.8M, init mem=1008.8M)
*info: Placed = 3954
*info: Unplaced = 0
Placement Density:95.88%(10302/10745)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1008.8M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Deleting the dont_use list
Extraction called for design 'lab1' of instances=3956 and nets=4070 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_SU9ahY_6698.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1006.8M)
Closing parasitic data file './lab1_SU9ahY_6698.rcdb.d'. 4042 times net's RC data read were performed.
Creating parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 1007.8M)
Extracted 20.0076% (CPU Time= 0:00:00.0  MEM= 1007.8M)
Extracted 30.0087% (CPU Time= 0:00:00.0  MEM= 1007.8M)
Extracted 40.0098% (CPU Time= 0:00:00.0  MEM= 1007.8M)
Extracted 50.0108% (CPU Time= 0:00:00.0  MEM= 1007.8M)
Extracted 60.0065% (CPU Time= 0:00:00.1  MEM= 1007.8M)
Extracted 70.0076% (CPU Time= 0:00:00.1  MEM= 1007.8M)
Extracted 80.0087% (CPU Time= 0:00:00.1  MEM= 1007.8M)
Extracted 90.0098% (CPU Time= 0:00:00.1  MEM= 1007.8M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1007.8M)
Nr. Extracted Resistors     : 42792
Nr. Extracted Ground Cap.   : 46828
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1003.801M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (ENCOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            BUFFD0         -   tcbn65gpluswc
*info:             CKBD0         -   tcbn65gpluswc
*info:            BUFFD1         -   tcbn65gpluswc
*info:           GBUFFD1  dont_use   tcbn65gpluswc
*info:             CKBD1         -   tcbn65gpluswc
*info:           GBUFFD2  dont_use   tcbn65gpluswc
*info:             CKBD2         -   tcbn65gpluswc
*info:            BUFFD2         -   tcbn65gpluswc
*info:             CKBD3         -   tcbn65gpluswc
*info:           GBUFFD3  dont_use   tcbn65gpluswc
*info:            BUFFD3         -   tcbn65gpluswc
*info:            BUFFD4         -   tcbn65gpluswc
*info:             CKBD4         -   tcbn65gpluswc
*info:           GBUFFD4  dont_use   tcbn65gpluswc
*info:            BUFFD6         -   tcbn65gpluswc
*info:             CKBD6         -   tcbn65gpluswc
*info:           GBUFFD8  dont_use   tcbn65gpluswc
*info:             CKBD8         -   tcbn65gpluswc
*info:            BUFFD8         -   tcbn65gpluswc
*info:           BUFFD12         -   tcbn65gpluswc
*info:            CKBD12         -   tcbn65gpluswc
*info:            CKBD16         -   tcbn65gpluswc
*info:           BUFFD16         -   tcbn65gpluswc
*info:            CKBD20  dont_use   tcbn65gpluswc
*info:           BUFFD20  dont_use   tcbn65gpluswc
*info:            CKBD24  dont_use   tcbn65gpluswc
*info:           BUFFD24  dont_use   tcbn65gpluswc
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 998.9M)
**ERROR: (ENCOPT-310):	Design density (95.88%) exceeds/equals limit (95.00%).
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:28:14, mem=998.9M)
Setting analysis mode to hold ...
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1007.4M, InitMEM = 1007.4M)
Start delay calculation (mem=1007.441M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=1007.832M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1007.8M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.085 ns 
 TNS         : -1.219 ns 
 Viol paths  : 17 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:28:14, mem=1008.3M)
Setting analysis mode to setup ...
Info: 3 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -1.298 ns     -1.298 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 	-1.298 ns
 reg2reg WS  : 	-1.298 ns 
 reg2reg Viol paths  : 17 
 Worst Slack : 	-1.298 ns 
 Viol paths  : 	17 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.5, REAL=0:00:00.0, totSessionCpu=0:28:15, mem=1008.3M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.298  |
|           TNS (ns):| -16.054 |
|    Violating Paths:|   16    |
|          All Paths:|   63    |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.085  |
|           TNS (ns):| -1.219  |
|    Violating Paths:|   17    |
|          All Paths:|   31    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.879%
------------------------------------------------------------
Info: 3 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.5, REAL=0:00:00.0, totSessionCpu=0:28:15, mem=1008.3M)
Density before buffering = 0.959 (fixHold)
*info:
**WARN: (ENCOPT-3084):	stop prematurely due to density > 0.950
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1008.1M **
Active setup views: default_view_setup 
Active hold views: default_view_hold 
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1007.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.298  | -1.298  | -0.443  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -16.054 | -16.054 | -3.387  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   16    |   16    |   12    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   63    |   17    |   63    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.085  |  0.350  | -0.085  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -1.219  |  0.000  | -1.219  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   17    |    0    |   17    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   31    |   17    |   31    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.879%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.4, REAL=0:00:01.0, TOTCPU=0:00:01.0, TOTREAL=0:00:01.0, MEM=1000.9M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 998.9M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=998.9M, init mem=998.9M)
*info: Placed = 3905
*info: Unplaced = 0
Placement Density:95.88%(10302/10745)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=998.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=998.9M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Oct  7 17:03:38 2015
#
Closing parasitic data file './lab1_SU9ahY_6698.rcdb.d'. 4042 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 996.00 (Mb)
#Peak memory = 1022.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1003.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 41728 um.
#Total half perimeter of net bounding box = 43946 um.
#Total wire length on LAYER M1 = 721 um.
#Total wire length on LAYER M2 = 14734 um.
#Total wire length on LAYER M3 = 21277 um.
#Total wire length on LAYER M4 = 3874 um.
#Total wire length on LAYER M5 = 1119 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24334
#Total number of multi-cut vias = 106 (  0.4%)
#Total number of single cut vias = 24228 ( 99.6%)
#Up-Via Summary (total 24334):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11931 ( 99.1%)       106 (  0.9%)      12037
#  Metal 2       11304 (100.0%)         0 (  0.0%)      11304
#  Metal 3         860 (100.0%)         0 (  0.0%)        860
#  Metal 4         131 (100.0%)         0 (  0.0%)        131
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24228 ( 99.6%)       106 (  0.4%)      24334 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 41728 um.
#Total half perimeter of net bounding box = 43946 um.
#Total wire length on LAYER M1 = 721 um.
#Total wire length on LAYER M2 = 14734 um.
#Total wire length on LAYER M3 = 21277 um.
#Total wire length on LAYER M4 = 3874 um.
#Total wire length on LAYER M5 = 1119 um.
#Total wire length on LAYER M6 = 4 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24334
#Total number of multi-cut vias = 106 (  0.4%)
#Total number of single cut vias = 24228 ( 99.6%)
#Up-Via Summary (total 24334):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11931 ( 99.1%)       106 (  0.9%)      12037
#  Metal 2       11304 (100.0%)         0 (  0.0%)      11304
#  Metal 3         860 (100.0%)         0 (  0.0%)        860
#  Metal 4         131 (100.0%)         0 (  0.0%)        131
#  Metal 5           1 (100.0%)         0 (  0.0%)          1
#  Metal 6           1 (100.0%)         0 (  0.0%)          1
#-----------------------------------------------------------
#                24228 ( 99.6%)       106 (  0.4%)      24334 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 11.00 (Mb)
#Total memory = 1007.00 (Mb)
#Peak memory = 1022.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.00 (Mb)
#Total memory = 1005.00 (Mb)
#Peak memory = 1022.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 109
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Oct  7 17:03:39 2015
#
invalid command name "timing_report"
<CMD> report_timing
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'lab1' of instances=3956 and nets=4070 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab1.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab1_SU9ahY_6698.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1005.9M)
Creating parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0065% (CPU Time= 0:00:00.0  MEM= 1010.9M)
Extracted 20.0076% (CPU Time= 0:00:00.0  MEM= 1010.9M)
Extracted 30.0087% (CPU Time= 0:00:00.0  MEM= 1010.9M)
Extracted 40.0098% (CPU Time= 0:00:00.1  MEM= 1010.9M)
Extracted 50.0108% (CPU Time= 0:00:00.1  MEM= 1010.9M)
Extracted 60.0065% (CPU Time= 0:00:00.1  MEM= 1010.9M)
Extracted 70.0076% (CPU Time= 0:00:00.1  MEM= 1010.9M)
Extracted 80.0087% (CPU Time= 0:00:00.1  MEM= 1010.9M)
Extracted 90.0098% (CPU Time= 0:00:00.1  MEM= 1010.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1010.9M)
Nr. Extracted Resistors     : 42792
Nr. Extracted Ground Cap.   : 46828
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1005.898M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1014.4M, InitMEM = 1014.4M)
Start delay calculation (mem=1014.418M)...
delayCal using detail RC...
Opening parasitic data file './lab1_SU9ahY_6698.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 1019.5M)
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=1019.848M 0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1019.8M) ***
Path 1: VIOLATED Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[5]/Q  (^) triggered by  leading edge of 'iCLK'
Other End Arrival Time          0.047
- Setup                         0.057
+ Phase Shift                   0.800
= Required Time                 0.790
- Arrival Time                  2.088
= Slack Time                   -1.298
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.058
     = Beginpoint Arrival Time       0.058
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     | A1_reg[5]             | CP ^         |         |       |   0.058 |   -1.240 | 
     | A1_reg[5]             | CP ^ -> Q ^  | DFQD4   | 0.191 |   0.249 |   -1.050 | 
     | FE_RC_4949_0          | A2 ^ -> ZN v | CKND2D2 | 0.050 |   0.299 |   -0.999 | 
     | FE_RC_4948_0          | I v -> ZN ^  | CKND2   | 0.028 |   0.327 |   -0.971 | 
     | fopt115               | I ^ -> ZN v  | INVD2   | 0.021 |   0.348 |   -0.950 | 
     | g111                  | A2 v -> ZN ^ | CKND2D1 | 0.037 |   0.385 |   -0.913 | 
     | g126633               | A2 ^ -> ZN v | ND2D2   | 0.039 |   0.425 |   -0.874 | 
     | FE_RC_5922_0          | I v -> ZN ^  | CKND2   | 0.020 |   0.444 |   -0.854 | 
     | FE_RC_5923_0          | A1 ^ -> ZN v | CKND2D2 | 0.027 |   0.471 |   -0.827 | 
     | FE_RC_5924_0          | A1 v -> ZN ^ | CKND2D4 | 0.031 |   0.502 |   -0.796 | 
     | g126780               | A1 ^ -> ZN v | CKND2D2 | 0.031 |   0.533 |   -0.765 | 
     | g126779               | A2 v -> ZN ^ | NR2XD2  | 0.033 |   0.566 |   -0.733 | 
     | g126778               | A2 ^ -> ZN v | NR2XD2  | 0.030 |   0.596 |   -0.703 | 
     | FE_RC_4979_0          | A1 v -> ZN ^ | ND2D2   | 0.022 |   0.618 |   -0.681 | 
     | FE_RC_4980_0          | A1 ^ -> ZN v | ND2D2   | 0.026 |   0.644 |   -0.654 | 
     | g126406               | I v -> ZN ^  | INVD1   | 0.035 |   0.678 |   -0.620 | 
     | g126405               | A1 ^ -> ZN v | ND3D2   | 0.066 |   0.744 |   -0.554 | 
     | g39                   | A1 v -> ZN ^ | ND2D8   | 0.057 |   0.801 |   -0.497 | 
     | g256                  | A1 ^ -> ZN v | ND2D1   | 0.063 |   0.865 |   -0.434 | 
     | g120573               | A1 v -> ZN ^ | ND2D1   | 0.035 |   0.900 |   -0.398 | 
     | g120572               | A1 ^ -> ZN v | ND2D1   | 0.035 |   0.935 |   -0.364 | 
     | g120571               | A1 v -> ZN ^ | ND2D2   | 0.034 |   0.968 |   -0.330 | 
     | g126883               | A2 ^ -> ZN ^ | IOA21D1 | 0.079 |   1.047 |   -0.251 | 
     | fopt26                | I ^ -> ZN v  | INVD1   | 0.025 |   1.072 |   -0.226 | 
     | g126734               | A1 v -> ZN ^ | ND2D2   | 0.022 |   1.094 |   -0.204 | 
     | g126733               | A1 ^ -> ZN v | ND2D3   | 0.035 |   1.129 |   -0.169 | 
     | fopt24                | I v -> ZN ^  | CKND4   | 0.025 |   1.155 |   -0.143 | 
     | g126561               | A2 ^ -> ZN v | ND2D4   | 0.025 |   1.179 |   -0.119 | 
     | g126646               | A1 v -> ZN ^ | ND2D4   | 0.023 |   1.203 |   -0.095 | 
     | g124298               | A1 ^ -> ZN v | NR2XD2  | 0.025 |   1.228 |   -0.070 | 
     | g123994               | I v -> ZN ^  | INVD2   | 0.026 |   1.254 |   -0.045 | 
     | g123993               | A1 ^ -> ZN v | ND2D4   | 0.025 |   1.278 |   -0.020 | 
     | g50                   | A1 v -> ZN ^ | NR2XD3  | 0.027 |   1.305 |    0.007 | 
     | g125634               | A2 ^ -> ZN v | NR2XD3  | 0.028 |   1.333 |    0.035 | 
     | g122413               | A1 v -> ZN ^ | ND2D2   | 0.021 |   1.354 |    0.056 | 
     | FE_OCP_RBC1565_n_8266 | I ^ -> ZN v  | INVD1   | 0.019 |   1.373 |    0.075 | 
     | g124291               | A1 v -> ZN ^ | NR2D2   | 0.034 |   1.407 |    0.109 | 
     | g124290               | I ^ -> ZN v  | INVD1   | 0.026 |   1.433 |    0.135 | 
     | g124287               | A1 v -> ZN ^ | ND2D2   | 0.026 |   1.459 |    0.161 | 
     | g124286               | A2 ^ -> ZN v | ND2D4   | 0.049 |   1.507 |    0.209 | 
     | g122952               | A1 v -> ZN ^ | ND2D3   | 0.036 |   1.543 |    0.245 | 
     | g122951               | A1 ^ -> ZN v | NR2D2   | 0.021 |   1.564 |    0.266 | 
     | g123040               | A1 v -> ZN ^ | NR2D3   | 0.038 |   1.602 |    0.304 | 
     | g27                   | A1 ^ -> ZN v | ND2D4   | 0.033 |   1.635 |    0.337 | 
     | g123340               | I v -> ZN ^  | CKND2   | 0.026 |   1.661 |    0.363 | 
     | g124470               | A1 ^ -> ZN v | ND2D4   | 0.024 |   1.685 |    0.386 | 
     | g124469               | A1 v -> ZN ^ | ND2D2   | 0.020 |   1.704 |    0.406 | 
     | g102                  | A1 ^ -> ZN v | ND2D2   | 0.030 |   1.735 |    0.437 | 
     | g126096               | I v -> ZN ^  | CKND2   | 0.026 |   1.761 |    0.463 | 
     | g107                  | A2 ^ -> ZN v | ND2D2   | 0.026 |   1.787 |    0.489 | 
     | g126098               | A1 v -> ZN ^ | ND2D2   | 0.020 |   1.807 |    0.509 | 
     | g124923               | A1 ^ -> ZN v | CKND2D2 | 0.025 |   1.832 |    0.534 | 
     | g126530               | A2 v -> ZN ^ | ND2D3   | 0.032 |   1.865 |    0.566 | 
     | fopt124649            | I ^ -> ZN v  | CKND2   | 0.018 |   1.882 |    0.584 | 
     | g122750               | A1 v -> ZN ^ | ND2D1   | 0.023 |   1.906 |    0.608 | 
     | g122746               | B ^ -> ZN v  | IOA21D2 | 0.025 |   1.931 |    0.633 | 
     | g122745               | A1 v -> ZN ^ | NR2XD1  | 0.027 |   1.958 |    0.660 | 
     | g123606               | A1 ^ -> ZN v | NR2XD1  | 0.025 |   1.983 |    0.685 | 
     | g123605               | A1 v -> ZN ^ | ND2D2   | 0.020 |   2.003 |    0.705 | 
     | g123900               | A1 ^ -> ZN v | ND2D2   | 0.029 |   2.032 |    0.734 | 
     | g123611               | I v -> ZN ^  | CKND2   | 0.020 |   2.052 |    0.754 | 
     | g123610               | A1 ^ -> ZN v | CKND2D2 | 0.020 |   2.072 |    0.774 | 
     | g115370               | A1 v -> ZN ^ | ND2D2   | 0.016 |   2.088 |    0.790 | 
     | oR_reg[16]            | D ^          | DFKCND1 | 0.000 |   2.088 |    0.790 | 
     +-----------------------------------------------------------------------------+ 

<CMD> saveDesign lab6_6.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "lab6_6.enc.dat/lab1.v.gz" ...
Saving clock tree spec file 'lab6_6.enc.dat/lab1.ctstch' ...
Saving configuration ...
Saving preference file lab6_6.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1023.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1023.1M) ***
Writing DEF file 'lab6_6.enc.dat/lab1.def.gz', current time is Wed Oct  7 17:06:00 2015 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'lab6_6.enc.dat/lab1.def.gz' is written, current time is Wed Oct  7 17:06:00 2015 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***

*** Memory Usage v#8 (Current mem = 1024.102M, initial mem = 59.188M) ***
--- Ending "Encounter" (totcpu=0:29:35, real=1:30:29, mem=1024.1M) ---
