verilog: Minsoc example using the DSP cores
vhdl: the wishbone compliant cores
