# -*- coding: utf-8 -*-
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL,
# SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
# WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
#
# To improve the quality of the software, users are encouraged to share modifications, enhancements or bug fixes with
# remotemcu.com (remcu@remotemcu.com)
#
# It is python header file for using REMCU library
#
#
# word size : 32 bit
#
#


import ctypes



__version__ = "V1.7.0-ca5a1a78"
__RUN = 0
__HALT = 1
__ERROR = 0
__WARNING = 1
__INFO = 2
__DEBUG = 3
__ALL_LOG = 4
DEFAULT_OPENOCD_PORT = 6666
DEFAULT_GDB_PORT = 3333
# file stm32h7xx.h : 

# Enum FlagStatus , ITStatus
RESET = 0x0
SET = 0x1
# Enum FunctionalState
DISABLE = 0x0
ENABLE = 0x1
# Enum ErrorStatus
SUCCESS = 0x0
ERROR = 0x1
# empty define STM32H7xx_H
# empty define STM32H7
__STM32H7xx_CMSIS_DEVICE_VERSION_MAIN = 0x1
__STM32H7xx_CMSIS_DEVICE_VERSION_SUB1 = 0x8
__STM32H7xx_CMSIS_DEVICE_VERSION_SUB2 = 0x0
__STM32H7xx_CMSIS_DEVICE_VERSION_RC = 0x0
# Skip __STM32H7xx_CMSIS_DEVICE_VERSION : no need parse
# fun define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
# fun define SET_BIT(REG, BIT)     ((REG) |= (BIT))
# fun define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
# fun define READ_BIT(REG, BIT)    ((REG) & (BIT))
# fun define CLEAR_REG(REG)        ((REG) = (0x0))
# fun define WRITE_REG(REG, VAL)   ((REG) = (VAL))
# fun define READ_REG(REG)         ((REG))
# fun define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
# fun define POSITION_VAL(VAL) (__builtin_ctz(VAL))
# fun define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL)))
# ----------------------------------------

# file stm32h742xx.h : 

# Enum IRQn_Type
NonMaskableInt_IRQn = 0xFFFFFFF2
HardFault_IRQn = 0xFFFFFFF3
MemoryManagement_IRQn = 0xFFFFFFF4
BusFault_IRQn = 0xFFFFFFF5
UsageFault_IRQn = 0xFFFFFFF6
SVCall_IRQn = 0xFFFFFFFB
DebugMonitor_IRQn = 0xFFFFFFFC
PendSV_IRQn = 0xFFFFFFFE
SysTick_IRQn = 0xFFFFFFFF
WWDG_IRQn = 0x0
PVD_AVD_IRQn = 0x1
TAMP_STAMP_IRQn = 0x2
RTC_WKUP_IRQn = 0x3
FLASH_IRQn = 0x4
RCC_IRQn = 0x5
EXTI0_IRQn = 0x6
EXTI1_IRQn = 0x7
EXTI2_IRQn = 0x8
EXTI3_IRQn = 0x9
EXTI4_IRQn = 0xA
DMA1_Stream0_IRQn = 0xB
DMA1_Stream1_IRQn = 0xC
DMA1_Stream2_IRQn = 0xD
DMA1_Stream3_IRQn = 0xE
DMA1_Stream4_IRQn = 0xF
DMA1_Stream5_IRQn = 0x10
DMA1_Stream6_IRQn = 0x11
ADC_IRQn = 0x12
FDCAN1_IT0_IRQn = 0x13
FDCAN2_IT0_IRQn = 0x14
FDCAN1_IT1_IRQn = 0x15
FDCAN2_IT1_IRQn = 0x16
EXTI9_5_IRQn = 0x17
TIM1_BRK_IRQn = 0x18
TIM1_UP_IRQn = 0x19
TIM1_TRG_COM_IRQn = 0x1A
TIM1_CC_IRQn = 0x1B
TIM2_IRQn = 0x1C
TIM3_IRQn = 0x1D
TIM4_IRQn = 0x1E
I2C1_EV_IRQn = 0x1F
I2C1_ER_IRQn = 0x20
I2C2_EV_IRQn = 0x21
I2C2_ER_IRQn = 0x22
SPI1_IRQn = 0x23
SPI2_IRQn = 0x24
USART1_IRQn = 0x25
USART2_IRQn = 0x26
USART3_IRQn = 0x27
EXTI15_10_IRQn = 0x28
RTC_Alarm_IRQn = 0x29
TIM8_BRK_TIM12_IRQn = 0x2B
TIM8_UP_TIM13_IRQn = 0x2C
TIM8_TRG_COM_TIM14_IRQn = 0x2D
TIM8_CC_IRQn = 0x2E
DMA1_Stream7_IRQn = 0x2F
FMC_IRQn = 0x30
SDMMC1_IRQn = 0x31
TIM5_IRQn = 0x32
SPI3_IRQn = 0x33
UART4_IRQn = 0x34
UART5_IRQn = 0x35
TIM6_DAC_IRQn = 0x36
TIM7_IRQn = 0x37
DMA2_Stream0_IRQn = 0x38
DMA2_Stream1_IRQn = 0x39
DMA2_Stream2_IRQn = 0x3A
DMA2_Stream3_IRQn = 0x3B
DMA2_Stream4_IRQn = 0x3C
ETH_IRQn = 0x3D
ETH_WKUP_IRQn = 0x3E
FDCAN_CAL_IRQn = 0x3F
DMA2_Stream5_IRQn = 0x44
DMA2_Stream6_IRQn = 0x45
DMA2_Stream7_IRQn = 0x46
USART6_IRQn = 0x47
I2C3_EV_IRQn = 0x48
I2C3_ER_IRQn = 0x49
OTG_HS_EP1_OUT_IRQn = 0x4A
OTG_HS_EP1_IN_IRQn = 0x4B
OTG_HS_WKUP_IRQn = 0x4C
OTG_HS_IRQn = 0x4D
DCMI_IRQn = 0x4E
RNG_IRQn = 0x50
FPU_IRQn = 0x51
UART7_IRQn = 0x52
UART8_IRQn = 0x53
SPI4_IRQn = 0x54
SPI5_IRQn = 0x55
SPI6_IRQn = 0x56
SAI1_IRQn = 0x57
DMA2D_IRQn = 0x5A
SAI2_IRQn = 0x5B
QUADSPI_IRQn = 0x5C
LPTIM1_IRQn = 0x5D
CEC_IRQn = 0x5E
I2C4_EV_IRQn = 0x5F
I2C4_ER_IRQn = 0x60
SPDIF_RX_IRQn = 0x61
OTG_FS_EP1_OUT_IRQn = 0x62
OTG_FS_EP1_IN_IRQn = 0x63
OTG_FS_WKUP_IRQn = 0x64
OTG_FS_IRQn = 0x65
DMAMUX1_OVR_IRQn = 0x66
HRTIM1_Master_IRQn = 0x67
HRTIM1_TIMA_IRQn = 0x68
HRTIM1_TIMB_IRQn = 0x69
HRTIM1_TIMC_IRQn = 0x6A
HRTIM1_TIMD_IRQn = 0x6B
HRTIM1_TIME_IRQn = 0x6C
HRTIM1_FLT_IRQn = 0x6D
DFSDM1_FLT0_IRQn = 0x6E
DFSDM1_FLT1_IRQn = 0x6F
DFSDM1_FLT2_IRQn = 0x70
DFSDM1_FLT3_IRQn = 0x71
SAI3_IRQn = 0x72
SWPMI1_IRQn = 0x73
TIM15_IRQn = 0x74
TIM16_IRQn = 0x75
TIM17_IRQn = 0x76
MDIOS_WKUP_IRQn = 0x77
MDIOS_IRQn = 0x78
MDMA_IRQn = 0x7A
SDMMC2_IRQn = 0x7C
HSEM1_IRQn = 0x7D
ADC3_IRQn = 0x7F
DMAMUX2_OVR_IRQn = 0x80
BDMA_Channel0_IRQn = 0x81
BDMA_Channel1_IRQn = 0x82
BDMA_Channel2_IRQn = 0x83
BDMA_Channel3_IRQn = 0x84
BDMA_Channel4_IRQn = 0x85
BDMA_Channel5_IRQn = 0x86
BDMA_Channel6_IRQn = 0x87
BDMA_Channel7_IRQn = 0x88
COMP_IRQn = 0x89
LPTIM2_IRQn = 0x8A
LPTIM3_IRQn = 0x8B
LPTIM4_IRQn = 0x8C
LPTIM5_IRQn = 0x8D
LPUART1_IRQn = 0x8E
CRS_IRQn = 0x90
ECC_IRQn = 0x91
SAI4_IRQn = 0x92
WAKEUP_PIN_IRQn = 0x95
# empty define STM32H742xx_H
__CM7_REV = 0x100
__MPU_PRESENT = 0x1
__NVIC_PRIO_BITS = 0x4
__Vendor_SysTickConfig = 0x0
__FPU_PRESENT = 0x1
__ICACHE_PRESENT = 0x1
__DCACHE_PRESENT = 0x1
D1_ITCMRAM_BASE = 0x0
D1_ITCMICP_BASE = 0x100000
D1_DTCMRAM_BASE = 0x20000000
D1_AXIFLASH_BASE = 0x8000000
D1_AXIICP_BASE = 0x1FF00000
D1_AXISRAM_BASE = 0x24000000
D2_AXISRAM_BASE = 0x10000000
D2_AHBSRAM_BASE = 0x30000000
D3_BKPSRAM_BASE = 0x38800000
D3_SRAM_BASE = 0x38000000
PERIPH_BASE = 0x40000000
QSPI_BASE = 0x90000000
FLASH_BANK1_BASE = 0x8000000
FLASH_BANK2_BASE = 0x8100000
FLASH_END = 0x81FFFFF
FLASH_BASE = 0x8000000
UID_BASE = 0x1FF1E800
FLASHSIZE_BASE = 0x1FF1E880
D2_APB1PERIPH_BASE = 0x40000000
D2_APB2PERIPH_BASE = 0x40010000
D2_AHB1PERIPH_BASE = 0x40020000
D2_AHB2PERIPH_BASE = 0x48020000
D1_APB1PERIPH_BASE = 0x50000000
D1_AHB1PERIPH_BASE = 0x52000000
D3_APB1PERIPH_BASE = 0x58000000
D3_AHB1PERIPH_BASE = 0x58020000
APB1PERIPH_BASE = 0x40000000
APB2PERIPH_BASE = 0x40010000
AHB1PERIPH_BASE = 0x40020000
AHB2PERIPH_BASE = 0x48000000
MDMA_BASE = 0x52000000
DMA2D_BASE = 0x52001000
FLASH_R_BASE = 0x52002000
FMC_R_BASE = 0x52004000
QSPI_R_BASE = 0x52005000
DLYB_QSPI_BASE = 0x52006000
SDMMC1_BASE = 0x52007000
DLYB_SDMMC1_BASE = 0x52008000
RAMECC1_BASE = 0x52009000
DMA1_BASE = 0x40020000
DMA2_BASE = 0x40020400
DMAMUX1_BASE = 0x40020800
ADC1_BASE = 0x40022000
ADC2_BASE = 0x40022100
ADC12_COMMON_BASE = 0x40022300
ETH_BASE = 0x40028000
ETH_MAC_BASE = 0x40028000
USB1_OTG_HS_PERIPH_BASE = 0x40040000
USB2_OTG_FS_PERIPH_BASE = 0x40080000
USB_OTG_GLOBAL_BASE = 0x0
USB_OTG_DEVICE_BASE = 0x800
USB_OTG_IN_ENDPOINT_BASE = 0x900
USB_OTG_OUT_ENDPOINT_BASE = 0xB00
USB_OTG_EP_REG_SIZE = 0x20
USB_OTG_HOST_BASE = 0x400
USB_OTG_HOST_PORT_BASE = 0x440
USB_OTG_HOST_CHANNEL_BASE = 0x500
USB_OTG_HOST_CHANNEL_SIZE = 0x20
USB_OTG_PCGCCTL_BASE = 0xE00
USB_OTG_FIFO_BASE = 0x1000
USB_OTG_FIFO_SIZE = 0x1000
DCMI_BASE = 0x48020000
RNG_BASE = 0x48021800
SDMMC2_BASE = 0x48022400
DLYB_SDMMC2_BASE = 0x48022800
RAMECC2_BASE = 0x48023000
GPIOA_BASE = 0x58020000
GPIOB_BASE = 0x58020400
GPIOC_BASE = 0x58020800
GPIOD_BASE = 0x58020C00
GPIOE_BASE = 0x58021000
GPIOF_BASE = 0x58021400
GPIOG_BASE = 0x58021800
GPIOH_BASE = 0x58021C00
GPIOI_BASE = 0x58022000
GPIOJ_BASE = 0x58022400
GPIOK_BASE = 0x58022800
RCC_BASE = 0x58024400
PWR_BASE = 0x58024800
CRC_BASE = 0x58024C00
BDMA_BASE = 0x58025400
DMAMUX2_BASE = 0x58025800
ADC3_BASE = 0x58026000
ADC3_COMMON_BASE = 0x58026300
HSEM_BASE = 0x58026400
RAMECC3_BASE = 0x58027000
WWDG1_BASE = 0x50003000
TIM2_BASE = 0x40000000
TIM3_BASE = 0x40000400
TIM4_BASE = 0x40000800
TIM5_BASE = 0x40000C00
TIM6_BASE = 0x40001000
TIM7_BASE = 0x40001400
TIM12_BASE = 0x40001800
TIM13_BASE = 0x40001C00
TIM14_BASE = 0x40002000
LPTIM1_BASE = 0x40002400
SPI2_BASE = 0x40003800
SPI3_BASE = 0x40003C00
SPDIFRX_BASE = 0x40004000
USART2_BASE = 0x40004400
USART3_BASE = 0x40004800
UART4_BASE = 0x40004C00
UART5_BASE = 0x40005000
I2C1_BASE = 0x40005400
I2C2_BASE = 0x40005800
I2C3_BASE = 0x40005C00
CEC_BASE = 0x40006C00
DAC1_BASE = 0x40007400
UART7_BASE = 0x40007800
UART8_BASE = 0x40007C00
CRS_BASE = 0x40008400
SWPMI1_BASE = 0x40008800
OPAMP_BASE = 0x40009000
OPAMP1_BASE = 0x40009000
OPAMP2_BASE = 0x40009010
MDIOS_BASE = 0x40009400
FDCAN1_BASE = 0x4000A000
FDCAN2_BASE = 0x4000A400
FDCAN_CCU_BASE = 0x4000A800
SRAMCAN_BASE = 0x4000AC00
TIM1_BASE = 0x40010000
TIM8_BASE = 0x40010400
USART1_BASE = 0x40011000
USART6_BASE = 0x40011400
SPI1_BASE = 0x40013000
SPI4_BASE = 0x40013400
TIM15_BASE = 0x40014000
TIM16_BASE = 0x40014400
TIM17_BASE = 0x40014800
SPI5_BASE = 0x40015000
SAI1_BASE = 0x40015800
SAI1_Block_A_BASE = 0x40015804
SAI1_Block_B_BASE = 0x40015824
SAI2_BASE = 0x40015C00
SAI2_Block_A_BASE = 0x40015C04
SAI2_Block_B_BASE = 0x40015C24
SAI3_BASE = 0x40016000
SAI3_Block_A_BASE = 0x40016004
SAI3_Block_B_BASE = 0x40016024
DFSDM1_BASE = 0x40017000
DFSDM1_Channel0_BASE = 0x40017000
DFSDM1_Channel1_BASE = 0x40017020
DFSDM1_Channel2_BASE = 0x40017040
DFSDM1_Channel3_BASE = 0x40017060
DFSDM1_Channel4_BASE = 0x40017080
DFSDM1_Channel5_BASE = 0x400170A0
DFSDM1_Channel6_BASE = 0x400170C0
DFSDM1_Channel7_BASE = 0x400170E0
DFSDM1_Filter0_BASE = 0x40017100
DFSDM1_Filter1_BASE = 0x40017180
DFSDM1_Filter2_BASE = 0x40017200
DFSDM1_Filter3_BASE = 0x40017280
HRTIM1_BASE = 0x40017400
HRTIM1_TIMA_BASE = 0x40017480
HRTIM1_TIMB_BASE = 0x40017500
HRTIM1_TIMC_BASE = 0x40017580
HRTIM1_TIMD_BASE = 0x40017600
HRTIM1_TIME_BASE = 0x40017680
HRTIM1_COMMON_BASE = 0x40017780
EXTI_BASE = 0x58000000
EXTI_D1_BASE = 0x58000080
EXTI_D2_BASE = 0x580000C0
SYSCFG_BASE = 0x58000400
LPUART1_BASE = 0x58000C00
SPI6_BASE = 0x58001400
I2C4_BASE = 0x58001C00
LPTIM2_BASE = 0x58002400
LPTIM3_BASE = 0x58002800
LPTIM4_BASE = 0x58002C00
LPTIM5_BASE = 0x58003000
COMP12_BASE = 0x58003800
COMP1_BASE = 0x5800380C
COMP2_BASE = 0x58003810
VREFBUF_BASE = 0x58003C00
RTC_BASE = 0x58004000
IWDG1_BASE = 0x58004800
SAI4_BASE = 0x58005400
SAI4_Block_A_BASE = 0x58005404
SAI4_Block_B_BASE = 0x58005424
BDMA_Channel0_BASE = 0x58025408
BDMA_Channel1_BASE = 0x5802541C
BDMA_Channel2_BASE = 0x58025430
BDMA_Channel3_BASE = 0x58025444
BDMA_Channel4_BASE = 0x58025458
BDMA_Channel5_BASE = 0x5802546C
BDMA_Channel6_BASE = 0x58025480
BDMA_Channel7_BASE = 0x58025494
DMAMUX2_Channel0_BASE = 0x58025800
DMAMUX2_Channel1_BASE = 0x58025804
DMAMUX2_Channel2_BASE = 0x58025808
DMAMUX2_Channel3_BASE = 0x5802580C
DMAMUX2_Channel4_BASE = 0x58025810
DMAMUX2_Channel5_BASE = 0x58025814
DMAMUX2_Channel6_BASE = 0x58025818
DMAMUX2_Channel7_BASE = 0x5802581C
DMAMUX2_RequestGenerator0_BASE = 0x58025900
DMAMUX2_RequestGenerator1_BASE = 0x58025904
DMAMUX2_RequestGenerator2_BASE = 0x58025908
DMAMUX2_RequestGenerator3_BASE = 0x5802590C
DMAMUX2_RequestGenerator4_BASE = 0x58025910
DMAMUX2_RequestGenerator5_BASE = 0x58025914
DMAMUX2_RequestGenerator6_BASE = 0x58025918
DMAMUX2_RequestGenerator7_BASE = 0x5802591C
DMAMUX2_ChannelStatus_BASE = 0x58025880
DMAMUX2_RequestGenStatus_BASE = 0x58025940
DMA1_Stream0_BASE = 0x40020010
DMA1_Stream1_BASE = 0x40020028
DMA1_Stream2_BASE = 0x40020040
DMA1_Stream3_BASE = 0x40020058
DMA1_Stream4_BASE = 0x40020070
DMA1_Stream5_BASE = 0x40020088
DMA1_Stream6_BASE = 0x400200A0
DMA1_Stream7_BASE = 0x400200B8
DMA2_Stream0_BASE = 0x40020410
DMA2_Stream1_BASE = 0x40020428
DMA2_Stream2_BASE = 0x40020440
DMA2_Stream3_BASE = 0x40020458
DMA2_Stream4_BASE = 0x40020470
DMA2_Stream5_BASE = 0x40020488
DMA2_Stream6_BASE = 0x400204A0
DMA2_Stream7_BASE = 0x400204B8
DMAMUX1_Channel0_BASE = 0x40020800
DMAMUX1_Channel1_BASE = 0x40020804
DMAMUX1_Channel2_BASE = 0x40020808
DMAMUX1_Channel3_BASE = 0x4002080C
DMAMUX1_Channel4_BASE = 0x40020810
DMAMUX1_Channel5_BASE = 0x40020814
DMAMUX1_Channel6_BASE = 0x40020818
DMAMUX1_Channel7_BASE = 0x4002081C
DMAMUX1_Channel8_BASE = 0x40020820
DMAMUX1_Channel9_BASE = 0x40020824
DMAMUX1_Channel10_BASE = 0x40020828
DMAMUX1_Channel11_BASE = 0x4002082C
DMAMUX1_Channel12_BASE = 0x40020830
DMAMUX1_Channel13_BASE = 0x40020834
DMAMUX1_Channel14_BASE = 0x40020838
DMAMUX1_Channel15_BASE = 0x4002083C
DMAMUX1_RequestGenerator0_BASE = 0x40020900
DMAMUX1_RequestGenerator1_BASE = 0x40020904
DMAMUX1_RequestGenerator2_BASE = 0x40020908
DMAMUX1_RequestGenerator3_BASE = 0x4002090C
DMAMUX1_RequestGenerator4_BASE = 0x40020910
DMAMUX1_RequestGenerator5_BASE = 0x40020914
DMAMUX1_RequestGenerator6_BASE = 0x40020918
DMAMUX1_RequestGenerator7_BASE = 0x4002091C
DMAMUX1_ChannelStatus_BASE = 0x40020880
DMAMUX1_RequestGenStatus_BASE = 0x40020940
FMC_Bank1_R_BASE = 0x52004000
FMC_Bank1E_R_BASE = 0x52004104
FMC_Bank2_R_BASE = 0x52004060
FMC_Bank3_R_BASE = 0x52004080
FMC_Bank5_6_R_BASE = 0x52004140
DBGMCU_BASE = 0x5C001000
MDMA_Channel0_BASE = 0x52000040
MDMA_Channel1_BASE = 0x52000080
MDMA_Channel2_BASE = 0x520000C0
MDMA_Channel3_BASE = 0x52000100
MDMA_Channel4_BASE = 0x52000140
MDMA_Channel5_BASE = 0x52000180
MDMA_Channel6_BASE = 0x520001C0
MDMA_Channel7_BASE = 0x52000200
MDMA_Channel8_BASE = 0x52000240
MDMA_Channel9_BASE = 0x52000280
MDMA_Channel10_BASE = 0x520002C0
MDMA_Channel11_BASE = 0x52000300
MDMA_Channel12_BASE = 0x52000340
MDMA_Channel13_BASE = 0x52000380
MDMA_Channel14_BASE = 0x520003C0
MDMA_Channel15_BASE = 0x52000400
RAMECC1_Monitor1_BASE = 0x52009020
RAMECC1_Monitor2_BASE = 0x52009040
RAMECC1_Monitor3_BASE = 0x52009060
RAMECC1_Monitor4_BASE = 0x52009080
RAMECC1_Monitor5_BASE = 0x520090A0
RAMECC2_Monitor1_BASE = 0x48023020
RAMECC2_Monitor2_BASE = 0x48023040
RAMECC2_Monitor3_BASE = 0x48023060
RAMECC2_Monitor4_BASE = 0x48023080
RAMECC2_Monitor5_BASE = 0x480230A0
RAMECC3_Monitor1_BASE = 0x58027020
RAMECC3_Monitor2_BASE = 0x58027040
TIM2 = 0x40000000
TIM3 = 0x40000400
TIM4 = 0x40000800
TIM5 = 0x40000C00
TIM6 = 0x40001000
TIM7 = 0x40001400
TIM13 = 0x40001C00
TIM14 = 0x40002000
VREFBUF = 0x58003C00
RTC = 0x58004000
WWDG1 = 0x50003000
IWDG1 = 0x58004800
SPI2 = 0x40003800
SPI3 = 0x40003C00
SPI4 = 0x40013400
SPI5 = 0x40015000
SPI6 = 0x58001400
USART2 = 0x40004400
USART3 = 0x40004800
USART6 = 0x40011400
UART7 = 0x40007800
UART8 = 0x40007C00
CRS = 0x40008400
UART4 = 0x40004C00
UART5 = 0x40005000
I2C1 = 0x40005400
I2C2 = 0x40005800
I2C3 = 0x40005C00
I2C4 = 0x58001C00
FDCAN1 = 0x4000A000
FDCAN2 = 0x4000A400
FDCAN_CCU = 0x4000A800
CEC = 0x40006C00
LPTIM1 = 0x40002400
PWR = 0x58024800
DAC1 = 0x40007400
LPUART1 = 0x58000C00
SWPMI1 = 0x40008800
LPTIM2 = 0x58002400
LPTIM3 = 0x58002800
LPTIM4 = 0x58002C00
LPTIM5 = 0x58003000
SYSCFG = 0x58000400
COMP12 = 0x58003800
COMP1 = 0x5800380C
COMP2 = 0x58003810
COMP12_COMMON = 0x58003810
OPAMP = 0x40009000
OPAMP1 = 0x40009000
OPAMP2 = 0x40009010
EXTI = 0x58000000
EXTI_D1 = 0x58000080
EXTI_D2 = 0x580000C0
TIM1 = 0x40010000
SPI1 = 0x40013000
TIM8 = 0x40010400
USART1 = 0x40011000
TIM12 = 0x40001800
TIM15 = 0x40014000
TIM16 = 0x40014400
TIM17 = 0x40014800
HRTIM1 = 0x40017400
HRTIM1_TIMA = 0x40017480
HRTIM1_TIMB = 0x40017500
HRTIM1_TIMC = 0x40017580
HRTIM1_TIMD = 0x40017600
HRTIM1_TIME = 0x40017680
HRTIM1_COMMON = 0x40017780
SAI1 = 0x40015800
SAI1_Block_A = 0x40015804
SAI1_Block_B = 0x40015824
SAI2 = 0x40015C00
SAI2_Block_A = 0x40015C04
SAI2_Block_B = 0x40015C24
SAI3 = 0x40016000
SAI3_Block_A = 0x40016004
SAI3_Block_B = 0x40016024
SAI4 = 0x58005400
SAI4_Block_A = 0x58005404
SAI4_Block_B = 0x58005424
SPDIFRX = 0x40004000
DFSDM1_Channel0 = 0x40017000
DFSDM1_Channel1 = 0x40017020
DFSDM1_Channel2 = 0x40017040
DFSDM1_Channel3 = 0x40017060
DFSDM1_Channel4 = 0x40017080
DFSDM1_Channel5 = 0x400170A0
DFSDM1_Channel6 = 0x400170C0
DFSDM1_Channel7 = 0x400170E0
DFSDM1_Filter0 = 0x40017100
DFSDM1_Filter1 = 0x40017180
DFSDM1_Filter2 = 0x40017200
DFSDM1_Filter3 = 0x40017280
DMA2D = 0x52001000
DCMI = 0x48020000
RCC = 0x58024400
FLASH = 0x52002000
CRC = 0x58024C00
GPIOA = 0x58020000
GPIOB = 0x58020400
GPIOC = 0x58020800
GPIOD = 0x58020C00
GPIOE = 0x58021000
GPIOF = 0x58021400
GPIOG = 0x58021800
GPIOH = 0x58021C00
GPIOI = 0x58022000
GPIOJ = 0x58022400
GPIOK = 0x58022800
ADC1 = 0x40022000
ADC2 = 0x40022100
ADC3 = 0x58026000
ADC3_COMMON = 0x58026300
ADC12_COMMON = 0x40022300
RNG = 0x48021800
SDMMC2 = 0x48022400
DLYB_SDMMC2 = 0x48022800
BDMA = 0x58025400
BDMA_Channel0 = 0x58025408
BDMA_Channel1 = 0x5802541C
BDMA_Channel2 = 0x58025430
BDMA_Channel3 = 0x58025444
BDMA_Channel4 = 0x58025458
BDMA_Channel5 = 0x5802546C
BDMA_Channel6 = 0x58025480
BDMA_Channel7 = 0x58025494
RAMECC1 = 0x52009000
RAMECC1_Monitor1 = 0x52009020
RAMECC1_Monitor2 = 0x52009040
RAMECC1_Monitor3 = 0x52009060
RAMECC1_Monitor4 = 0x52009080
RAMECC1_Monitor5 = 0x520090A0
RAMECC2 = 0x48023000
RAMECC2_Monitor1 = 0x48023020
RAMECC2_Monitor2 = 0x48023040
RAMECC2_Monitor3 = 0x48023060
RAMECC2_Monitor4 = 0x48023080
RAMECC2_Monitor5 = 0x480230A0
RAMECC3 = 0x58027000
RAMECC3_Monitor1 = 0x58027020
RAMECC3_Monitor2 = 0x58027040
DMAMUX2 = 0x58025800
DMAMUX2_Channel0 = 0x58025800
DMAMUX2_Channel1 = 0x58025804
DMAMUX2_Channel2 = 0x58025808
DMAMUX2_Channel3 = 0x5802580C
DMAMUX2_Channel4 = 0x58025810
DMAMUX2_Channel5 = 0x58025814
DMAMUX2_Channel6 = 0x58025818
DMAMUX2_Channel7 = 0x5802581C
DMAMUX2_RequestGenerator0 = 0x58025900
DMAMUX2_RequestGenerator1 = 0x58025904
DMAMUX2_RequestGenerator2 = 0x58025908
DMAMUX2_RequestGenerator3 = 0x5802590C
DMAMUX2_RequestGenerator4 = 0x58025910
DMAMUX2_RequestGenerator5 = 0x58025914
DMAMUX2_RequestGenerator6 = 0x58025918
DMAMUX2_RequestGenerator7 = 0x5802591C
DMAMUX2_ChannelStatus = 0x58025880
DMAMUX2_RequestGenStatus = 0x58025940
DMA2 = 0x40020400
DMA2_Stream0 = 0x40020410
DMA2_Stream1 = 0x40020428
DMA2_Stream2 = 0x40020440
DMA2_Stream3 = 0x40020458
DMA2_Stream4 = 0x40020470
DMA2_Stream5 = 0x40020488
DMA2_Stream6 = 0x400204A0
DMA2_Stream7 = 0x400204B8
DMA1 = 0x40020000
DMA1_Stream0 = 0x40020010
DMA1_Stream1 = 0x40020028
DMA1_Stream2 = 0x40020040
DMA1_Stream3 = 0x40020058
DMA1_Stream4 = 0x40020070
DMA1_Stream5 = 0x40020088
DMA1_Stream6 = 0x400200A0
DMA1_Stream7 = 0x400200B8
DMAMUX1 = 0x40020800
DMAMUX1_Channel0 = 0x40020800
DMAMUX1_Channel1 = 0x40020804
DMAMUX1_Channel2 = 0x40020808
DMAMUX1_Channel3 = 0x4002080C
DMAMUX1_Channel4 = 0x40020810
DMAMUX1_Channel5 = 0x40020814
DMAMUX1_Channel6 = 0x40020818
DMAMUX1_Channel7 = 0x4002081C
DMAMUX1_Channel8 = 0x40020820
DMAMUX1_Channel9 = 0x40020824
DMAMUX1_Channel10 = 0x40020828
DMAMUX1_Channel11 = 0x4002082C
DMAMUX1_Channel12 = 0x40020830
DMAMUX1_Channel13 = 0x40020834
DMAMUX1_Channel14 = 0x40020838
DMAMUX1_Channel15 = 0x4002083C
DMAMUX1_RequestGenerator0 = 0x40020900
DMAMUX1_RequestGenerator1 = 0x40020904
DMAMUX1_RequestGenerator2 = 0x40020908
DMAMUX1_RequestGenerator3 = 0x4002090C
DMAMUX1_RequestGenerator4 = 0x40020910
DMAMUX1_RequestGenerator5 = 0x40020914
DMAMUX1_RequestGenerator6 = 0x40020918
DMAMUX1_RequestGenerator7 = 0x4002091C
DMAMUX1_ChannelStatus = 0x40020880
DMAMUX1_RequestGenStatus = 0x40020940
FMC_Bank1_R = 0x52004000
FMC_Bank1E_R = 0x52004104
FMC_Bank2_R = 0x52004060
FMC_Bank3_R = 0x52004080
FMC_Bank5_6_R = 0x52004140
QUADSPI = 0x52005000
DLYB_QUADSPI = 0x52006000
SDMMC1 = 0x52007000
DLYB_SDMMC1 = 0x52008000
DBGMCU = 0x5C001000
HSEM = 0x58026400
HSEM_COMMON = 0x58026500
MDIOS = 0x40009400
ETH = 0x40028000
MDMA = 0x52000000
MDMA_Channel0 = 0x52000040
MDMA_Channel1 = 0x52000080
MDMA_Channel2 = 0x520000C0
MDMA_Channel3 = 0x52000100
MDMA_Channel4 = 0x52000140
MDMA_Channel5 = 0x52000180
MDMA_Channel6 = 0x520001C0
MDMA_Channel7 = 0x52000200
MDMA_Channel8 = 0x52000240
MDMA_Channel9 = 0x52000280
MDMA_Channel10 = 0x520002C0
MDMA_Channel11 = 0x52000300
MDMA_Channel12 = 0x52000340
MDMA_Channel13 = 0x52000380
MDMA_Channel14 = 0x520003C0
MDMA_Channel15 = 0x52000400
USB1_OTG_HS = 0x40040000
USB2_OTG_FS = 0x40080000
USB_OTG_HS = 0x40040000
USB_OTG_HS_PERIPH_BASE = 0x40040000
USB_OTG_FS = 0x40080000
USB_OTG_FS_PERIPH_BASE = 0x40080000
# empty define ADC_VER_V5_X
ADC_ISR_ADRDY_Pos = 0x0
ADC_ISR_ADRDY_Msk = 0x1
ADC_ISR_ADRDY = 0x1
ADC_ISR_EOSMP_Pos = 0x1
ADC_ISR_EOSMP_Msk = 0x2
ADC_ISR_EOSMP = 0x2
ADC_ISR_EOC_Pos = 0x2
ADC_ISR_EOC_Msk = 0x4
ADC_ISR_EOC = 0x4
ADC_ISR_EOS_Pos = 0x3
ADC_ISR_EOS_Msk = 0x8
ADC_ISR_EOS = 0x8
ADC_ISR_OVR_Pos = 0x4
ADC_ISR_OVR_Msk = 0x10
ADC_ISR_OVR = 0x10
ADC_ISR_JEOC_Pos = 0x5
ADC_ISR_JEOC_Msk = 0x20
ADC_ISR_JEOC = 0x20
ADC_ISR_JEOS_Pos = 0x6
ADC_ISR_JEOS_Msk = 0x40
ADC_ISR_JEOS = 0x40
ADC_ISR_AWD1_Pos = 0x7
ADC_ISR_AWD1_Msk = 0x80
ADC_ISR_AWD1 = 0x80
ADC_ISR_AWD2_Pos = 0x8
ADC_ISR_AWD2_Msk = 0x100
ADC_ISR_AWD2 = 0x100
ADC_ISR_AWD3_Pos = 0x9
ADC_ISR_AWD3_Msk = 0x200
ADC_ISR_AWD3 = 0x200
ADC_ISR_JQOVF_Pos = 0xA
ADC_ISR_JQOVF_Msk = 0x400
ADC_ISR_JQOVF = 0x400
ADC_IER_ADRDYIE_Pos = 0x0
ADC_IER_ADRDYIE_Msk = 0x1
ADC_IER_ADRDYIE = 0x1
ADC_IER_EOSMPIE_Pos = 0x1
ADC_IER_EOSMPIE_Msk = 0x2
ADC_IER_EOSMPIE = 0x2
ADC_IER_EOCIE_Pos = 0x2
ADC_IER_EOCIE_Msk = 0x4
ADC_IER_EOCIE = 0x4
ADC_IER_EOSIE_Pos = 0x3
ADC_IER_EOSIE_Msk = 0x8
ADC_IER_EOSIE = 0x8
ADC_IER_OVRIE_Pos = 0x4
ADC_IER_OVRIE_Msk = 0x10
ADC_IER_OVRIE = 0x10
ADC_IER_JEOCIE_Pos = 0x5
ADC_IER_JEOCIE_Msk = 0x20
ADC_IER_JEOCIE = 0x20
ADC_IER_JEOSIE_Pos = 0x6
ADC_IER_JEOSIE_Msk = 0x40
ADC_IER_JEOSIE = 0x40
ADC_IER_AWD1IE_Pos = 0x7
ADC_IER_AWD1IE_Msk = 0x80
ADC_IER_AWD1IE = 0x80
ADC_IER_AWD2IE_Pos = 0x8
ADC_IER_AWD2IE_Msk = 0x100
ADC_IER_AWD2IE = 0x100
ADC_IER_AWD3IE_Pos = 0x9
ADC_IER_AWD3IE_Msk = 0x200
ADC_IER_AWD3IE = 0x200
ADC_IER_JQOVFIE_Pos = 0xA
ADC_IER_JQOVFIE_Msk = 0x400
ADC_IER_JQOVFIE = 0x400
ADC_CR_ADEN_Pos = 0x0
ADC_CR_ADEN_Msk = 0x1
ADC_CR_ADEN = 0x1
ADC_CR_ADDIS_Pos = 0x1
ADC_CR_ADDIS_Msk = 0x2
ADC_CR_ADDIS = 0x2
ADC_CR_ADSTART_Pos = 0x2
ADC_CR_ADSTART_Msk = 0x4
ADC_CR_ADSTART = 0x4
ADC_CR_JADSTART_Pos = 0x3
ADC_CR_JADSTART_Msk = 0x8
ADC_CR_JADSTART = 0x8
ADC_CR_ADSTP_Pos = 0x4
ADC_CR_ADSTP_Msk = 0x10
ADC_CR_ADSTP = 0x10
ADC_CR_JADSTP_Pos = 0x5
ADC_CR_JADSTP_Msk = 0x20
ADC_CR_JADSTP = 0x20
ADC_CR_BOOST_Pos = 0x8
ADC_CR_BOOST_Msk = 0x300
ADC_CR_BOOST = 0x300
ADC_CR_BOOST_0 = 0x100
ADC_CR_BOOST_1 = 0x200
ADC_CR_ADCALLIN_Pos = 0x10
ADC_CR_ADCALLIN_Msk = 0x10000
ADC_CR_ADCALLIN = 0x10000
ADC_CR_LINCALRDYW1_Pos = 0x16
ADC_CR_LINCALRDYW1_Msk = 0x400000
ADC_CR_LINCALRDYW1 = 0x400000
ADC_CR_LINCALRDYW2_Pos = 0x17
ADC_CR_LINCALRDYW2_Msk = 0x800000
ADC_CR_LINCALRDYW2 = 0x800000
ADC_CR_LINCALRDYW3_Pos = 0x18
ADC_CR_LINCALRDYW3_Msk = 0x1000000
ADC_CR_LINCALRDYW3 = 0x1000000
ADC_CR_LINCALRDYW4_Pos = 0x19
ADC_CR_LINCALRDYW4_Msk = 0x2000000
ADC_CR_LINCALRDYW4 = 0x2000000
ADC_CR_LINCALRDYW5_Pos = 0x1A
ADC_CR_LINCALRDYW5_Msk = 0x4000000
ADC_CR_LINCALRDYW5 = 0x4000000
ADC_CR_LINCALRDYW6_Pos = 0x1B
ADC_CR_LINCALRDYW6_Msk = 0x8000000
ADC_CR_LINCALRDYW6 = 0x8000000
ADC_CR_ADVREGEN_Pos = 0x1C
ADC_CR_ADVREGEN_Msk = 0x10000000
ADC_CR_ADVREGEN = 0x10000000
ADC_CR_DEEPPWD_Pos = 0x1D
ADC_CR_DEEPPWD_Msk = 0x20000000
ADC_CR_DEEPPWD = 0x20000000
ADC_CR_ADCALDIF_Pos = 0x1E
ADC_CR_ADCALDIF_Msk = 0x40000000
ADC_CR_ADCALDIF = 0x40000000
ADC_CR_ADCAL_Pos = 0x1F
ADC_CR_ADCAL_Msk = 0x80000000
ADC_CR_ADCAL = 0x80000000
ADC_CFGR_DMNGT_Pos = 0x0
ADC_CFGR_DMNGT_Msk = 0x3
ADC_CFGR_DMNGT = 0x3
ADC_CFGR_DMNGT_0 = 0x1
ADC_CFGR_DMNGT_1 = 0x2
ADC_CFGR_RES_Pos = 0x2
ADC_CFGR_RES_Msk = 0x1C
ADC_CFGR_RES = 0x1C
ADC_CFGR_RES_0 = 0x4
ADC_CFGR_RES_1 = 0x8
ADC_CFGR_RES_2 = 0x10
ADC_CFGR_EXTSEL_Pos = 0x5
ADC_CFGR_EXTSEL_Msk = 0x3E0
ADC_CFGR_EXTSEL = 0x3E0
ADC_CFGR_EXTSEL_0 = 0x20
ADC_CFGR_EXTSEL_1 = 0x40
ADC_CFGR_EXTSEL_2 = 0x80
ADC_CFGR_EXTSEL_3 = 0x100
ADC_CFGR_EXTSEL_4 = 0x200
ADC_CFGR_EXTEN_Pos = 0xA
ADC_CFGR_EXTEN_Msk = 0xC00
ADC_CFGR_EXTEN = 0xC00
ADC_CFGR_EXTEN_0 = 0x400
ADC_CFGR_EXTEN_1 = 0x800
ADC_CFGR_OVRMOD_Pos = 0xC
ADC_CFGR_OVRMOD_Msk = 0x1000
ADC_CFGR_OVRMOD = 0x1000
ADC_CFGR_CONT_Pos = 0xD
ADC_CFGR_CONT_Msk = 0x2000
ADC_CFGR_CONT = 0x2000
ADC_CFGR_AUTDLY_Pos = 0xE
ADC_CFGR_AUTDLY_Msk = 0x4000
ADC_CFGR_AUTDLY = 0x4000
ADC_CFGR_DISCEN_Pos = 0x10
ADC_CFGR_DISCEN_Msk = 0x10000
ADC_CFGR_DISCEN = 0x10000
ADC_CFGR_DISCNUM_Pos = 0x11
ADC_CFGR_DISCNUM_Msk = 0xE0000
ADC_CFGR_DISCNUM = 0xE0000
ADC_CFGR_DISCNUM_0 = 0x20000
ADC_CFGR_DISCNUM_1 = 0x40000
ADC_CFGR_DISCNUM_2 = 0x80000
ADC_CFGR_JDISCEN_Pos = 0x14
ADC_CFGR_JDISCEN_Msk = 0x100000
ADC_CFGR_JDISCEN = 0x100000
ADC_CFGR_JQM_Pos = 0x15
ADC_CFGR_JQM_Msk = 0x200000
ADC_CFGR_JQM = 0x200000
ADC_CFGR_AWD1SGL_Pos = 0x16
ADC_CFGR_AWD1SGL_Msk = 0x400000
ADC_CFGR_AWD1SGL = 0x400000
ADC_CFGR_AWD1EN_Pos = 0x17
ADC_CFGR_AWD1EN_Msk = 0x800000
ADC_CFGR_AWD1EN = 0x800000
ADC_CFGR_JAWD1EN_Pos = 0x18
ADC_CFGR_JAWD1EN_Msk = 0x1000000
ADC_CFGR_JAWD1EN = 0x1000000
ADC_CFGR_JAUTO_Pos = 0x19
ADC_CFGR_JAUTO_Msk = 0x2000000
ADC_CFGR_JAUTO = 0x2000000
ADC_CFGR_AWD1CH_Pos = 0x1A
ADC_CFGR_AWD1CH_Msk = 0x7C000000
ADC_CFGR_AWD1CH = 0x7C000000
ADC_CFGR_AWD1CH_0 = 0x4000000
ADC_CFGR_AWD1CH_1 = 0x8000000
ADC_CFGR_AWD1CH_2 = 0x10000000
ADC_CFGR_AWD1CH_3 = 0x20000000
ADC_CFGR_AWD1CH_4 = 0x40000000
ADC_CFGR_JQDIS_Pos = 0x1F
ADC_CFGR_JQDIS_Msk = 0x80000000
ADC_CFGR_JQDIS = 0x80000000
ADC_CFGR2_ROVSE_Pos = 0x0
ADC_CFGR2_ROVSE_Msk = 0x1
ADC_CFGR2_ROVSE = 0x1
ADC_CFGR2_JOVSE_Pos = 0x1
ADC_CFGR2_JOVSE_Msk = 0x2
ADC_CFGR2_JOVSE = 0x2
ADC_CFGR2_OVSS_Pos = 0x5
ADC_CFGR2_OVSS_Msk = 0x1E0
ADC_CFGR2_OVSS = 0x1E0
ADC_CFGR2_OVSS_0 = 0x20
ADC_CFGR2_OVSS_1 = 0x40
ADC_CFGR2_OVSS_2 = 0x80
ADC_CFGR2_OVSS_3 = 0x100
ADC_CFGR2_TROVS_Pos = 0x9
ADC_CFGR2_TROVS_Msk = 0x200
ADC_CFGR2_TROVS = 0x200
ADC_CFGR2_ROVSM_Pos = 0xA
ADC_CFGR2_ROVSM_Msk = 0x400
ADC_CFGR2_ROVSM = 0x400
ADC_CFGR2_RSHIFT1_Pos = 0xB
ADC_CFGR2_RSHIFT1_Msk = 0x800
ADC_CFGR2_RSHIFT1 = 0x800
ADC_CFGR2_RSHIFT2_Pos = 0xC
ADC_CFGR2_RSHIFT2_Msk = 0x1000
ADC_CFGR2_RSHIFT2 = 0x1000
ADC_CFGR2_RSHIFT3_Pos = 0xD
ADC_CFGR2_RSHIFT3_Msk = 0x2000
ADC_CFGR2_RSHIFT3 = 0x2000
ADC_CFGR2_RSHIFT4_Pos = 0xE
ADC_CFGR2_RSHIFT4_Msk = 0x4000
ADC_CFGR2_RSHIFT4 = 0x4000
ADC_CFGR2_OVSR_Pos = 0x10
ADC_CFGR2_OVSR_Msk = 0x3FF0000
ADC_CFGR2_OVSR = 0x3FF0000
ADC_CFGR2_OVSR_0 = 0x10000
ADC_CFGR2_OVSR_1 = 0x20000
ADC_CFGR2_OVSR_2 = 0x40000
ADC_CFGR2_OVSR_3 = 0x80000
ADC_CFGR2_OVSR_4 = 0x100000
ADC_CFGR2_OVSR_5 = 0x200000
ADC_CFGR2_OVSR_6 = 0x400000
ADC_CFGR2_OVSR_7 = 0x800000
ADC_CFGR2_OVSR_8 = 0x1000000
ADC_CFGR2_OVSR_9 = 0x2000000
ADC_CFGR2_LSHIFT_Pos = 0x1C
ADC_CFGR2_LSHIFT_Msk = 0xF0000000
ADC_CFGR2_LSHIFT = 0xF0000000
ADC_CFGR2_LSHIFT_0 = 0x10000000
ADC_CFGR2_LSHIFT_1 = 0x20000000
ADC_CFGR2_LSHIFT_2 = 0x40000000
ADC_CFGR2_LSHIFT_3 = 0x80000000
ADC_SMPR1_SMP0_Pos = 0x0
ADC_SMPR1_SMP0_Msk = 0x7
ADC_SMPR1_SMP0 = 0x7
ADC_SMPR1_SMP0_0 = 0x1
ADC_SMPR1_SMP0_1 = 0x2
ADC_SMPR1_SMP0_2 = 0x4
ADC_SMPR1_SMP1_Pos = 0x3
ADC_SMPR1_SMP1_Msk = 0x38
ADC_SMPR1_SMP1 = 0x38
ADC_SMPR1_SMP1_0 = 0x8
ADC_SMPR1_SMP1_1 = 0x10
ADC_SMPR1_SMP1_2 = 0x20
ADC_SMPR1_SMP2_Pos = 0x6
ADC_SMPR1_SMP2_Msk = 0x1C0
ADC_SMPR1_SMP2 = 0x1C0
ADC_SMPR1_SMP2_0 = 0x40
ADC_SMPR1_SMP2_1 = 0x80
ADC_SMPR1_SMP2_2 = 0x100
ADC_SMPR1_SMP3_Pos = 0x9
ADC_SMPR1_SMP3_Msk = 0xE00
ADC_SMPR1_SMP3 = 0xE00
ADC_SMPR1_SMP3_0 = 0x200
ADC_SMPR1_SMP3_1 = 0x400
ADC_SMPR1_SMP3_2 = 0x800
ADC_SMPR1_SMP4_Pos = 0xC
ADC_SMPR1_SMP4_Msk = 0x7000
ADC_SMPR1_SMP4 = 0x7000
ADC_SMPR1_SMP4_0 = 0x1000
ADC_SMPR1_SMP4_1 = 0x2000
ADC_SMPR1_SMP4_2 = 0x4000
ADC_SMPR1_SMP5_Pos = 0xF
ADC_SMPR1_SMP5_Msk = 0x38000
ADC_SMPR1_SMP5 = 0x38000
ADC_SMPR1_SMP5_0 = 0x8000
ADC_SMPR1_SMP5_1 = 0x10000
ADC_SMPR1_SMP5_2 = 0x20000
ADC_SMPR1_SMP6_Pos = 0x12
ADC_SMPR1_SMP6_Msk = 0x1C0000
ADC_SMPR1_SMP6 = 0x1C0000
ADC_SMPR1_SMP6_0 = 0x40000
ADC_SMPR1_SMP6_1 = 0x80000
ADC_SMPR1_SMP6_2 = 0x100000
ADC_SMPR1_SMP7_Pos = 0x15
ADC_SMPR1_SMP7_Msk = 0xE00000
ADC_SMPR1_SMP7 = 0xE00000
ADC_SMPR1_SMP7_0 = 0x200000
ADC_SMPR1_SMP7_1 = 0x400000
ADC_SMPR1_SMP7_2 = 0x800000
ADC_SMPR1_SMP8_Pos = 0x18
ADC_SMPR1_SMP8_Msk = 0x7000000
ADC_SMPR1_SMP8 = 0x7000000
ADC_SMPR1_SMP8_0 = 0x1000000
ADC_SMPR1_SMP8_1 = 0x2000000
ADC_SMPR1_SMP8_2 = 0x4000000
ADC_SMPR1_SMP9_Pos = 0x1B
ADC_SMPR1_SMP9_Msk = 0x38000000
ADC_SMPR1_SMP9 = 0x38000000
ADC_SMPR1_SMP9_0 = 0x8000000
ADC_SMPR1_SMP9_1 = 0x10000000
ADC_SMPR1_SMP9_2 = 0x20000000
ADC_SMPR2_SMP10_Pos = 0x0
ADC_SMPR2_SMP10_Msk = 0x7
ADC_SMPR2_SMP10 = 0x7
ADC_SMPR2_SMP10_0 = 0x1
ADC_SMPR2_SMP10_1 = 0x2
ADC_SMPR2_SMP10_2 = 0x4
ADC_SMPR2_SMP11_Pos = 0x3
ADC_SMPR2_SMP11_Msk = 0x38
ADC_SMPR2_SMP11 = 0x38
ADC_SMPR2_SMP11_0 = 0x8
ADC_SMPR2_SMP11_1 = 0x10
ADC_SMPR2_SMP11_2 = 0x20
ADC_SMPR2_SMP12_Pos = 0x6
ADC_SMPR2_SMP12_Msk = 0x1C0
ADC_SMPR2_SMP12 = 0x1C0
ADC_SMPR2_SMP12_0 = 0x40
ADC_SMPR2_SMP12_1 = 0x80
ADC_SMPR2_SMP12_2 = 0x100
ADC_SMPR2_SMP13_Pos = 0x9
ADC_SMPR2_SMP13_Msk = 0xE00
ADC_SMPR2_SMP13 = 0xE00
ADC_SMPR2_SMP13_0 = 0x200
ADC_SMPR2_SMP13_1 = 0x400
ADC_SMPR2_SMP13_2 = 0x800
ADC_SMPR2_SMP14_Pos = 0xC
ADC_SMPR2_SMP14_Msk = 0x7000
ADC_SMPR2_SMP14 = 0x7000
ADC_SMPR2_SMP14_0 = 0x1000
ADC_SMPR2_SMP14_1 = 0x2000
ADC_SMPR2_SMP14_2 = 0x4000
ADC_SMPR2_SMP15_Pos = 0xF
ADC_SMPR2_SMP15_Msk = 0x38000
ADC_SMPR2_SMP15 = 0x38000
ADC_SMPR2_SMP15_0 = 0x8000
ADC_SMPR2_SMP15_1 = 0x10000
ADC_SMPR2_SMP15_2 = 0x20000
ADC_SMPR2_SMP16_Pos = 0x12
ADC_SMPR2_SMP16_Msk = 0x1C0000
ADC_SMPR2_SMP16 = 0x1C0000
ADC_SMPR2_SMP16_0 = 0x40000
ADC_SMPR2_SMP16_1 = 0x80000
ADC_SMPR2_SMP16_2 = 0x100000
ADC_SMPR2_SMP17_Pos = 0x15
ADC_SMPR2_SMP17_Msk = 0xE00000
ADC_SMPR2_SMP17 = 0xE00000
ADC_SMPR2_SMP17_0 = 0x200000
ADC_SMPR2_SMP17_1 = 0x400000
ADC_SMPR2_SMP17_2 = 0x800000
ADC_SMPR2_SMP18_Pos = 0x18
ADC_SMPR2_SMP18_Msk = 0x7000000
ADC_SMPR2_SMP18 = 0x7000000
ADC_SMPR2_SMP18_0 = 0x1000000
ADC_SMPR2_SMP18_1 = 0x2000000
ADC_SMPR2_SMP18_2 = 0x4000000
ADC_SMPR2_SMP19_Pos = 0x1B
ADC_SMPR2_SMP19_Msk = 0x38000000
ADC_SMPR2_SMP19 = 0x38000000
ADC_SMPR2_SMP19_0 = 0x8000000
ADC_SMPR2_SMP19_1 = 0x10000000
ADC_SMPR2_SMP19_2 = 0x20000000
ADC_PCSEL_PCSEL_Pos = 0x0
ADC_PCSEL_PCSEL_Msk = 0xFFFFF
ADC_PCSEL_PCSEL = 0xFFFFF
ADC_PCSEL_PCSEL_0 = 0x1
ADC_PCSEL_PCSEL_1 = 0x2
ADC_PCSEL_PCSEL_2 = 0x4
ADC_PCSEL_PCSEL_3 = 0x8
ADC_PCSEL_PCSEL_4 = 0x10
ADC_PCSEL_PCSEL_5 = 0x20
ADC_PCSEL_PCSEL_6 = 0x40
ADC_PCSEL_PCSEL_7 = 0x80
ADC_PCSEL_PCSEL_8 = 0x100
ADC_PCSEL_PCSEL_9 = 0x200
ADC_PCSEL_PCSEL_10 = 0x400
ADC_PCSEL_PCSEL_11 = 0x800
ADC_PCSEL_PCSEL_12 = 0x1000
ADC_PCSEL_PCSEL_13 = 0x2000
ADC_PCSEL_PCSEL_14 = 0x4000
ADC_PCSEL_PCSEL_15 = 0x8000
ADC_PCSEL_PCSEL_16 = 0x10000
ADC_PCSEL_PCSEL_17 = 0x20000
ADC_PCSEL_PCSEL_18 = 0x40000
ADC_PCSEL_PCSEL_19 = 0x80000
ADC_LTR_LT_Pos = 0x0
ADC_LTR_LT_Msk = 0x3FFFFFF
ADC_LTR_LT = 0x3FFFFFF
ADC_HTR_HT_Pos = 0x0
ADC_HTR_HT_Msk = 0x3FFFFFF
ADC_HTR_HT = 0x3FFFFFF
ADC_SQR1_L_Pos = 0x0
ADC_SQR1_L_Msk = 0xF
ADC_SQR1_L = 0xF
ADC_SQR1_L_0 = 0x1
ADC_SQR1_L_1 = 0x2
ADC_SQR1_L_2 = 0x4
ADC_SQR1_L_3 = 0x8
ADC_SQR1_SQ1_Pos = 0x6
ADC_SQR1_SQ1_Msk = 0x7C0
ADC_SQR1_SQ1 = 0x7C0
ADC_SQR1_SQ1_0 = 0x40
ADC_SQR1_SQ1_1 = 0x80
ADC_SQR1_SQ1_2 = 0x100
ADC_SQR1_SQ1_3 = 0x200
ADC_SQR1_SQ1_4 = 0x400
ADC_SQR1_SQ2_Pos = 0xC
ADC_SQR1_SQ2_Msk = 0x1F000
ADC_SQR1_SQ2 = 0x1F000
ADC_SQR1_SQ2_0 = 0x1000
ADC_SQR1_SQ2_1 = 0x2000
ADC_SQR1_SQ2_2 = 0x4000
ADC_SQR1_SQ2_3 = 0x8000
ADC_SQR1_SQ2_4 = 0x10000
ADC_SQR1_SQ3_Pos = 0x12
ADC_SQR1_SQ3_Msk = 0x7C0000
ADC_SQR1_SQ3 = 0x7C0000
ADC_SQR1_SQ3_0 = 0x40000
ADC_SQR1_SQ3_1 = 0x80000
ADC_SQR1_SQ3_2 = 0x100000
ADC_SQR1_SQ3_3 = 0x200000
ADC_SQR1_SQ3_4 = 0x400000
ADC_SQR1_SQ4_Pos = 0x18
ADC_SQR1_SQ4_Msk = 0x1F000000
ADC_SQR1_SQ4 = 0x1F000000
ADC_SQR1_SQ4_0 = 0x1000000
ADC_SQR1_SQ4_1 = 0x2000000
ADC_SQR1_SQ4_2 = 0x4000000
ADC_SQR1_SQ4_3 = 0x8000000
ADC_SQR1_SQ4_4 = 0x10000000
ADC_SQR2_SQ5_Pos = 0x0
ADC_SQR2_SQ5_Msk = 0x1F
ADC_SQR2_SQ5 = 0x1F
ADC_SQR2_SQ5_0 = 0x1
ADC_SQR2_SQ5_1 = 0x2
ADC_SQR2_SQ5_2 = 0x4
ADC_SQR2_SQ5_3 = 0x8
ADC_SQR2_SQ5_4 = 0x10
ADC_SQR2_SQ6_Pos = 0x6
ADC_SQR2_SQ6_Msk = 0x7C0
ADC_SQR2_SQ6 = 0x7C0
ADC_SQR2_SQ6_0 = 0x40
ADC_SQR2_SQ6_1 = 0x80
ADC_SQR2_SQ6_2 = 0x100
ADC_SQR2_SQ6_3 = 0x200
ADC_SQR2_SQ6_4 = 0x400
ADC_SQR2_SQ7_Pos = 0xC
ADC_SQR2_SQ7_Msk = 0x1F000
ADC_SQR2_SQ7 = 0x1F000
ADC_SQR2_SQ7_0 = 0x1000
ADC_SQR2_SQ7_1 = 0x2000
ADC_SQR2_SQ7_2 = 0x4000
ADC_SQR2_SQ7_3 = 0x8000
ADC_SQR2_SQ7_4 = 0x10000
ADC_SQR2_SQ8_Pos = 0x12
ADC_SQR2_SQ8_Msk = 0x7C0000
ADC_SQR2_SQ8 = 0x7C0000
ADC_SQR2_SQ8_0 = 0x40000
ADC_SQR2_SQ8_1 = 0x80000
ADC_SQR2_SQ8_2 = 0x100000
ADC_SQR2_SQ8_3 = 0x200000
ADC_SQR2_SQ8_4 = 0x400000
ADC_SQR2_SQ9_Pos = 0x18
ADC_SQR2_SQ9_Msk = 0x1F000000
ADC_SQR2_SQ9 = 0x1F000000
ADC_SQR2_SQ9_0 = 0x1000000
ADC_SQR2_SQ9_1 = 0x2000000
ADC_SQR2_SQ9_2 = 0x4000000
ADC_SQR2_SQ9_3 = 0x8000000
ADC_SQR2_SQ9_4 = 0x10000000
ADC_SQR3_SQ10_Pos = 0x0
ADC_SQR3_SQ10_Msk = 0x1F
ADC_SQR3_SQ10 = 0x1F
ADC_SQR3_SQ10_0 = 0x1
ADC_SQR3_SQ10_1 = 0x2
ADC_SQR3_SQ10_2 = 0x4
ADC_SQR3_SQ10_3 = 0x8
ADC_SQR3_SQ10_4 = 0x10
ADC_SQR3_SQ11_Pos = 0x6
ADC_SQR3_SQ11_Msk = 0x7C0
ADC_SQR3_SQ11 = 0x7C0
ADC_SQR3_SQ11_0 = 0x40
ADC_SQR3_SQ11_1 = 0x80
ADC_SQR3_SQ11_2 = 0x100
ADC_SQR3_SQ11_3 = 0x200
ADC_SQR3_SQ11_4 = 0x400
ADC_SQR3_SQ12_Pos = 0xC
ADC_SQR3_SQ12_Msk = 0x1F000
ADC_SQR3_SQ12 = 0x1F000
ADC_SQR3_SQ12_0 = 0x1000
ADC_SQR3_SQ12_1 = 0x2000
ADC_SQR3_SQ12_2 = 0x4000
ADC_SQR3_SQ12_3 = 0x8000
ADC_SQR3_SQ12_4 = 0x10000
ADC_SQR3_SQ13_Pos = 0x12
ADC_SQR3_SQ13_Msk = 0x7C0000
ADC_SQR3_SQ13 = 0x7C0000
ADC_SQR3_SQ13_0 = 0x40000
ADC_SQR3_SQ13_1 = 0x80000
ADC_SQR3_SQ13_2 = 0x100000
ADC_SQR3_SQ13_3 = 0x200000
ADC_SQR3_SQ13_4 = 0x400000
ADC_SQR3_SQ14_Pos = 0x18
ADC_SQR3_SQ14_Msk = 0x1F000000
ADC_SQR3_SQ14 = 0x1F000000
ADC_SQR3_SQ14_0 = 0x1000000
ADC_SQR3_SQ14_1 = 0x2000000
ADC_SQR3_SQ14_2 = 0x4000000
ADC_SQR3_SQ14_3 = 0x8000000
ADC_SQR3_SQ14_4 = 0x10000000
ADC_SQR4_SQ15_Pos = 0x0
ADC_SQR4_SQ15_Msk = 0x1F
ADC_SQR4_SQ15 = 0x1F
ADC_SQR4_SQ15_0 = 0x1
ADC_SQR4_SQ15_1 = 0x2
ADC_SQR4_SQ15_2 = 0x4
ADC_SQR4_SQ15_3 = 0x8
ADC_SQR4_SQ15_4 = 0x10
ADC_SQR4_SQ16_Pos = 0x6
ADC_SQR4_SQ16_Msk = 0x7C0
ADC_SQR4_SQ16 = 0x7C0
ADC_SQR4_SQ16_0 = 0x40
ADC_SQR4_SQ16_1 = 0x80
ADC_SQR4_SQ16_2 = 0x100
ADC_SQR4_SQ16_3 = 0x200
ADC_SQR4_SQ16_4 = 0x400
ADC_DR_RDATA_Pos = 0x0
ADC_DR_RDATA_Msk = 0xFFFFFFFF
ADC_DR_RDATA = 0xFFFFFFFF
ADC_JSQR_JL_Pos = 0x0
ADC_JSQR_JL_Msk = 0x3
ADC_JSQR_JL = 0x3
ADC_JSQR_JL_0 = 0x1
ADC_JSQR_JL_1 = 0x2
ADC_JSQR_JEXTSEL_Pos = 0x2
ADC_JSQR_JEXTSEL_Msk = 0x7C
ADC_JSQR_JEXTSEL = 0x7C
ADC_JSQR_JEXTSEL_0 = 0x4
ADC_JSQR_JEXTSEL_1 = 0x8
ADC_JSQR_JEXTSEL_2 = 0x10
ADC_JSQR_JEXTSEL_3 = 0x20
ADC_JSQR_JEXTSEL_4 = 0x40
ADC_JSQR_JEXTEN_Pos = 0x7
ADC_JSQR_JEXTEN_Msk = 0x180
ADC_JSQR_JEXTEN = 0x180
ADC_JSQR_JEXTEN_0 = 0x80
ADC_JSQR_JEXTEN_1 = 0x100
ADC_JSQR_JSQ1_Pos = 0x9
ADC_JSQR_JSQ1_Msk = 0x3E00
ADC_JSQR_JSQ1 = 0x3E00
ADC_JSQR_JSQ1_0 = 0x200
ADC_JSQR_JSQ1_1 = 0x400
ADC_JSQR_JSQ1_2 = 0x800
ADC_JSQR_JSQ1_3 = 0x1000
ADC_JSQR_JSQ1_4 = 0x2000
ADC_JSQR_JSQ2_Pos = 0xF
ADC_JSQR_JSQ2_Msk = 0xF8000
ADC_JSQR_JSQ2 = 0xF8000
ADC_JSQR_JSQ2_0 = 0x8000
ADC_JSQR_JSQ2_1 = 0x10000
ADC_JSQR_JSQ2_2 = 0x20000
ADC_JSQR_JSQ2_3 = 0x40000
ADC_JSQR_JSQ2_4 = 0x80000
ADC_JSQR_JSQ3_Pos = 0x15
ADC_JSQR_JSQ3_Msk = 0x3E00000
ADC_JSQR_JSQ3 = 0x3E00000
ADC_JSQR_JSQ3_0 = 0x200000
ADC_JSQR_JSQ3_1 = 0x400000
ADC_JSQR_JSQ3_2 = 0x800000
ADC_JSQR_JSQ3_3 = 0x1000000
ADC_JSQR_JSQ3_4 = 0x2000000
ADC_JSQR_JSQ4_Pos = 0x1B
ADC_JSQR_JSQ4_Msk = 0xF8000000
ADC_JSQR_JSQ4 = 0xF8000000
ADC_JSQR_JSQ4_0 = 0x8000000
ADC_JSQR_JSQ4_1 = 0x10000000
ADC_JSQR_JSQ4_2 = 0x20000000
ADC_JSQR_JSQ4_3 = 0x40000000
ADC_JSQR_JSQ4_4 = 0x80000000
ADC_OFR1_OFFSET1_Pos = 0x0
ADC_OFR1_OFFSET1_Msk = 0x3FFFFFF
ADC_OFR1_OFFSET1 = 0x3FFFFFF
ADC_OFR1_OFFSET1_0 = 0x1
ADC_OFR1_OFFSET1_1 = 0x2
ADC_OFR1_OFFSET1_2 = 0x4
ADC_OFR1_OFFSET1_3 = 0x8
ADC_OFR1_OFFSET1_4 = 0x10
ADC_OFR1_OFFSET1_5 = 0x20
ADC_OFR1_OFFSET1_6 = 0x40
ADC_OFR1_OFFSET1_7 = 0x80
ADC_OFR1_OFFSET1_8 = 0x100
ADC_OFR1_OFFSET1_9 = 0x200
ADC_OFR1_OFFSET1_10 = 0x400
ADC_OFR1_OFFSET1_11 = 0x800
ADC_OFR1_OFFSET1_12 = 0x1000
ADC_OFR1_OFFSET1_13 = 0x2000
ADC_OFR1_OFFSET1_14 = 0x4000
ADC_OFR1_OFFSET1_15 = 0x8000
ADC_OFR1_OFFSET1_16 = 0x10000
ADC_OFR1_OFFSET1_17 = 0x20000
ADC_OFR1_OFFSET1_18 = 0x40000
ADC_OFR1_OFFSET1_19 = 0x80000
ADC_OFR1_OFFSET1_20 = 0x100000
ADC_OFR1_OFFSET1_21 = 0x200000
ADC_OFR1_OFFSET1_22 = 0x400000
ADC_OFR1_OFFSET1_23 = 0x800000
ADC_OFR1_OFFSET1_24 = 0x1000000
ADC_OFR1_OFFSET1_25 = 0x2000000
ADC_OFR1_OFFSET1_CH_Pos = 0x1A
ADC_OFR1_OFFSET1_CH_Msk = 0x7C000000
ADC_OFR1_OFFSET1_CH = 0x7C000000
ADC_OFR1_OFFSET1_CH_0 = 0x4000000
ADC_OFR1_OFFSET1_CH_1 = 0x8000000
ADC_OFR1_OFFSET1_CH_2 = 0x10000000
ADC_OFR1_OFFSET1_CH_3 = 0x20000000
ADC_OFR1_OFFSET1_CH_4 = 0x40000000
ADC_OFR1_SSATE_Pos = 0x1F
ADC_OFR1_SSATE_Msk = 0x80000000
ADC_OFR1_SSATE = 0x80000000
ADC_OFR2_OFFSET2_Pos = 0x0
ADC_OFR2_OFFSET2_Msk = 0x3FFFFFF
ADC_OFR2_OFFSET2 = 0x3FFFFFF
ADC_OFR2_OFFSET2_0 = 0x1
ADC_OFR2_OFFSET2_1 = 0x2
ADC_OFR2_OFFSET2_2 = 0x4
ADC_OFR2_OFFSET2_3 = 0x8
ADC_OFR2_OFFSET2_4 = 0x10
ADC_OFR2_OFFSET2_5 = 0x20
ADC_OFR2_OFFSET2_6 = 0x40
ADC_OFR2_OFFSET2_7 = 0x80
ADC_OFR2_OFFSET2_8 = 0x100
ADC_OFR2_OFFSET2_9 = 0x200
ADC_OFR2_OFFSET2_10 = 0x400
ADC_OFR2_OFFSET2_11 = 0x800
ADC_OFR2_OFFSET2_12 = 0x1000
ADC_OFR2_OFFSET2_13 = 0x2000
ADC_OFR2_OFFSET2_14 = 0x4000
ADC_OFR2_OFFSET2_15 = 0x8000
ADC_OFR2_OFFSET2_16 = 0x10000
ADC_OFR2_OFFSET2_17 = 0x20000
ADC_OFR2_OFFSET2_18 = 0x40000
ADC_OFR2_OFFSET2_19 = 0x80000
ADC_OFR2_OFFSET2_20 = 0x100000
ADC_OFR2_OFFSET2_21 = 0x200000
ADC_OFR2_OFFSET2_22 = 0x400000
ADC_OFR2_OFFSET2_23 = 0x800000
ADC_OFR2_OFFSET2_24 = 0x1000000
ADC_OFR2_OFFSET2_25 = 0x2000000
ADC_OFR2_OFFSET2_CH_Pos = 0x1A
ADC_OFR2_OFFSET2_CH_Msk = 0x7C000000
ADC_OFR2_OFFSET2_CH = 0x7C000000
ADC_OFR2_OFFSET2_CH_0 = 0x4000000
ADC_OFR2_OFFSET2_CH_1 = 0x8000000
ADC_OFR2_OFFSET2_CH_2 = 0x10000000
ADC_OFR2_OFFSET2_CH_3 = 0x20000000
ADC_OFR2_OFFSET2_CH_4 = 0x40000000
ADC_OFR2_SSATE_Pos = 0x1F
ADC_OFR2_SSATE_Msk = 0x80000000
ADC_OFR2_SSATE = 0x80000000
ADC_OFR3_OFFSET3_Pos = 0x0
ADC_OFR3_OFFSET3_Msk = 0x3FFFFFF
ADC_OFR3_OFFSET3 = 0x3FFFFFF
ADC_OFR3_OFFSET3_0 = 0x1
ADC_OFR3_OFFSET3_1 = 0x2
ADC_OFR3_OFFSET3_2 = 0x4
ADC_OFR3_OFFSET3_3 = 0x8
ADC_OFR3_OFFSET3_4 = 0x10
ADC_OFR3_OFFSET3_5 = 0x20
ADC_OFR3_OFFSET3_6 = 0x40
ADC_OFR3_OFFSET3_7 = 0x80
ADC_OFR3_OFFSET3_8 = 0x100
ADC_OFR3_OFFSET3_9 = 0x200
ADC_OFR3_OFFSET3_10 = 0x400
ADC_OFR3_OFFSET3_11 = 0x800
ADC_OFR3_OFFSET3_12 = 0x1000
ADC_OFR3_OFFSET3_13 = 0x2000
ADC_OFR3_OFFSET3_14 = 0x4000
ADC_OFR3_OFFSET3_15 = 0x8000
ADC_OFR3_OFFSET3_16 = 0x10000
ADC_OFR3_OFFSET3_17 = 0x20000
ADC_OFR3_OFFSET3_18 = 0x40000
ADC_OFR3_OFFSET3_19 = 0x80000
ADC_OFR3_OFFSET3_20 = 0x100000
ADC_OFR3_OFFSET3_21 = 0x200000
ADC_OFR3_OFFSET3_22 = 0x400000
ADC_OFR3_OFFSET3_23 = 0x800000
ADC_OFR3_OFFSET3_24 = 0x1000000
ADC_OFR3_OFFSET3_25 = 0x2000000
ADC_OFR3_OFFSET3_CH_Pos = 0x1A
ADC_OFR3_OFFSET3_CH_Msk = 0x7C000000
ADC_OFR3_OFFSET3_CH = 0x7C000000
ADC_OFR3_OFFSET3_CH_0 = 0x4000000
ADC_OFR3_OFFSET3_CH_1 = 0x8000000
ADC_OFR3_OFFSET3_CH_2 = 0x10000000
ADC_OFR3_OFFSET3_CH_3 = 0x20000000
ADC_OFR3_OFFSET3_CH_4 = 0x40000000
ADC_OFR3_SSATE_Pos = 0x1F
ADC_OFR3_SSATE_Msk = 0x80000000
ADC_OFR3_SSATE = 0x80000000
ADC_OFR4_OFFSET4_Pos = 0x0
ADC_OFR4_OFFSET4_Msk = 0x3FFFFFF
ADC_OFR4_OFFSET4 = 0x3FFFFFF
ADC_OFR4_OFFSET4_0 = 0x1
ADC_OFR4_OFFSET4_1 = 0x2
ADC_OFR4_OFFSET4_2 = 0x4
ADC_OFR4_OFFSET4_3 = 0x8
ADC_OFR4_OFFSET4_4 = 0x10
ADC_OFR4_OFFSET4_5 = 0x20
ADC_OFR4_OFFSET4_6 = 0x40
ADC_OFR4_OFFSET4_7 = 0x80
ADC_OFR4_OFFSET4_8 = 0x100
ADC_OFR4_OFFSET4_9 = 0x200
ADC_OFR4_OFFSET4_10 = 0x400
ADC_OFR4_OFFSET4_11 = 0x800
ADC_OFR4_OFFSET4_12 = 0x1000
ADC_OFR4_OFFSET4_13 = 0x2000
ADC_OFR4_OFFSET4_14 = 0x4000
ADC_OFR4_OFFSET4_15 = 0x8000
ADC_OFR4_OFFSET4_16 = 0x10000
ADC_OFR4_OFFSET4_17 = 0x20000
ADC_OFR4_OFFSET4_18 = 0x40000
ADC_OFR4_OFFSET4_19 = 0x80000
ADC_OFR4_OFFSET4_20 = 0x100000
ADC_OFR4_OFFSET4_21 = 0x200000
ADC_OFR4_OFFSET4_22 = 0x400000
ADC_OFR4_OFFSET4_23 = 0x800000
ADC_OFR4_OFFSET4_24 = 0x1000000
ADC_OFR4_OFFSET4_25 = 0x2000000
ADC_OFR4_OFFSET4_CH_Pos = 0x1A
ADC_OFR4_OFFSET4_CH_Msk = 0x7C000000
ADC_OFR4_OFFSET4_CH = 0x7C000000
ADC_OFR4_OFFSET4_CH_0 = 0x4000000
ADC_OFR4_OFFSET4_CH_1 = 0x8000000
ADC_OFR4_OFFSET4_CH_2 = 0x10000000
ADC_OFR4_OFFSET4_CH_3 = 0x20000000
ADC_OFR4_OFFSET4_CH_4 = 0x40000000
ADC_OFR4_SSATE_Pos = 0x1F
ADC_OFR4_SSATE_Msk = 0x80000000
ADC_OFR4_SSATE = 0x80000000
ADC_JDR1_JDATA_Pos = 0x0
ADC_JDR1_JDATA_Msk = 0xFFFFFFFF
ADC_JDR1_JDATA = 0xFFFFFFFF
ADC_JDR1_JDATA_0 = 0x1
ADC_JDR1_JDATA_1 = 0x2
ADC_JDR1_JDATA_2 = 0x4
ADC_JDR1_JDATA_3 = 0x8
ADC_JDR1_JDATA_4 = 0x10
ADC_JDR1_JDATA_5 = 0x20
ADC_JDR1_JDATA_6 = 0x40
ADC_JDR1_JDATA_7 = 0x80
ADC_JDR1_JDATA_8 = 0x100
ADC_JDR1_JDATA_9 = 0x200
ADC_JDR1_JDATA_10 = 0x400
ADC_JDR1_JDATA_11 = 0x800
ADC_JDR1_JDATA_12 = 0x1000
ADC_JDR1_JDATA_13 = 0x2000
ADC_JDR1_JDATA_14 = 0x4000
ADC_JDR1_JDATA_15 = 0x8000
ADC_JDR1_JDATA_16 = 0x10000
ADC_JDR1_JDATA_17 = 0x20000
ADC_JDR1_JDATA_18 = 0x40000
ADC_JDR1_JDATA_19 = 0x80000
ADC_JDR1_JDATA_20 = 0x100000
ADC_JDR1_JDATA_21 = 0x200000
ADC_JDR1_JDATA_22 = 0x400000
ADC_JDR1_JDATA_23 = 0x800000
ADC_JDR1_JDATA_24 = 0x1000000
ADC_JDR1_JDATA_25 = 0x2000000
ADC_JDR1_JDATA_26 = 0x4000000
ADC_JDR1_JDATA_27 = 0x8000000
ADC_JDR1_JDATA_28 = 0x10000000
ADC_JDR1_JDATA_29 = 0x20000000
ADC_JDR1_JDATA_30 = 0x40000000
ADC_JDR1_JDATA_31 = 0x80000000
ADC_JDR2_JDATA_Pos = 0x0
ADC_JDR2_JDATA_Msk = 0xFFFFFFFF
ADC_JDR2_JDATA = 0xFFFFFFFF
ADC_JDR2_JDATA_0 = 0x1
ADC_JDR2_JDATA_1 = 0x2
ADC_JDR2_JDATA_2 = 0x4
ADC_JDR2_JDATA_3 = 0x8
ADC_JDR2_JDATA_4 = 0x10
ADC_JDR2_JDATA_5 = 0x20
ADC_JDR2_JDATA_6 = 0x40
ADC_JDR2_JDATA_7 = 0x80
ADC_JDR2_JDATA_8 = 0x100
ADC_JDR2_JDATA_9 = 0x200
ADC_JDR2_JDATA_10 = 0x400
ADC_JDR2_JDATA_11 = 0x800
ADC_JDR2_JDATA_12 = 0x1000
ADC_JDR2_JDATA_13 = 0x2000
ADC_JDR2_JDATA_14 = 0x4000
ADC_JDR2_JDATA_15 = 0x8000
ADC_JDR2_JDATA_16 = 0x10000
ADC_JDR2_JDATA_17 = 0x20000
ADC_JDR2_JDATA_18 = 0x40000
ADC_JDR2_JDATA_19 = 0x80000
ADC_JDR2_JDATA_20 = 0x100000
ADC_JDR2_JDATA_21 = 0x200000
ADC_JDR2_JDATA_22 = 0x400000
ADC_JDR2_JDATA_23 = 0x800000
ADC_JDR2_JDATA_24 = 0x1000000
ADC_JDR2_JDATA_25 = 0x2000000
ADC_JDR2_JDATA_26 = 0x4000000
ADC_JDR2_JDATA_27 = 0x8000000
ADC_JDR2_JDATA_28 = 0x10000000
ADC_JDR2_JDATA_29 = 0x20000000
ADC_JDR2_JDATA_30 = 0x40000000
ADC_JDR2_JDATA_31 = 0x80000000
ADC_JDR3_JDATA_Pos = 0x0
ADC_JDR3_JDATA_Msk = 0xFFFFFFFF
ADC_JDR3_JDATA = 0xFFFFFFFF
ADC_JDR3_JDATA_0 = 0x1
ADC_JDR3_JDATA_1 = 0x2
ADC_JDR3_JDATA_2 = 0x4
ADC_JDR3_JDATA_3 = 0x8
ADC_JDR3_JDATA_4 = 0x10
ADC_JDR3_JDATA_5 = 0x20
ADC_JDR3_JDATA_6 = 0x40
ADC_JDR3_JDATA_7 = 0x80
ADC_JDR3_JDATA_8 = 0x100
ADC_JDR3_JDATA_9 = 0x200
ADC_JDR3_JDATA_10 = 0x400
ADC_JDR3_JDATA_11 = 0x800
ADC_JDR3_JDATA_12 = 0x1000
ADC_JDR3_JDATA_13 = 0x2000
ADC_JDR3_JDATA_14 = 0x4000
ADC_JDR3_JDATA_15 = 0x8000
ADC_JDR3_JDATA_16 = 0x10000
ADC_JDR3_JDATA_17 = 0x20000
ADC_JDR3_JDATA_18 = 0x40000
ADC_JDR3_JDATA_19 = 0x80000
ADC_JDR3_JDATA_20 = 0x100000
ADC_JDR3_JDATA_21 = 0x200000
ADC_JDR3_JDATA_22 = 0x400000
ADC_JDR3_JDATA_23 = 0x800000
ADC_JDR3_JDATA_24 = 0x1000000
ADC_JDR3_JDATA_25 = 0x2000000
ADC_JDR3_JDATA_26 = 0x4000000
ADC_JDR3_JDATA_27 = 0x8000000
ADC_JDR3_JDATA_28 = 0x10000000
ADC_JDR3_JDATA_29 = 0x20000000
ADC_JDR3_JDATA_30 = 0x40000000
ADC_JDR3_JDATA_31 = 0x80000000
ADC_JDR4_JDATA_Pos = 0x0
ADC_JDR4_JDATA_Msk = 0xFFFFFFFF
ADC_JDR4_JDATA = 0xFFFFFFFF
ADC_JDR4_JDATA_0 = 0x1
ADC_JDR4_JDATA_1 = 0x2
ADC_JDR4_JDATA_2 = 0x4
ADC_JDR4_JDATA_3 = 0x8
ADC_JDR4_JDATA_4 = 0x10
ADC_JDR4_JDATA_5 = 0x20
ADC_JDR4_JDATA_6 = 0x40
ADC_JDR4_JDATA_7 = 0x80
ADC_JDR4_JDATA_8 = 0x100
ADC_JDR4_JDATA_9 = 0x200
ADC_JDR4_JDATA_10 = 0x400
ADC_JDR4_JDATA_11 = 0x800
ADC_JDR4_JDATA_12 = 0x1000
ADC_JDR4_JDATA_13 = 0x2000
ADC_JDR4_JDATA_14 = 0x4000
ADC_JDR4_JDATA_15 = 0x8000
ADC_JDR4_JDATA_16 = 0x10000
ADC_JDR4_JDATA_17 = 0x20000
ADC_JDR4_JDATA_18 = 0x40000
ADC_JDR4_JDATA_19 = 0x80000
ADC_JDR4_JDATA_20 = 0x100000
ADC_JDR4_JDATA_21 = 0x200000
ADC_JDR4_JDATA_22 = 0x400000
ADC_JDR4_JDATA_23 = 0x800000
ADC_JDR4_JDATA_24 = 0x1000000
ADC_JDR4_JDATA_25 = 0x2000000
ADC_JDR4_JDATA_26 = 0x4000000
ADC_JDR4_JDATA_27 = 0x8000000
ADC_JDR4_JDATA_28 = 0x10000000
ADC_JDR4_JDATA_29 = 0x20000000
ADC_JDR4_JDATA_30 = 0x40000000
ADC_JDR4_JDATA_31 = 0x80000000
ADC_AWD2CR_AWD2CH_Pos = 0x0
ADC_AWD2CR_AWD2CH_Msk = 0xFFFFF
ADC_AWD2CR_AWD2CH = 0xFFFFF
ADC_AWD2CR_AWD2CH_0 = 0x1
ADC_AWD2CR_AWD2CH_1 = 0x2
ADC_AWD2CR_AWD2CH_2 = 0x4
ADC_AWD2CR_AWD2CH_3 = 0x8
ADC_AWD2CR_AWD2CH_4 = 0x10
ADC_AWD2CR_AWD2CH_5 = 0x20
ADC_AWD2CR_AWD2CH_6 = 0x40
ADC_AWD2CR_AWD2CH_7 = 0x80
ADC_AWD2CR_AWD2CH_8 = 0x100
ADC_AWD2CR_AWD2CH_9 = 0x200
ADC_AWD2CR_AWD2CH_10 = 0x400
ADC_AWD2CR_AWD2CH_11 = 0x800
ADC_AWD2CR_AWD2CH_12 = 0x1000
ADC_AWD2CR_AWD2CH_13 = 0x2000
ADC_AWD2CR_AWD2CH_14 = 0x4000
ADC_AWD2CR_AWD2CH_15 = 0x8000
ADC_AWD2CR_AWD2CH_16 = 0x10000
ADC_AWD2CR_AWD2CH_17 = 0x20000
ADC_AWD2CR_AWD2CH_18 = 0x40000
ADC_AWD2CR_AWD2CH_19 = 0x80000
ADC_AWD3CR_AWD3CH_Pos = 0x0
ADC_AWD3CR_AWD3CH_Msk = 0xFFFFF
ADC_AWD3CR_AWD3CH = 0xFFFFF
ADC_AWD3CR_AWD3CH_0 = 0x1
ADC_AWD3CR_AWD3CH_1 = 0x2
ADC_AWD3CR_AWD3CH_2 = 0x4
ADC_AWD3CR_AWD3CH_3 = 0x8
ADC_AWD3CR_AWD3CH_4 = 0x10
ADC_AWD3CR_AWD3CH_5 = 0x20
ADC_AWD3CR_AWD3CH_6 = 0x40
ADC_AWD3CR_AWD3CH_7 = 0x80
ADC_AWD3CR_AWD3CH_8 = 0x100
ADC_AWD3CR_AWD3CH_9 = 0x200
ADC_AWD3CR_AWD3CH_10 = 0x400
ADC_AWD3CR_AWD3CH_11 = 0x800
ADC_AWD3CR_AWD3CH_12 = 0x1000
ADC_AWD3CR_AWD3CH_13 = 0x2000
ADC_AWD3CR_AWD3CH_14 = 0x4000
ADC_AWD3CR_AWD3CH_15 = 0x8000
ADC_AWD3CR_AWD3CH_16 = 0x10000
ADC_AWD3CR_AWD3CH_17 = 0x20000
ADC_AWD3CR_AWD3CH_18 = 0x40000
ADC_AWD3CR_AWD3CH_19 = 0x80000
ADC_DIFSEL_DIFSEL_Pos = 0x0
ADC_DIFSEL_DIFSEL_Msk = 0xFFFFF
ADC_DIFSEL_DIFSEL = 0xFFFFF
ADC_DIFSEL_DIFSEL_0 = 0x1
ADC_DIFSEL_DIFSEL_1 = 0x2
ADC_DIFSEL_DIFSEL_2 = 0x4
ADC_DIFSEL_DIFSEL_3 = 0x8
ADC_DIFSEL_DIFSEL_4 = 0x10
ADC_DIFSEL_DIFSEL_5 = 0x20
ADC_DIFSEL_DIFSEL_6 = 0x40
ADC_DIFSEL_DIFSEL_7 = 0x80
ADC_DIFSEL_DIFSEL_8 = 0x100
ADC_DIFSEL_DIFSEL_9 = 0x200
ADC_DIFSEL_DIFSEL_10 = 0x400
ADC_DIFSEL_DIFSEL_11 = 0x800
ADC_DIFSEL_DIFSEL_12 = 0x1000
ADC_DIFSEL_DIFSEL_13 = 0x2000
ADC_DIFSEL_DIFSEL_14 = 0x4000
ADC_DIFSEL_DIFSEL_15 = 0x8000
ADC_DIFSEL_DIFSEL_16 = 0x10000
ADC_DIFSEL_DIFSEL_17 = 0x20000
ADC_DIFSEL_DIFSEL_18 = 0x40000
ADC_DIFSEL_DIFSEL_19 = 0x80000
ADC_CALFACT_CALFACT_S_Pos = 0x0
ADC_CALFACT_CALFACT_S_Msk = 0x7FF
ADC_CALFACT_CALFACT_S = 0x7FF
ADC_CALFACT_CALFACT_S_0 = 0x1
ADC_CALFACT_CALFACT_S_1 = 0x2
ADC_CALFACT_CALFACT_S_2 = 0x4
ADC_CALFACT_CALFACT_S_3 = 0x8
ADC_CALFACT_CALFACT_S_4 = 0x10
ADC_CALFACT_CALFACT_S_5 = 0x20
ADC_CALFACT_CALFACT_S_6 = 0x40
ADC_CALFACT_CALFACT_S_7 = 0x80
ADC_CALFACT_CALFACT_S_8 = 0x100
ADC_CALFACT_CALFACT_S_9 = 0x200
ADC_CALFACT_CALFACT_S_10 = 0x400
ADC_CALFACT_CALFACT_D_Pos = 0x10
ADC_CALFACT_CALFACT_D_Msk = 0x7FF0000
ADC_CALFACT_CALFACT_D = 0x7FF0000
ADC_CALFACT_CALFACT_D_0 = 0x10000
ADC_CALFACT_CALFACT_D_1 = 0x20000
ADC_CALFACT_CALFACT_D_2 = 0x40000
ADC_CALFACT_CALFACT_D_3 = 0x80000
ADC_CALFACT_CALFACT_D_4 = 0x100000
ADC_CALFACT_CALFACT_D_5 = 0x200000
ADC_CALFACT_CALFACT_D_6 = 0x400000
ADC_CALFACT_CALFACT_D_7 = 0x800000
ADC_CALFACT_CALFACT_D_8 = 0x1000000
ADC_CALFACT_CALFACT_D_9 = 0x2000000
ADC_CALFACT_CALFACT_D_10 = 0x4000000
ADC_CALFACT2_LINCALFACT_Pos = 0x0
ADC_CALFACT2_LINCALFACT_Msk = 0x3FFFFFFF
ADC_CALFACT2_LINCALFACT = 0x3FFFFFFF
ADC_CALFACT2_LINCALFACT_0 = 0x1
ADC_CALFACT2_LINCALFACT_1 = 0x2
ADC_CALFACT2_LINCALFACT_2 = 0x4
ADC_CALFACT2_LINCALFACT_3 = 0x8
ADC_CALFACT2_LINCALFACT_4 = 0x10
ADC_CALFACT2_LINCALFACT_5 = 0x20
ADC_CALFACT2_LINCALFACT_6 = 0x40
ADC_CALFACT2_LINCALFACT_7 = 0x80
ADC_CALFACT2_LINCALFACT_8 = 0x100
ADC_CALFACT2_LINCALFACT_9 = 0x200
ADC_CALFACT2_LINCALFACT_10 = 0x400
ADC_CALFACT2_LINCALFACT_11 = 0x800
ADC_CALFACT2_LINCALFACT_12 = 0x1000
ADC_CALFACT2_LINCALFACT_13 = 0x2000
ADC_CALFACT2_LINCALFACT_14 = 0x4000
ADC_CALFACT2_LINCALFACT_15 = 0x8000
ADC_CALFACT2_LINCALFACT_16 = 0x10000
ADC_CALFACT2_LINCALFACT_17 = 0x20000
ADC_CALFACT2_LINCALFACT_18 = 0x40000
ADC_CALFACT2_LINCALFACT_19 = 0x80000
ADC_CALFACT2_LINCALFACT_20 = 0x100000
ADC_CALFACT2_LINCALFACT_21 = 0x200000
ADC_CALFACT2_LINCALFACT_22 = 0x400000
ADC_CALFACT2_LINCALFACT_23 = 0x800000
ADC_CALFACT2_LINCALFACT_24 = 0x1000000
ADC_CALFACT2_LINCALFACT_25 = 0x2000000
ADC_CALFACT2_LINCALFACT_26 = 0x4000000
ADC_CALFACT2_LINCALFACT_27 = 0x8000000
ADC_CALFACT2_LINCALFACT_28 = 0x10000000
ADC_CALFACT2_LINCALFACT_29 = 0x20000000
ADC_CSR_ADRDY_MST_Pos = 0x0
ADC_CSR_ADRDY_MST_Msk = 0x1
ADC_CSR_ADRDY_MST = 0x1
ADC_CSR_EOSMP_MST_Pos = 0x1
ADC_CSR_EOSMP_MST_Msk = 0x2
ADC_CSR_EOSMP_MST = 0x2
ADC_CSR_EOC_MST_Pos = 0x2
ADC_CSR_EOC_MST_Msk = 0x4
ADC_CSR_EOC_MST = 0x4
ADC_CSR_EOS_MST_Pos = 0x3
ADC_CSR_EOS_MST_Msk = 0x8
ADC_CSR_EOS_MST = 0x8
ADC_CSR_OVR_MST_Pos = 0x4
ADC_CSR_OVR_MST_Msk = 0x10
ADC_CSR_OVR_MST = 0x10
ADC_CSR_JEOC_MST_Pos = 0x5
ADC_CSR_JEOC_MST_Msk = 0x20
ADC_CSR_JEOC_MST = 0x20
ADC_CSR_JEOS_MST_Pos = 0x6
ADC_CSR_JEOS_MST_Msk = 0x40
ADC_CSR_JEOS_MST = 0x40
ADC_CSR_AWD1_MST_Pos = 0x7
ADC_CSR_AWD1_MST_Msk = 0x80
ADC_CSR_AWD1_MST = 0x80
ADC_CSR_AWD2_MST_Pos = 0x8
ADC_CSR_AWD2_MST_Msk = 0x100
ADC_CSR_AWD2_MST = 0x100
ADC_CSR_AWD3_MST_Pos = 0x9
ADC_CSR_AWD3_MST_Msk = 0x200
ADC_CSR_AWD3_MST = 0x200
ADC_CSR_JQOVF_MST_Pos = 0xA
ADC_CSR_JQOVF_MST_Msk = 0x400
ADC_CSR_JQOVF_MST = 0x400
ADC_CSR_ADRDY_SLV_Pos = 0x10
ADC_CSR_ADRDY_SLV_Msk = 0x10000
ADC_CSR_ADRDY_SLV = 0x10000
ADC_CSR_EOSMP_SLV_Pos = 0x11
ADC_CSR_EOSMP_SLV_Msk = 0x20000
ADC_CSR_EOSMP_SLV = 0x20000
ADC_CSR_EOC_SLV_Pos = 0x12
ADC_CSR_EOC_SLV_Msk = 0x40000
ADC_CSR_EOC_SLV = 0x40000
ADC_CSR_EOS_SLV_Pos = 0x13
ADC_CSR_EOS_SLV_Msk = 0x80000
ADC_CSR_EOS_SLV = 0x80000
ADC_CSR_OVR_SLV_Pos = 0x14
ADC_CSR_OVR_SLV_Msk = 0x100000
ADC_CSR_OVR_SLV = 0x100000
ADC_CSR_JEOC_SLV_Pos = 0x15
ADC_CSR_JEOC_SLV_Msk = 0x200000
ADC_CSR_JEOC_SLV = 0x200000
ADC_CSR_JEOS_SLV_Pos = 0x16
ADC_CSR_JEOS_SLV_Msk = 0x400000
ADC_CSR_JEOS_SLV = 0x400000
ADC_CSR_AWD1_SLV_Pos = 0x17
ADC_CSR_AWD1_SLV_Msk = 0x800000
ADC_CSR_AWD1_SLV = 0x800000
ADC_CSR_AWD2_SLV_Pos = 0x18
ADC_CSR_AWD2_SLV_Msk = 0x1000000
ADC_CSR_AWD2_SLV = 0x1000000
ADC_CSR_AWD3_SLV_Pos = 0x19
ADC_CSR_AWD3_SLV_Msk = 0x2000000
ADC_CSR_AWD3_SLV = 0x2000000
ADC_CSR_JQOVF_SLV_Pos = 0x1A
ADC_CSR_JQOVF_SLV_Msk = 0x4000000
ADC_CSR_JQOVF_SLV = 0x4000000
ADC_CCR_DUAL_Pos = 0x0
ADC_CCR_DUAL_Msk = 0x1F
ADC_CCR_DUAL = 0x1F
ADC_CCR_DUAL_0 = 0x1
ADC_CCR_DUAL_1 = 0x2
ADC_CCR_DUAL_2 = 0x4
ADC_CCR_DUAL_3 = 0x8
ADC_CCR_DUAL_4 = 0x10
ADC_CCR_DELAY_Pos = 0x8
ADC_CCR_DELAY_Msk = 0xF00
ADC_CCR_DELAY = 0xF00
ADC_CCR_DELAY_0 = 0x100
ADC_CCR_DELAY_1 = 0x200
ADC_CCR_DELAY_2 = 0x400
ADC_CCR_DELAY_3 = 0x800
ADC_CCR_DAMDF_Pos = 0xE
ADC_CCR_DAMDF_Msk = 0xC000
ADC_CCR_DAMDF = 0xC000
ADC_CCR_DAMDF_0 = 0x4000
ADC_CCR_DAMDF_1 = 0x8000
ADC_CCR_CKMODE_Pos = 0x10
ADC_CCR_CKMODE_Msk = 0x30000
ADC_CCR_CKMODE = 0x30000
ADC_CCR_CKMODE_0 = 0x10000
ADC_CCR_CKMODE_1 = 0x20000
ADC_CCR_PRESC_Pos = 0x12
ADC_CCR_PRESC_Msk = 0x3C0000
ADC_CCR_PRESC = 0x3C0000
ADC_CCR_PRESC_0 = 0x40000
ADC_CCR_PRESC_1 = 0x80000
ADC_CCR_PRESC_2 = 0x100000
ADC_CCR_PRESC_3 = 0x200000
ADC_CCR_VREFEN_Pos = 0x16
ADC_CCR_VREFEN_Msk = 0x400000
ADC_CCR_VREFEN = 0x400000
ADC_CCR_TSEN_Pos = 0x17
ADC_CCR_TSEN_Msk = 0x800000
ADC_CCR_TSEN = 0x800000
ADC_CCR_VBATEN_Pos = 0x18
ADC_CCR_VBATEN_Msk = 0x1000000
ADC_CCR_VBATEN = 0x1000000
ADC_CDR_RDATA_MST_Pos = 0x0
ADC_CDR_RDATA_MST_Msk = 0xFFFF
ADC_CDR_RDATA_MST = 0xFFFF
ADC_CDR_RDATA_SLV_Pos = 0x10
ADC_CDR_RDATA_SLV_Msk = 0xFFFF0000
ADC_CDR_RDATA_SLV = 0xFFFF0000
ADC_CDR2_RDATA_ALT_Pos = 0x0
ADC_CDR2_RDATA_ALT_Msk = 0xFFFFFFFF
ADC_CDR2_RDATA_ALT = 0xFFFFFFFF
VREFBUF_CSR_ENVR_Pos = 0x0
VREFBUF_CSR_ENVR_Msk = 0x1
VREFBUF_CSR_ENVR = 0x1
VREFBUF_CSR_HIZ_Pos = 0x1
VREFBUF_CSR_HIZ_Msk = 0x2
VREFBUF_CSR_HIZ = 0x2
VREFBUF_CSR_VRR_Pos = 0x3
VREFBUF_CSR_VRR_Msk = 0x8
VREFBUF_CSR_VRR = 0x8
VREFBUF_CSR_VRS_Pos = 0x4
VREFBUF_CSR_VRS_Msk = 0x70
VREFBUF_CSR_VRS = 0x70
VREFBUF_CSR_VRS_OUT1 = 0x0
VREFBUF_CSR_VRS_OUT2_Pos = 0x4
VREFBUF_CSR_VRS_OUT2_Msk = 0x10
VREFBUF_CSR_VRS_OUT2 = 0x10
VREFBUF_CSR_VRS_OUT3_Pos = 0x5
VREFBUF_CSR_VRS_OUT3_Msk = 0x20
VREFBUF_CSR_VRS_OUT3 = 0x20
VREFBUF_CSR_VRS_OUT4_Pos = 0x4
VREFBUF_CSR_VRS_OUT4_Msk = 0x30
VREFBUF_CSR_VRS_OUT4 = 0x30
VREFBUF_CCR_TRIM_Pos = 0x0
VREFBUF_CCR_TRIM_Msk = 0x3F
VREFBUF_CCR_TRIM = 0x3F
FDCAN_CREL_DAY_Pos = 0x0
FDCAN_CREL_DAY_Msk = 0xFF
FDCAN_CREL_DAY = 0xFF
FDCAN_CREL_MON_Pos = 0x8
FDCAN_CREL_MON_Msk = 0xFF00
FDCAN_CREL_MON = 0xFF00
FDCAN_CREL_YEAR_Pos = 0x10
FDCAN_CREL_YEAR_Msk = 0xF0000
FDCAN_CREL_YEAR = 0xF0000
FDCAN_CREL_SUBSTEP_Pos = 0x14
FDCAN_CREL_SUBSTEP_Msk = 0xF00000
FDCAN_CREL_SUBSTEP = 0xF00000
FDCAN_CREL_STEP_Pos = 0x18
FDCAN_CREL_STEP_Msk = 0xF000000
FDCAN_CREL_STEP = 0xF000000
FDCAN_CREL_REL_Pos = 0x1C
FDCAN_CREL_REL_Msk = 0xF0000000
FDCAN_CREL_REL = 0xF0000000
FDCAN_ENDN_ETV_Pos = 0x0
FDCAN_ENDN_ETV_Msk = 0xFFFFFFFF
FDCAN_ENDN_ETV = 0xFFFFFFFF
FDCAN_DBTP_DSJW_Pos = 0x0
FDCAN_DBTP_DSJW_Msk = 0xF
FDCAN_DBTP_DSJW = 0xF
FDCAN_DBTP_DTSEG2_Pos = 0x4
FDCAN_DBTP_DTSEG2_Msk = 0xF0
FDCAN_DBTP_DTSEG2 = 0xF0
FDCAN_DBTP_DTSEG1_Pos = 0x8
FDCAN_DBTP_DTSEG1_Msk = 0x1F00
FDCAN_DBTP_DTSEG1 = 0x1F00
FDCAN_DBTP_DBRP_Pos = 0x10
FDCAN_DBTP_DBRP_Msk = 0x1F0000
FDCAN_DBTP_DBRP = 0x1F0000
FDCAN_DBTP_TDC_Pos = 0x17
FDCAN_DBTP_TDC_Msk = 0x800000
FDCAN_DBTP_TDC = 0x800000
FDCAN_TEST_LBCK_Pos = 0x4
FDCAN_TEST_LBCK_Msk = 0x10
FDCAN_TEST_LBCK = 0x10
FDCAN_TEST_TX_Pos = 0x5
FDCAN_TEST_TX_Msk = 0x60
FDCAN_TEST_TX = 0x60
FDCAN_TEST_RX_Pos = 0x7
FDCAN_TEST_RX_Msk = 0x80
FDCAN_TEST_RX = 0x80
FDCAN_RWD_WDC_Pos = 0x0
FDCAN_RWD_WDC_Msk = 0xFF
FDCAN_RWD_WDC = 0xFF
FDCAN_RWD_WDV_Pos = 0x8
FDCAN_RWD_WDV_Msk = 0xFF00
FDCAN_RWD_WDV = 0xFF00
FDCAN_CCCR_INIT_Pos = 0x0
FDCAN_CCCR_INIT_Msk = 0x1
FDCAN_CCCR_INIT = 0x1
FDCAN_CCCR_CCE_Pos = 0x1
FDCAN_CCCR_CCE_Msk = 0x2
FDCAN_CCCR_CCE = 0x2
FDCAN_CCCR_ASM_Pos = 0x2
FDCAN_CCCR_ASM_Msk = 0x4
FDCAN_CCCR_ASM = 0x4
FDCAN_CCCR_CSA_Pos = 0x3
FDCAN_CCCR_CSA_Msk = 0x8
FDCAN_CCCR_CSA = 0x8
FDCAN_CCCR_CSR_Pos = 0x4
FDCAN_CCCR_CSR_Msk = 0x10
FDCAN_CCCR_CSR = 0x10
FDCAN_CCCR_MON_Pos = 0x5
FDCAN_CCCR_MON_Msk = 0x20
FDCAN_CCCR_MON = 0x20
FDCAN_CCCR_DAR_Pos = 0x6
FDCAN_CCCR_DAR_Msk = 0x40
FDCAN_CCCR_DAR = 0x40
FDCAN_CCCR_TEST_Pos = 0x7
FDCAN_CCCR_TEST_Msk = 0x80
FDCAN_CCCR_TEST = 0x80
FDCAN_CCCR_FDOE_Pos = 0x8
FDCAN_CCCR_FDOE_Msk = 0x100
FDCAN_CCCR_FDOE = 0x100
FDCAN_CCCR_BRSE_Pos = 0x9
FDCAN_CCCR_BRSE_Msk = 0x200
FDCAN_CCCR_BRSE = 0x200
FDCAN_CCCR_PXHD_Pos = 0xC
FDCAN_CCCR_PXHD_Msk = 0x1000
FDCAN_CCCR_PXHD = 0x1000
FDCAN_CCCR_EFBI_Pos = 0xD
FDCAN_CCCR_EFBI_Msk = 0x2000
FDCAN_CCCR_EFBI = 0x2000
FDCAN_CCCR_TXP_Pos = 0xE
FDCAN_CCCR_TXP_Msk = 0x4000
FDCAN_CCCR_TXP = 0x4000
FDCAN_CCCR_NISO_Pos = 0xF
FDCAN_CCCR_NISO_Msk = 0x8000
FDCAN_CCCR_NISO = 0x8000
FDCAN_NBTP_NTSEG2_Pos = 0x0
FDCAN_NBTP_NTSEG2_Msk = 0x7F
FDCAN_NBTP_NTSEG2 = 0x7F
FDCAN_NBTP_NTSEG1_Pos = 0x8
FDCAN_NBTP_NTSEG1_Msk = 0xFF00
FDCAN_NBTP_NTSEG1 = 0xFF00
FDCAN_NBTP_NBRP_Pos = 0x10
FDCAN_NBTP_NBRP_Msk = 0x1FF0000
FDCAN_NBTP_NBRP = 0x1FF0000
FDCAN_NBTP_NSJW_Pos = 0x19
FDCAN_NBTP_NSJW_Msk = 0xFE000000
FDCAN_NBTP_NSJW = 0xFE000000
FDCAN_TSCC_TSS_Pos = 0x0
FDCAN_TSCC_TSS_Msk = 0x3
FDCAN_TSCC_TSS = 0x3
FDCAN_TSCC_TCP_Pos = 0x10
FDCAN_TSCC_TCP_Msk = 0xF0000
FDCAN_TSCC_TCP = 0xF0000
FDCAN_TSCV_TSC_Pos = 0x0
FDCAN_TSCV_TSC_Msk = 0xFFFF
FDCAN_TSCV_TSC = 0xFFFF
FDCAN_TOCC_ETOC_Pos = 0x0
FDCAN_TOCC_ETOC_Msk = 0x1
FDCAN_TOCC_ETOC = 0x1
FDCAN_TOCC_TOS_Pos = 0x1
FDCAN_TOCC_TOS_Msk = 0x6
FDCAN_TOCC_TOS = 0x6
FDCAN_TOCC_TOP_Pos = 0x10
FDCAN_TOCC_TOP_Msk = 0xFFFF0000
FDCAN_TOCC_TOP = 0xFFFF0000
FDCAN_TOCV_TOC_Pos = 0x0
FDCAN_TOCV_TOC_Msk = 0xFFFF
FDCAN_TOCV_TOC = 0xFFFF
FDCAN_ECR_TEC_Pos = 0x0
FDCAN_ECR_TEC_Msk = 0xF
FDCAN_ECR_TEC = 0xF
FDCAN_ECR_REC_Pos = 0x8
FDCAN_ECR_REC_Msk = 0x7F00
FDCAN_ECR_REC = 0x7F00
FDCAN_ECR_RP_Pos = 0xF
FDCAN_ECR_RP_Msk = 0x8000
FDCAN_ECR_RP = 0x8000
FDCAN_ECR_CEL_Pos = 0x10
FDCAN_ECR_CEL_Msk = 0xFF0000
FDCAN_ECR_CEL = 0xFF0000
FDCAN_PSR_LEC_Pos = 0x0
FDCAN_PSR_LEC_Msk = 0x7
FDCAN_PSR_LEC = 0x7
FDCAN_PSR_ACT_Pos = 0x3
FDCAN_PSR_ACT_Msk = 0x18
FDCAN_PSR_ACT = 0x18
FDCAN_PSR_EP_Pos = 0x5
FDCAN_PSR_EP_Msk = 0x20
FDCAN_PSR_EP = 0x20
FDCAN_PSR_EW_Pos = 0x6
FDCAN_PSR_EW_Msk = 0x40
FDCAN_PSR_EW = 0x40
FDCAN_PSR_BO_Pos = 0x7
FDCAN_PSR_BO_Msk = 0x80
FDCAN_PSR_BO = 0x80
FDCAN_PSR_DLEC_Pos = 0x8
FDCAN_PSR_DLEC_Msk = 0x700
FDCAN_PSR_DLEC = 0x700
FDCAN_PSR_RESI_Pos = 0xB
FDCAN_PSR_RESI_Msk = 0x800
FDCAN_PSR_RESI = 0x800
FDCAN_PSR_RBRS_Pos = 0xC
FDCAN_PSR_RBRS_Msk = 0x1000
FDCAN_PSR_RBRS = 0x1000
FDCAN_PSR_REDL_Pos = 0xD
FDCAN_PSR_REDL_Msk = 0x2000
FDCAN_PSR_REDL = 0x2000
FDCAN_PSR_PXE_Pos = 0xE
FDCAN_PSR_PXE_Msk = 0x4000
FDCAN_PSR_PXE = 0x4000
FDCAN_PSR_TDCV_Pos = 0x10
FDCAN_PSR_TDCV_Msk = 0x7F0000
FDCAN_PSR_TDCV = 0x7F0000
FDCAN_TDCR_TDCF_Pos = 0x0
FDCAN_TDCR_TDCF_Msk = 0x7F
FDCAN_TDCR_TDCF = 0x7F
FDCAN_TDCR_TDCO_Pos = 0x8
FDCAN_TDCR_TDCO_Msk = 0x7F00
FDCAN_TDCR_TDCO = 0x7F00
FDCAN_IR_RF0N_Pos = 0x0
FDCAN_IR_RF0N_Msk = 0x1
FDCAN_IR_RF0N = 0x1
FDCAN_IR_RF0W_Pos = 0x1
FDCAN_IR_RF0W_Msk = 0x2
FDCAN_IR_RF0W = 0x2
FDCAN_IR_RF0F_Pos = 0x2
FDCAN_IR_RF0F_Msk = 0x4
FDCAN_IR_RF0F = 0x4
FDCAN_IR_RF0L_Pos = 0x3
FDCAN_IR_RF0L_Msk = 0x8
FDCAN_IR_RF0L = 0x8
FDCAN_IR_RF1N_Pos = 0x4
FDCAN_IR_RF1N_Msk = 0x10
FDCAN_IR_RF1N = 0x10
FDCAN_IR_RF1W_Pos = 0x5
FDCAN_IR_RF1W_Msk = 0x20
FDCAN_IR_RF1W = 0x20
FDCAN_IR_RF1F_Pos = 0x6
FDCAN_IR_RF1F_Msk = 0x40
FDCAN_IR_RF1F = 0x40
FDCAN_IR_RF1L_Pos = 0x7
FDCAN_IR_RF1L_Msk = 0x80
FDCAN_IR_RF1L = 0x80
FDCAN_IR_HPM_Pos = 0x8
FDCAN_IR_HPM_Msk = 0x100
FDCAN_IR_HPM = 0x100
FDCAN_IR_TC_Pos = 0x9
FDCAN_IR_TC_Msk = 0x200
FDCAN_IR_TC = 0x200
FDCAN_IR_TCF_Pos = 0xA
FDCAN_IR_TCF_Msk = 0x400
FDCAN_IR_TCF = 0x400
FDCAN_IR_TFE_Pos = 0xB
FDCAN_IR_TFE_Msk = 0x800
FDCAN_IR_TFE = 0x800
FDCAN_IR_TEFN_Pos = 0xC
FDCAN_IR_TEFN_Msk = 0x1000
FDCAN_IR_TEFN = 0x1000
FDCAN_IR_TEFW_Pos = 0xD
FDCAN_IR_TEFW_Msk = 0x2000
FDCAN_IR_TEFW = 0x2000
FDCAN_IR_TEFF_Pos = 0xE
FDCAN_IR_TEFF_Msk = 0x4000
FDCAN_IR_TEFF = 0x4000
FDCAN_IR_TEFL_Pos = 0xF
FDCAN_IR_TEFL_Msk = 0x8000
FDCAN_IR_TEFL = 0x8000
FDCAN_IR_TSW_Pos = 0x10
FDCAN_IR_TSW_Msk = 0x10000
FDCAN_IR_TSW = 0x10000
FDCAN_IR_MRAF_Pos = 0x11
FDCAN_IR_MRAF_Msk = 0x20000
FDCAN_IR_MRAF = 0x20000
FDCAN_IR_TOO_Pos = 0x12
FDCAN_IR_TOO_Msk = 0x40000
FDCAN_IR_TOO = 0x40000
FDCAN_IR_DRX_Pos = 0x13
FDCAN_IR_DRX_Msk = 0x80000
FDCAN_IR_DRX = 0x80000
FDCAN_IR_ELO_Pos = 0x16
FDCAN_IR_ELO_Msk = 0x400000
FDCAN_IR_ELO = 0x400000
FDCAN_IR_EP_Pos = 0x17
FDCAN_IR_EP_Msk = 0x800000
FDCAN_IR_EP = 0x800000
FDCAN_IR_EW_Pos = 0x18
FDCAN_IR_EW_Msk = 0x1000000
FDCAN_IR_EW = 0x1000000
FDCAN_IR_BO_Pos = 0x19
FDCAN_IR_BO_Msk = 0x2000000
FDCAN_IR_BO = 0x2000000
FDCAN_IR_WDI_Pos = 0x1A
FDCAN_IR_WDI_Msk = 0x4000000
FDCAN_IR_WDI = 0x4000000
FDCAN_IR_PEA_Pos = 0x1B
FDCAN_IR_PEA_Msk = 0x8000000
FDCAN_IR_PEA = 0x8000000
FDCAN_IR_PED_Pos = 0x1C
FDCAN_IR_PED_Msk = 0x10000000
FDCAN_IR_PED = 0x10000000
FDCAN_IR_ARA_Pos = 0x1D
FDCAN_IR_ARA_Msk = 0x20000000
FDCAN_IR_ARA = 0x20000000
FDCAN_IE_RF0NE_Pos = 0x0
FDCAN_IE_RF0NE_Msk = 0x1
FDCAN_IE_RF0NE = 0x1
FDCAN_IE_RF0WE_Pos = 0x1
FDCAN_IE_RF0WE_Msk = 0x2
FDCAN_IE_RF0WE = 0x2
FDCAN_IE_RF0FE_Pos = 0x2
FDCAN_IE_RF0FE_Msk = 0x4
FDCAN_IE_RF0FE = 0x4
FDCAN_IE_RF0LE_Pos = 0x3
FDCAN_IE_RF0LE_Msk = 0x8
FDCAN_IE_RF0LE = 0x8
FDCAN_IE_RF1NE_Pos = 0x4
FDCAN_IE_RF1NE_Msk = 0x10
FDCAN_IE_RF1NE = 0x10
FDCAN_IE_RF1WE_Pos = 0x5
FDCAN_IE_RF1WE_Msk = 0x20
FDCAN_IE_RF1WE = 0x20
FDCAN_IE_RF1FE_Pos = 0x6
FDCAN_IE_RF1FE_Msk = 0x40
FDCAN_IE_RF1FE = 0x40
FDCAN_IE_RF1LE_Pos = 0x7
FDCAN_IE_RF1LE_Msk = 0x80
FDCAN_IE_RF1LE = 0x80
FDCAN_IE_HPME_Pos = 0x8
FDCAN_IE_HPME_Msk = 0x100
FDCAN_IE_HPME = 0x100
FDCAN_IE_TCE_Pos = 0x9
FDCAN_IE_TCE_Msk = 0x200
FDCAN_IE_TCE = 0x200
FDCAN_IE_TCFE_Pos = 0xA
FDCAN_IE_TCFE_Msk = 0x400
FDCAN_IE_TCFE = 0x400
FDCAN_IE_TFEE_Pos = 0xB
FDCAN_IE_TFEE_Msk = 0x800
FDCAN_IE_TFEE = 0x800
FDCAN_IE_TEFNE_Pos = 0xC
FDCAN_IE_TEFNE_Msk = 0x1000
FDCAN_IE_TEFNE = 0x1000
FDCAN_IE_TEFWE_Pos = 0xD
FDCAN_IE_TEFWE_Msk = 0x2000
FDCAN_IE_TEFWE = 0x2000
FDCAN_IE_TEFFE_Pos = 0xE
FDCAN_IE_TEFFE_Msk = 0x4000
FDCAN_IE_TEFFE = 0x4000
FDCAN_IE_TEFLE_Pos = 0xF
FDCAN_IE_TEFLE_Msk = 0x8000
FDCAN_IE_TEFLE = 0x8000
FDCAN_IE_TSWE_Pos = 0x10
FDCAN_IE_TSWE_Msk = 0x10000
FDCAN_IE_TSWE = 0x10000
FDCAN_IE_MRAFE_Pos = 0x11
FDCAN_IE_MRAFE_Msk = 0x20000
FDCAN_IE_MRAFE = 0x20000
FDCAN_IE_TOOE_Pos = 0x12
FDCAN_IE_TOOE_Msk = 0x40000
FDCAN_IE_TOOE = 0x40000
FDCAN_IE_DRXE_Pos = 0x13
FDCAN_IE_DRXE_Msk = 0x80000
FDCAN_IE_DRXE = 0x80000
FDCAN_IE_BECE_Pos = 0x14
FDCAN_IE_BECE_Msk = 0x100000
FDCAN_IE_BECE = 0x100000
FDCAN_IE_BEUE_Pos = 0x15
FDCAN_IE_BEUE_Msk = 0x200000
FDCAN_IE_BEUE = 0x200000
FDCAN_IE_ELOE_Pos = 0x16
FDCAN_IE_ELOE_Msk = 0x400000
FDCAN_IE_ELOE = 0x400000
FDCAN_IE_EPE_Pos = 0x17
FDCAN_IE_EPE_Msk = 0x800000
FDCAN_IE_EPE = 0x800000
FDCAN_IE_EWE_Pos = 0x18
FDCAN_IE_EWE_Msk = 0x1000000
FDCAN_IE_EWE = 0x1000000
FDCAN_IE_BOE_Pos = 0x19
FDCAN_IE_BOE_Msk = 0x2000000
FDCAN_IE_BOE = 0x2000000
FDCAN_IE_WDIE_Pos = 0x1A
FDCAN_IE_WDIE_Msk = 0x4000000
FDCAN_IE_WDIE = 0x4000000
FDCAN_IE_PEAE_Pos = 0x1B
FDCAN_IE_PEAE_Msk = 0x8000000
FDCAN_IE_PEAE = 0x8000000
FDCAN_IE_PEDE_Pos = 0x1C
FDCAN_IE_PEDE_Msk = 0x10000000
FDCAN_IE_PEDE = 0x10000000
FDCAN_IE_ARAE_Pos = 0x1D
FDCAN_IE_ARAE_Msk = 0x20000000
FDCAN_IE_ARAE = 0x20000000
FDCAN_ILS_RF0NL_Pos = 0x0
FDCAN_ILS_RF0NL_Msk = 0x1
FDCAN_ILS_RF0NL = 0x1
FDCAN_ILS_RF0WL_Pos = 0x1
FDCAN_ILS_RF0WL_Msk = 0x2
FDCAN_ILS_RF0WL = 0x2
FDCAN_ILS_RF0FL_Pos = 0x2
FDCAN_ILS_RF0FL_Msk = 0x4
FDCAN_ILS_RF0FL = 0x4
FDCAN_ILS_RF0LL_Pos = 0x3
FDCAN_ILS_RF0LL_Msk = 0x8
FDCAN_ILS_RF0LL = 0x8
FDCAN_ILS_RF1NL_Pos = 0x4
FDCAN_ILS_RF1NL_Msk = 0x10
FDCAN_ILS_RF1NL = 0x10
FDCAN_ILS_RF1WL_Pos = 0x5
FDCAN_ILS_RF1WL_Msk = 0x20
FDCAN_ILS_RF1WL = 0x20
FDCAN_ILS_RF1FL_Pos = 0x6
FDCAN_ILS_RF1FL_Msk = 0x40
FDCAN_ILS_RF1FL = 0x40
FDCAN_ILS_RF1LL_Pos = 0x7
FDCAN_ILS_RF1LL_Msk = 0x80
FDCAN_ILS_RF1LL = 0x80
FDCAN_ILS_HPML_Pos = 0x8
FDCAN_ILS_HPML_Msk = 0x100
FDCAN_ILS_HPML = 0x100
FDCAN_ILS_TCL_Pos = 0x9
FDCAN_ILS_TCL_Msk = 0x200
FDCAN_ILS_TCL = 0x200
FDCAN_ILS_TCFL_Pos = 0xA
FDCAN_ILS_TCFL_Msk = 0x400
FDCAN_ILS_TCFL = 0x400
FDCAN_ILS_TFEL_Pos = 0xB
FDCAN_ILS_TFEL_Msk = 0x800
FDCAN_ILS_TFEL = 0x800
FDCAN_ILS_TEFNL_Pos = 0xC
FDCAN_ILS_TEFNL_Msk = 0x1000
FDCAN_ILS_TEFNL = 0x1000
FDCAN_ILS_TEFWL_Pos = 0xD
FDCAN_ILS_TEFWL_Msk = 0x2000
FDCAN_ILS_TEFWL = 0x2000
FDCAN_ILS_TEFFL_Pos = 0xE
FDCAN_ILS_TEFFL_Msk = 0x4000
FDCAN_ILS_TEFFL = 0x4000
FDCAN_ILS_TEFLL_Pos = 0xF
FDCAN_ILS_TEFLL_Msk = 0x8000
FDCAN_ILS_TEFLL = 0x8000
FDCAN_ILS_TSWL_Pos = 0x10
FDCAN_ILS_TSWL_Msk = 0x10000
FDCAN_ILS_TSWL = 0x10000
FDCAN_ILS_MRAFE_Pos = 0x11
FDCAN_ILS_MRAFE_Msk = 0x20000
FDCAN_ILS_MRAFE = 0x20000
FDCAN_ILS_TOOE_Pos = 0x12
FDCAN_ILS_TOOE_Msk = 0x40000
FDCAN_ILS_TOOE = 0x40000
FDCAN_ILS_DRXE_Pos = 0x13
FDCAN_ILS_DRXE_Msk = 0x80000
FDCAN_ILS_DRXE = 0x80000
FDCAN_ILS_BECE_Pos = 0x14
FDCAN_ILS_BECE_Msk = 0x100000
FDCAN_ILS_BECE = 0x100000
FDCAN_ILS_BEUE_Pos = 0x15
FDCAN_ILS_BEUE_Msk = 0x200000
FDCAN_ILS_BEUE = 0x200000
FDCAN_ILS_ELOE_Pos = 0x16
FDCAN_ILS_ELOE_Msk = 0x400000
FDCAN_ILS_ELOE = 0x400000
FDCAN_ILS_EPE_Pos = 0x17
FDCAN_ILS_EPE_Msk = 0x800000
FDCAN_ILS_EPE = 0x800000
FDCAN_ILS_EWE_Pos = 0x18
FDCAN_ILS_EWE_Msk = 0x1000000
FDCAN_ILS_EWE = 0x1000000
FDCAN_ILS_BOE_Pos = 0x19
FDCAN_ILS_BOE_Msk = 0x2000000
FDCAN_ILS_BOE = 0x2000000
FDCAN_ILS_WDIE_Pos = 0x1A
FDCAN_ILS_WDIE_Msk = 0x4000000
FDCAN_ILS_WDIE = 0x4000000
FDCAN_ILS_PEAE_Pos = 0x1B
FDCAN_ILS_PEAE_Msk = 0x8000000
FDCAN_ILS_PEAE = 0x8000000
FDCAN_ILS_PEDE_Pos = 0x1C
FDCAN_ILS_PEDE_Msk = 0x10000000
FDCAN_ILS_PEDE = 0x10000000
FDCAN_ILS_ARAE_Pos = 0x1D
FDCAN_ILS_ARAE_Msk = 0x20000000
FDCAN_ILS_ARAE = 0x20000000
FDCAN_ILE_EINT0_Pos = 0x0
FDCAN_ILE_EINT0_Msk = 0x1
FDCAN_ILE_EINT0 = 0x1
FDCAN_ILE_EINT1_Pos = 0x1
FDCAN_ILE_EINT1_Msk = 0x2
FDCAN_ILE_EINT1 = 0x2
FDCAN_GFC_RRFE_Pos = 0x0
FDCAN_GFC_RRFE_Msk = 0x1
FDCAN_GFC_RRFE = 0x1
FDCAN_GFC_RRFS_Pos = 0x1
FDCAN_GFC_RRFS_Msk = 0x2
FDCAN_GFC_RRFS = 0x2
FDCAN_GFC_ANFE_Pos = 0x2
FDCAN_GFC_ANFE_Msk = 0xC
FDCAN_GFC_ANFE = 0xC
FDCAN_GFC_ANFS_Pos = 0x4
FDCAN_GFC_ANFS_Msk = 0x30
FDCAN_GFC_ANFS = 0x30
FDCAN_SIDFC_FLSSA_Pos = 0x2
FDCAN_SIDFC_FLSSA_Msk = 0xFFFC
FDCAN_SIDFC_FLSSA = 0xFFFC
FDCAN_SIDFC_LSS_Pos = 0x10
FDCAN_SIDFC_LSS_Msk = 0xFF0000
FDCAN_SIDFC_LSS = 0xFF0000
FDCAN_XIDFC_FLESA_Pos = 0x2
FDCAN_XIDFC_FLESA_Msk = 0xFFFC
FDCAN_XIDFC_FLESA = 0xFFFC
FDCAN_XIDFC_LSE_Pos = 0x10
FDCAN_XIDFC_LSE_Msk = 0x7F0000
FDCAN_XIDFC_LSE = 0x7F0000
FDCAN_XIDAM_EIDM_Pos = 0x0
FDCAN_XIDAM_EIDM_Msk = 0x1FFFFFFF
FDCAN_XIDAM_EIDM = 0x1FFFFFFF
FDCAN_HPMS_BIDX_Pos = 0x0
FDCAN_HPMS_BIDX_Msk = 0x3F
FDCAN_HPMS_BIDX = 0x3F
FDCAN_HPMS_MSI_Pos = 0x6
FDCAN_HPMS_MSI_Msk = 0xC0
FDCAN_HPMS_MSI = 0xC0
FDCAN_HPMS_FIDX_Pos = 0x8
FDCAN_HPMS_FIDX_Msk = 0x7F00
FDCAN_HPMS_FIDX = 0x7F00
FDCAN_HPMS_FLST_Pos = 0xF
FDCAN_HPMS_FLST_Msk = 0x8000
FDCAN_HPMS_FLST = 0x8000
FDCAN_NDAT1_ND0_Pos = 0x0
FDCAN_NDAT1_ND0_Msk = 0x1
FDCAN_NDAT1_ND0 = 0x1
FDCAN_NDAT1_ND1_Pos = 0x1
FDCAN_NDAT1_ND1_Msk = 0x2
FDCAN_NDAT1_ND1 = 0x2
FDCAN_NDAT1_ND2_Pos = 0x2
FDCAN_NDAT1_ND2_Msk = 0x4
FDCAN_NDAT1_ND2 = 0x4
FDCAN_NDAT1_ND3_Pos = 0x3
FDCAN_NDAT1_ND3_Msk = 0x8
FDCAN_NDAT1_ND3 = 0x8
FDCAN_NDAT1_ND4_Pos = 0x4
FDCAN_NDAT1_ND4_Msk = 0x10
FDCAN_NDAT1_ND4 = 0x10
FDCAN_NDAT1_ND5_Pos = 0x5
FDCAN_NDAT1_ND5_Msk = 0x20
FDCAN_NDAT1_ND5 = 0x20
FDCAN_NDAT1_ND6_Pos = 0x6
FDCAN_NDAT1_ND6_Msk = 0x40
FDCAN_NDAT1_ND6 = 0x40
FDCAN_NDAT1_ND7_Pos = 0x7
FDCAN_NDAT1_ND7_Msk = 0x80
FDCAN_NDAT1_ND7 = 0x80
FDCAN_NDAT1_ND8_Pos = 0x8
FDCAN_NDAT1_ND8_Msk = 0x100
FDCAN_NDAT1_ND8 = 0x100
FDCAN_NDAT1_ND9_Pos = 0x9
FDCAN_NDAT1_ND9_Msk = 0x200
FDCAN_NDAT1_ND9 = 0x200
FDCAN_NDAT1_ND10_Pos = 0xA
FDCAN_NDAT1_ND10_Msk = 0x400
FDCAN_NDAT1_ND10 = 0x400
FDCAN_NDAT1_ND11_Pos = 0xB
FDCAN_NDAT1_ND11_Msk = 0x800
FDCAN_NDAT1_ND11 = 0x800
FDCAN_NDAT1_ND12_Pos = 0xC
FDCAN_NDAT1_ND12_Msk = 0x1000
FDCAN_NDAT1_ND12 = 0x1000
FDCAN_NDAT1_ND13_Pos = 0xD
FDCAN_NDAT1_ND13_Msk = 0x2000
FDCAN_NDAT1_ND13 = 0x2000
FDCAN_NDAT1_ND14_Pos = 0xE
FDCAN_NDAT1_ND14_Msk = 0x4000
FDCAN_NDAT1_ND14 = 0x4000
FDCAN_NDAT1_ND15_Pos = 0xF
FDCAN_NDAT1_ND15_Msk = 0x8000
FDCAN_NDAT1_ND15 = 0x8000
FDCAN_NDAT1_ND16_Pos = 0x10
FDCAN_NDAT1_ND16_Msk = 0x10000
FDCAN_NDAT1_ND16 = 0x10000
FDCAN_NDAT1_ND17_Pos = 0x11
FDCAN_NDAT1_ND17_Msk = 0x20000
FDCAN_NDAT1_ND17 = 0x20000
FDCAN_NDAT1_ND18_Pos = 0x12
FDCAN_NDAT1_ND18_Msk = 0x40000
FDCAN_NDAT1_ND18 = 0x40000
FDCAN_NDAT1_ND19_Pos = 0x13
FDCAN_NDAT1_ND19_Msk = 0x80000
FDCAN_NDAT1_ND19 = 0x80000
FDCAN_NDAT1_ND20_Pos = 0x14
FDCAN_NDAT1_ND20_Msk = 0x100000
FDCAN_NDAT1_ND20 = 0x100000
FDCAN_NDAT1_ND21_Pos = 0x15
FDCAN_NDAT1_ND21_Msk = 0x200000
FDCAN_NDAT1_ND21 = 0x200000
FDCAN_NDAT1_ND22_Pos = 0x16
FDCAN_NDAT1_ND22_Msk = 0x400000
FDCAN_NDAT1_ND22 = 0x400000
FDCAN_NDAT1_ND23_Pos = 0x17
FDCAN_NDAT1_ND23_Msk = 0x800000
FDCAN_NDAT1_ND23 = 0x800000
FDCAN_NDAT1_ND24_Pos = 0x18
FDCAN_NDAT1_ND24_Msk = 0x1000000
FDCAN_NDAT1_ND24 = 0x1000000
FDCAN_NDAT1_ND25_Pos = 0x19
FDCAN_NDAT1_ND25_Msk = 0x2000000
FDCAN_NDAT1_ND25 = 0x2000000
FDCAN_NDAT1_ND26_Pos = 0x1A
FDCAN_NDAT1_ND26_Msk = 0x4000000
FDCAN_NDAT1_ND26 = 0x4000000
FDCAN_NDAT1_ND27_Pos = 0x1B
FDCAN_NDAT1_ND27_Msk = 0x8000000
FDCAN_NDAT1_ND27 = 0x8000000
FDCAN_NDAT1_ND28_Pos = 0x1C
FDCAN_NDAT1_ND28_Msk = 0x10000000
FDCAN_NDAT1_ND28 = 0x10000000
FDCAN_NDAT1_ND29_Pos = 0x1D
FDCAN_NDAT1_ND29_Msk = 0x20000000
FDCAN_NDAT1_ND29 = 0x20000000
FDCAN_NDAT1_ND30_Pos = 0x1E
FDCAN_NDAT1_ND30_Msk = 0x40000000
FDCAN_NDAT1_ND30 = 0x40000000
FDCAN_NDAT1_ND31_Pos = 0x1F
FDCAN_NDAT1_ND31_Msk = 0x80000000
FDCAN_NDAT1_ND31 = 0x80000000
FDCAN_NDAT2_ND32_Pos = 0x0
FDCAN_NDAT2_ND32_Msk = 0x1
FDCAN_NDAT2_ND32 = 0x1
FDCAN_NDAT2_ND33_Pos = 0x1
FDCAN_NDAT2_ND33_Msk = 0x2
FDCAN_NDAT2_ND33 = 0x2
FDCAN_NDAT2_ND34_Pos = 0x2
FDCAN_NDAT2_ND34_Msk = 0x4
FDCAN_NDAT2_ND34 = 0x4
FDCAN_NDAT2_ND35_Pos = 0x3
FDCAN_NDAT2_ND35_Msk = 0x8
FDCAN_NDAT2_ND35 = 0x8
FDCAN_NDAT2_ND36_Pos = 0x4
FDCAN_NDAT2_ND36_Msk = 0x10
FDCAN_NDAT2_ND36 = 0x10
FDCAN_NDAT2_ND37_Pos = 0x5
FDCAN_NDAT2_ND37_Msk = 0x20
FDCAN_NDAT2_ND37 = 0x20
FDCAN_NDAT2_ND38_Pos = 0x6
FDCAN_NDAT2_ND38_Msk = 0x40
FDCAN_NDAT2_ND38 = 0x40
FDCAN_NDAT2_ND39_Pos = 0x7
FDCAN_NDAT2_ND39_Msk = 0x80
FDCAN_NDAT2_ND39 = 0x80
FDCAN_NDAT2_ND40_Pos = 0x8
FDCAN_NDAT2_ND40_Msk = 0x100
FDCAN_NDAT2_ND40 = 0x100
FDCAN_NDAT2_ND41_Pos = 0x9
FDCAN_NDAT2_ND41_Msk = 0x200
FDCAN_NDAT2_ND41 = 0x200
FDCAN_NDAT2_ND42_Pos = 0xA
FDCAN_NDAT2_ND42_Msk = 0x400
FDCAN_NDAT2_ND42 = 0x400
FDCAN_NDAT2_ND43_Pos = 0xB
FDCAN_NDAT2_ND43_Msk = 0x800
FDCAN_NDAT2_ND43 = 0x800
FDCAN_NDAT2_ND44_Pos = 0xC
FDCAN_NDAT2_ND44_Msk = 0x1000
FDCAN_NDAT2_ND44 = 0x1000
FDCAN_NDAT2_ND45_Pos = 0xD
FDCAN_NDAT2_ND45_Msk = 0x2000
FDCAN_NDAT2_ND45 = 0x2000
FDCAN_NDAT2_ND46_Pos = 0xE
FDCAN_NDAT2_ND46_Msk = 0x4000
FDCAN_NDAT2_ND46 = 0x4000
FDCAN_NDAT2_ND47_Pos = 0xF
FDCAN_NDAT2_ND47_Msk = 0x8000
FDCAN_NDAT2_ND47 = 0x8000
FDCAN_NDAT2_ND48_Pos = 0x10
FDCAN_NDAT2_ND48_Msk = 0x10000
FDCAN_NDAT2_ND48 = 0x10000
FDCAN_NDAT2_ND49_Pos = 0x11
FDCAN_NDAT2_ND49_Msk = 0x20000
FDCAN_NDAT2_ND49 = 0x20000
FDCAN_NDAT2_ND50_Pos = 0x12
FDCAN_NDAT2_ND50_Msk = 0x40000
FDCAN_NDAT2_ND50 = 0x40000
FDCAN_NDAT2_ND51_Pos = 0x13
FDCAN_NDAT2_ND51_Msk = 0x80000
FDCAN_NDAT2_ND51 = 0x80000
FDCAN_NDAT2_ND52_Pos = 0x14
FDCAN_NDAT2_ND52_Msk = 0x100000
FDCAN_NDAT2_ND52 = 0x100000
FDCAN_NDAT2_ND53_Pos = 0x15
FDCAN_NDAT2_ND53_Msk = 0x200000
FDCAN_NDAT2_ND53 = 0x200000
FDCAN_NDAT2_ND54_Pos = 0x16
FDCAN_NDAT2_ND54_Msk = 0x400000
FDCAN_NDAT2_ND54 = 0x400000
FDCAN_NDAT2_ND55_Pos = 0x17
FDCAN_NDAT2_ND55_Msk = 0x800000
FDCAN_NDAT2_ND55 = 0x800000
FDCAN_NDAT2_ND56_Pos = 0x18
FDCAN_NDAT2_ND56_Msk = 0x1000000
FDCAN_NDAT2_ND56 = 0x1000000
FDCAN_NDAT2_ND57_Pos = 0x19
FDCAN_NDAT2_ND57_Msk = 0x2000000
FDCAN_NDAT2_ND57 = 0x2000000
FDCAN_NDAT2_ND58_Pos = 0x1A
FDCAN_NDAT2_ND58_Msk = 0x4000000
FDCAN_NDAT2_ND58 = 0x4000000
FDCAN_NDAT2_ND59_Pos = 0x1B
FDCAN_NDAT2_ND59_Msk = 0x8000000
FDCAN_NDAT2_ND59 = 0x8000000
FDCAN_NDAT2_ND60_Pos = 0x1C
FDCAN_NDAT2_ND60_Msk = 0x10000000
FDCAN_NDAT2_ND60 = 0x10000000
FDCAN_NDAT2_ND61_Pos = 0x1D
FDCAN_NDAT2_ND61_Msk = 0x20000000
FDCAN_NDAT2_ND61 = 0x20000000
FDCAN_NDAT2_ND62_Pos = 0x1E
FDCAN_NDAT2_ND62_Msk = 0x40000000
FDCAN_NDAT2_ND62 = 0x40000000
FDCAN_NDAT2_ND63_Pos = 0x1F
FDCAN_NDAT2_ND63_Msk = 0x80000000
FDCAN_NDAT2_ND63 = 0x80000000
FDCAN_RXF0C_F0SA_Pos = 0x2
FDCAN_RXF0C_F0SA_Msk = 0xFFFC
FDCAN_RXF0C_F0SA = 0xFFFC
FDCAN_RXF0C_F0S_Pos = 0x10
FDCAN_RXF0C_F0S_Msk = 0x7F0000
FDCAN_RXF0C_F0S = 0x7F0000
FDCAN_RXF0C_F0WM_Pos = 0x18
FDCAN_RXF0C_F0WM_Msk = 0x7F000000
FDCAN_RXF0C_F0WM = 0x7F000000
FDCAN_RXF0C_F0OM_Pos = 0x1F
FDCAN_RXF0C_F0OM_Msk = 0x80000000
FDCAN_RXF0C_F0OM = 0x80000000
FDCAN_RXF0S_F0FL_Pos = 0x0
FDCAN_RXF0S_F0FL_Msk = 0x7F
FDCAN_RXF0S_F0FL = 0x7F
FDCAN_RXF0S_F0GI_Pos = 0x8
FDCAN_RXF0S_F0GI_Msk = 0x3F00
FDCAN_RXF0S_F0GI = 0x3F00
FDCAN_RXF0S_F0PI_Pos = 0x10
FDCAN_RXF0S_F0PI_Msk = 0x3F0000
FDCAN_RXF0S_F0PI = 0x3F0000
FDCAN_RXF0S_F0F_Pos = 0x18
FDCAN_RXF0S_F0F_Msk = 0x1000000
FDCAN_RXF0S_F0F = 0x1000000
FDCAN_RXF0S_RF0L_Pos = 0x19
FDCAN_RXF0S_RF0L_Msk = 0x2000000
FDCAN_RXF0S_RF0L = 0x2000000
FDCAN_RXF0A_F0AI_Pos = 0x0
FDCAN_RXF0A_F0AI_Msk = 0x3F
FDCAN_RXF0A_F0AI = 0x3F
FDCAN_RXBC_RBSA_Pos = 0x2
FDCAN_RXBC_RBSA_Msk = 0xFFFC
FDCAN_RXBC_RBSA = 0xFFFC
FDCAN_RXF1C_F1SA_Pos = 0x2
FDCAN_RXF1C_F1SA_Msk = 0xFFFC
FDCAN_RXF1C_F1SA = 0xFFFC
FDCAN_RXF1C_F1S_Pos = 0x10
FDCAN_RXF1C_F1S_Msk = 0x7F0000
FDCAN_RXF1C_F1S = 0x7F0000
FDCAN_RXF1C_F1WM_Pos = 0x18
FDCAN_RXF1C_F1WM_Msk = 0x7F000000
FDCAN_RXF1C_F1WM = 0x7F000000
FDCAN_RXF1C_F1OM_Pos = 0x1F
FDCAN_RXF1C_F1OM_Msk = 0x80000000
FDCAN_RXF1C_F1OM = 0x80000000
FDCAN_RXF1S_F1FL_Pos = 0x0
FDCAN_RXF1S_F1FL_Msk = 0x7F
FDCAN_RXF1S_F1FL = 0x7F
FDCAN_RXF1S_F1GI_Pos = 0x8
FDCAN_RXF1S_F1GI_Msk = 0x3F00
FDCAN_RXF1S_F1GI = 0x3F00
FDCAN_RXF1S_F1PI_Pos = 0x10
FDCAN_RXF1S_F1PI_Msk = 0x3F0000
FDCAN_RXF1S_F1PI = 0x3F0000
FDCAN_RXF1S_F1F_Pos = 0x18
FDCAN_RXF1S_F1F_Msk = 0x1000000
FDCAN_RXF1S_F1F = 0x1000000
FDCAN_RXF1S_RF1L_Pos = 0x19
FDCAN_RXF1S_RF1L_Msk = 0x2000000
FDCAN_RXF1S_RF1L = 0x2000000
FDCAN_RXF1A_F1AI_Pos = 0x0
FDCAN_RXF1A_F1AI_Msk = 0x3F
FDCAN_RXF1A_F1AI = 0x3F
FDCAN_RXESC_F0DS_Pos = 0x0
FDCAN_RXESC_F0DS_Msk = 0x7
FDCAN_RXESC_F0DS = 0x7
FDCAN_RXESC_F1DS_Pos = 0x4
FDCAN_RXESC_F1DS_Msk = 0x70
FDCAN_RXESC_F1DS = 0x70
FDCAN_RXESC_RBDS_Pos = 0x8
FDCAN_RXESC_RBDS_Msk = 0x700
FDCAN_RXESC_RBDS = 0x700
FDCAN_TXBC_TBSA_Pos = 0x2
FDCAN_TXBC_TBSA_Msk = 0xFFFC
FDCAN_TXBC_TBSA = 0xFFFC
FDCAN_TXBC_NDTB_Pos = 0x10
FDCAN_TXBC_NDTB_Msk = 0x3F0000
FDCAN_TXBC_NDTB = 0x3F0000
FDCAN_TXBC_TFQS_Pos = 0x18
FDCAN_TXBC_TFQS_Msk = 0x3F000000
FDCAN_TXBC_TFQS = 0x3F000000
FDCAN_TXBC_TFQM_Pos = 0x1E
FDCAN_TXBC_TFQM_Msk = 0x40000000
FDCAN_TXBC_TFQM = 0x40000000
FDCAN_TXFQS_TFFL_Pos = 0x0
FDCAN_TXFQS_TFFL_Msk = 0x3F
FDCAN_TXFQS_TFFL = 0x3F
FDCAN_TXFQS_TFGI_Pos = 0x8
FDCAN_TXFQS_TFGI_Msk = 0x1F00
FDCAN_TXFQS_TFGI = 0x1F00
FDCAN_TXFQS_TFQPI_Pos = 0x10
FDCAN_TXFQS_TFQPI_Msk = 0x1F0000
FDCAN_TXFQS_TFQPI = 0x1F0000
FDCAN_TXFQS_TFQF_Pos = 0x15
FDCAN_TXFQS_TFQF_Msk = 0x200000
FDCAN_TXFQS_TFQF = 0x200000
FDCAN_TXESC_TBDS_Pos = 0x0
FDCAN_TXESC_TBDS_Msk = 0x7
FDCAN_TXESC_TBDS = 0x7
FDCAN_TXBRP_TRP_Pos = 0x0
FDCAN_TXBRP_TRP_Msk = 0xFFFFFFFF
FDCAN_TXBRP_TRP = 0xFFFFFFFF
FDCAN_TXBAR_AR_Pos = 0x0
FDCAN_TXBAR_AR_Msk = 0xFFFFFFFF
FDCAN_TXBAR_AR = 0xFFFFFFFF
FDCAN_TXBCR_CR_Pos = 0x0
FDCAN_TXBCR_CR_Msk = 0xFFFFFFFF
FDCAN_TXBCR_CR = 0xFFFFFFFF
FDCAN_TXBTO_TO_Pos = 0x0
FDCAN_TXBTO_TO_Msk = 0xFFFFFFFF
FDCAN_TXBTO_TO = 0xFFFFFFFF
FDCAN_TXBCF_CF_Pos = 0x0
FDCAN_TXBCF_CF_Msk = 0xFFFFFFFF
FDCAN_TXBCF_CF = 0xFFFFFFFF
FDCAN_TXBTIE_TIE_Pos = 0x0
FDCAN_TXBTIE_TIE_Msk = 0xFFFFFFFF
FDCAN_TXBTIE_TIE = 0xFFFFFFFF
FDCAN_TXBCIE_CFIE_Pos = 0x0
FDCAN_TXBCIE_CFIE_Msk = 0xFFFFFFFF
FDCAN_TXBCIE_CFIE = 0xFFFFFFFF
FDCAN_TXEFC_EFSA_Pos = 0x2
FDCAN_TXEFC_EFSA_Msk = 0xFFFC
FDCAN_TXEFC_EFSA = 0xFFFC
FDCAN_TXEFC_EFS_Pos = 0x10
FDCAN_TXEFC_EFS_Msk = 0x3F0000
FDCAN_TXEFC_EFS = 0x3F0000
FDCAN_TXEFC_EFWM_Pos = 0x18
FDCAN_TXEFC_EFWM_Msk = 0x3F000000
FDCAN_TXEFC_EFWM = 0x3F000000
FDCAN_TXEFS_EFFL_Pos = 0x0
FDCAN_TXEFS_EFFL_Msk = 0x3F
FDCAN_TXEFS_EFFL = 0x3F
FDCAN_TXEFS_EFGI_Pos = 0x8
FDCAN_TXEFS_EFGI_Msk = 0x1F00
FDCAN_TXEFS_EFGI = 0x1F00
FDCAN_TXEFS_EFPI_Pos = 0x10
FDCAN_TXEFS_EFPI_Msk = 0x1F0000
FDCAN_TXEFS_EFPI = 0x1F0000
FDCAN_TXEFS_EFF_Pos = 0x18
FDCAN_TXEFS_EFF_Msk = 0x1000000
FDCAN_TXEFS_EFF = 0x1000000
FDCAN_TXEFS_TEFL_Pos = 0x19
FDCAN_TXEFS_TEFL_Msk = 0x2000000
FDCAN_TXEFS_TEFL = 0x2000000
FDCAN_TXEFA_EFAI_Pos = 0x0
FDCAN_TXEFA_EFAI_Msk = 0x1F
FDCAN_TXEFA_EFAI = 0x1F
FDCAN_TTTMC_TMSA_Pos = 0x2
FDCAN_TTTMC_TMSA_Msk = 0xFFFC
FDCAN_TTTMC_TMSA = 0xFFFC
FDCAN_TTTMC_TME_Pos = 0x10
FDCAN_TTTMC_TME_Msk = 0x7F0000
FDCAN_TTTMC_TME = 0x7F0000
FDCAN_TTRMC_RID_Pos = 0x0
FDCAN_TTRMC_RID_Msk = 0x1FFFFFFF
FDCAN_TTRMC_RID = 0x1FFFFFFF
FDCAN_TTRMC_XTD_Pos = 0x1E
FDCAN_TTRMC_XTD_Msk = 0x40000000
FDCAN_TTRMC_XTD = 0x40000000
FDCAN_TTRMC_RMPS_Pos = 0x1F
FDCAN_TTRMC_RMPS_Msk = 0x80000000
FDCAN_TTRMC_RMPS = 0x80000000
FDCAN_TTOCF_OM_Pos = 0x0
FDCAN_TTOCF_OM_Msk = 0x3
FDCAN_TTOCF_OM = 0x3
FDCAN_TTOCF_GEN_Pos = 0x3
FDCAN_TTOCF_GEN_Msk = 0x8
FDCAN_TTOCF_GEN = 0x8
FDCAN_TTOCF_TM_Pos = 0x4
FDCAN_TTOCF_TM_Msk = 0x10
FDCAN_TTOCF_TM = 0x10
FDCAN_TTOCF_LDSDL_Pos = 0x5
FDCAN_TTOCF_LDSDL_Msk = 0xE0
FDCAN_TTOCF_LDSDL = 0xE0
FDCAN_TTOCF_IRTO_Pos = 0x8
FDCAN_TTOCF_IRTO_Msk = 0x7F00
FDCAN_TTOCF_IRTO = 0x7F00
FDCAN_TTOCF_EECS_Pos = 0xF
FDCAN_TTOCF_EECS_Msk = 0x8000
FDCAN_TTOCF_EECS = 0x8000
FDCAN_TTOCF_AWL_Pos = 0x10
FDCAN_TTOCF_AWL_Msk = 0xFF0000
FDCAN_TTOCF_AWL = 0xFF0000
FDCAN_TTOCF_EGTF_Pos = 0x18
FDCAN_TTOCF_EGTF_Msk = 0x1000000
FDCAN_TTOCF_EGTF = 0x1000000
FDCAN_TTOCF_ECC_Pos = 0x19
FDCAN_TTOCF_ECC_Msk = 0x2000000
FDCAN_TTOCF_ECC = 0x2000000
FDCAN_TTOCF_EVTP_Pos = 0x1A
FDCAN_TTOCF_EVTP_Msk = 0x4000000
FDCAN_TTOCF_EVTP = 0x4000000
FDCAN_TTMLM_CCM_Pos = 0x0
FDCAN_TTMLM_CCM_Msk = 0x3F
FDCAN_TTMLM_CCM = 0x3F
FDCAN_TTMLM_CSS_Pos = 0x6
FDCAN_TTMLM_CSS_Msk = 0xC0
FDCAN_TTMLM_CSS = 0xC0
FDCAN_TTMLM_TXEW_Pos = 0x8
FDCAN_TTMLM_TXEW_Msk = 0xF00
FDCAN_TTMLM_TXEW = 0xF00
FDCAN_TTMLM_ENTT_Pos = 0x10
FDCAN_TTMLM_ENTT_Msk = 0xFFF0000
FDCAN_TTMLM_ENTT = 0xFFF0000
FDCAN_TURCF_NCL_Pos = 0x0
FDCAN_TURCF_NCL_Msk = 0xFFFF
FDCAN_TURCF_NCL = 0xFFFF
FDCAN_TURCF_DC_Pos = 0x10
FDCAN_TURCF_DC_Msk = 0x3FFF0000
FDCAN_TURCF_DC = 0x3FFF0000
FDCAN_TURCF_ELT_Pos = 0x1F
FDCAN_TURCF_ELT_Msk = 0x80000000
FDCAN_TURCF_ELT = 0x80000000
FDCAN_TTOCN_SGT_Pos = 0x0
FDCAN_TTOCN_SGT_Msk = 0x1
FDCAN_TTOCN_SGT = 0x1
FDCAN_TTOCN_ECS_Pos = 0x1
FDCAN_TTOCN_ECS_Msk = 0x2
FDCAN_TTOCN_ECS = 0x2
FDCAN_TTOCN_SWP_Pos = 0x2
FDCAN_TTOCN_SWP_Msk = 0x4
FDCAN_TTOCN_SWP = 0x4
FDCAN_TTOCN_SWS_Pos = 0x3
FDCAN_TTOCN_SWS_Msk = 0x18
FDCAN_TTOCN_SWS = 0x18
FDCAN_TTOCN_RTIE_Pos = 0x5
FDCAN_TTOCN_RTIE_Msk = 0x20
FDCAN_TTOCN_RTIE = 0x20
FDCAN_TTOCN_TMC_Pos = 0x6
FDCAN_TTOCN_TMC_Msk = 0xC0
FDCAN_TTOCN_TMC = 0xC0
FDCAN_TTOCN_TTIE_Pos = 0x8
FDCAN_TTOCN_TTIE_Msk = 0x100
FDCAN_TTOCN_TTIE = 0x100
FDCAN_TTOCN_GCS_Pos = 0x9
FDCAN_TTOCN_GCS_Msk = 0x200
FDCAN_TTOCN_GCS = 0x200
FDCAN_TTOCN_FGP_Pos = 0xA
FDCAN_TTOCN_FGP_Msk = 0x400
FDCAN_TTOCN_FGP = 0x400
FDCAN_TTOCN_TMG_Pos = 0xB
FDCAN_TTOCN_TMG_Msk = 0x800
FDCAN_TTOCN_TMG = 0x800
FDCAN_TTOCN_NIG_Pos = 0xC
FDCAN_TTOCN_NIG_Msk = 0x1000
FDCAN_TTOCN_NIG = 0x1000
FDCAN_TTOCN_ESCN_Pos = 0xD
FDCAN_TTOCN_ESCN_Msk = 0x2000
FDCAN_TTOCN_ESCN = 0x2000
FDCAN_TTOCN_LCKC_Pos = 0xF
FDCAN_TTOCN_LCKC_Msk = 0x8000
FDCAN_TTOCN_LCKC = 0x8000
FDCAN_TTGTP_TP_Pos = 0x0
FDCAN_TTGTP_TP_Msk = 0xFFFF
FDCAN_TTGTP_TP = 0xFFFF
FDCAN_TTGTP_CTP_Pos = 0x10
FDCAN_TTGTP_CTP_Msk = 0xFFFF0000
FDCAN_TTGTP_CTP = 0xFFFF0000
FDCAN_TTTMK_TM_Pos = 0x0
FDCAN_TTTMK_TM_Msk = 0xFFFF
FDCAN_TTTMK_TM = 0xFFFF
FDCAN_TTTMK_TICC_Pos = 0x10
FDCAN_TTTMK_TICC_Msk = 0x7F0000
FDCAN_TTTMK_TICC = 0x7F0000
FDCAN_TTTMK_LCKM_Pos = 0x1F
FDCAN_TTTMK_LCKM_Msk = 0x80000000
FDCAN_TTTMK_LCKM = 0x80000000
FDCAN_TTIR_SBC_Pos = 0x0
FDCAN_TTIR_SBC_Msk = 0x1
FDCAN_TTIR_SBC = 0x1
FDCAN_TTIR_SMC_Pos = 0x1
FDCAN_TTIR_SMC_Msk = 0x2
FDCAN_TTIR_SMC = 0x2
FDCAN_TTIR_CSM_Pos = 0x2
FDCAN_TTIR_CSM_Msk = 0x4
FDCAN_TTIR_CSM = 0x4
FDCAN_TTIR_SOG_Pos = 0x3
FDCAN_TTIR_SOG_Msk = 0x8
FDCAN_TTIR_SOG = 0x8
FDCAN_TTIR_RTMI_Pos = 0x4
FDCAN_TTIR_RTMI_Msk = 0x10
FDCAN_TTIR_RTMI = 0x10
FDCAN_TTIR_TTMI_Pos = 0x5
FDCAN_TTIR_TTMI_Msk = 0x20
FDCAN_TTIR_TTMI = 0x20
FDCAN_TTIR_SWE_Pos = 0x6
FDCAN_TTIR_SWE_Msk = 0x40
FDCAN_TTIR_SWE = 0x40
FDCAN_TTIR_GTW_Pos = 0x7
FDCAN_TTIR_GTW_Msk = 0x80
FDCAN_TTIR_GTW = 0x80
FDCAN_TTIR_GTD_Pos = 0x8
FDCAN_TTIR_GTD_Msk = 0x100
FDCAN_TTIR_GTD = 0x100
FDCAN_TTIR_GTE_Pos = 0x9
FDCAN_TTIR_GTE_Msk = 0x200
FDCAN_TTIR_GTE = 0x200
FDCAN_TTIR_TXU_Pos = 0xA
FDCAN_TTIR_TXU_Msk = 0x400
FDCAN_TTIR_TXU = 0x400
FDCAN_TTIR_TXO_Pos = 0xB
FDCAN_TTIR_TXO_Msk = 0x800
FDCAN_TTIR_TXO = 0x800
FDCAN_TTIR_SE1_Pos = 0xC
FDCAN_TTIR_SE1_Msk = 0x1000
FDCAN_TTIR_SE1 = 0x1000
FDCAN_TTIR_SE2_Pos = 0xD
FDCAN_TTIR_SE2_Msk = 0x2000
FDCAN_TTIR_SE2 = 0x2000
FDCAN_TTIR_ELC_Pos = 0xE
FDCAN_TTIR_ELC_Msk = 0x4000
FDCAN_TTIR_ELC = 0x4000
FDCAN_TTIR_IWT_Pos = 0xF
FDCAN_TTIR_IWT_Msk = 0x8000
FDCAN_TTIR_IWT = 0x8000
FDCAN_TTIR_WT_Pos = 0x10
FDCAN_TTIR_WT_Msk = 0x10000
FDCAN_TTIR_WT = 0x10000
FDCAN_TTIR_AW_Pos = 0x11
FDCAN_TTIR_AW_Msk = 0x20000
FDCAN_TTIR_AW = 0x20000
FDCAN_TTIR_CER_Pos = 0x12
FDCAN_TTIR_CER_Msk = 0x40000
FDCAN_TTIR_CER = 0x40000
FDCAN_TTIE_SBCE_Pos = 0x0
FDCAN_TTIE_SBCE_Msk = 0x1
FDCAN_TTIE_SBCE = 0x1
FDCAN_TTIE_SMCE_Pos = 0x1
FDCAN_TTIE_SMCE_Msk = 0x2
FDCAN_TTIE_SMCE = 0x2
FDCAN_TTIE_CSME_Pos = 0x2
FDCAN_TTIE_CSME_Msk = 0x4
FDCAN_TTIE_CSME = 0x4
FDCAN_TTIE_SOGE_Pos = 0x3
FDCAN_TTIE_SOGE_Msk = 0x8
FDCAN_TTIE_SOGE = 0x8
FDCAN_TTIE_RTMIE_Pos = 0x4
FDCAN_TTIE_RTMIE_Msk = 0x10
FDCAN_TTIE_RTMIE = 0x10
FDCAN_TTIE_TTMIE_Pos = 0x5
FDCAN_TTIE_TTMIE_Msk = 0x20
FDCAN_TTIE_TTMIE = 0x20
FDCAN_TTIE_SWEE_Pos = 0x6
FDCAN_TTIE_SWEE_Msk = 0x40
FDCAN_TTIE_SWEE = 0x40
FDCAN_TTIE_GTWE_Pos = 0x7
FDCAN_TTIE_GTWE_Msk = 0x80
FDCAN_TTIE_GTWE = 0x80
FDCAN_TTIE_GTDE_Pos = 0x8
FDCAN_TTIE_GTDE_Msk = 0x100
FDCAN_TTIE_GTDE = 0x100
FDCAN_TTIE_GTEE_Pos = 0x9
FDCAN_TTIE_GTEE_Msk = 0x200
FDCAN_TTIE_GTEE = 0x200
FDCAN_TTIE_TXUE_Pos = 0xA
FDCAN_TTIE_TXUE_Msk = 0x400
FDCAN_TTIE_TXUE = 0x400
FDCAN_TTIE_TXOE_Pos = 0xB
FDCAN_TTIE_TXOE_Msk = 0x800
FDCAN_TTIE_TXOE = 0x800
FDCAN_TTIE_SE1E_Pos = 0xC
FDCAN_TTIE_SE1E_Msk = 0x1000
FDCAN_TTIE_SE1E = 0x1000
FDCAN_TTIE_SE2E_Pos = 0xD
FDCAN_TTIE_SE2E_Msk = 0x2000
FDCAN_TTIE_SE2E = 0x2000
FDCAN_TTIE_ELCE_Pos = 0xE
FDCAN_TTIE_ELCE_Msk = 0x4000
FDCAN_TTIE_ELCE = 0x4000
FDCAN_TTIE_IWTE_Pos = 0xF
FDCAN_TTIE_IWTE_Msk = 0x8000
FDCAN_TTIE_IWTE = 0x8000
FDCAN_TTIE_WTE_Pos = 0x10
FDCAN_TTIE_WTE_Msk = 0x10000
FDCAN_TTIE_WTE = 0x10000
FDCAN_TTIE_AWE_Pos = 0x11
FDCAN_TTIE_AWE_Msk = 0x20000
FDCAN_TTIE_AWE = 0x20000
FDCAN_TTIE_CERE_Pos = 0x12
FDCAN_TTIE_CERE_Msk = 0x40000
FDCAN_TTIE_CERE = 0x40000
FDCAN_TTILS_SBCS_Pos = 0x0
FDCAN_TTILS_SBCS_Msk = 0x1
FDCAN_TTILS_SBCS = 0x1
FDCAN_TTILS_SMCS_Pos = 0x1
FDCAN_TTILS_SMCS_Msk = 0x2
FDCAN_TTILS_SMCS = 0x2
FDCAN_TTILS_CSMS_Pos = 0x2
FDCAN_TTILS_CSMS_Msk = 0x4
FDCAN_TTILS_CSMS = 0x4
FDCAN_TTILS_SOGS_Pos = 0x3
FDCAN_TTILS_SOGS_Msk = 0x8
FDCAN_TTILS_SOGS = 0x8
FDCAN_TTILS_RTMIS_Pos = 0x4
FDCAN_TTILS_RTMIS_Msk = 0x10
FDCAN_TTILS_RTMIS = 0x10
FDCAN_TTILS_TTMIS_Pos = 0x5
FDCAN_TTILS_TTMIS_Msk = 0x20
FDCAN_TTILS_TTMIS = 0x20
FDCAN_TTILS_SWES_Pos = 0x6
FDCAN_TTILS_SWES_Msk = 0x40
FDCAN_TTILS_SWES = 0x40
FDCAN_TTILS_GTWS_Pos = 0x7
FDCAN_TTILS_GTWS_Msk = 0x80
FDCAN_TTILS_GTWS = 0x80
FDCAN_TTILS_GTDS_Pos = 0x8
FDCAN_TTILS_GTDS_Msk = 0x100
FDCAN_TTILS_GTDS = 0x100
FDCAN_TTILS_GTES_Pos = 0x9
FDCAN_TTILS_GTES_Msk = 0x200
FDCAN_TTILS_GTES = 0x200
FDCAN_TTILS_TXUS_Pos = 0xA
FDCAN_TTILS_TXUS_Msk = 0x400
FDCAN_TTILS_TXUS = 0x400
FDCAN_TTILS_TXOS_Pos = 0xB
FDCAN_TTILS_TXOS_Msk = 0x800
FDCAN_TTILS_TXOS = 0x800
FDCAN_TTILS_SE1S_Pos = 0xC
FDCAN_TTILS_SE1S_Msk = 0x1000
FDCAN_TTILS_SE1S = 0x1000
FDCAN_TTILS_SE2S_Pos = 0xD
FDCAN_TTILS_SE2S_Msk = 0x2000
FDCAN_TTILS_SE2S = 0x2000
FDCAN_TTILS_ELCS_Pos = 0xE
FDCAN_TTILS_ELCS_Msk = 0x4000
FDCAN_TTILS_ELCS = 0x4000
FDCAN_TTILS_IWTS_Pos = 0xF
FDCAN_TTILS_IWTS_Msk = 0x8000
FDCAN_TTILS_IWTS = 0x8000
FDCAN_TTILS_WTS_Pos = 0x10
FDCAN_TTILS_WTS_Msk = 0x10000
FDCAN_TTILS_WTS = 0x10000
FDCAN_TTILS_AWS_Pos = 0x11
FDCAN_TTILS_AWS_Msk = 0x20000
FDCAN_TTILS_AWS = 0x20000
FDCAN_TTILS_CERS_Pos = 0x12
FDCAN_TTILS_CERS_Msk = 0x40000
FDCAN_TTILS_CERS = 0x40000
FDCAN_TTOST_EL_Pos = 0x0
FDCAN_TTOST_EL_Msk = 0x3
FDCAN_TTOST_EL = 0x3
FDCAN_TTOST_MS_Pos = 0x2
FDCAN_TTOST_MS_Msk = 0xC
FDCAN_TTOST_MS = 0xC
FDCAN_TTOST_SYS_Pos = 0x4
FDCAN_TTOST_SYS_Msk = 0x30
FDCAN_TTOST_SYS = 0x30
FDCAN_TTOST_QGTP_Pos = 0x6
FDCAN_TTOST_QGTP_Msk = 0x40
FDCAN_TTOST_QGTP = 0x40
FDCAN_TTOST_QCS_Pos = 0x7
FDCAN_TTOST_QCS_Msk = 0x80
FDCAN_TTOST_QCS = 0x80
FDCAN_TTOST_RTO_Pos = 0x8
FDCAN_TTOST_RTO_Msk = 0xFF00
FDCAN_TTOST_RTO = 0xFF00
FDCAN_TTOST_WGTD_Pos = 0x16
FDCAN_TTOST_WGTD_Msk = 0x400000
FDCAN_TTOST_WGTD = 0x400000
FDCAN_TTOST_GFI_Pos = 0x17
FDCAN_TTOST_GFI_Msk = 0x800000
FDCAN_TTOST_GFI = 0x800000
FDCAN_TTOST_TMP_Pos = 0x18
FDCAN_TTOST_TMP_Msk = 0x7000000
FDCAN_TTOST_TMP = 0x7000000
FDCAN_TTOST_GSI_Pos = 0x1B
FDCAN_TTOST_GSI_Msk = 0x8000000
FDCAN_TTOST_GSI = 0x8000000
FDCAN_TTOST_WFE_Pos = 0x1C
FDCAN_TTOST_WFE_Msk = 0x10000000
FDCAN_TTOST_WFE = 0x10000000
FDCAN_TTOST_AWE_Pos = 0x1D
FDCAN_TTOST_AWE_Msk = 0x20000000
FDCAN_TTOST_AWE = 0x20000000
FDCAN_TTOST_WECS_Pos = 0x1E
FDCAN_TTOST_WECS_Msk = 0x40000000
FDCAN_TTOST_WECS = 0x40000000
FDCAN_TTOST_SPL_Pos = 0x1F
FDCAN_TTOST_SPL_Msk = 0x80000000
FDCAN_TTOST_SPL = 0x80000000
FDCAN_TURNA_NAV_Pos = 0x0
FDCAN_TURNA_NAV_Msk = 0x3FFFF
FDCAN_TURNA_NAV = 0x3FFFF
FDCAN_TTLGT_LT_Pos = 0x0
FDCAN_TTLGT_LT_Msk = 0xFFFF
FDCAN_TTLGT_LT = 0xFFFF
FDCAN_TTLGT_GT_Pos = 0x10
FDCAN_TTLGT_GT_Msk = 0xFFFF0000
FDCAN_TTLGT_GT = 0xFFFF0000
FDCAN_TTCTC_CT_Pos = 0x0
FDCAN_TTCTC_CT_Msk = 0xFFFF
FDCAN_TTCTC_CT = 0xFFFF
FDCAN_TTCTC_CC_Pos = 0x10
FDCAN_TTCTC_CC_Msk = 0x3F0000
FDCAN_TTCTC_CC = 0x3F0000
FDCAN_TTCPT_CCV_Pos = 0x0
FDCAN_TTCPT_CCV_Msk = 0x3F
FDCAN_TTCPT_CCV = 0x3F
FDCAN_TTCPT_SWV_Pos = 0x10
FDCAN_TTCPT_SWV_Msk = 0xFFFF0000
FDCAN_TTCPT_SWV = 0xFFFF0000
FDCAN_TTCSM_CSM_Pos = 0x0
FDCAN_TTCSM_CSM_Msk = 0xFFFF
FDCAN_TTCSM_CSM = 0xFFFF
FDCAN_TTTS_SWTSEL_Pos = 0x0
FDCAN_TTTS_SWTSEL_Msk = 0x3
FDCAN_TTTS_SWTSEL = 0x3
FDCAN_TTTS_EVTSEL_Pos = 0x4
FDCAN_TTTS_EVTSEL_Msk = 0x30
FDCAN_TTTS_EVTSEL = 0x30
FDCANCCU_CREL_DAY_Pos = 0x0
FDCANCCU_CREL_DAY_Msk = 0xFF
FDCANCCU_CREL_DAY = 0xFF
FDCANCCU_CREL_MON_Pos = 0x8
FDCANCCU_CREL_MON_Msk = 0xFF00
FDCANCCU_CREL_MON = 0xFF00
FDCANCCU_CREL_YEAR_Pos = 0x10
FDCANCCU_CREL_YEAR_Msk = 0xF0000
FDCANCCU_CREL_YEAR = 0xF0000
FDCANCCU_CREL_SUBSTEP_Pos = 0x14
FDCANCCU_CREL_SUBSTEP_Msk = 0xF00000
FDCANCCU_CREL_SUBSTEP = 0xF00000
FDCANCCU_CREL_STEP_Pos = 0x18
FDCANCCU_CREL_STEP_Msk = 0xF000000
FDCANCCU_CREL_STEP = 0xF000000
FDCANCCU_CREL_REL_Pos = 0x1C
FDCANCCU_CREL_REL_Msk = 0xF0000000
FDCANCCU_CREL_REL = 0xF0000000
FDCANCCU_CCFG_TQBT_Pos = 0x0
FDCANCCU_CCFG_TQBT_Msk = 0x1F
FDCANCCU_CCFG_TQBT = 0x1F
FDCANCCU_CCFG_BCC_Pos = 0x6
FDCANCCU_CCFG_BCC_Msk = 0x40
FDCANCCU_CCFG_BCC = 0x40
FDCANCCU_CCFG_CFL_Pos = 0x7
FDCANCCU_CCFG_CFL_Msk = 0x80
FDCANCCU_CCFG_CFL = 0x80
FDCANCCU_CCFG_OCPM_Pos = 0x8
FDCANCCU_CCFG_OCPM_Msk = 0xFF00
FDCANCCU_CCFG_OCPM = 0xFF00
FDCANCCU_CCFG_CDIV_Pos = 0x10
FDCANCCU_CCFG_CDIV_Msk = 0xF0000
FDCANCCU_CCFG_CDIV = 0xF0000
FDCANCCU_CCFG_SWR_Pos = 0x1F
FDCANCCU_CCFG_SWR_Msk = 0x80000000
FDCANCCU_CCFG_SWR = 0x80000000
FDCANCCU_CSTAT_OCPC_Pos = 0x0
FDCANCCU_CSTAT_OCPC_Msk = 0x3FFFF
FDCANCCU_CSTAT_OCPC = 0x3FFFF
FDCANCCU_CSTAT_TQC_Pos = 0x12
FDCANCCU_CSTAT_TQC_Msk = 0x1FFC0000
FDCANCCU_CSTAT_TQC = 0x1FFC0000
FDCANCCU_CSTAT_CALS_Pos = 0x1E
FDCANCCU_CSTAT_CALS_Msk = 0xC0000000
FDCANCCU_CSTAT_CALS = 0xC0000000
FDCANCCU_CWD_WDC_Pos = 0x0
FDCANCCU_CWD_WDC_Msk = 0xFFFF
FDCANCCU_CWD_WDC = 0xFFFF
FDCANCCU_CWD_WDV_Pos = 0x10
FDCANCCU_CWD_WDV_Msk = 0xFFFF0000
FDCANCCU_CWD_WDV = 0xFFFF0000
FDCANCCU_IR_CWE_Pos = 0x0
FDCANCCU_IR_CWE_Msk = 0x1
FDCANCCU_IR_CWE = 0x1
FDCANCCU_IR_CSC_Pos = 0x1
FDCANCCU_IR_CSC_Msk = 0x2
FDCANCCU_IR_CSC = 0x2
FDCANCCU_IE_CWEE_Pos = 0x0
FDCANCCU_IE_CWEE_Msk = 0x1
FDCANCCU_IE_CWEE = 0x1
FDCANCCU_IE_CSCE_Pos = 0x1
FDCANCCU_IE_CSCE_Msk = 0x2
FDCANCCU_IE_CSCE = 0x2
CEC_CR_CECEN_Pos = 0x0
CEC_CR_CECEN_Msk = 0x1
CEC_CR_CECEN = 0x1
CEC_CR_TXSOM_Pos = 0x1
CEC_CR_TXSOM_Msk = 0x2
CEC_CR_TXSOM = 0x2
CEC_CR_TXEOM_Pos = 0x2
CEC_CR_TXEOM_Msk = 0x4
CEC_CR_TXEOM = 0x4
CEC_CFGR_SFT_Pos = 0x0
CEC_CFGR_SFT_Msk = 0x7
CEC_CFGR_SFT = 0x7
CEC_CFGR_RXTOL_Pos = 0x3
CEC_CFGR_RXTOL_Msk = 0x8
CEC_CFGR_RXTOL = 0x8
CEC_CFGR_BRESTP_Pos = 0x4
CEC_CFGR_BRESTP_Msk = 0x10
CEC_CFGR_BRESTP = 0x10
CEC_CFGR_BREGEN_Pos = 0x5
CEC_CFGR_BREGEN_Msk = 0x20
CEC_CFGR_BREGEN = 0x20
CEC_CFGR_LBPEGEN_Pos = 0x6
CEC_CFGR_LBPEGEN_Msk = 0x40
CEC_CFGR_LBPEGEN = 0x40
CEC_CFGR_SFTOPT_Pos = 0x8
CEC_CFGR_SFTOPT_Msk = 0x100
CEC_CFGR_SFTOPT = 0x100
CEC_CFGR_BRDNOGEN_Pos = 0x7
CEC_CFGR_BRDNOGEN_Msk = 0x80
CEC_CFGR_BRDNOGEN = 0x80
CEC_CFGR_OAR_Pos = 0x10
CEC_CFGR_OAR_Msk = 0x7FFF0000
CEC_CFGR_OAR = 0x7FFF0000
CEC_CFGR_LSTN_Pos = 0x1F
CEC_CFGR_LSTN_Msk = 0x80000000
CEC_CFGR_LSTN = 0x80000000
CEC_TXDR_TXD_Pos = 0x0
CEC_TXDR_TXD_Msk = 0xFF
CEC_TXDR_TXD = 0xFF
CEC_RXDR_RXD_Pos = 0x0
CEC_RXDR_RXD_Msk = 0xFF
CEC_RXDR_RXD = 0xFF
CEC_ISR_RXBR_Pos = 0x0
CEC_ISR_RXBR_Msk = 0x1
CEC_ISR_RXBR = 0x1
CEC_ISR_RXEND_Pos = 0x1
CEC_ISR_RXEND_Msk = 0x2
CEC_ISR_RXEND = 0x2
CEC_ISR_RXOVR_Pos = 0x2
CEC_ISR_RXOVR_Msk = 0x4
CEC_ISR_RXOVR = 0x4
CEC_ISR_BRE_Pos = 0x3
CEC_ISR_BRE_Msk = 0x8
CEC_ISR_BRE = 0x8
CEC_ISR_SBPE_Pos = 0x4
CEC_ISR_SBPE_Msk = 0x10
CEC_ISR_SBPE = 0x10
CEC_ISR_LBPE_Pos = 0x5
CEC_ISR_LBPE_Msk = 0x20
CEC_ISR_LBPE = 0x20
CEC_ISR_RXACKE_Pos = 0x6
CEC_ISR_RXACKE_Msk = 0x40
CEC_ISR_RXACKE = 0x40
CEC_ISR_ARBLST_Pos = 0x7
CEC_ISR_ARBLST_Msk = 0x80
CEC_ISR_ARBLST = 0x80
CEC_ISR_TXBR_Pos = 0x8
CEC_ISR_TXBR_Msk = 0x100
CEC_ISR_TXBR = 0x100
CEC_ISR_TXEND_Pos = 0x9
CEC_ISR_TXEND_Msk = 0x200
CEC_ISR_TXEND = 0x200
CEC_ISR_TXUDR_Pos = 0xA
CEC_ISR_TXUDR_Msk = 0x400
CEC_ISR_TXUDR = 0x400
CEC_ISR_TXERR_Pos = 0xB
CEC_ISR_TXERR_Msk = 0x800
CEC_ISR_TXERR = 0x800
CEC_ISR_TXACKE_Pos = 0xC
CEC_ISR_TXACKE_Msk = 0x1000
CEC_ISR_TXACKE = 0x1000
CEC_IER_RXBRIE_Pos = 0x0
CEC_IER_RXBRIE_Msk = 0x1
CEC_IER_RXBRIE = 0x1
CEC_IER_RXENDIE_Pos = 0x1
CEC_IER_RXENDIE_Msk = 0x2
CEC_IER_RXENDIE = 0x2
CEC_IER_RXOVRIE_Pos = 0x2
CEC_IER_RXOVRIE_Msk = 0x4
CEC_IER_RXOVRIE = 0x4
CEC_IER_BREIE_Pos = 0x3
CEC_IER_BREIE_Msk = 0x8
CEC_IER_BREIE = 0x8
CEC_IER_SBPEIE_Pos = 0x4
CEC_IER_SBPEIE_Msk = 0x10
CEC_IER_SBPEIE = 0x10
CEC_IER_LBPEIE_Pos = 0x5
CEC_IER_LBPEIE_Msk = 0x20
CEC_IER_LBPEIE = 0x20
CEC_IER_RXACKEIE_Pos = 0x6
CEC_IER_RXACKEIE_Msk = 0x40
CEC_IER_RXACKEIE = 0x40
CEC_IER_ARBLSTIE_Pos = 0x7
CEC_IER_ARBLSTIE_Msk = 0x80
CEC_IER_ARBLSTIE = 0x80
CEC_IER_TXBRIE_Pos = 0x8
CEC_IER_TXBRIE_Msk = 0x100
CEC_IER_TXBRIE = 0x100
CEC_IER_TXENDIE_Pos = 0x9
CEC_IER_TXENDIE_Msk = 0x200
CEC_IER_TXENDIE = 0x200
CEC_IER_TXUDRIE_Pos = 0xA
CEC_IER_TXUDRIE_Msk = 0x400
CEC_IER_TXUDRIE = 0x400
CEC_IER_TXERRIE_Pos = 0xB
CEC_IER_TXERRIE_Msk = 0x800
CEC_IER_TXERRIE = 0x800
CEC_IER_TXACKEIE_Pos = 0xC
CEC_IER_TXACKEIE_Msk = 0x1000
CEC_IER_TXACKEIE = 0x1000
CRC_DR_DR_Pos = 0x0
CRC_DR_DR_Msk = 0xFFFFFFFF
CRC_DR_DR = 0xFFFFFFFF
CRC_IDR_IDR_Pos = 0x0
CRC_IDR_IDR_Msk = 0xFFFFFFFF
CRC_IDR_IDR = 0xFFFFFFFF
CRC_CR_RESET_Pos = 0x0
CRC_CR_RESET_Msk = 0x1
CRC_CR_RESET = 0x1
CRC_CR_POLYSIZE_Pos = 0x3
CRC_CR_POLYSIZE_Msk = 0x18
CRC_CR_POLYSIZE = 0x18
CRC_CR_POLYSIZE_0 = 0x8
CRC_CR_POLYSIZE_1 = 0x10
CRC_CR_REV_IN_Pos = 0x5
CRC_CR_REV_IN_Msk = 0x60
CRC_CR_REV_IN = 0x60
CRC_CR_REV_IN_0 = 0x20
CRC_CR_REV_IN_1 = 0x40
CRC_CR_REV_OUT_Pos = 0x7
CRC_CR_REV_OUT_Msk = 0x80
CRC_CR_REV_OUT = 0x80
CRC_INIT_INIT_Pos = 0x0
CRC_INIT_INIT_Msk = 0xFFFFFFFF
CRC_INIT_INIT = 0xFFFFFFFF
CRC_POL_POL_Pos = 0x0
CRC_POL_POL_Msk = 0xFFFFFFFF
CRC_POL_POL = 0xFFFFFFFF
CRS_CR_SYNCOKIE_Pos = 0x0
CRS_CR_SYNCOKIE_Msk = 0x1
CRS_CR_SYNCOKIE = 0x1
CRS_CR_SYNCWARNIE_Pos = 0x1
CRS_CR_SYNCWARNIE_Msk = 0x2
CRS_CR_SYNCWARNIE = 0x2
CRS_CR_ERRIE_Pos = 0x2
CRS_CR_ERRIE_Msk = 0x4
CRS_CR_ERRIE = 0x4
CRS_CR_ESYNCIE_Pos = 0x3
CRS_CR_ESYNCIE_Msk = 0x8
CRS_CR_ESYNCIE = 0x8
CRS_CR_CEN_Pos = 0x5
CRS_CR_CEN_Msk = 0x20
CRS_CR_CEN = 0x20
CRS_CR_AUTOTRIMEN_Pos = 0x6
CRS_CR_AUTOTRIMEN_Msk = 0x40
CRS_CR_AUTOTRIMEN = 0x40
CRS_CR_SWSYNC_Pos = 0x7
CRS_CR_SWSYNC_Msk = 0x80
CRS_CR_SWSYNC = 0x80
CRS_CR_TRIM_Pos = 0x8
CRS_CR_TRIM_Msk = 0x3F00
CRS_CR_TRIM = 0x3F00
CRS_CFGR_RELOAD_Pos = 0x0
CRS_CFGR_RELOAD_Msk = 0xFFFF
CRS_CFGR_RELOAD = 0xFFFF
CRS_CFGR_FELIM_Pos = 0x10
CRS_CFGR_FELIM_Msk = 0xFF0000
CRS_CFGR_FELIM = 0xFF0000
CRS_CFGR_SYNCDIV_Pos = 0x18
CRS_CFGR_SYNCDIV_Msk = 0x7000000
CRS_CFGR_SYNCDIV = 0x7000000
CRS_CFGR_SYNCDIV_0 = 0x1000000
CRS_CFGR_SYNCDIV_1 = 0x2000000
CRS_CFGR_SYNCDIV_2 = 0x4000000
CRS_CFGR_SYNCSRC_Pos = 0x1C
CRS_CFGR_SYNCSRC_Msk = 0x30000000
CRS_CFGR_SYNCSRC = 0x30000000
CRS_CFGR_SYNCSRC_0 = 0x10000000
CRS_CFGR_SYNCSRC_1 = 0x20000000
CRS_CFGR_SYNCPOL_Pos = 0x1F
CRS_CFGR_SYNCPOL_Msk = 0x80000000
CRS_CFGR_SYNCPOL = 0x80000000
CRS_ISR_SYNCOKF_Pos = 0x0
CRS_ISR_SYNCOKF_Msk = 0x1
CRS_ISR_SYNCOKF = 0x1
CRS_ISR_SYNCWARNF_Pos = 0x1
CRS_ISR_SYNCWARNF_Msk = 0x2
CRS_ISR_SYNCWARNF = 0x2
CRS_ISR_ERRF_Pos = 0x2
CRS_ISR_ERRF_Msk = 0x4
CRS_ISR_ERRF = 0x4
CRS_ISR_ESYNCF_Pos = 0x3
CRS_ISR_ESYNCF_Msk = 0x8
CRS_ISR_ESYNCF = 0x8
CRS_ISR_SYNCERR_Pos = 0x8
CRS_ISR_SYNCERR_Msk = 0x100
CRS_ISR_SYNCERR = 0x100
CRS_ISR_SYNCMISS_Pos = 0x9
CRS_ISR_SYNCMISS_Msk = 0x200
CRS_ISR_SYNCMISS = 0x200
CRS_ISR_TRIMOVF_Pos = 0xA
CRS_ISR_TRIMOVF_Msk = 0x400
CRS_ISR_TRIMOVF = 0x400
CRS_ISR_FEDIR_Pos = 0xF
CRS_ISR_FEDIR_Msk = 0x8000
CRS_ISR_FEDIR = 0x8000
CRS_ISR_FECAP_Pos = 0x10
CRS_ISR_FECAP_Msk = 0xFFFF0000
CRS_ISR_FECAP = 0xFFFF0000
CRS_ICR_SYNCOKC_Pos = 0x0
CRS_ICR_SYNCOKC_Msk = 0x1
CRS_ICR_SYNCOKC = 0x1
CRS_ICR_SYNCWARNC_Pos = 0x1
CRS_ICR_SYNCWARNC_Msk = 0x2
CRS_ICR_SYNCWARNC = 0x2
CRS_ICR_ERRC_Pos = 0x2
CRS_ICR_ERRC_Msk = 0x4
CRS_ICR_ERRC = 0x4
CRS_ICR_ESYNCC_Pos = 0x3
CRS_ICR_ESYNCC_Msk = 0x8
CRS_ICR_ESYNCC = 0x8
DAC_CR_EN1_Pos = 0x0
DAC_CR_EN1_Msk = 0x1
DAC_CR_EN1 = 0x1
DAC_CR_TEN1_Pos = 0x1
DAC_CR_TEN1_Msk = 0x2
DAC_CR_TEN1 = 0x2
DAC_CR_TSEL1_Pos = 0x2
DAC_CR_TSEL1_Msk = 0x3C
DAC_CR_TSEL1 = 0x3C
DAC_CR_TSEL1_0 = 0x4
DAC_CR_TSEL1_1 = 0x8
DAC_CR_TSEL1_2 = 0x10
DAC_CR_TSEL1_3 = 0x20
DAC_CR_WAVE1_Pos = 0x6
DAC_CR_WAVE1_Msk = 0xC0
DAC_CR_WAVE1 = 0xC0
DAC_CR_WAVE1_0 = 0x40
DAC_CR_WAVE1_1 = 0x80
DAC_CR_MAMP1_Pos = 0x8
DAC_CR_MAMP1_Msk = 0xF00
DAC_CR_MAMP1 = 0xF00
DAC_CR_MAMP1_0 = 0x100
DAC_CR_MAMP1_1 = 0x200
DAC_CR_MAMP1_2 = 0x400
DAC_CR_MAMP1_3 = 0x800
DAC_CR_DMAEN1_Pos = 0xC
DAC_CR_DMAEN1_Msk = 0x1000
DAC_CR_DMAEN1 = 0x1000
DAC_CR_DMAUDRIE1_Pos = 0xD
DAC_CR_DMAUDRIE1_Msk = 0x2000
DAC_CR_DMAUDRIE1 = 0x2000
DAC_CR_CEN1_Pos = 0xE
DAC_CR_CEN1_Msk = 0x4000
DAC_CR_CEN1 = 0x4000
DAC_CR_EN2_Pos = 0x10
DAC_CR_EN2_Msk = 0x10000
DAC_CR_EN2 = 0x10000
DAC_CR_TEN2_Pos = 0x11
DAC_CR_TEN2_Msk = 0x20000
DAC_CR_TEN2 = 0x20000
DAC_CR_TSEL2_Pos = 0x12
DAC_CR_TSEL2_Msk = 0x3C0000
DAC_CR_TSEL2 = 0x3C0000
DAC_CR_TSEL2_0 = 0x40000
DAC_CR_TSEL2_1 = 0x80000
DAC_CR_TSEL2_2 = 0x100000
DAC_CR_TSEL2_3 = 0x200000
DAC_CR_WAVE2_Pos = 0x16
DAC_CR_WAVE2_Msk = 0xC00000
DAC_CR_WAVE2 = 0xC00000
DAC_CR_WAVE2_0 = 0x400000
DAC_CR_WAVE2_1 = 0x800000
DAC_CR_MAMP2_Pos = 0x18
DAC_CR_MAMP2_Msk = 0xF000000
DAC_CR_MAMP2 = 0xF000000
DAC_CR_MAMP2_0 = 0x1000000
DAC_CR_MAMP2_1 = 0x2000000
DAC_CR_MAMP2_2 = 0x4000000
DAC_CR_MAMP2_3 = 0x8000000
DAC_CR_DMAEN2_Pos = 0x1C
DAC_CR_DMAEN2_Msk = 0x10000000
DAC_CR_DMAEN2 = 0x10000000
DAC_CR_DMAUDRIE2_Pos = 0x1D
DAC_CR_DMAUDRIE2_Msk = 0x20000000
DAC_CR_DMAUDRIE2 = 0x20000000
DAC_CR_CEN2_Pos = 0x1E
DAC_CR_CEN2_Msk = 0x40000000
DAC_CR_CEN2 = 0x40000000
DAC_SWTRIGR_SWTRIG1_Pos = 0x0
DAC_SWTRIGR_SWTRIG1_Msk = 0x1
DAC_SWTRIGR_SWTRIG1 = 0x1
DAC_SWTRIGR_SWTRIG2_Pos = 0x1
DAC_SWTRIGR_SWTRIG2_Msk = 0x2
DAC_SWTRIGR_SWTRIG2 = 0x2
DAC_DHR12R1_DACC1DHR_Pos = 0x0
DAC_DHR12R1_DACC1DHR_Msk = 0xFFF
DAC_DHR12R1_DACC1DHR = 0xFFF
DAC_DHR12L1_DACC1DHR_Pos = 0x4
DAC_DHR12L1_DACC1DHR_Msk = 0xFFF0
DAC_DHR12L1_DACC1DHR = 0xFFF0
DAC_DHR8R1_DACC1DHR_Pos = 0x0
DAC_DHR8R1_DACC1DHR_Msk = 0xFF
DAC_DHR8R1_DACC1DHR = 0xFF
DAC_DHR12R2_DACC2DHR_Pos = 0x0
DAC_DHR12R2_DACC2DHR_Msk = 0xFFF
DAC_DHR12R2_DACC2DHR = 0xFFF
DAC_DHR12L2_DACC2DHR_Pos = 0x4
DAC_DHR12L2_DACC2DHR_Msk = 0xFFF0
DAC_DHR12L2_DACC2DHR = 0xFFF0
DAC_DHR8R2_DACC2DHR_Pos = 0x0
DAC_DHR8R2_DACC2DHR_Msk = 0xFF
DAC_DHR8R2_DACC2DHR = 0xFF
DAC_DHR12RD_DACC1DHR_Pos = 0x0
DAC_DHR12RD_DACC1DHR_Msk = 0xFFF
DAC_DHR12RD_DACC1DHR = 0xFFF
DAC_DHR12RD_DACC2DHR_Pos = 0x10
DAC_DHR12RD_DACC2DHR_Msk = 0xFFF0000
DAC_DHR12RD_DACC2DHR = 0xFFF0000
DAC_DHR12LD_DACC1DHR_Pos = 0x4
DAC_DHR12LD_DACC1DHR_Msk = 0xFFF0
DAC_DHR12LD_DACC1DHR = 0xFFF0
DAC_DHR12LD_DACC2DHR_Pos = 0x14
DAC_DHR12LD_DACC2DHR_Msk = 0xFFF00000
DAC_DHR12LD_DACC2DHR = 0xFFF00000
DAC_DHR8RD_DACC1DHR_Pos = 0x0
DAC_DHR8RD_DACC1DHR_Msk = 0xFF
DAC_DHR8RD_DACC1DHR = 0xFF
DAC_DHR8RD_DACC2DHR_Pos = 0x8
DAC_DHR8RD_DACC2DHR_Msk = 0xFF00
DAC_DHR8RD_DACC2DHR = 0xFF00
DAC_DOR1_DACC1DOR_Pos = 0x0
DAC_DOR1_DACC1DOR_Msk = 0xFFF
DAC_DOR1_DACC1DOR = 0xFFF
DAC_DOR2_DACC2DOR_Pos = 0x0
DAC_DOR2_DACC2DOR_Msk = 0xFFF
DAC_DOR2_DACC2DOR = 0xFFF
DAC_SR_DMAUDR1_Pos = 0xD
DAC_SR_DMAUDR1_Msk = 0x2000
DAC_SR_DMAUDR1 = 0x2000
DAC_SR_CAL_FLAG1_Pos = 0xE
DAC_SR_CAL_FLAG1_Msk = 0x4000
DAC_SR_CAL_FLAG1 = 0x4000
DAC_SR_BWST1_Pos = 0xF
DAC_SR_BWST1_Msk = 0x20008000
DAC_SR_BWST1 = 0x20008000
DAC_SR_DMAUDR2_Pos = 0x1D
DAC_SR_DMAUDR2_Msk = 0x20000000
DAC_SR_DMAUDR2 = 0x20000000
DAC_SR_CAL_FLAG2_Pos = 0x1E
DAC_SR_CAL_FLAG2_Msk = 0x40000000
DAC_SR_CAL_FLAG2 = 0x40000000
DAC_SR_BWST2_Pos = 0x1F
DAC_SR_BWST2_Msk = 0x80000000
DAC_SR_BWST2 = 0x80000000
DAC_CCR_OTRIM1_Pos = 0x0
DAC_CCR_OTRIM1_Msk = 0x1F
DAC_CCR_OTRIM1 = 0x1F
DAC_CCR_OTRIM2_Pos = 0x10
DAC_CCR_OTRIM2_Msk = 0x1F0000
DAC_CCR_OTRIM2 = 0x1F0000
DAC_MCR_MODE1_Pos = 0x0
DAC_MCR_MODE1_Msk = 0x7
DAC_MCR_MODE1 = 0x7
DAC_MCR_MODE1_0 = 0x1
DAC_MCR_MODE1_1 = 0x2
DAC_MCR_MODE1_2 = 0x4
DAC_MCR_MODE2_Pos = 0x10
DAC_MCR_MODE2_Msk = 0x70000
DAC_MCR_MODE2 = 0x70000
DAC_MCR_MODE2_0 = 0x10000
DAC_MCR_MODE2_1 = 0x20000
DAC_MCR_MODE2_2 = 0x40000
DAC_SHSR1_TSAMPLE1_Pos = 0x0
DAC_SHSR1_TSAMPLE1_Msk = 0x3FF
DAC_SHSR1_TSAMPLE1 = 0x3FF
DAC_SHSR2_TSAMPLE2_Pos = 0x0
DAC_SHSR2_TSAMPLE2_Msk = 0x3FF
DAC_SHSR2_TSAMPLE2 = 0x3FF
DAC_SHHR_THOLD1_Pos = 0x0
DAC_SHHR_THOLD1_Msk = 0x3FF
DAC_SHHR_THOLD1 = 0x3FF
DAC_SHHR_THOLD2_Pos = 0x10
DAC_SHHR_THOLD2_Msk = 0x3FF0000
DAC_SHHR_THOLD2 = 0x3FF0000
DAC_SHRR_TREFRESH1_Pos = 0x0
DAC_SHRR_TREFRESH1_Msk = 0xFF
DAC_SHRR_TREFRESH1 = 0xFF
DAC_SHRR_TREFRESH2_Pos = 0x10
DAC_SHRR_TREFRESH2_Msk = 0xFF0000
DAC_SHRR_TREFRESH2 = 0xFF0000
DCMI_CR_CAPTURE_Pos = 0x0
DCMI_CR_CAPTURE_Msk = 0x1
DCMI_CR_CAPTURE = 0x1
DCMI_CR_CM_Pos = 0x1
DCMI_CR_CM_Msk = 0x2
DCMI_CR_CM = 0x2
DCMI_CR_CROP_Pos = 0x2
DCMI_CR_CROP_Msk = 0x4
DCMI_CR_CROP = 0x4
DCMI_CR_JPEG_Pos = 0x3
DCMI_CR_JPEG_Msk = 0x8
DCMI_CR_JPEG = 0x8
DCMI_CR_ESS_Pos = 0x4
DCMI_CR_ESS_Msk = 0x10
DCMI_CR_ESS = 0x10
DCMI_CR_PCKPOL_Pos = 0x5
DCMI_CR_PCKPOL_Msk = 0x20
DCMI_CR_PCKPOL = 0x20
DCMI_CR_HSPOL_Pos = 0x6
DCMI_CR_HSPOL_Msk = 0x40
DCMI_CR_HSPOL = 0x40
DCMI_CR_VSPOL_Pos = 0x7
DCMI_CR_VSPOL_Msk = 0x80
DCMI_CR_VSPOL = 0x80
DCMI_CR_FCRC_0 = 0x100
DCMI_CR_FCRC_1 = 0x200
DCMI_CR_EDM_0 = 0x400
DCMI_CR_EDM_1 = 0x800
DCMI_CR_CRE_Pos = 0xC
DCMI_CR_CRE_Msk = 0x1000
DCMI_CR_CRE = 0x1000
DCMI_CR_ENABLE_Pos = 0xE
DCMI_CR_ENABLE_Msk = 0x4000
DCMI_CR_ENABLE = 0x4000
DCMI_CR_BSM_Pos = 0x10
DCMI_CR_BSM_Msk = 0x30000
DCMI_CR_BSM = 0x30000
DCMI_CR_BSM_0 = 0x10000
DCMI_CR_BSM_1 = 0x20000
DCMI_CR_OEBS_Pos = 0x12
DCMI_CR_OEBS_Msk = 0x40000
DCMI_CR_OEBS = 0x40000
DCMI_CR_LSM_Pos = 0x13
DCMI_CR_LSM_Msk = 0x80000
DCMI_CR_LSM = 0x80000
DCMI_CR_OELS_Pos = 0x14
DCMI_CR_OELS_Msk = 0x100000
DCMI_CR_OELS = 0x100000
DCMI_SR_HSYNC_Pos = 0x0
DCMI_SR_HSYNC_Msk = 0x1
DCMI_SR_HSYNC = 0x1
DCMI_SR_VSYNC_Pos = 0x1
DCMI_SR_VSYNC_Msk = 0x2
DCMI_SR_VSYNC = 0x2
DCMI_SR_FNE_Pos = 0x2
DCMI_SR_FNE_Msk = 0x4
DCMI_SR_FNE = 0x4
DCMI_RIS_FRAME_RIS_Pos = 0x0
DCMI_RIS_FRAME_RIS_Msk = 0x1
DCMI_RIS_FRAME_RIS = 0x1
DCMI_RIS_OVR_RIS_Pos = 0x1
DCMI_RIS_OVR_RIS_Msk = 0x2
DCMI_RIS_OVR_RIS = 0x2
DCMI_RIS_ERR_RIS_Pos = 0x2
DCMI_RIS_ERR_RIS_Msk = 0x4
DCMI_RIS_ERR_RIS = 0x4
DCMI_RIS_VSYNC_RIS_Pos = 0x3
DCMI_RIS_VSYNC_RIS_Msk = 0x8
DCMI_RIS_VSYNC_RIS = 0x8
DCMI_RIS_LINE_RIS_Pos = 0x4
DCMI_RIS_LINE_RIS_Msk = 0x10
DCMI_RIS_LINE_RIS = 0x10
DCMI_IER_FRAME_IE_Pos = 0x0
DCMI_IER_FRAME_IE_Msk = 0x1
DCMI_IER_FRAME_IE = 0x1
DCMI_IER_OVR_IE_Pos = 0x1
DCMI_IER_OVR_IE_Msk = 0x2
DCMI_IER_OVR_IE = 0x2
DCMI_IER_ERR_IE_Pos = 0x2
DCMI_IER_ERR_IE_Msk = 0x4
DCMI_IER_ERR_IE = 0x4
DCMI_IER_VSYNC_IE_Pos = 0x3
DCMI_IER_VSYNC_IE_Msk = 0x8
DCMI_IER_VSYNC_IE = 0x8
DCMI_IER_LINE_IE_Pos = 0x4
DCMI_IER_LINE_IE_Msk = 0x10
DCMI_IER_LINE_IE = 0x10
DCMI_MIS_FRAME_MIS_Pos = 0x0
DCMI_MIS_FRAME_MIS_Msk = 0x1
DCMI_MIS_FRAME_MIS = 0x1
DCMI_MIS_OVR_MIS_Pos = 0x1
DCMI_MIS_OVR_MIS_Msk = 0x2
DCMI_MIS_OVR_MIS = 0x2
DCMI_MIS_ERR_MIS_Pos = 0x2
DCMI_MIS_ERR_MIS_Msk = 0x4
DCMI_MIS_ERR_MIS = 0x4
DCMI_MIS_VSYNC_MIS_Pos = 0x3
DCMI_MIS_VSYNC_MIS_Msk = 0x8
DCMI_MIS_VSYNC_MIS = 0x8
DCMI_MIS_LINE_MIS_Pos = 0x4
DCMI_MIS_LINE_MIS_Msk = 0x10
DCMI_MIS_LINE_MIS = 0x10
DCMI_ICR_FRAME_ISC_Pos = 0x0
DCMI_ICR_FRAME_ISC_Msk = 0x1
DCMI_ICR_FRAME_ISC = 0x1
DCMI_ICR_OVR_ISC_Pos = 0x1
DCMI_ICR_OVR_ISC_Msk = 0x2
DCMI_ICR_OVR_ISC = 0x2
DCMI_ICR_ERR_ISC_Pos = 0x2
DCMI_ICR_ERR_ISC_Msk = 0x4
DCMI_ICR_ERR_ISC = 0x4
DCMI_ICR_VSYNC_ISC_Pos = 0x3
DCMI_ICR_VSYNC_ISC_Msk = 0x8
DCMI_ICR_VSYNC_ISC = 0x8
DCMI_ICR_LINE_ISC_Pos = 0x4
DCMI_ICR_LINE_ISC_Msk = 0x10
DCMI_ICR_LINE_ISC = 0x10
DCMI_ESCR_FSC_Pos = 0x0
DCMI_ESCR_FSC_Msk = 0xFF
DCMI_ESCR_FSC = 0xFF
DCMI_ESCR_LSC_Pos = 0x8
DCMI_ESCR_LSC_Msk = 0xFF00
DCMI_ESCR_LSC = 0xFF00
DCMI_ESCR_LEC_Pos = 0x10
DCMI_ESCR_LEC_Msk = 0xFF0000
DCMI_ESCR_LEC = 0xFF0000
DCMI_ESCR_FEC_Pos = 0x18
DCMI_ESCR_FEC_Msk = 0xFF000000
DCMI_ESCR_FEC = 0xFF000000
DCMI_ESUR_FSU_Pos = 0x0
DCMI_ESUR_FSU_Msk = 0xFF
DCMI_ESUR_FSU = 0xFF
DCMI_ESUR_LSU_Pos = 0x8
DCMI_ESUR_LSU_Msk = 0xFF00
DCMI_ESUR_LSU = 0xFF00
DCMI_ESUR_LEU_Pos = 0x10
DCMI_ESUR_LEU_Msk = 0xFF0000
DCMI_ESUR_LEU = 0xFF0000
DCMI_ESUR_FEU_Pos = 0x18
DCMI_ESUR_FEU_Msk = 0xFF000000
DCMI_ESUR_FEU = 0xFF000000
DCMI_CWSTRT_HOFFCNT_Pos = 0x0
DCMI_CWSTRT_HOFFCNT_Msk = 0x3FFF
DCMI_CWSTRT_HOFFCNT = 0x3FFF
DCMI_CWSTRT_VST_Pos = 0x10
DCMI_CWSTRT_VST_Msk = 0x1FFF0000
DCMI_CWSTRT_VST = 0x1FFF0000
DCMI_CWSIZE_CAPCNT_Pos = 0x0
DCMI_CWSIZE_CAPCNT_Msk = 0x3FFF
DCMI_CWSIZE_CAPCNT = 0x3FFF
DCMI_CWSIZE_VLINE_Pos = 0x10
DCMI_CWSIZE_VLINE_Msk = 0x3FFF0000
DCMI_CWSIZE_VLINE = 0x3FFF0000
DCMI_DR_BYTE0_Pos = 0x0
DCMI_DR_BYTE0_Msk = 0xFF
DCMI_DR_BYTE0 = 0xFF
DCMI_DR_BYTE1_Pos = 0x8
DCMI_DR_BYTE1_Msk = 0xFF00
DCMI_DR_BYTE1 = 0xFF00
DCMI_DR_BYTE2_Pos = 0x10
DCMI_DR_BYTE2_Msk = 0xFF0000
DCMI_DR_BYTE2 = 0xFF0000
DCMI_DR_BYTE3_Pos = 0x18
DCMI_DR_BYTE3_Msk = 0xFF000000
DCMI_DR_BYTE3 = 0xFF000000
DFSDM_CHCFGR1_DFSDMEN_Pos = 0x1F
DFSDM_CHCFGR1_DFSDMEN_Msk = 0x80000000
DFSDM_CHCFGR1_DFSDMEN = 0x80000000
DFSDM_CHCFGR1_CKOUTSRC_Pos = 0x1E
DFSDM_CHCFGR1_CKOUTSRC_Msk = 0x40000000
DFSDM_CHCFGR1_CKOUTSRC = 0x40000000
DFSDM_CHCFGR1_CKOUTDIV_Pos = 0x10
DFSDM_CHCFGR1_CKOUTDIV_Msk = 0xFF0000
DFSDM_CHCFGR1_CKOUTDIV = 0xFF0000
DFSDM_CHCFGR1_DATPACK_Pos = 0xE
DFSDM_CHCFGR1_DATPACK_Msk = 0xC000
DFSDM_CHCFGR1_DATPACK = 0xC000
DFSDM_CHCFGR1_DATPACK_1 = 0x8000
DFSDM_CHCFGR1_DATPACK_0 = 0x4000
DFSDM_CHCFGR1_DATMPX_Pos = 0xC
DFSDM_CHCFGR1_DATMPX_Msk = 0x3000
DFSDM_CHCFGR1_DATMPX = 0x3000
DFSDM_CHCFGR1_DATMPX_1 = 0x2000
DFSDM_CHCFGR1_DATMPX_0 = 0x1000
DFSDM_CHCFGR1_CHINSEL_Pos = 0x8
DFSDM_CHCFGR1_CHINSEL_Msk = 0x100
DFSDM_CHCFGR1_CHINSEL = 0x100
DFSDM_CHCFGR1_CHEN_Pos = 0x7
DFSDM_CHCFGR1_CHEN_Msk = 0x80
DFSDM_CHCFGR1_CHEN = 0x80
DFSDM_CHCFGR1_CKABEN_Pos = 0x6
DFSDM_CHCFGR1_CKABEN_Msk = 0x40
DFSDM_CHCFGR1_CKABEN = 0x40
DFSDM_CHCFGR1_SCDEN_Pos = 0x5
DFSDM_CHCFGR1_SCDEN_Msk = 0x20
DFSDM_CHCFGR1_SCDEN = 0x20
DFSDM_CHCFGR1_SPICKSEL_Pos = 0x2
DFSDM_CHCFGR1_SPICKSEL_Msk = 0xC
DFSDM_CHCFGR1_SPICKSEL = 0xC
DFSDM_CHCFGR1_SPICKSEL_1 = 0x8
DFSDM_CHCFGR1_SPICKSEL_0 = 0x4
DFSDM_CHCFGR1_SITP_Pos = 0x0
DFSDM_CHCFGR1_SITP_Msk = 0x3
DFSDM_CHCFGR1_SITP = 0x3
DFSDM_CHCFGR1_SITP_1 = 0x2
DFSDM_CHCFGR1_SITP_0 = 0x1
DFSDM_CHCFGR2_OFFSET_Pos = 0x8
DFSDM_CHCFGR2_OFFSET_Msk = 0xFFFFFF00
DFSDM_CHCFGR2_OFFSET = 0xFFFFFF00
DFSDM_CHCFGR2_DTRBS_Pos = 0x3
DFSDM_CHCFGR2_DTRBS_Msk = 0xF8
DFSDM_CHCFGR2_DTRBS = 0xF8
DFSDM_CHAWSCDR_AWFORD_Pos = 0x16
DFSDM_CHAWSCDR_AWFORD_Msk = 0xC00000
DFSDM_CHAWSCDR_AWFORD = 0xC00000
DFSDM_CHAWSCDR_AWFORD_1 = 0x800000
DFSDM_CHAWSCDR_AWFORD_0 = 0x400000
DFSDM_CHAWSCDR_AWFOSR_Pos = 0x10
DFSDM_CHAWSCDR_AWFOSR_Msk = 0x1F0000
DFSDM_CHAWSCDR_AWFOSR = 0x1F0000
DFSDM_CHAWSCDR_BKSCD_Pos = 0xC
DFSDM_CHAWSCDR_BKSCD_Msk = 0xF000
DFSDM_CHAWSCDR_BKSCD = 0xF000
DFSDM_CHAWSCDR_SCDT_Pos = 0x0
DFSDM_CHAWSCDR_SCDT_Msk = 0xFF
DFSDM_CHAWSCDR_SCDT = 0xFF
DFSDM_CHWDATR_WDATA_Pos = 0x0
DFSDM_CHWDATR_WDATA_Msk = 0xFFFF
DFSDM_CHWDATR_WDATA = 0xFFFF
DFSDM_CHDATINR_INDAT0_Pos = 0x0
DFSDM_CHDATINR_INDAT0_Msk = 0xFFFF
DFSDM_CHDATINR_INDAT0 = 0xFFFF
DFSDM_CHDATINR_INDAT1_Pos = 0x10
DFSDM_CHDATINR_INDAT1_Msk = 0xFFFF0000
DFSDM_CHDATINR_INDAT1 = 0xFFFF0000
DFSDM_FLTCR1_AWFSEL_Pos = 0x1E
DFSDM_FLTCR1_AWFSEL_Msk = 0x40000000
DFSDM_FLTCR1_AWFSEL = 0x40000000
DFSDM_FLTCR1_FAST_Pos = 0x1D
DFSDM_FLTCR1_FAST_Msk = 0x20000000
DFSDM_FLTCR1_FAST = 0x20000000
DFSDM_FLTCR1_RCH_Pos = 0x18
DFSDM_FLTCR1_RCH_Msk = 0x7000000
DFSDM_FLTCR1_RCH = 0x7000000
DFSDM_FLTCR1_RDMAEN_Pos = 0x15
DFSDM_FLTCR1_RDMAEN_Msk = 0x200000
DFSDM_FLTCR1_RDMAEN = 0x200000
DFSDM_FLTCR1_RSYNC_Pos = 0x13
DFSDM_FLTCR1_RSYNC_Msk = 0x80000
DFSDM_FLTCR1_RSYNC = 0x80000
DFSDM_FLTCR1_RCONT_Pos = 0x12
DFSDM_FLTCR1_RCONT_Msk = 0x40000
DFSDM_FLTCR1_RCONT = 0x40000
DFSDM_FLTCR1_RSWSTART_Pos = 0x11
DFSDM_FLTCR1_RSWSTART_Msk = 0x20000
DFSDM_FLTCR1_RSWSTART = 0x20000
DFSDM_FLTCR1_JEXTEN_Pos = 0xD
DFSDM_FLTCR1_JEXTEN_Msk = 0x6000
DFSDM_FLTCR1_JEXTEN = 0x6000
DFSDM_FLTCR1_JEXTEN_1 = 0x4000
DFSDM_FLTCR1_JEXTEN_0 = 0x2000
DFSDM_FLTCR1_JEXTSEL_Pos = 0x8
DFSDM_FLTCR1_JEXTSEL_Msk = 0x1F00
DFSDM_FLTCR1_JEXTSEL = 0x1F00
DFSDM_FLTCR1_JEXTSEL_0 = 0x100
DFSDM_FLTCR1_JEXTSEL_1 = 0x200
DFSDM_FLTCR1_JEXTSEL_2 = 0x400
DFSDM_FLTCR1_JEXTSEL_3 = 0x800
DFSDM_FLTCR1_JEXTSEL_4 = 0x1000
DFSDM_FLTCR1_JDMAEN_Pos = 0x5
DFSDM_FLTCR1_JDMAEN_Msk = 0x20
DFSDM_FLTCR1_JDMAEN = 0x20
DFSDM_FLTCR1_JSCAN_Pos = 0x4
DFSDM_FLTCR1_JSCAN_Msk = 0x10
DFSDM_FLTCR1_JSCAN = 0x10
DFSDM_FLTCR1_JSYNC_Pos = 0x3
DFSDM_FLTCR1_JSYNC_Msk = 0x8
DFSDM_FLTCR1_JSYNC = 0x8
DFSDM_FLTCR1_JSWSTART_Pos = 0x1
DFSDM_FLTCR1_JSWSTART_Msk = 0x2
DFSDM_FLTCR1_JSWSTART = 0x2
DFSDM_FLTCR1_DFEN_Pos = 0x0
DFSDM_FLTCR1_DFEN_Msk = 0x1
DFSDM_FLTCR1_DFEN = 0x1
DFSDM_FLTCR2_AWDCH_Pos = 0x10
DFSDM_FLTCR2_AWDCH_Msk = 0xFF0000
DFSDM_FLTCR2_AWDCH = 0xFF0000
DFSDM_FLTCR2_EXCH_Pos = 0x8
DFSDM_FLTCR2_EXCH_Msk = 0xFF00
DFSDM_FLTCR2_EXCH = 0xFF00
DFSDM_FLTCR2_CKABIE_Pos = 0x6
DFSDM_FLTCR2_CKABIE_Msk = 0x40
DFSDM_FLTCR2_CKABIE = 0x40
DFSDM_FLTCR2_SCDIE_Pos = 0x5
DFSDM_FLTCR2_SCDIE_Msk = 0x20
DFSDM_FLTCR2_SCDIE = 0x20
DFSDM_FLTCR2_AWDIE_Pos = 0x4
DFSDM_FLTCR2_AWDIE_Msk = 0x10
DFSDM_FLTCR2_AWDIE = 0x10
DFSDM_FLTCR2_ROVRIE_Pos = 0x3
DFSDM_FLTCR2_ROVRIE_Msk = 0x8
DFSDM_FLTCR2_ROVRIE = 0x8
DFSDM_FLTCR2_JOVRIE_Pos = 0x2
DFSDM_FLTCR2_JOVRIE_Msk = 0x4
DFSDM_FLTCR2_JOVRIE = 0x4
DFSDM_FLTCR2_REOCIE_Pos = 0x1
DFSDM_FLTCR2_REOCIE_Msk = 0x2
DFSDM_FLTCR2_REOCIE = 0x2
DFSDM_FLTCR2_JEOCIE_Pos = 0x0
DFSDM_FLTCR2_JEOCIE_Msk = 0x1
DFSDM_FLTCR2_JEOCIE = 0x1
DFSDM_FLTISR_SCDF_Pos = 0x18
DFSDM_FLTISR_SCDF_Msk = 0xFF000000
DFSDM_FLTISR_SCDF = 0xFF000000
DFSDM_FLTISR_CKABF_Pos = 0x10
DFSDM_FLTISR_CKABF_Msk = 0xFF0000
DFSDM_FLTISR_CKABF = 0xFF0000
DFSDM_FLTISR_RCIP_Pos = 0xE
DFSDM_FLTISR_RCIP_Msk = 0x4000
DFSDM_FLTISR_RCIP = 0x4000
DFSDM_FLTISR_JCIP_Pos = 0xD
DFSDM_FLTISR_JCIP_Msk = 0x2000
DFSDM_FLTISR_JCIP = 0x2000
DFSDM_FLTISR_AWDF_Pos = 0x4
DFSDM_FLTISR_AWDF_Msk = 0x10
DFSDM_FLTISR_AWDF = 0x10
DFSDM_FLTISR_ROVRF_Pos = 0x3
DFSDM_FLTISR_ROVRF_Msk = 0x8
DFSDM_FLTISR_ROVRF = 0x8
DFSDM_FLTISR_JOVRF_Pos = 0x2
DFSDM_FLTISR_JOVRF_Msk = 0x4
DFSDM_FLTISR_JOVRF = 0x4
DFSDM_FLTISR_REOCF_Pos = 0x1
DFSDM_FLTISR_REOCF_Msk = 0x2
DFSDM_FLTISR_REOCF = 0x2
DFSDM_FLTISR_JEOCF_Pos = 0x0
DFSDM_FLTISR_JEOCF_Msk = 0x1
DFSDM_FLTISR_JEOCF = 0x1
DFSDM_FLTICR_CLRSCDF_Pos = 0x18
DFSDM_FLTICR_CLRSCDF_Msk = 0xFF000000
DFSDM_FLTICR_CLRSCDF = 0xFF000000
DFSDM_FLTICR_CLRCKABF_Pos = 0x10
DFSDM_FLTICR_CLRCKABF_Msk = 0xFF0000
DFSDM_FLTICR_CLRCKABF = 0xFF0000
DFSDM_FLTICR_CLRROVRF_Pos = 0x3
DFSDM_FLTICR_CLRROVRF_Msk = 0x8
DFSDM_FLTICR_CLRROVRF = 0x8
DFSDM_FLTICR_CLRJOVRF_Pos = 0x2
DFSDM_FLTICR_CLRJOVRF_Msk = 0x4
DFSDM_FLTICR_CLRJOVRF = 0x4
DFSDM_FLTJCHGR_JCHG_Pos = 0x0
DFSDM_FLTJCHGR_JCHG_Msk = 0xFF
DFSDM_FLTJCHGR_JCHG = 0xFF
DFSDM_FLTFCR_FORD_Pos = 0x1D
DFSDM_FLTFCR_FORD_Msk = 0xE0000000
DFSDM_FLTFCR_FORD = 0xE0000000
DFSDM_FLTFCR_FORD_2 = 0x80000000
DFSDM_FLTFCR_FORD_1 = 0x40000000
DFSDM_FLTFCR_FORD_0 = 0x20000000
DFSDM_FLTFCR_FOSR_Pos = 0x10
DFSDM_FLTFCR_FOSR_Msk = 0x3FF0000
DFSDM_FLTFCR_FOSR = 0x3FF0000
DFSDM_FLTFCR_IOSR_Pos = 0x0
DFSDM_FLTFCR_IOSR_Msk = 0xFF
DFSDM_FLTFCR_IOSR = 0xFF
DFSDM_FLTJDATAR_JDATA_Pos = 0x8
DFSDM_FLTJDATAR_JDATA_Msk = 0xFFFFFF00
DFSDM_FLTJDATAR_JDATA = 0xFFFFFF00
DFSDM_FLTJDATAR_JDATACH_Pos = 0x0
DFSDM_FLTJDATAR_JDATACH_Msk = 0x7
DFSDM_FLTJDATAR_JDATACH = 0x7
DFSDM_FLTRDATAR_RDATA_Pos = 0x8
DFSDM_FLTRDATAR_RDATA_Msk = 0xFFFFFF00
DFSDM_FLTRDATAR_RDATA = 0xFFFFFF00
DFSDM_FLTRDATAR_RPEND_Pos = 0x4
DFSDM_FLTRDATAR_RPEND_Msk = 0x10
DFSDM_FLTRDATAR_RPEND = 0x10
DFSDM_FLTRDATAR_RDATACH_Pos = 0x0
DFSDM_FLTRDATAR_RDATACH_Msk = 0x7
DFSDM_FLTRDATAR_RDATACH = 0x7
DFSDM_FLTAWHTR_AWHT_Pos = 0x8
DFSDM_FLTAWHTR_AWHT_Msk = 0xFFFFFF00
DFSDM_FLTAWHTR_AWHT = 0xFFFFFF00
DFSDM_FLTAWHTR_BKAWH_Pos = 0x0
DFSDM_FLTAWHTR_BKAWH_Msk = 0xF
DFSDM_FLTAWHTR_BKAWH = 0xF
DFSDM_FLTAWLTR_AWLT_Pos = 0x8
DFSDM_FLTAWLTR_AWLT_Msk = 0xFFFFFF00
DFSDM_FLTAWLTR_AWLT = 0xFFFFFF00
DFSDM_FLTAWLTR_BKAWL_Pos = 0x0
DFSDM_FLTAWLTR_BKAWL_Msk = 0xF
DFSDM_FLTAWLTR_BKAWL = 0xF
DFSDM_FLTAWSR_AWHTF_Pos = 0x8
DFSDM_FLTAWSR_AWHTF_Msk = 0xFF00
DFSDM_FLTAWSR_AWHTF = 0xFF00
DFSDM_FLTAWSR_AWLTF_Pos = 0x0
DFSDM_FLTAWSR_AWLTF_Msk = 0xFF
DFSDM_FLTAWSR_AWLTF = 0xFF
DFSDM_FLTAWCFR_CLRAWHTF_Pos = 0x8
DFSDM_FLTAWCFR_CLRAWHTF_Msk = 0xFF00
DFSDM_FLTAWCFR_CLRAWHTF = 0xFF00
DFSDM_FLTAWCFR_CLRAWLTF_Pos = 0x0
DFSDM_FLTAWCFR_CLRAWLTF_Msk = 0xFF
DFSDM_FLTAWCFR_CLRAWLTF = 0xFF
DFSDM_FLTEXMAX_EXMAX_Pos = 0x8
DFSDM_FLTEXMAX_EXMAX_Msk = 0xFFFFFF00
DFSDM_FLTEXMAX_EXMAX = 0xFFFFFF00
DFSDM_FLTEXMAX_EXMAXCH_Pos = 0x0
DFSDM_FLTEXMAX_EXMAXCH_Msk = 0x7
DFSDM_FLTEXMAX_EXMAXCH = 0x7
DFSDM_FLTEXMIN_EXMIN_Pos = 0x8
DFSDM_FLTEXMIN_EXMIN_Msk = 0xFFFFFF00
DFSDM_FLTEXMIN_EXMIN = 0xFFFFFF00
DFSDM_FLTEXMIN_EXMINCH_Pos = 0x0
DFSDM_FLTEXMIN_EXMINCH_Msk = 0x7
DFSDM_FLTEXMIN_EXMINCH = 0x7
DFSDM_FLTCNVTIMR_CNVCNT_Pos = 0x4
DFSDM_FLTCNVTIMR_CNVCNT_Msk = 0xFFFFFFF0
DFSDM_FLTCNVTIMR_CNVCNT = 0xFFFFFFF0
BDMA_ISR_GIF0_Pos = 0x0
BDMA_ISR_GIF0_Msk = 0x1
BDMA_ISR_GIF0 = 0x1
BDMA_ISR_TCIF0_Pos = 0x1
BDMA_ISR_TCIF0_Msk = 0x2
BDMA_ISR_TCIF0 = 0x2
BDMA_ISR_HTIF0_Pos = 0x2
BDMA_ISR_HTIF0_Msk = 0x4
BDMA_ISR_HTIF0 = 0x4
BDMA_ISR_TEIF0_Pos = 0x3
BDMA_ISR_TEIF0_Msk = 0x8
BDMA_ISR_TEIF0 = 0x8
BDMA_ISR_GIF1_Pos = 0x4
BDMA_ISR_GIF1_Msk = 0x10
BDMA_ISR_GIF1 = 0x10
BDMA_ISR_TCIF1_Pos = 0x5
BDMA_ISR_TCIF1_Msk = 0x20
BDMA_ISR_TCIF1 = 0x20
BDMA_ISR_HTIF1_Pos = 0x6
BDMA_ISR_HTIF1_Msk = 0x40
BDMA_ISR_HTIF1 = 0x40
BDMA_ISR_TEIF1_Pos = 0x7
BDMA_ISR_TEIF1_Msk = 0x80
BDMA_ISR_TEIF1 = 0x80
BDMA_ISR_GIF2_Pos = 0x8
BDMA_ISR_GIF2_Msk = 0x100
BDMA_ISR_GIF2 = 0x100
BDMA_ISR_TCIF2_Pos = 0x9
BDMA_ISR_TCIF2_Msk = 0x200
BDMA_ISR_TCIF2 = 0x200
BDMA_ISR_HTIF2_Pos = 0xA
BDMA_ISR_HTIF2_Msk = 0x400
BDMA_ISR_HTIF2 = 0x400
BDMA_ISR_TEIF2_Pos = 0xB
BDMA_ISR_TEIF2_Msk = 0x800
BDMA_ISR_TEIF2 = 0x800
BDMA_ISR_GIF3_Pos = 0xC
BDMA_ISR_GIF3_Msk = 0x1000
BDMA_ISR_GIF3 = 0x1000
BDMA_ISR_TCIF3_Pos = 0xD
BDMA_ISR_TCIF3_Msk = 0x2000
BDMA_ISR_TCIF3 = 0x2000
BDMA_ISR_HTIF3_Pos = 0xE
BDMA_ISR_HTIF3_Msk = 0x4000
BDMA_ISR_HTIF3 = 0x4000
BDMA_ISR_TEIF3_Pos = 0xF
BDMA_ISR_TEIF3_Msk = 0x8000
BDMA_ISR_TEIF3 = 0x8000
BDMA_ISR_GIF4_Pos = 0x10
BDMA_ISR_GIF4_Msk = 0x10000
BDMA_ISR_GIF4 = 0x10000
BDMA_ISR_TCIF4_Pos = 0x11
BDMA_ISR_TCIF4_Msk = 0x20000
BDMA_ISR_TCIF4 = 0x20000
BDMA_ISR_HTIF4_Pos = 0x12
BDMA_ISR_HTIF4_Msk = 0x40000
BDMA_ISR_HTIF4 = 0x40000
BDMA_ISR_TEIF4_Pos = 0x13
BDMA_ISR_TEIF4_Msk = 0x80000
BDMA_ISR_TEIF4 = 0x80000
BDMA_ISR_GIF5_Pos = 0x14
BDMA_ISR_GIF5_Msk = 0x100000
BDMA_ISR_GIF5 = 0x100000
BDMA_ISR_TCIF5_Pos = 0x15
BDMA_ISR_TCIF5_Msk = 0x200000
BDMA_ISR_TCIF5 = 0x200000
BDMA_ISR_HTIF5_Pos = 0x16
BDMA_ISR_HTIF5_Msk = 0x400000
BDMA_ISR_HTIF5 = 0x400000
BDMA_ISR_TEIF5_Pos = 0x17
BDMA_ISR_TEIF5_Msk = 0x800000
BDMA_ISR_TEIF5 = 0x800000
BDMA_ISR_GIF6_Pos = 0x18
BDMA_ISR_GIF6_Msk = 0x1000000
BDMA_ISR_GIF6 = 0x1000000
BDMA_ISR_TCIF6_Pos = 0x19
BDMA_ISR_TCIF6_Msk = 0x2000000
BDMA_ISR_TCIF6 = 0x2000000
BDMA_ISR_HTIF6_Pos = 0x1A
BDMA_ISR_HTIF6_Msk = 0x4000000
BDMA_ISR_HTIF6 = 0x4000000
BDMA_ISR_TEIF6_Pos = 0x1B
BDMA_ISR_TEIF6_Msk = 0x8000000
BDMA_ISR_TEIF6 = 0x8000000
BDMA_ISR_GIF7_Pos = 0x1C
BDMA_ISR_GIF7_Msk = 0x10000000
BDMA_ISR_GIF7 = 0x10000000
BDMA_ISR_TCIF7_Pos = 0x1D
BDMA_ISR_TCIF7_Msk = 0x20000000
BDMA_ISR_TCIF7 = 0x20000000
BDMA_ISR_HTIF7_Pos = 0x1E
BDMA_ISR_HTIF7_Msk = 0x40000000
BDMA_ISR_HTIF7 = 0x40000000
BDMA_ISR_TEIF7_Pos = 0x1F
BDMA_ISR_TEIF7_Msk = 0x80000000
BDMA_ISR_TEIF7 = 0x80000000
BDMA_IFCR_CGIF0_Pos = 0x0
BDMA_IFCR_CGIF0_Msk = 0x1
BDMA_IFCR_CGIF0 = 0x1
BDMA_IFCR_CTCIF0_Pos = 0x1
BDMA_IFCR_CTCIF0_Msk = 0x2
BDMA_IFCR_CTCIF0 = 0x2
BDMA_IFCR_CHTIF0_Pos = 0x2
BDMA_IFCR_CHTIF0_Msk = 0x4
BDMA_IFCR_CHTIF0 = 0x4
BDMA_IFCR_CTEIF0_Pos = 0x3
BDMA_IFCR_CTEIF0_Msk = 0x8
BDMA_IFCR_CTEIF0 = 0x8
BDMA_IFCR_CGIF1_Pos = 0x4
BDMA_IFCR_CGIF1_Msk = 0x10
BDMA_IFCR_CGIF1 = 0x10
BDMA_IFCR_CTCIF1_Pos = 0x5
BDMA_IFCR_CTCIF1_Msk = 0x20
BDMA_IFCR_CTCIF1 = 0x20
BDMA_IFCR_CHTIF1_Pos = 0x6
BDMA_IFCR_CHTIF1_Msk = 0x40
BDMA_IFCR_CHTIF1 = 0x40
BDMA_IFCR_CTEIF1_Pos = 0x7
BDMA_IFCR_CTEIF1_Msk = 0x80
BDMA_IFCR_CTEIF1 = 0x80
BDMA_IFCR_CGIF2_Pos = 0x8
BDMA_IFCR_CGIF2_Msk = 0x100
BDMA_IFCR_CGIF2 = 0x100
BDMA_IFCR_CTCIF2_Pos = 0x9
BDMA_IFCR_CTCIF2_Msk = 0x200
BDMA_IFCR_CTCIF2 = 0x200
BDMA_IFCR_CHTIF2_Pos = 0xA
BDMA_IFCR_CHTIF2_Msk = 0x400
BDMA_IFCR_CHTIF2 = 0x400
BDMA_IFCR_CTEIF2_Pos = 0xB
BDMA_IFCR_CTEIF2_Msk = 0x800
BDMA_IFCR_CTEIF2 = 0x800
BDMA_IFCR_CGIF3_Pos = 0xC
BDMA_IFCR_CGIF3_Msk = 0x1000
BDMA_IFCR_CGIF3 = 0x1000
BDMA_IFCR_CTCIF3_Pos = 0xD
BDMA_IFCR_CTCIF3_Msk = 0x2000
BDMA_IFCR_CTCIF3 = 0x2000
BDMA_IFCR_CHTIF3_Pos = 0xE
BDMA_IFCR_CHTIF3_Msk = 0x4000
BDMA_IFCR_CHTIF3 = 0x4000
BDMA_IFCR_CTEIF3_Pos = 0xF
BDMA_IFCR_CTEIF3_Msk = 0x8000
BDMA_IFCR_CTEIF3 = 0x8000
BDMA_IFCR_CGIF4_Pos = 0x10
BDMA_IFCR_CGIF4_Msk = 0x10000
BDMA_IFCR_CGIF4 = 0x10000
BDMA_IFCR_CTCIF4_Pos = 0x11
BDMA_IFCR_CTCIF4_Msk = 0x20000
BDMA_IFCR_CTCIF4 = 0x20000
BDMA_IFCR_CHTIF4_Pos = 0x12
BDMA_IFCR_CHTIF4_Msk = 0x40000
BDMA_IFCR_CHTIF4 = 0x40000
BDMA_IFCR_CTEIF4_Pos = 0x13
BDMA_IFCR_CTEIF4_Msk = 0x80000
BDMA_IFCR_CTEIF4 = 0x80000
BDMA_IFCR_CGIF5_Pos = 0x14
BDMA_IFCR_CGIF5_Msk = 0x100000
BDMA_IFCR_CGIF5 = 0x100000
BDMA_IFCR_CTCIF5_Pos = 0x15
BDMA_IFCR_CTCIF5_Msk = 0x200000
BDMA_IFCR_CTCIF5 = 0x200000
BDMA_IFCR_CHTIF5_Pos = 0x16
BDMA_IFCR_CHTIF5_Msk = 0x400000
BDMA_IFCR_CHTIF5 = 0x400000
BDMA_IFCR_CTEIF5_Pos = 0x17
BDMA_IFCR_CTEIF5_Msk = 0x800000
BDMA_IFCR_CTEIF5 = 0x800000
BDMA_IFCR_CGIF6_Pos = 0x18
BDMA_IFCR_CGIF6_Msk = 0x1000000
BDMA_IFCR_CGIF6 = 0x1000000
BDMA_IFCR_CTCIF6_Pos = 0x19
BDMA_IFCR_CTCIF6_Msk = 0x2000000
BDMA_IFCR_CTCIF6 = 0x2000000
BDMA_IFCR_CHTIF6_Pos = 0x1A
BDMA_IFCR_CHTIF6_Msk = 0x4000000
BDMA_IFCR_CHTIF6 = 0x4000000
BDMA_IFCR_CTEIF6_Pos = 0x1B
BDMA_IFCR_CTEIF6_Msk = 0x8000000
BDMA_IFCR_CTEIF6 = 0x8000000
BDMA_IFCR_CGIF7_Pos = 0x1C
BDMA_IFCR_CGIF7_Msk = 0x10000000
BDMA_IFCR_CGIF7 = 0x10000000
BDMA_IFCR_CTCIF7_Pos = 0x1D
BDMA_IFCR_CTCIF7_Msk = 0x20000000
BDMA_IFCR_CTCIF7 = 0x20000000
BDMA_IFCR_CHTIF7_Pos = 0x1E
BDMA_IFCR_CHTIF7_Msk = 0x40000000
BDMA_IFCR_CHTIF7 = 0x40000000
BDMA_IFCR_CTEIF7_Pos = 0x1F
BDMA_IFCR_CTEIF7_Msk = 0x80000000
BDMA_IFCR_CTEIF7 = 0x80000000
BDMA_CCR_EN_Pos = 0x0
BDMA_CCR_EN_Msk = 0x1
BDMA_CCR_EN = 0x1
BDMA_CCR_TCIE_Pos = 0x1
BDMA_CCR_TCIE_Msk = 0x2
BDMA_CCR_TCIE = 0x2
BDMA_CCR_HTIE_Pos = 0x2
BDMA_CCR_HTIE_Msk = 0x4
BDMA_CCR_HTIE = 0x4
BDMA_CCR_TEIE_Pos = 0x3
BDMA_CCR_TEIE_Msk = 0x8
BDMA_CCR_TEIE = 0x8
BDMA_CCR_DIR_Pos = 0x4
BDMA_CCR_DIR_Msk = 0x10
BDMA_CCR_DIR = 0x10
BDMA_CCR_CIRC_Pos = 0x5
BDMA_CCR_CIRC_Msk = 0x20
BDMA_CCR_CIRC = 0x20
BDMA_CCR_PINC_Pos = 0x6
BDMA_CCR_PINC_Msk = 0x40
BDMA_CCR_PINC = 0x40
BDMA_CCR_MINC_Pos = 0x7
BDMA_CCR_MINC_Msk = 0x80
BDMA_CCR_MINC = 0x80
BDMA_CCR_PSIZE_Pos = 0x8
BDMA_CCR_PSIZE_Msk = 0x300
BDMA_CCR_PSIZE = 0x300
BDMA_CCR_PSIZE_0 = 0x100
BDMA_CCR_PSIZE_1 = 0x200
BDMA_CCR_MSIZE_Pos = 0xA
BDMA_CCR_MSIZE_Msk = 0xC00
BDMA_CCR_MSIZE = 0xC00
BDMA_CCR_MSIZE_0 = 0x400
BDMA_CCR_MSIZE_1 = 0x800
BDMA_CCR_PL_Pos = 0xC
BDMA_CCR_PL_Msk = 0x3000
BDMA_CCR_PL = 0x3000
BDMA_CCR_PL_0 = 0x1000
BDMA_CCR_PL_1 = 0x2000
BDMA_CCR_MEM2MEM_Pos = 0xE
BDMA_CCR_MEM2MEM_Msk = 0x4000
BDMA_CCR_MEM2MEM = 0x4000
BDMA_CCR_DBM_Pos = 0xF
BDMA_CCR_DBM_Msk = 0x8000
BDMA_CCR_DBM = 0x8000
BDMA_CCR_CT_Pos = 0x10
BDMA_CCR_CT_Msk = 0x10000
BDMA_CCR_CT = 0x10000
BDMA_CNDTR_NDT_Pos = 0x0
BDMA_CNDTR_NDT_Msk = 0xFFFF
BDMA_CNDTR_NDT = 0xFFFF
BDMA_CPAR_PA_Pos = 0x0
BDMA_CPAR_PA_Msk = 0xFFFFFFFF
BDMA_CPAR_PA = 0xFFFFFFFF
BDMA_CM0AR_MA_Pos = 0x0
BDMA_CM0AR_MA_Msk = 0xFFFFFFFF
BDMA_CM0AR_MA = 0xFFFFFFFF
BDMA_CM1AR_MA_Pos = 0x0
BDMA_CM1AR_MA_Msk = 0xFFFFFFFF
BDMA_CM1AR_MA = 0xFFFFFFFF
ETH_MACCR_ARP_Pos = 0x1F
ETH_MACCR_ARP_Msk = 0x80000000
ETH_MACCR_ARP = 0x80000000
ETH_MACCR_SARC_Pos = 0x1C
ETH_MACCR_SARC_Msk = 0x70000000
ETH_MACCR_SARC = 0x70000000
ETH_MACCR_SARC_MTIATI = 0x0
ETH_MACCR_SARC_INSADDR0_Pos = 0x1D
ETH_MACCR_SARC_INSADDR0_Msk = 0x20000000
ETH_MACCR_SARC_INSADDR0 = 0x20000000
ETH_MACCR_SARC_INSADDR1_Pos = 0x1D
ETH_MACCR_SARC_INSADDR1_Msk = 0x60000000
ETH_MACCR_SARC_INSADDR1 = 0x60000000
ETH_MACCR_SARC_REPADDR0_Pos = 0x1C
ETH_MACCR_SARC_REPADDR0_Msk = 0x30000000
ETH_MACCR_SARC_REPADDR0 = 0x30000000
ETH_MACCR_SARC_REPADDR1_Pos = 0x1C
ETH_MACCR_SARC_REPADDR1_Msk = 0x70000000
ETH_MACCR_SARC_REPADDR1 = 0x70000000
ETH_MACCR_IPC_Pos = 0x1B
ETH_MACCR_IPC_Msk = 0x8000000
ETH_MACCR_IPC = 0x8000000
ETH_MACCR_IPG_Pos = 0x18
ETH_MACCR_IPG_Msk = 0x7000000
ETH_MACCR_IPG = 0x7000000
ETH_MACCR_IPG_96BIT = 0x0
ETH_MACCR_IPG_88BIT = 0x1000000
ETH_MACCR_IPG_80BIT = 0x2000000
ETH_MACCR_IPG_72BIT = 0x3000000
ETH_MACCR_IPG_64BIT = 0x4000000
ETH_MACCR_IPG_56BIT = 0x5000000
ETH_MACCR_IPG_48BIT = 0x6000000
ETH_MACCR_IPG_40BIT = 0x7000000
ETH_MACCR_GPSLCE_Pos = 0x17
ETH_MACCR_GPSLCE_Msk = 0x800000
ETH_MACCR_GPSLCE = 0x800000
ETH_MACCR_S2KP_Pos = 0x16
ETH_MACCR_S2KP_Msk = 0x400000
ETH_MACCR_S2KP = 0x400000
ETH_MACCR_CST_Pos = 0x15
ETH_MACCR_CST_Msk = 0x200000
ETH_MACCR_CST = 0x200000
ETH_MACCR_ACS_Pos = 0x14
ETH_MACCR_ACS_Msk = 0x100000
ETH_MACCR_ACS = 0x100000
ETH_MACCR_WD_Pos = 0x13
ETH_MACCR_WD_Msk = 0x80000
ETH_MACCR_WD = 0x80000
ETH_MACCR_JD_Pos = 0x11
ETH_MACCR_JD_Msk = 0x20000
ETH_MACCR_JD = 0x20000
ETH_MACCR_JE_Pos = 0x10
ETH_MACCR_JE_Msk = 0x10000
ETH_MACCR_JE = 0x10000
ETH_MACCR_FES_Pos = 0xE
ETH_MACCR_FES_Msk = 0x4000
ETH_MACCR_FES = 0x4000
ETH_MACCR_DM_Pos = 0xD
ETH_MACCR_DM_Msk = 0x2000
ETH_MACCR_DM = 0x2000
ETH_MACCR_LM_Pos = 0xC
ETH_MACCR_LM_Msk = 0x1000
ETH_MACCR_LM = 0x1000
ETH_MACCR_ECRSFD_Pos = 0xB
ETH_MACCR_ECRSFD_Msk = 0x800
ETH_MACCR_ECRSFD = 0x800
ETH_MACCR_DO_Pos = 0xA
ETH_MACCR_DO_Msk = 0x400
ETH_MACCR_DO = 0x400
ETH_MACCR_DCRS_Pos = 0x9
ETH_MACCR_DCRS_Msk = 0x200
ETH_MACCR_DCRS = 0x200
ETH_MACCR_DR_Pos = 0x8
ETH_MACCR_DR_Msk = 0x100
ETH_MACCR_DR = 0x100
ETH_MACCR_BL_Pos = 0x5
ETH_MACCR_BL_Msk = 0x60
ETH_MACCR_BL = 0x60
ETH_MACCR_BL_10 = 0x0
ETH_MACCR_BL_8 = 0x20
ETH_MACCR_BL_4 = 0x40
ETH_MACCR_BL_1 = 0x60
ETH_MACCR_DC_Pos = 0x4
ETH_MACCR_DC_Msk = 0x10
ETH_MACCR_DC = 0x10
ETH_MACCR_PRELEN_Pos = 0x2
ETH_MACCR_PRELEN_Msk = 0xC
ETH_MACCR_PRELEN = 0xC
ETH_MACCR_PRELEN_7 = 0x0
ETH_MACCR_PRELEN_5 = 0x4
ETH_MACCR_PRELEN_3 = 0x8
ETH_MACCR_TE_Pos = 0x1
ETH_MACCR_TE_Msk = 0x2
ETH_MACCR_TE = 0x2
ETH_MACCR_RE_Pos = 0x0
ETH_MACCR_RE_Msk = 0x1
ETH_MACCR_RE = 0x1
ETH_MACECR_EIPG_Pos = 0x19
ETH_MACECR_EIPG_Msk = 0x3E000000
ETH_MACECR_EIPG = 0x3E000000
ETH_MACECR_EIPGEN_Pos = 0x18
ETH_MACECR_EIPGEN_Msk = 0x1000000
ETH_MACECR_EIPGEN = 0x1000000
ETH_MACECR_USP_Pos = 0x12
ETH_MACECR_USP_Msk = 0x40000
ETH_MACECR_USP = 0x40000
ETH_MACECR_SPEN_Pos = 0x11
ETH_MACECR_SPEN_Msk = 0x20000
ETH_MACECR_SPEN = 0x20000
ETH_MACECR_DCRCC_Pos = 0x10
ETH_MACECR_DCRCC_Msk = 0x10000
ETH_MACECR_DCRCC = 0x10000
ETH_MACECR_GPSL_Pos = 0x0
ETH_MACECR_GPSL_Msk = 0x3FFF
ETH_MACECR_GPSL = 0x3FFF
ETH_MACPFR_RA_Pos = 0x1F
ETH_MACPFR_RA_Msk = 0x80000000
ETH_MACPFR_RA = 0x80000000
ETH_MACPFR_DNTU_Pos = 0x15
ETH_MACPFR_DNTU_Msk = 0x200000
ETH_MACPFR_DNTU = 0x200000
ETH_MACPFR_IPFE_Pos = 0x14
ETH_MACPFR_IPFE_Msk = 0x100000
ETH_MACPFR_IPFE = 0x100000
ETH_MACPFR_VTFE_Pos = 0x10
ETH_MACPFR_VTFE_Msk = 0x10000
ETH_MACPFR_VTFE = 0x10000
ETH_MACPFR_HPF_Pos = 0xA
ETH_MACPFR_HPF_Msk = 0x400
ETH_MACPFR_HPF = 0x400
ETH_MACPFR_SAF_Pos = 0x9
ETH_MACPFR_SAF_Msk = 0x200
ETH_MACPFR_SAF = 0x200
ETH_MACPFR_SAIF_Pos = 0x8
ETH_MACPFR_SAIF_Msk = 0x100
ETH_MACPFR_SAIF = 0x100
ETH_MACPFR_PCF_Pos = 0x6
ETH_MACPFR_PCF_Msk = 0xC0
ETH_MACPFR_PCF = 0xC0
ETH_MACPFR_PCF_BLOCKALL = 0x0
ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos = 0x6
ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk = 0x40
ETH_MACPFR_PCF_FORWARDALLEXCEPTPA = 0x40
ETH_MACPFR_PCF_FORWARDALL_Pos = 0x7
ETH_MACPFR_PCF_FORWARDALL_Msk = 0x80
ETH_MACPFR_PCF_FORWARDALL = 0x80
ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos = 0x6
ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk = 0xC0
ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER = 0xC0
ETH_MACPFR_DBF_Pos = 0x5
ETH_MACPFR_DBF_Msk = 0x20
ETH_MACPFR_DBF = 0x20
ETH_MACPFR_PM_Pos = 0x4
ETH_MACPFR_PM_Msk = 0x10
ETH_MACPFR_PM = 0x10
ETH_MACPFR_DAIF_Pos = 0x3
ETH_MACPFR_DAIF_Msk = 0x8
ETH_MACPFR_DAIF = 0x8
ETH_MACPFR_HMC_Pos = 0x2
ETH_MACPFR_HMC_Msk = 0x4
ETH_MACPFR_HMC = 0x4
ETH_MACPFR_HUC_Pos = 0x1
ETH_MACPFR_HUC_Msk = 0x2
ETH_MACPFR_HUC = 0x2
ETH_MACPFR_PR_Pos = 0x0
ETH_MACPFR_PR_Msk = 0x1
ETH_MACPFR_PR = 0x1
ETH_MACWTR_PWE_Pos = 0x8
ETH_MACWTR_PWE_Msk = 0x100
ETH_MACWTR_PWE = 0x100
ETH_MACWTR_WTO_Pos = 0x0
ETH_MACWTR_WTO_Msk = 0xF
ETH_MACWTR_WTO = 0xF
ETH_MACWTR_WTO_2KB = 0x0
ETH_MACWTR_WTO_3KB = 0x1
ETH_MACWTR_WTO_4KB = 0x2
ETH_MACWTR_WTO_5KB = 0x3
ETH_MACWTR_WTO_6KB = 0x4
ETH_MACWTR_WTO_7KB = 0x5
ETH_MACWTR_WTO_8KB = 0x6
ETH_MACWTR_WTO_9KB = 0x7
ETH_MACWTR_WTO_10KB = 0x8
ETH_MACWTR_WTO_11KB = 0x9
ETH_MACWTR_WTO_12KB = 0xA
ETH_MACWTR_WTO_13KB = 0xB
ETH_MACWTR_WTO_14KB = 0xC
ETH_MACWTR_WTO_15KB = 0xD
ETH_MACWTR_WTO_16KB = 0xE
ETH_MACHTHR_HTH_Pos = 0x0
ETH_MACHTHR_HTH_Msk = 0xFFFFFFFF
ETH_MACHTHR_HTH = 0xFFFFFFFF
ETH_MACHTLR_HTL_Pos = 0x0
ETH_MACHTLR_HTL_Msk = 0xFFFFFFFF
ETH_MACHTLR_HTL = 0xFFFFFFFF
ETH_MACVTR_EIVLRXS_Pos = 0x1F
ETH_MACVTR_EIVLRXS_Msk = 0x80000000
ETH_MACVTR_EIVLRXS = 0x80000000
ETH_MACVTR_EIVLS_Pos = 0x1C
ETH_MACVTR_EIVLS_Msk = 0x30000000
ETH_MACVTR_EIVLS = 0x30000000
ETH_MACVTR_EIVLS_DONOTSTRIP = 0x0
ETH_MACVTR_EIVLS_STRIPIFPASS_Pos = 0x1C
ETH_MACVTR_EIVLS_STRIPIFPASS_Msk = 0x10000000
ETH_MACVTR_EIVLS_STRIPIFPASS = 0x10000000
ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos = 0x1D
ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk = 0x20000000
ETH_MACVTR_EIVLS_STRIPIFFAILS = 0x20000000
ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos = 0x1C
ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk = 0x30000000
ETH_MACVTR_EIVLS_ALWAYSSTRIP = 0x30000000
ETH_MACVTR_ERIVLT_Pos = 0x1B
ETH_MACVTR_ERIVLT_Msk = 0x8000000
ETH_MACVTR_ERIVLT = 0x8000000
ETH_MACVTR_EDVLP_Pos = 0x1A
ETH_MACVTR_EDVLP_Msk = 0x4000000
ETH_MACVTR_EDVLP = 0x4000000
ETH_MACVTR_VTHM_Pos = 0x19
ETH_MACVTR_VTHM_Msk = 0x2000000
ETH_MACVTR_VTHM = 0x2000000
ETH_MACVTR_EVLRXS_Pos = 0x18
ETH_MACVTR_EVLRXS_Msk = 0x1000000
ETH_MACVTR_EVLRXS = 0x1000000
ETH_MACVTR_EVLS_Pos = 0x15
ETH_MACVTR_EVLS_Msk = 0x600000
ETH_MACVTR_EVLS = 0x600000
ETH_MACVTR_EVLS_DONOTSTRIP = 0x0
ETH_MACVTR_EVLS_STRIPIFPASS_Pos = 0x15
ETH_MACVTR_EVLS_STRIPIFPASS_Msk = 0x200000
ETH_MACVTR_EVLS_STRIPIFPASS = 0x200000
ETH_MACVTR_EVLS_STRIPIFFAILS_Pos = 0x16
ETH_MACVTR_EVLS_STRIPIFFAILS_Msk = 0x400000
ETH_MACVTR_EVLS_STRIPIFFAILS = 0x400000
ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos = 0x15
ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk = 0x600000
ETH_MACVTR_EVLS_ALWAYSSTRIP = 0x600000
ETH_MACVTR_DOVLTC_Pos = 0x14
ETH_MACVTR_DOVLTC_Msk = 0x100000
ETH_MACVTR_DOVLTC = 0x100000
ETH_MACVTR_ERSVLM_Pos = 0x13
ETH_MACVTR_ERSVLM_Msk = 0x80000
ETH_MACVTR_ERSVLM = 0x80000
ETH_MACVTR_ESVL_Pos = 0x12
ETH_MACVTR_ESVL_Msk = 0x40000
ETH_MACVTR_ESVL = 0x40000
ETH_MACVTR_VTIM_Pos = 0x11
ETH_MACVTR_VTIM_Msk = 0x20000
ETH_MACVTR_VTIM = 0x20000
ETH_MACVTR_ETV_Pos = 0x10
ETH_MACVTR_ETV_Msk = 0x10000
ETH_MACVTR_ETV = 0x10000
ETH_MACVTR_VL_Pos = 0x0
ETH_MACVTR_VL_Msk = 0xFFFF
ETH_MACVTR_VL = 0xFFFF
ETH_MACVTR_VL_UP_Pos = 0xD
ETH_MACVTR_VL_UP_Msk = 0xE000
ETH_MACVTR_VL_UP = 0xE000
ETH_MACVTR_VL_CFIDEI_Pos = 0xC
ETH_MACVTR_VL_CFIDEI_Msk = 0x1000
ETH_MACVTR_VL_CFIDEI = 0x1000
ETH_MACVTR_VL_VID_Pos = 0x0
ETH_MACVTR_VL_VID_Msk = 0xFFF
ETH_MACVTR_VL_VID = 0xFFF
ETH_MACVHTR_VLHT_Pos = 0x0
ETH_MACVHTR_VLHT_Msk = 0xFFFF
ETH_MACVHTR_VLHT = 0xFFFF
ETH_MACVIR_VLTI_Pos = 0x14
ETH_MACVIR_VLTI_Msk = 0x100000
ETH_MACVIR_VLTI = 0x100000
ETH_MACVIR_CSVL_Pos = 0x13
ETH_MACVIR_CSVL_Msk = 0x80000
ETH_MACVIR_CSVL = 0x80000
ETH_MACVIR_VLP_Pos = 0x12
ETH_MACVIR_VLP_Msk = 0x40000
ETH_MACVIR_VLP = 0x40000
ETH_MACVIR_VLC_Pos = 0x10
ETH_MACVIR_VLC_Msk = 0x30000
ETH_MACVIR_VLC = 0x30000
ETH_MACVIR_VLC_NOVLANTAG = 0x0
ETH_MACVIR_VLC_VLANTAGDELETE_Pos = 0x10
ETH_MACVIR_VLC_VLANTAGDELETE_Msk = 0x10000
ETH_MACVIR_VLC_VLANTAGDELETE = 0x10000
ETH_MACVIR_VLC_VLANTAGINSERT_Pos = 0x11
ETH_MACVIR_VLC_VLANTAGINSERT_Msk = 0x20000
ETH_MACVIR_VLC_VLANTAGINSERT = 0x20000
ETH_MACVIR_VLC_VLANTAGREPLACE_Pos = 0x10
ETH_MACVIR_VLC_VLANTAGREPLACE_Msk = 0x30000
ETH_MACVIR_VLC_VLANTAGREPLACE = 0x30000
ETH_MACVIR_VLT_Pos = 0x0
ETH_MACVIR_VLT_Msk = 0xFFFF
ETH_MACVIR_VLT = 0xFFFF
ETH_MACVIR_VLT_UP_Pos = 0xD
ETH_MACVIR_VLT_UP_Msk = 0xE000
ETH_MACVIR_VLT_UP = 0xE000
ETH_MACVIR_VLT_CFIDEI_Pos = 0xC
ETH_MACVIR_VLT_CFIDEI_Msk = 0x1000
ETH_MACVIR_VLT_CFIDEI = 0x1000
ETH_MACVIR_VLT_VID_Pos = 0x0
ETH_MACVIR_VLT_VID_Msk = 0xFFF
ETH_MACVIR_VLT_VID = 0xFFF
ETH_MACIVIR_VLTI_Pos = 0x14
ETH_MACIVIR_VLTI_Msk = 0x100000
ETH_MACIVIR_VLTI = 0x100000
ETH_MACIVIR_CSVL_Pos = 0x13
ETH_MACIVIR_CSVL_Msk = 0x80000
ETH_MACIVIR_CSVL = 0x80000
ETH_MACIVIR_VLP_Pos = 0x12
ETH_MACIVIR_VLP_Msk = 0x40000
ETH_MACIVIR_VLP = 0x40000
ETH_MACIVIR_VLC_Pos = 0x10
ETH_MACIVIR_VLC_Msk = 0x30000
ETH_MACIVIR_VLC = 0x30000
ETH_MACIVIR_VLC_NOVLANTAG = 0x0
ETH_MACIVIR_VLC_VLANTAGDELETE_Pos = 0x10
ETH_MACIVIR_VLC_VLANTAGDELETE_Msk = 0x10000
ETH_MACIVIR_VLC_VLANTAGDELETE = 0x10000
ETH_MACIVIR_VLC_VLANTAGINSERT_Pos = 0x11
ETH_MACIVIR_VLC_VLANTAGINSERT_Msk = 0x20000
ETH_MACIVIR_VLC_VLANTAGINSERT = 0x20000
ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos = 0x10
ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk = 0x30000
ETH_MACIVIR_VLC_VLANTAGREPLACE = 0x30000
ETH_MACIVIR_VLT_Pos = 0x0
ETH_MACIVIR_VLT_Msk = 0xFFFF
ETH_MACIVIR_VLT = 0xFFFF
ETH_MACIVIR_VLT_UP_Pos = 0xD
ETH_MACIVIR_VLT_UP_Msk = 0xE000
ETH_MACIVIR_VLT_UP = 0xE000
ETH_MACIVIR_VLT_CFIDEI_Pos = 0xC
ETH_MACIVIR_VLT_CFIDEI_Msk = 0x1000
ETH_MACIVIR_VLT_CFIDEI = 0x1000
ETH_MACIVIR_VLT_VID_Pos = 0x0
ETH_MACIVIR_VLT_VID_Msk = 0xFFF
ETH_MACIVIR_VLT_VID = 0xFFF
ETH_MACTFCR_PT_Pos = 0x10
ETH_MACTFCR_PT_Msk = 0xFFFF0000
ETH_MACTFCR_PT = 0xFFFF0000
ETH_MACTFCR_DZPQ_Pos = 0x7
ETH_MACTFCR_DZPQ_Msk = 0x80
ETH_MACTFCR_DZPQ = 0x80
ETH_MACTFCR_PLT_Pos = 0x4
ETH_MACTFCR_PLT_Msk = 0x70
ETH_MACTFCR_PLT = 0x70
ETH_MACTFCR_PLT_MINUS4 = 0x0
ETH_MACTFCR_PLT_MINUS28_Pos = 0x4
ETH_MACTFCR_PLT_MINUS28_Msk = 0x10
ETH_MACTFCR_PLT_MINUS28 = 0x10
ETH_MACTFCR_PLT_MINUS36_Pos = 0x5
ETH_MACTFCR_PLT_MINUS36_Msk = 0x20
ETH_MACTFCR_PLT_MINUS36 = 0x20
ETH_MACTFCR_PLT_MINUS144_Pos = 0x4
ETH_MACTFCR_PLT_MINUS144_Msk = 0x30
ETH_MACTFCR_PLT_MINUS144 = 0x30
ETH_MACTFCR_PLT_MINUS256_Pos = 0x6
ETH_MACTFCR_PLT_MINUS256_Msk = 0x40
ETH_MACTFCR_PLT_MINUS256 = 0x40
ETH_MACTFCR_PLT_MINUS512_Pos = 0x4
ETH_MACTFCR_PLT_MINUS512_Msk = 0x50
ETH_MACTFCR_PLT_MINUS512 = 0x50
ETH_MACTFCR_TFE_Pos = 0x1
ETH_MACTFCR_TFE_Msk = 0x2
ETH_MACTFCR_TFE = 0x2
ETH_MACTFCR_FCB_Pos = 0x0
ETH_MACTFCR_FCB_Msk = 0x1
ETH_MACTFCR_FCB = 0x1
ETH_MACRFCR_UP_Pos = 0x1
ETH_MACRFCR_UP_Msk = 0x2
ETH_MACRFCR_UP = 0x2
ETH_MACRFCR_RFE_Pos = 0x0
ETH_MACRFCR_RFE_Msk = 0x1
ETH_MACRFCR_RFE = 0x1
ETH_MACISR_RXSTSIS_Pos = 0xE
ETH_MACISR_RXSTSIS_Msk = 0x4000
ETH_MACISR_RXSTSIS = 0x4000
ETH_MACISR_TXSTSIS_Pos = 0xD
ETH_MACISR_TXSTSIS_Msk = 0x2000
ETH_MACISR_TXSTSIS = 0x2000
ETH_MACISR_TSIS_Pos = 0xC
ETH_MACISR_TSIS_Msk = 0x1000
ETH_MACISR_TSIS = 0x1000
ETH_MACISR_MMCTXIS_Pos = 0xA
ETH_MACISR_MMCTXIS_Msk = 0x400
ETH_MACISR_MMCTXIS = 0x400
ETH_MACISR_MMCRXIS_Pos = 0x9
ETH_MACISR_MMCRXIS_Msk = 0x200
ETH_MACISR_MMCRXIS = 0x200
ETH_MACISR_MMCIS_Pos = 0x8
ETH_MACISR_MMCIS_Msk = 0x100
ETH_MACISR_MMCIS = 0x100
ETH_MACISR_LPIIS_Pos = 0x5
ETH_MACISR_LPIIS_Msk = 0x20
ETH_MACISR_LPIIS = 0x20
ETH_MACISR_PMTIS_Pos = 0x4
ETH_MACISR_PMTIS_Msk = 0x10
ETH_MACISR_PMTIS = 0x10
ETH_MACISR_PHYIS_Pos = 0x3
ETH_MACISR_PHYIS_Msk = 0x8
ETH_MACISR_PHYIS = 0x8
ETH_MACIER_RXSTSIE_Pos = 0xE
ETH_MACIER_RXSTSIE_Msk = 0x4000
ETH_MACIER_RXSTSIE = 0x4000
ETH_MACIER_TXSTSIE_Pos = 0xD
ETH_MACIER_TXSTSIE_Msk = 0x2000
ETH_MACIER_TXSTSIE = 0x2000
ETH_MACIER_TSIE_Pos = 0xC
ETH_MACIER_TSIE_Msk = 0x1000
ETH_MACIER_TSIE = 0x1000
ETH_MACIER_LPIIE_Pos = 0x5
ETH_MACIER_LPIIE_Msk = 0x20
ETH_MACIER_LPIIE = 0x20
ETH_MACIER_PMTIE_Pos = 0x4
ETH_MACIER_PMTIE_Msk = 0x10
ETH_MACIER_PMTIE = 0x10
ETH_MACIER_PHYIE_Pos = 0x3
ETH_MACIER_PHYIE_Msk = 0x8
ETH_MACIER_PHYIE = 0x8
ETH_MACRXTXSR_RWT_Pos = 0x8
ETH_MACRXTXSR_RWT_Msk = 0x100
ETH_MACRXTXSR_RWT = 0x100
ETH_MACRXTXSR_EXCOL_Pos = 0x5
ETH_MACRXTXSR_EXCOL_Msk = 0x20
ETH_MACRXTXSR_EXCOL = 0x20
ETH_MACRXTXSR_LCOL_Pos = 0x4
ETH_MACRXTXSR_LCOL_Msk = 0x10
ETH_MACRXTXSR_LCOL = 0x10
ETH_MACRXTXSR_EXDEF_Pos = 0x3
ETH_MACRXTXSR_EXDEF_Msk = 0x8
ETH_MACRXTXSR_EXDEF = 0x8
ETH_MACRXTXSR_LCARR_Pos = 0x2
ETH_MACRXTXSR_LCARR_Msk = 0x4
ETH_MACRXTXSR_LCARR = 0x4
ETH_MACRXTXSR_NCARR_Pos = 0x1
ETH_MACRXTXSR_NCARR_Msk = 0x2
ETH_MACRXTXSR_NCARR = 0x2
ETH_MACRXTXSR_TJT_Pos = 0x0
ETH_MACRXTXSR_TJT_Msk = 0x1
ETH_MACRXTXSR_TJT = 0x1
ETH_MACPCSR_RWKFILTRST_Pos = 0x1F
ETH_MACPCSR_RWKFILTRST_Msk = 0x80000000
ETH_MACPCSR_RWKFILTRST = 0x80000000
ETH_MACPCSR_RWKPTR_Pos = 0x18
ETH_MACPCSR_RWKPTR_Msk = 0x1F000000
ETH_MACPCSR_RWKPTR = 0x1F000000
ETH_MACPCSR_RWKPFE_Pos = 0xA
ETH_MACPCSR_RWKPFE_Msk = 0x400
ETH_MACPCSR_RWKPFE = 0x400
ETH_MACPCSR_GLBLUCAST_Pos = 0x9
ETH_MACPCSR_GLBLUCAST_Msk = 0x200
ETH_MACPCSR_GLBLUCAST = 0x200
ETH_MACPCSR_RWKPRCVD_Pos = 0x6
ETH_MACPCSR_RWKPRCVD_Msk = 0x40
ETH_MACPCSR_RWKPRCVD = 0x40
ETH_MACPCSR_MGKPRCVD_Pos = 0x5
ETH_MACPCSR_MGKPRCVD_Msk = 0x20
ETH_MACPCSR_MGKPRCVD = 0x20
ETH_MACPCSR_RWKPKTEN_Pos = 0x2
ETH_MACPCSR_RWKPKTEN_Msk = 0x4
ETH_MACPCSR_RWKPKTEN = 0x4
ETH_MACPCSR_MGKPKTEN_Pos = 0x1
ETH_MACPCSR_MGKPKTEN_Msk = 0x2
ETH_MACPCSR_MGKPKTEN = 0x2
ETH_MACPCSR_PWRDWN_Pos = 0x0
ETH_MACPCSR_PWRDWN_Msk = 0x1
ETH_MACPCSR_PWRDWN = 0x1
ETH_MACRWUPFR_D_Pos = 0x0
ETH_MACRWUPFR_D_Msk = 0xFFFFFFFF
ETH_MACRWUPFR_D = 0xFFFFFFFF
ETH_MACLCSR_LPITCSE_Pos = 0x15
ETH_MACLCSR_LPITCSE_Msk = 0x200000
ETH_MACLCSR_LPITCSE = 0x200000
ETH_MACLCSR_LPITE_Pos = 0x14
ETH_MACLCSR_LPITE_Msk = 0x100000
ETH_MACLCSR_LPITE = 0x100000
ETH_MACLCSR_LPITXA_Pos = 0x13
ETH_MACLCSR_LPITXA_Msk = 0x80000
ETH_MACLCSR_LPITXA = 0x80000
ETH_MACLCSR_PLS_Pos = 0x11
ETH_MACLCSR_PLS_Msk = 0x20000
ETH_MACLCSR_PLS = 0x20000
ETH_MACLCSR_LPIEN_Pos = 0x10
ETH_MACLCSR_LPIEN_Msk = 0x10000
ETH_MACLCSR_LPIEN = 0x10000
ETH_MACLCSR_RLPIST_Pos = 0x9
ETH_MACLCSR_RLPIST_Msk = 0x200
ETH_MACLCSR_RLPIST = 0x200
ETH_MACLCSR_TLPIST_Pos = 0x8
ETH_MACLCSR_TLPIST_Msk = 0x100
ETH_MACLCSR_TLPIST = 0x100
ETH_MACLCSR_RLPIEX_Pos = 0x3
ETH_MACLCSR_RLPIEX_Msk = 0x8
ETH_MACLCSR_RLPIEX = 0x8
ETH_MACLCSR_RLPIEN_Pos = 0x2
ETH_MACLCSR_RLPIEN_Msk = 0x4
ETH_MACLCSR_RLPIEN = 0x4
ETH_MACLCSR_TLPIEX_Pos = 0x1
ETH_MACLCSR_TLPIEX_Msk = 0x2
ETH_MACLCSR_TLPIEX = 0x2
ETH_MACLCSR_TLPIEN_Pos = 0x0
ETH_MACLCSR_TLPIEN_Msk = 0x1
ETH_MACLCSR_TLPIEN = 0x1
ETH_MACLTCR_LST_Pos = 0x10
ETH_MACLTCR_LST_Msk = 0x3FF0000
ETH_MACLTCR_LST = 0x3FF0000
ETH_MACLTCR_TWT_Pos = 0x0
ETH_MACLTCR_TWT_Msk = 0xFFFF
ETH_MACLTCR_TWT = 0xFFFF
ETH_MACLETR_LPIET_Pos = 0x0
ETH_MACLETR_LPIET_Msk = 0xFFFFF
ETH_MACLETR_LPIET = 0xFFFFF
ETH_MAC1USTCR_TIC1USCNTR_Pos = 0x0
ETH_MAC1USTCR_TIC1USCNTR_Msk = 0xFFF
ETH_MAC1USTCR_TIC1USCNTR = 0xFFF
ETH_MACVR_USERVER_Pos = 0x8
ETH_MACVR_USERVER_Msk = 0xFF00
ETH_MACVR_USERVER = 0xFF00
ETH_MACVR_SNPSVER_Pos = 0x0
ETH_MACVR_SNPSVER_Msk = 0xFF
ETH_MACVR_SNPSVER = 0xFF
ETH_MACDR_TFCSTS_Pos = 0x11
ETH_MACDR_TFCSTS_Msk = 0x60000
ETH_MACDR_TFCSTS = 0x60000
ETH_MACDR_TFCSTS_IDLE = 0x0
ETH_MACDR_TFCSTS_WAIT_Pos = 0x11
ETH_MACDR_TFCSTS_WAIT_Msk = 0x20000
ETH_MACDR_TFCSTS_WAIT = 0x20000
ETH_MACDR_TFCSTS_GENERATEPCP_Pos = 0x12
ETH_MACDR_TFCSTS_GENERATEPCP_Msk = 0x40000
ETH_MACDR_TFCSTS_GENERATEPCP = 0x40000
ETH_MACDR_TFCSTS_TRASFERIP_Pos = 0x11
ETH_MACDR_TFCSTS_TRASFERIP_Msk = 0x60000
ETH_MACDR_TFCSTS_TRASFERIP = 0x60000
ETH_MACDR_TPESTS_Pos = 0x10
ETH_MACDR_TPESTS_Msk = 0x10000
ETH_MACDR_TPESTS = 0x10000
ETH_MACDR_RFCFCSTS_Pos = 0x1
ETH_MACDR_RFCFCSTS_Msk = 0x6
ETH_MACDR_RFCFCSTS = 0x6
ETH_MACDR_RPESTS_Pos = 0x0
ETH_MACDR_RPESTS_Msk = 0x1
ETH_MACDR_RPESTS = 0x1
ETH_MACHWF0R_ACTPHYSEL_Pos = 0x1C
ETH_MACHWF0R_ACTPHYSEL_Msk = 0x70000000
ETH_MACHWF0R_ACTPHYSEL = 0x70000000
ETH_MACHWF0R_ACTPHYSEL_MII = 0x0
ETH_MACHWF0R_ACTPHYSEL_RMII_Pos = 0x1E
ETH_MACHWF0R_ACTPHYSEL_RMII_Msk = 0x40000000
ETH_MACHWF0R_ACTPHYSEL_RMII = 0x40000000
ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos = 0x1C
ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk = 0x70000000
ETH_MACHWF0R_ACTPHYSEL_REVMII = 0x70000000
ETH_MACHWF0R_SAVLANINS_Pos = 0x1B
ETH_MACHWF0R_SAVLANINS_Msk = 0x8000000
ETH_MACHWF0R_SAVLANINS = 0x8000000
ETH_MACHWF0R_TSSTSSEL_Pos = 0x19
ETH_MACHWF0R_TSSTSSEL_Msk = 0x6000000
ETH_MACHWF0R_TSSTSSEL = 0x6000000
ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos = 0x19
ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk = 0x2000000
ETH_MACHWF0R_TSSTSSEL_INTERNAL = 0x2000000
ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos = 0x1A
ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk = 0x4000000
ETH_MACHWF0R_TSSTSSEL_EXTERNAL = 0x4000000
ETH_MACHWF0R_TSSTSSEL_BOTH_Pos = 0x19
ETH_MACHWF0R_TSSTSSEL_BOTH_Msk = 0x6000000
ETH_MACHWF0R_TSSTSSEL_BOTH = 0x6000000
ETH_MACHWF0R_MACADR64SEL_Pos = 0x18
ETH_MACHWF0R_MACADR64SEL_Msk = 0x1000000
ETH_MACHWF0R_MACADR64SEL = 0x1000000
ETH_MACHWF0R_MACADR32SEL_Pos = 0x17
ETH_MACHWF0R_MACADR32SEL_Msk = 0x800000
ETH_MACHWF0R_MACADR32SEL = 0x800000
ETH_MACHWF0R_ADDMACADRSEL_Pos = 0x12
ETH_MACHWF0R_ADDMACADRSEL_Msk = 0x7C0000
ETH_MACHWF0R_ADDMACADRSEL = 0x7C0000
ETH_MACHWF0R_RXCOESEL_Pos = 0x10
ETH_MACHWF0R_RXCOESEL_Msk = 0x10000
ETH_MACHWF0R_RXCOESEL = 0x10000
ETH_MACHWF0R_TXCOESEL_Pos = 0xE
ETH_MACHWF0R_TXCOESEL_Msk = 0x4000
ETH_MACHWF0R_TXCOESEL = 0x4000
ETH_MACHWF0R_EEESEL_Pos = 0xD
ETH_MACHWF0R_EEESEL_Msk = 0x2000
ETH_MACHWF0R_EEESEL = 0x2000
ETH_MACHWF0R_TSSEL_Pos = 0xC
ETH_MACHWF0R_TSSEL_Msk = 0x1000
ETH_MACHWF0R_TSSEL = 0x1000
ETH_MACHWF0R_ARPOFFSEL_Pos = 0x9
ETH_MACHWF0R_ARPOFFSEL_Msk = 0x200
ETH_MACHWF0R_ARPOFFSEL = 0x200
ETH_MACHWF0R_MMCSEL_Pos = 0x8
ETH_MACHWF0R_MMCSEL_Msk = 0x100
ETH_MACHWF0R_MMCSEL = 0x100
ETH_MACHWF0R_MGKSEL_Pos = 0x7
ETH_MACHWF0R_MGKSEL_Msk = 0x80
ETH_MACHWF0R_MGKSEL = 0x80
ETH_MACHWF0R_RWKSEL_Pos = 0x6
ETH_MACHWF0R_RWKSEL_Msk = 0x40
ETH_MACHWF0R_RWKSEL = 0x40
ETH_MACHWF0R_SMASEL_Pos = 0x5
ETH_MACHWF0R_SMASEL_Msk = 0x20
ETH_MACHWF0R_SMASEL = 0x20
ETH_MACHWF0R_VLHASH_Pos = 0x4
ETH_MACHWF0R_VLHASH_Msk = 0x10
ETH_MACHWF0R_VLHASH = 0x10
ETH_MACHWF0R_PCSSEL_Pos = 0x3
ETH_MACHWF0R_PCSSEL_Msk = 0x8
ETH_MACHWF0R_PCSSEL = 0x8
ETH_MACHWF0R_HDSEL_Pos = 0x2
ETH_MACHWF0R_HDSEL_Msk = 0x4
ETH_MACHWF0R_HDSEL = 0x4
ETH_MACHWF0R_GMIISEL_Pos = 0x1
ETH_MACHWF0R_GMIISEL_Msk = 0x2
ETH_MACHWF0R_GMIISEL = 0x2
ETH_MACHWF0R_MIISEL_Pos = 0x0
ETH_MACHWF0R_MIISEL_Msk = 0x1
ETH_MACHWF0R_MIISEL = 0x1
ETH_MACHWF1R_L3L4FNUM_Pos = 0x1B
ETH_MACHWF1R_L3L4FNUM_Msk = 0x78000000
ETH_MACHWF1R_L3L4FNUM = 0x78000000
ETH_MACHWF1R_HASHTBLSZ_Pos = 0x18
ETH_MACHWF1R_HASHTBLSZ_Msk = 0x3000000
ETH_MACHWF1R_HASHTBLSZ = 0x3000000
ETH_MACHWF1R_AVSEL_Pos = 0x14
ETH_MACHWF1R_AVSEL_Msk = 0x100000
ETH_MACHWF1R_AVSEL = 0x100000
ETH_MACHWF1R_DBGMEMA_Pos = 0x13
ETH_MACHWF1R_DBGMEMA_Msk = 0x80000
ETH_MACHWF1R_DBGMEMA = 0x80000
ETH_MACHWF1R_TSOEN_Pos = 0x12
ETH_MACHWF1R_TSOEN_Msk = 0x40000
ETH_MACHWF1R_TSOEN = 0x40000
ETH_MACHWF1R_SPHEN_Pos = 0x11
ETH_MACHWF1R_SPHEN_Msk = 0x20000
ETH_MACHWF1R_SPHEN = 0x20000
ETH_MACHWF1R_DCBEN_Pos = 0x10
ETH_MACHWF1R_DCBEN_Msk = 0x10000
ETH_MACHWF1R_DCBEN = 0x10000
ETH_MACHWF1R_ADDR64_Pos = 0xE
ETH_MACHWF1R_ADDR64_Msk = 0xC000
ETH_MACHWF1R_ADDR64 = 0xC000
ETH_MACHWF1R_ADDR64_32 = 0x0
ETH_MACHWF1R_ADDR64_40 = 0x4000
ETH_MACHWF1R_ADDR64_48 = 0x8000
ETH_MACHWF1R_ADVTHWORD_Pos = 0xD
ETH_MACHWF1R_ADVTHWORD_Msk = 0x2000
ETH_MACHWF1R_ADVTHWORD = 0x2000
ETH_MACHWF1R_PTOEN_Pos = 0xC
ETH_MACHWF1R_PTOEN_Msk = 0x1000
ETH_MACHWF1R_PTOEN = 0x1000
ETH_MACHWF1R_OSTEN_Pos = 0xB
ETH_MACHWF1R_OSTEN_Msk = 0x800
ETH_MACHWF1R_OSTEN = 0x800
ETH_MACHWF1R_TXFIFOSIZE_Pos = 0x6
ETH_MACHWF1R_TXFIFOSIZE_Msk = 0x7C0
ETH_MACHWF1R_TXFIFOSIZE = 0x7C0
ETH_MACHWF1R_RXFIFOSIZE_Pos = 0x0
ETH_MACHWF1R_RXFIFOSIZE_Msk = 0x1F
ETH_MACHWF1R_RXFIFOSIZE = 0x1F
ETH_MACHWF2R_AUXSNAPNUM_Pos = 0x1C
ETH_MACHWF2R_AUXSNAPNUM_Msk = 0x70000000
ETH_MACHWF2R_AUXSNAPNUM = 0x70000000
ETH_MACHWF2R_PPSOUTNUM_Pos = 0x18
ETH_MACHWF2R_PPSOUTNUM_Msk = 0x7000000
ETH_MACHWF2R_PPSOUTNUM = 0x7000000
ETH_MACHWF2R_TXCHCNT_Pos = 0x12
ETH_MACHWF2R_TXCHCNT_Msk = 0x3C0000
ETH_MACHWF2R_TXCHCNT = 0x3C0000
ETH_MACHWF2R_RXCHCNT_Pos = 0xD
ETH_MACHWF2R_RXCHCNT_Msk = 0xE000
ETH_MACHWF2R_RXCHCNT = 0xE000
ETH_MACHWF2R_TXQCNT_Pos = 0x6
ETH_MACHWF2R_TXQCNT_Msk = 0x3C0
ETH_MACHWF2R_TXQCNT = 0x3C0
ETH_MACHWF2R_RXQCNT_Pos = 0x0
ETH_MACHWF2R_RXQCNT_Msk = 0xF
ETH_MACHWF2R_RXQCNT = 0xF
ETH_MACMDIOAR_PSE_Pos = 0x1B
ETH_MACMDIOAR_PSE_Msk = 0x8000000
ETH_MACMDIOAR_PSE = 0x8000000
ETH_MACMDIOAR_BTB_Pos = 0x1A
ETH_MACMDIOAR_BTB_Msk = 0x4000000
ETH_MACMDIOAR_BTB = 0x4000000
ETH_MACMDIOAR_PA_Pos = 0x15
ETH_MACMDIOAR_PA_Msk = 0x3E00000
ETH_MACMDIOAR_PA = 0x3E00000
ETH_MACMDIOAR_RDA_Pos = 0x10
ETH_MACMDIOAR_RDA_Msk = 0x1F0000
ETH_MACMDIOAR_RDA = 0x1F0000
ETH_MACMDIOAR_NTC_Pos = 0xC
ETH_MACMDIOAR_NTC_Msk = 0x7000
ETH_MACMDIOAR_NTC = 0x7000
ETH_MACMDIOAR_CR_Pos = 0x8
ETH_MACMDIOAR_CR_Msk = 0xF00
ETH_MACMDIOAR_CR = 0xF00
ETH_MACMDIOAR_CR_DIV42 = 0x0
ETH_MACMDIOAR_CR_DIV62_Pos = 0x8
ETH_MACMDIOAR_CR_DIV62_Msk = 0x100
ETH_MACMDIOAR_CR_DIV62 = 0x100
ETH_MACMDIOAR_CR_DIV16_Pos = 0x9
ETH_MACMDIOAR_CR_DIV16_Msk = 0x200
ETH_MACMDIOAR_CR_DIV16 = 0x200
ETH_MACMDIOAR_CR_DIV26_Pos = 0x8
ETH_MACMDIOAR_CR_DIV26_Msk = 0x300
ETH_MACMDIOAR_CR_DIV26 = 0x300
ETH_MACMDIOAR_CR_DIV102_Pos = 0xA
ETH_MACMDIOAR_CR_DIV102_Msk = 0x400
ETH_MACMDIOAR_CR_DIV102 = 0x400
ETH_MACMDIOAR_CR_DIV124_Pos = 0x8
ETH_MACMDIOAR_CR_DIV124_Msk = 0x500
ETH_MACMDIOAR_CR_DIV124 = 0x500
ETH_MACMDIOAR_CR_DIV4AR_Pos = 0xB
ETH_MACMDIOAR_CR_DIV4AR_Msk = 0x800
ETH_MACMDIOAR_CR_DIV4AR = 0x800
ETH_MACMDIOAR_CR_DIV6AR_Pos = 0x8
ETH_MACMDIOAR_CR_DIV6AR_Msk = 0x900
ETH_MACMDIOAR_CR_DIV6AR = 0x900
ETH_MACMDIOAR_CR_DIV8AR_Pos = 0x9
ETH_MACMDIOAR_CR_DIV8AR_Msk = 0xA00
ETH_MACMDIOAR_CR_DIV8AR = 0xA00
ETH_MACMDIOAR_CR_DIV10AR_Pos = 0x8
ETH_MACMDIOAR_CR_DIV10AR_Msk = 0xB00
ETH_MACMDIOAR_CR_DIV10AR = 0xB00
ETH_MACMDIOAR_CR_DIV12AR_Pos = 0xA
ETH_MACMDIOAR_CR_DIV12AR_Msk = 0xC00
ETH_MACMDIOAR_CR_DIV12AR = 0xC00
ETH_MACMDIOAR_CR_DIV14AR_Pos = 0x8
ETH_MACMDIOAR_CR_DIV14AR_Msk = 0xD00
ETH_MACMDIOAR_CR_DIV14AR = 0xD00
ETH_MACMDIOAR_CR_DIV16AR_Pos = 0x9
ETH_MACMDIOAR_CR_DIV16AR_Msk = 0xE00
ETH_MACMDIOAR_CR_DIV16AR = 0xE00
ETH_MACMDIOAR_CR_DIV18AR_Pos = 0x8
ETH_MACMDIOAR_CR_DIV18AR_Msk = 0xF00
ETH_MACMDIOAR_CR_DIV18AR = 0xF00
ETH_MACMDIOAR_SKAP_Pos = 0x4
ETH_MACMDIOAR_SKAP_Msk = 0x10
ETH_MACMDIOAR_SKAP = 0x10
ETH_MACMDIOAR_MOC_Pos = 0x2
ETH_MACMDIOAR_MOC_Msk = 0xC
ETH_MACMDIOAR_MOC = 0xC
ETH_MACMDIOAR_MOC_WR_Pos = 0x2
ETH_MACMDIOAR_MOC_WR_Msk = 0x4
ETH_MACMDIOAR_MOC_WR = 0x4
ETH_MACMDIOAR_MOC_PRDIA_Pos = 0x3
ETH_MACMDIOAR_MOC_PRDIA_Msk = 0x8
ETH_MACMDIOAR_MOC_PRDIA = 0x8
ETH_MACMDIOAR_MOC_RD_Pos = 0x2
ETH_MACMDIOAR_MOC_RD_Msk = 0xC
ETH_MACMDIOAR_MOC_RD = 0xC
ETH_MACMDIOAR_C45E_Pos = 0x1
ETH_MACMDIOAR_C45E_Msk = 0x2
ETH_MACMDIOAR_C45E = 0x2
ETH_MACMDIOAR_MB_Pos = 0x0
ETH_MACMDIOAR_MB_Msk = 0x1
ETH_MACMDIOAR_MB = 0x1
ETH_MACMDIODR_RA_Pos = 0x10
ETH_MACMDIODR_RA_Msk = 0xFFFF0000
ETH_MACMDIODR_RA = 0xFFFF0000
ETH_MACMDIODR_MD_Pos = 0x0
ETH_MACMDIODR_MD_Msk = 0xFFFF
ETH_MACMDIODR_MD = 0xFFFF
ETH_MACARPAR_ARPPA_Pos = 0x0
ETH_MACARPAR_ARPPA_Msk = 0xFFFFFFFF
ETH_MACARPAR_ARPPA = 0xFFFFFFFF
ETH_MACA0HR_AE_Pos = 0x1F
ETH_MACA0HR_AE_Msk = 0x80000000
ETH_MACA0HR_AE = 0x80000000
ETH_MACA0HR_ADDRHI_Pos = 0x0
ETH_MACA0HR_ADDRHI_Msk = 0xFFFF
ETH_MACA0HR_ADDRHI = 0xFFFF
ETH_MACA0LR_ADDRLO_Pos = 0x0
ETH_MACA0LR_ADDRLO_Msk = 0xFFFFFFFF
ETH_MACA0LR_ADDRLO = 0xFFFFFFFF
ETH_MACA1HR_AE_Pos = 0x1F
ETH_MACA1HR_AE_Msk = 0x80000000
ETH_MACA1HR_AE = 0x80000000
ETH_MACA1HR_SA_Pos = 0x1E
ETH_MACA1HR_SA_Msk = 0x40000000
ETH_MACA1HR_SA = 0x40000000
ETH_MACA1HR_MBC_Pos = 0x18
ETH_MACA1HR_MBC_Msk = 0x3F000000
ETH_MACA1HR_MBC = 0x3F000000
ETH_MACA1HR_ADDRHI_Pos = 0x0
ETH_MACA1HR_ADDRHI_Msk = 0xFFFF
ETH_MACA1HR_ADDRHI = 0xFFFF
ETH_MACA1LR_ADDRLO_Pos = 0x0
ETH_MACA1LR_ADDRLO_Msk = 0xFFFFFFFF
ETH_MACA1LR_ADDRLO = 0xFFFFFFFF
ETH_MACA2HR_AE_Pos = 0x1F
ETH_MACA2HR_AE_Msk = 0x80000000
ETH_MACA2HR_AE = 0x80000000
ETH_MACA2HR_SA_Pos = 0x1E
ETH_MACA2HR_SA_Msk = 0x40000000
ETH_MACA2HR_SA = 0x40000000
ETH_MACA2HR_MBC_Pos = 0x18
ETH_MACA2HR_MBC_Msk = 0x3F000000
ETH_MACA2HR_MBC = 0x3F000000
ETH_MACA2HR_ADDRHI_Pos = 0x0
ETH_MACA2HR_ADDRHI_Msk = 0xFFFF
ETH_MACA2HR_ADDRHI = 0xFFFF
ETH_MACA2LR_ADDRLO_Pos = 0x0
ETH_MACA2LR_ADDRLO_Msk = 0xFFFFFFFF
ETH_MACA2LR_ADDRLO = 0xFFFFFFFF
ETH_MACA3HR_AE_Pos = 0x1F
ETH_MACA3HR_AE_Msk = 0x80000000
ETH_MACA3HR_AE = 0x80000000
ETH_MACA3HR_SA_Pos = 0x1E
ETH_MACA3HR_SA_Msk = 0x40000000
ETH_MACA3HR_SA = 0x40000000
ETH_MACA3HR_MBC_Pos = 0x18
ETH_MACA3HR_MBC_Msk = 0x3F000000
ETH_MACA3HR_MBC = 0x3F000000
ETH_MACA3HR_ADDRHI_Pos = 0x0
ETH_MACA3HR_ADDRHI_Msk = 0xFFFF
ETH_MACA3HR_ADDRHI = 0xFFFF
ETH_MACA3LR_ADDRLO_Pos = 0x0
ETH_MACA3LR_ADDRLO_Msk = 0xFFFFFFFF
ETH_MACA3LR_ADDRLO = 0xFFFFFFFF
ETH_MACAHR_AE_Pos = 0x1F
ETH_MACAHR_AE_Msk = 0x80000000
ETH_MACAHR_AE = 0x80000000
ETH_MACAHR_SA_Pos = 0x1E
ETH_MACAHR_SA_Msk = 0x40000000
ETH_MACAHR_SA = 0x40000000
ETH_MACAHR_MBC_Pos = 0x18
ETH_MACAHR_MBC_Msk = 0x3F000000
ETH_MACAHR_MBC = 0x3F000000
ETH_MACAHR_MBC_HBITS15_8 = 0x20000000
ETH_MACAHR_MBC_HBITS7_0 = 0x10000000
ETH_MACAHR_MBC_LBITS31_24 = 0x8000000
ETH_MACAHR_MBC_LBITS23_16 = 0x4000000
ETH_MACAHR_MBC_LBITS15_8 = 0x2000000
ETH_MACAHR_MBC_LBITS7_0 = 0x1000000
ETH_MACAHR_MACAH_Pos = 0x0
ETH_MACAHR_MACAH_Msk = 0xFFFF
ETH_MACAHR_MACAH = 0xFFFF
ETH_MACALR_MACAL_Pos = 0x0
ETH_MACALR_MACAL_Msk = 0xFFFFFFFF
ETH_MACALR_MACAL = 0xFFFFFFFF
ETH_MMCCR_UCDBC_Pos = 0x8
ETH_MMCCR_UCDBC_Msk = 0x100
ETH_MMCCR_UCDBC = 0x100
ETH_MMCCR_CNTPRSTLVL_Pos = 0x5
ETH_MMCCR_CNTPRSTLVL_Msk = 0x20
ETH_MMCCR_CNTPRSTLVL = 0x20
ETH_MMCCR_CNTPRST_Pos = 0x4
ETH_MMCCR_CNTPRST_Msk = 0x10
ETH_MMCCR_CNTPRST = 0x10
ETH_MMCCR_CNTFREEZ_Pos = 0x3
ETH_MMCCR_CNTFREEZ_Msk = 0x8
ETH_MMCCR_CNTFREEZ = 0x8
ETH_MMCCR_RSTONRD_Pos = 0x2
ETH_MMCCR_RSTONRD_Msk = 0x4
ETH_MMCCR_RSTONRD = 0x4
ETH_MMCCR_CNTSTOPRO_Pos = 0x1
ETH_MMCCR_CNTSTOPRO_Msk = 0x2
ETH_MMCCR_CNTSTOPRO = 0x2
ETH_MMCCR_CNTRST_Pos = 0x0
ETH_MMCCR_CNTRST_Msk = 0x1
ETH_MMCCR_CNTRST = 0x1
ETH_MMCRIR_RXLPITRCIS_Pos = 0x1B
ETH_MMCRIR_RXLPITRCIS_Msk = 0x8000000
ETH_MMCRIR_RXLPITRCIS = 0x8000000
ETH_MMCRIR_RXLPIUSCIS_Pos = 0x1A
ETH_MMCRIR_RXLPIUSCIS_Msk = 0x4000000
ETH_MMCRIR_RXLPIUSCIS = 0x4000000
ETH_MMCRIR_RXUCGPIS_Pos = 0x11
ETH_MMCRIR_RXUCGPIS_Msk = 0x20000
ETH_MMCRIR_RXUCGPIS = 0x20000
ETH_MMCRIR_RXALGNERPIS_Pos = 0x6
ETH_MMCRIR_RXALGNERPIS_Msk = 0x40
ETH_MMCRIR_RXALGNERPIS = 0x40
ETH_MMCRIR_RXCRCERPIS_Pos = 0x5
ETH_MMCRIR_RXCRCERPIS_Msk = 0x20
ETH_MMCRIR_RXCRCERPIS = 0x20
ETH_MMCTIR_TXLPITRCIS_Pos = 0x1B
ETH_MMCTIR_TXLPITRCIS_Msk = 0x8000000
ETH_MMCTIR_TXLPITRCIS = 0x8000000
ETH_MMCTIR_TXLPIUSCIS_Pos = 0x1A
ETH_MMCTIR_TXLPIUSCIS_Msk = 0x4000000
ETH_MMCTIR_TXLPIUSCIS = 0x4000000
ETH_MMCTIR_TXGPKTIS_Pos = 0x15
ETH_MMCTIR_TXGPKTIS_Msk = 0x200000
ETH_MMCTIR_TXGPKTIS = 0x200000
ETH_MMCTIR_TXMCOLGPIS_Pos = 0xF
ETH_MMCTIR_TXMCOLGPIS_Msk = 0x8000
ETH_MMCTIR_TXMCOLGPIS = 0x8000
ETH_MMCTIR_TXSCOLGPIS_Pos = 0xE
ETH_MMCTIR_TXSCOLGPIS_Msk = 0x4000
ETH_MMCTIR_TXSCOLGPIS = 0x4000
ETH_MMCRIMR_RXLPITRCIM_Pos = 0x1B
ETH_MMCRIMR_RXLPITRCIM_Msk = 0x8000000
ETH_MMCRIMR_RXLPITRCIM = 0x8000000
ETH_MMCRIMR_RXLPIUSCIM_Pos = 0x1A
ETH_MMCRIMR_RXLPIUSCIM_Msk = 0x4000000
ETH_MMCRIMR_RXLPIUSCIM = 0x4000000
ETH_MMCRIMR_RXUCGPIM_Pos = 0x11
ETH_MMCRIMR_RXUCGPIM_Msk = 0x20000
ETH_MMCRIMR_RXUCGPIM = 0x20000
ETH_MMCRIMR_RXALGNERPIM_Pos = 0x6
ETH_MMCRIMR_RXALGNERPIM_Msk = 0x40
ETH_MMCRIMR_RXALGNERPIM = 0x40
ETH_MMCRIMR_RXCRCERPIM_Pos = 0x5
ETH_MMCRIMR_RXCRCERPIM_Msk = 0x20
ETH_MMCRIMR_RXCRCERPIM = 0x20
ETH_MMCTIMR_TXLPITRCIM_Pos = 0x1B
ETH_MMCTIMR_TXLPITRCIM_Msk = 0x8000000
ETH_MMCTIMR_TXLPITRCIM = 0x8000000
ETH_MMCTIMR_TXLPIUSCIM_Pos = 0x1A
ETH_MMCTIMR_TXLPIUSCIM_Msk = 0x4000000
ETH_MMCTIMR_TXLPIUSCIM = 0x4000000
ETH_MMCTIMR_TXGPKTIM_Pos = 0x15
ETH_MMCTIMR_TXGPKTIM_Msk = 0x200000
ETH_MMCTIMR_TXGPKTIM = 0x200000
ETH_MMCTIMR_TXMCOLGPIM_Pos = 0xF
ETH_MMCTIMR_TXMCOLGPIM_Msk = 0x8000
ETH_MMCTIMR_TXMCOLGPIM = 0x8000
ETH_MMCTIMR_TXSCOLGPIM_Pos = 0xE
ETH_MMCTIMR_TXSCOLGPIM_Msk = 0x4000
ETH_MMCTIMR_TXSCOLGPIM = 0x4000
ETH_MMCTSCGPR_TXSNGLCOLG_Pos = 0x0
ETH_MMCTSCGPR_TXSNGLCOLG_msk = 0xFFFFFFFF
ETH_MMCTSCGPR_TXSNGLCOLG = 0xFFFFFFFF
ETH_MMCTMCGPR_TXMULTCOLG_Pos = 0x0
ETH_MMCTMCGPR_TXMULTCOLG_msk = 0xFFFFFFFF
ETH_MMCTMCGPR_TXMULTCOLG = 0xFFFFFFFF
ETH_MMCTPCGR_TXPKTG_Pos = 0x0
ETH_MMCTPCGR_TXPKTG_msk = 0xFFFFFFFF
ETH_MMCTPCGR_TXPKTG = 0xFFFFFFFF
ETH_MMCRCRCEPR_RXCRCERR_Pos = 0x0
ETH_MMCRCRCEPR_RXCRCERR_msk = 0xFFFFFFFF
ETH_MMCRCRCEPR_RXCRCERR = 0xFFFFFFFF
ETH_MMCRAEPR_RXALGNERR_Pos = 0x0
ETH_MMCRAEPR_RXALGNERR_msk = 0xFFFFFFFF
ETH_MMCRAEPR_RXALGNERR = 0xFFFFFFFF
ETH_MMCRUPGR_RXUCASTG_Pos = 0x0
ETH_MMCRUPGR_RXUCASTG_msk = 0xFFFFFFFF
ETH_MMCRUPGR_RXUCASTG = 0xFFFFFFFF
ETH_MMCTLPIMSTR_TXLPIUSC_Pos = 0x0
ETH_MMCTLPIMSTR_TXLPIUSC_msk = 0xFFFFFFFF
ETH_MMCTLPIMSTR_TXLPIUSC = 0xFFFFFFFF
ETH_MMCTLPITCR_TXLPITRC_Pos = 0x0
ETH_MMCTLPITCR_TXLPITRC_msk = 0xFFFFFFFF
ETH_MMCTLPITCR_TXLPITRC = 0xFFFFFFFF
ETH_MMCRLPIMSTR_RXLPIUSC_Pos = 0x0
ETH_MMCRLPIMSTR_RXLPIUSC_msk = 0xFFFFFFFF
ETH_MMCRLPIMSTR_RXLPIUSC = 0xFFFFFFFF
ETH_MMCRLPITCR_RXLPITRC_Pos = 0x0
ETH_MMCRLPITCR_RXLPITRC_msk = 0xFFFFFFFF
ETH_MMCRLPITCR_RXLPITRC = 0xFFFFFFFF
ETH_MACL3L4CR_L4DPIM_Pos = 0x15
ETH_MACL3L4CR_L4DPIM_Msk = 0x200000
ETH_MACL3L4CR_L4DPIM = 0x200000
ETH_MACL3L4CR_L4DPM_Pos = 0x14
ETH_MACL3L4CR_L4DPM_Msk = 0x100000
ETH_MACL3L4CR_L4DPM = 0x100000
ETH_MACL3L4CR_L4SPIM_Pos = 0x13
ETH_MACL3L4CR_L4SPIM_Msk = 0x80000
ETH_MACL3L4CR_L4SPIM = 0x80000
ETH_MACL3L4CR_L4SPM_Pos = 0x12
ETH_MACL3L4CR_L4SPM_Msk = 0x40000
ETH_MACL3L4CR_L4SPM = 0x40000
ETH_MACL3L4CR_L4PEN_Pos = 0x10
ETH_MACL3L4CR_L4PEN_Msk = 0x10000
ETH_MACL3L4CR_L4PEN = 0x10000
ETH_MACL3L4CR_L3HDBM_Pos = 0xB
ETH_MACL3L4CR_L3HDBM_Msk = 0xF800
ETH_MACL3L4CR_L3HDBM = 0xF800
ETH_MACL3L4CR_L3HSBM_Pos = 0x6
ETH_MACL3L4CR_L3HSBM_Msk = 0x7C0
ETH_MACL3L4CR_L3HSBM = 0x7C0
ETH_MACL3L4CR_L3DAIM_Pos = 0x5
ETH_MACL3L4CR_L3DAIM_Msk = 0x20
ETH_MACL3L4CR_L3DAIM = 0x20
ETH_MACL3L4CR_L3DAM_Pos = 0x4
ETH_MACL3L4CR_L3DAM_Msk = 0x10
ETH_MACL3L4CR_L3DAM = 0x10
ETH_MACL3L4CR_L3SAIM_Pos = 0x3
ETH_MACL3L4CR_L3SAIM_Msk = 0x8
ETH_MACL3L4CR_L3SAIM = 0x8
ETH_MACL3L4CR_L3SAM_Pos = 0x2
ETH_MACL3L4CR_L3SAM_Msk = 0x4
ETH_MACL3L4CR_L3SAM = 0x4
ETH_MACL3L4CR_L3PEN_Pos = 0x0
ETH_MACL3L4CR_L3PEN_Msk = 0x1
ETH_MACL3L4CR_L3PEN = 0x1
ETH_MACL4AR_L4DP_Pos = 0x10
ETH_MACL4AR_L4DP_Msk = 0xFFFF0000
ETH_MACL4AR_L4DP = 0xFFFF0000
ETH_MACL4AR_L4SP_Pos = 0x0
ETH_MACL4AR_L4SP_Msk = 0xFFFF
ETH_MACL4AR_L4SP = 0xFFFF
ETH_MACL3A0R_L3A0_Pos = 0x0
ETH_MACL3A0R_L3A0_Msk = 0xFFFFFFFF
ETH_MACL3A0R_L3A0 = 0xFFFFFFFF
ETH_MACL3A1R_L3A1_Pos = 0x0
ETH_MACL3A1R_L3A1_Msk = 0xFFFFFFFF
ETH_MACL3A1R_L3A1 = 0xFFFFFFFF
ETH_MACL3A2R_L3A2_Pos = 0x0
ETH_MACL3A2R_L3A2_Msk = 0xFFFFFFFF
ETH_MACL3A2R_L3A2 = 0xFFFFFFFF
ETH_MACL3A3R_L3A3_Pos = 0x0
ETH_MACL3A3R_L3A3_Msk = 0xFFFFFFFF
ETH_MACL3A3R_L3A3 = 0xFFFFFFFF
ETH_MACTSCR_TXTSSTSM_Pos = 0x18
ETH_MACTSCR_TXTSSTSM_Msk = 0x1000000
ETH_MACTSCR_TXTSSTSM = 0x1000000
ETH_MACTSCR_CSC_Pos = 0x13
ETH_MACTSCR_CSC_Msk = 0x80000
ETH_MACTSCR_CSC = 0x80000
ETH_MACTSCR_TSENMACADDR_Pos = 0x12
ETH_MACTSCR_TSENMACADDR_Msk = 0x40000
ETH_MACTSCR_TSENMACADDR = 0x40000
ETH_MACTSCR_SNAPTYPSEL_Pos = 0x10
ETH_MACTSCR_SNAPTYPSEL_Msk = 0x30000
ETH_MACTSCR_SNAPTYPSEL = 0x30000
ETH_MACTSCR_TSMSTRENA_Pos = 0xF
ETH_MACTSCR_TSMSTRENA_Msk = 0x8000
ETH_MACTSCR_TSMSTRENA = 0x8000
ETH_MACTSCR_TSEVNTENA_Pos = 0xE
ETH_MACTSCR_TSEVNTENA_Msk = 0x4000
ETH_MACTSCR_TSEVNTENA = 0x4000
ETH_MACTSCR_TSIPV4ENA_Pos = 0xD
ETH_MACTSCR_TSIPV4ENA_Msk = 0x2000
ETH_MACTSCR_TSIPV4ENA = 0x2000
ETH_MACTSCR_TSIPV6ENA_Pos = 0xC
ETH_MACTSCR_TSIPV6ENA_Msk = 0x1000
ETH_MACTSCR_TSIPV6ENA = 0x1000
ETH_MACTSCR_TSIPENA_Pos = 0xB
ETH_MACTSCR_TSIPENA_Msk = 0x800
ETH_MACTSCR_TSIPENA = 0x800
ETH_MACTSCR_TSVER2ENA_Pos = 0xA
ETH_MACTSCR_TSVER2ENA_Msk = 0x400
ETH_MACTSCR_TSVER2ENA = 0x400
ETH_MACTSCR_TSCTRLSSR_Pos = 0x9
ETH_MACTSCR_TSCTRLSSR_Msk = 0x200
ETH_MACTSCR_TSCTRLSSR = 0x200
ETH_MACTSCR_TSENALL_Pos = 0x8
ETH_MACTSCR_TSENALL_Msk = 0x100
ETH_MACTSCR_TSENALL = 0x100
ETH_MACTSCR_TSADDREG_Pos = 0x5
ETH_MACTSCR_TSADDREG_Msk = 0x20
ETH_MACTSCR_TSADDREG = 0x20
ETH_MACTSCR_TSUPDT_Pos = 0x3
ETH_MACTSCR_TSUPDT_Msk = 0x8
ETH_MACTSCR_TSUPDT = 0x8
ETH_MACTSCR_TSINIT_Pos = 0x2
ETH_MACTSCR_TSINIT_Msk = 0x4
ETH_MACTSCR_TSINIT = 0x4
ETH_MACTSCR_TSCFUPDT_Pos = 0x1
ETH_MACTSCR_TSCFUPDT_Msk = 0x2
ETH_MACTSCR_TSCFUPDT = 0x2
ETH_MACTSCR_TSENA_Pos = 0x0
ETH_MACTSCR_TSENA_Msk = 0x1
ETH_MACTSCR_TSENA = 0x1
ETH_MACMACSSIR_SSINC_Pos = 0x10
ETH_MACMACSSIR_SSINC_Msk = 0xFF0000
ETH_MACMACSSIR_SSINC = 0xFF0000
ETH_MACMACSSIR_SNSINC_Pos = 0x8
ETH_MACMACSSIR_SNSINC_Msk = 0xFF00
ETH_MACMACSSIR_SNSINC = 0xFF00
ETH_MACSTSR_TSS_Pos = 0x0
ETH_MACSTSR_TSS_Msk = 0xFFFFFFFF
ETH_MACSTSR_TSS = 0xFFFFFFFF
ETH_MACSTNR_TSSS_Pos = 0x0
ETH_MACSTNR_TSSS_Msk = 0x7FFFFFFF
ETH_MACSTNR_TSSS = 0x7FFFFFFF
ETH_MACSTSUR_TSS_Pos = 0x0
ETH_MACSTSUR_TSS_Msk = 0xFFFFFFFF
ETH_MACSTSUR_TSS = 0xFFFFFFFF
ETH_MACSTNUR_ADDSUB_Pos = 0x1F
ETH_MACSTNUR_ADDSUB_Msk = 0x80000000
ETH_MACSTNUR_ADDSUB = 0x80000000
ETH_MACSTNUR_TSSS_Pos = 0x0
ETH_MACSTNUR_TSSS_Msk = 0x7FFFFFFF
ETH_MACSTNUR_TSSS = 0x7FFFFFFF
ETH_MACTSAR_TSAR_Pos = 0x0
ETH_MACTSAR_TSAR_Msk = 0xFFFFFFFF
ETH_MACTSAR_TSAR = 0xFFFFFFFF
ETH_MACTSSR_ATSNS_Pos = 0x19
ETH_MACTSSR_ATSNS_Msk = 0x3E000000
ETH_MACTSSR_ATSNS = 0x3E000000
ETH_MACTSSR_ATSSTM_Pos = 0x18
ETH_MACTSSR_ATSSTM_Msk = 0x1000000
ETH_MACTSSR_ATSSTM = 0x1000000
ETH_MACTSSR_ATSSTN_Pos = 0x10
ETH_MACTSSR_ATSSTN_Msk = 0xF0000
ETH_MACTSSR_ATSSTN = 0xF0000
ETH_MACTSSR_TXTSSIS_Pos = 0xF
ETH_MACTSSR_TXTSSIS_Msk = 0x8000
ETH_MACTSSR_TXTSSIS = 0x8000
ETH_MACTSSR_TSTRGTERR0_Pos = 0x3
ETH_MACTSSR_TSTRGTERR0_Msk = 0x8
ETH_MACTSSR_TSTRGTERR0 = 0x8
ETH_MACTSSR_AUXTSTRIG_Pos = 0x2
ETH_MACTSSR_AUXTSTRIG_Msk = 0x4
ETH_MACTSSR_AUXTSTRIG = 0x4
ETH_MACTSSR_TSTARGT0_Pos = 0x1
ETH_MACTSSR_TSTARGT0_Msk = 0x2
ETH_MACTSSR_TSTARGT0 = 0x2
ETH_MACTSSR_TSSOVF_Pos = 0x0
ETH_MACTSSR_TSSOVF_Msk = 0x1
ETH_MACTSSR_TSSOVF = 0x1
ETH_MACTTSSNR_TXTSSMIS_Pos = 0x1F
ETH_MACTTSSNR_TXTSSMIS_Msk = 0x80000000
ETH_MACTTSSNR_TXTSSMIS = 0x80000000
ETH_MACTTSSNR_TXTSSLO_Pos = 0x0
ETH_MACTTSSNR_TXTSSLO_Msk = 0x7FFFFFFF
ETH_MACTTSSNR_TXTSSLO = 0x7FFFFFFF
ETH_MACTTSSSR_TXTSSHI_Pos = 0x0
ETH_MACTTSSSR_TXTSSHI_Msk = 0xFFFFFFFF
ETH_MACTTSSSR_TXTSSHI = 0xFFFFFFFF
ETH_MACACR_ATSEN3_Pos = 0x7
ETH_MACACR_ATSEN3_Msk = 0x80
ETH_MACACR_ATSEN3 = 0x80
ETH_MACACR_ATSEN2_Pos = 0x6
ETH_MACACR_ATSEN2_Msk = 0x40
ETH_MACACR_ATSEN2 = 0x40
ETH_MACACR_ATSEN1_Pos = 0x5
ETH_MACACR_ATSEN1_Msk = 0x20
ETH_MACACR_ATSEN1 = 0x20
ETH_MACACR_ATSEN0_Pos = 0x4
ETH_MACACR_ATSEN0_Msk = 0x10
ETH_MACACR_ATSEN0 = 0x10
ETH_MACACR_ATSFC_Pos = 0x0
ETH_MACACR_ATSFC_Msk = 0x1
ETH_MACACR_ATSFC = 0x1
ETH_MACATSNR_AUXTSLO_Pos = 0x0
ETH_MACATSNR_AUXTSLO_Msk = 0x7FFFFFFF
ETH_MACATSNR_AUXTSLO = 0x7FFFFFFF
ETH_MACATSSR_AUXTSHI_Pos = 0x0
ETH_MACATSSR_AUXTSHI_Msk = 0xFFFFFFFF
ETH_MACATSSR_AUXTSHI = 0xFFFFFFFF
ETH_MACTSIACR_OSTIAC_Pos = 0x0
ETH_MACTSIACR_OSTIAC_Msk = 0xFFFFFFFF
ETH_MACTSIACR_OSTIAC = 0xFFFFFFFF
ETH_MACTSEACR_OSTEAC_Pos = 0x0
ETH_MACTSEACR_OSTEAC_Msk = 0xFFFFFFFF
ETH_MACTSEACR_OSTEAC = 0xFFFFFFFF
ETH_MACTSICNR_TSIC_Pos = 0x0
ETH_MACTSICNR_TSIC_Msk = 0xFFFFFFFF
ETH_MACTSICNR_TSIC = 0xFFFFFFFF
ETH_MACTSECNR_TSEC_Pos = 0x0
ETH_MACTSECNR_TSEC_Msk = 0xFFFFFFFF
ETH_MACTSECNR_TSEC = 0xFFFFFFFF
ETH_MACPPSCR_TRGTMODSEL0_Pos = 0x5
ETH_MACPPSCR_TRGTMODSEL0_Msk = 0x60
ETH_MACPPSCR_TRGTMODSEL0 = 0x60
ETH_MACPPSCR_PPSEN0_Pos = 0x4
ETH_MACPPSCR_PPSEN0_Msk = 0x10
ETH_MACPPSCR_PPSEN0 = 0x10
ETH_MACPPSCR_PPSCTRL_Pos = 0x0
ETH_MACPPSCR_PPSCTRL_Msk = 0xF
ETH_MACPPSCR_PPSCTRL = 0xF
ETH_MACPPSTTSR_TSTRH0_Pos = 0x0
ETH_MACPPSTTSR_TSTRH0_Msk = 0xFFFFFFFF
ETH_MACPPSTTSR_TSTRH0 = 0xFFFFFFFF
ETH_MACPPSTTNR_TRGTBUSY0_Pos = 0x1F
ETH_MACPPSTTNR_TRGTBUSY0_Msk = 0x80000000
ETH_MACPPSTTNR_TRGTBUSY0 = 0x80000000
ETH_MACPPSTTNR_TTSL0_Pos = 0x0
ETH_MACPPSTTNR_TTSL0_Msk = 0x7FFFFFFF
ETH_MACPPSTTNR_TTSL0 = 0x7FFFFFFF
ETH_MACPPSIR_PPSINT0_Pos = 0x0
ETH_MACPPSIR_PPSINT0_Msk = 0xFFFFFFFF
ETH_MACPPSIR_PPSINT0 = 0xFFFFFFFF
ETH_MACPPSWR_PPSWIDTH0_Pos = 0x0
ETH_MACPPSWR_PPSWIDTH0_Msk = 0xFFFFFFFF
ETH_MACPPSWR_PPSWIDTH0 = 0xFFFFFFFF
ETH_MACPOCR_DN_Pos = 0x8
ETH_MACPOCR_DN_Msk = 0xFF00
ETH_MACPOCR_DN = 0xFF00
ETH_MACPOCR_DRRDIS_Pos = 0x6
ETH_MACPOCR_DRRDIS_Msk = 0x40
ETH_MACPOCR_DRRDIS = 0x40
ETH_MACPOCR_APDREQTRIG_Pos = 0x5
ETH_MACPOCR_APDREQTRIG_Msk = 0x20
ETH_MACPOCR_APDREQTRIG = 0x20
ETH_MACPOCR_ASYNCTRIG_Pos = 0x4
ETH_MACPOCR_ASYNCTRIG_Msk = 0x10
ETH_MACPOCR_ASYNCTRIG = 0x10
ETH_MACPOCR_APDREQEN_Pos = 0x2
ETH_MACPOCR_APDREQEN_Msk = 0x4
ETH_MACPOCR_APDREQEN = 0x4
ETH_MACPOCR_ASYNCEN_Pos = 0x1
ETH_MACPOCR_ASYNCEN_Msk = 0x2
ETH_MACPOCR_ASYNCEN = 0x2
ETH_MACPOCR_PTOEN_Pos = 0x0
ETH_MACPOCR_PTOEN_Msk = 0x1
ETH_MACPOCR_PTOEN = 0x1
ETH_MACSPI0R_SPI0_Pos = 0x0
ETH_MACSPI0R_SPI0_Msk = 0xFFFFFFFF
ETH_MACSPI0R_SPI0 = 0xFFFFFFFF
ETH_MACSPI1R_SPI1_Pos = 0x0
ETH_MACSPI1R_SPI1_Msk = 0xFFFFFFFF
ETH_MACSPI1R_SPI1 = 0xFFFFFFFF
ETH_MACSPI2R_SPI2_Pos = 0x0
ETH_MACSPI2R_SPI2_Msk = 0xFFFF
ETH_MACSPI2R_SPI2 = 0xFFFF
ETH_MACLMIR_LMPDRI_Pos = 0x18
ETH_MACLMIR_LMPDRI_Msk = 0xFF000000
ETH_MACLMIR_LMPDRI = 0xFF000000
ETH_MACLMIR_DRSYNCR_Pos = 0x8
ETH_MACLMIR_DRSYNCR_Msk = 0x700
ETH_MACLMIR_DRSYNCR = 0x700
ETH_MACLMIR_LSI_Pos = 0x0
ETH_MACLMIR_LSI_Msk = 0xFF
ETH_MACLMIR_LSI = 0xFF
ETH_MTLOMR_CNTCLR_Pos = 0x9
ETH_MTLOMR_CNTCLR_Msk = 0x200
ETH_MTLOMR_CNTCLR = 0x200
ETH_MTLOMR_CNTPRST_Pos = 0x8
ETH_MTLOMR_CNTPRST_Msk = 0x100
ETH_MTLOMR_CNTPRST = 0x100
ETH_MTLOMR_DTXSTS_Pos = 0x1
ETH_MTLOMR_DTXSTS_Msk = 0x2
ETH_MTLOMR_DTXSTS = 0x2
ETH_MTLISR_MACIS_Pos = 0x10
ETH_MTLISR_MACIS_Msk = 0x10000
ETH_MTLISR_MACIS = 0x10000
ETH_MTLISR_QIS_Pos = 0x0
ETH_MTLISR_QIS_Msk = 0x1
ETH_MTLISR_QIS = 0x1
ETH_MTLTQOMR_TTC_Pos = 0x4
ETH_MTLTQOMR_TTC_Msk = 0x70
ETH_MTLTQOMR_TTC = 0x70
ETH_MTLTQOMR_TTC_32BITS = 0x0
ETH_MTLTQOMR_TTC_64BITS = 0x10
ETH_MTLTQOMR_TTC_96BITS = 0x20
ETH_MTLTQOMR_TTC_128BITS = 0x30
ETH_MTLTQOMR_TTC_192BITS = 0x40
ETH_MTLTQOMR_TTC_256BITS = 0x50
ETH_MTLTQOMR_TTC_384BITS = 0x60
ETH_MTLTQOMR_TTC_512BITS = 0x70
ETH_MTLTQOMR_TSF_Pos = 0x1
ETH_MTLTQOMR_TSF_Msk = 0x2
ETH_MTLTQOMR_TSF = 0x2
ETH_MTLTQOMR_FTQ_Pos = 0x0
ETH_MTLTQOMR_FTQ_Msk = 0x1
ETH_MTLTQOMR_FTQ = 0x1
ETH_MTLTQUR_UFCNTOVF_Pos = 0xB
ETH_MTLTQUR_UFCNTOVF_Msk = 0x800
ETH_MTLTQUR_UFCNTOVF = 0x800
ETH_MTLTQUR_UFPKTCNT_Pos = 0x0
ETH_MTLTQUR_UFPKTCNT_Msk = 0x7FF
ETH_MTLTQUR_UFPKTCNT = 0x7FF
ETH_MTLTQDR_STXSTSF_Pos = 0x14
ETH_MTLTQDR_STXSTSF_Msk = 0x700000
ETH_MTLTQDR_STXSTSF = 0x700000
ETH_MTLTQDR_PTXQ_Pos = 0x10
ETH_MTLTQDR_PTXQ_Msk = 0x70000
ETH_MTLTQDR_PTXQ = 0x70000
ETH_MTLTQDR_TXSTSFSTS_Pos = 0x5
ETH_MTLTQDR_TXSTSFSTS_Msk = 0x20
ETH_MTLTQDR_TXSTSFSTS = 0x20
ETH_MTLTQDR_TXQSTS_Pos = 0x4
ETH_MTLTQDR_TXQSTS_Msk = 0x10
ETH_MTLTQDR_TXQSTS = 0x10
ETH_MTLTQDR_TWCSTS_Pos = 0x3
ETH_MTLTQDR_TWCSTS_Msk = 0x8
ETH_MTLTQDR_TWCSTS = 0x8
ETH_MTLTQDR_TRCSTS_Pos = 0x1
ETH_MTLTQDR_TRCSTS_Msk = 0x6
ETH_MTLTQDR_TRCSTS = 0x6
ETH_MTLTQDR_TRCSTS_IDLE = 0x0
ETH_MTLTQDR_TRCSTS_READ = 0x2
ETH_MTLTQDR_TRCSTS_WAITING = 0x4
ETH_MTLTQDR_TRCSTS_FLUSHING = 0x6
ETH_MTLTQDR_TXQPAUSED_Pos = 0x0
ETH_MTLTQDR_TXQPAUSED_Msk = 0x1
ETH_MTLTQDR_TXQPAUSED = 0x1
ETH_MTLQICSR_RXOIE_Pos = 0x18
ETH_MTLQICSR_RXOIE_Msk = 0x1000000
ETH_MTLQICSR_RXOIE = 0x1000000
ETH_MTLQICSR_RXOVFIS_Pos = 0x10
ETH_MTLQICSR_RXOVFIS_Msk = 0x10000
ETH_MTLQICSR_RXOVFIS = 0x10000
ETH_MTLQICSR_TXUIE_Pos = 0x8
ETH_MTLQICSR_TXUIE_Msk = 0x100
ETH_MTLQICSR_TXUIE = 0x100
ETH_MTLQICSR_TXUNFIS_Pos = 0x0
ETH_MTLQICSR_TXUNFIS_Msk = 0x1
ETH_MTLQICSR_TXUNFIS = 0x1
ETH_MTLRQOMR_RQS_Pos = 0x14
ETH_MTLRQOMR_RQS_Msk = 0x700000
ETH_MTLRQOMR_RQS = 0x700000
ETH_MTLRQOMR_RFD_Pos = 0xE
ETH_MTLRQOMR_RFD_Msk = 0x1C000
ETH_MTLRQOMR_RFD = 0x1C000
ETH_MTLRQOMR_RFA_Pos = 0x8
ETH_MTLRQOMR_RFA_Msk = 0x700
ETH_MTLRQOMR_RFA = 0x700
ETH_MTLRQOMR_EHFC_Pos = 0x7
ETH_MTLRQOMR_EHFC_Msk = 0x80
ETH_MTLRQOMR_EHFC = 0x80
ETH_MTLRQOMR_DISTCPEF_Pos = 0x6
ETH_MTLRQOMR_DISTCPEF_Msk = 0x40
ETH_MTLRQOMR_DISTCPEF = 0x40
ETH_MTLRQOMR_RSF_Pos = 0x5
ETH_MTLRQOMR_RSF_Msk = 0x20
ETH_MTLRQOMR_RSF = 0x20
ETH_MTLRQOMR_FEP_Pos = 0x4
ETH_MTLRQOMR_FEP_Msk = 0x10
ETH_MTLRQOMR_FEP = 0x10
ETH_MTLRQOMR_FUP_Pos = 0x3
ETH_MTLRQOMR_FUP_Msk = 0x8
ETH_MTLRQOMR_FUP = 0x8
ETH_MTLRQOMR_RTC_Pos = 0x0
ETH_MTLRQOMR_RTC_Msk = 0x3
ETH_MTLRQOMR_RTC = 0x3
ETH_MTLRQOMR_RTC_64BITS = 0x0
ETH_MTLRQOMR_RTC_32BITS = 0x1
ETH_MTLRQOMR_RTC_96BITS = 0x2
ETH_MTLRQOMR_RTC_128BITS = 0x3
ETH_MTLRQMPOCR_MISCNTOVF_Pos = 0x1B
ETH_MTLRQMPOCR_MISCNTOVF_Msk = 0x8000000
ETH_MTLRQMPOCR_MISCNTOVF = 0x8000000
ETH_MTLRQMPOCR_MISPKTCNT_Pos = 0x10
ETH_MTLRQMPOCR_MISPKTCNT_Msk = 0x7FF0000
ETH_MTLRQMPOCR_MISPKTCNT = 0x7FF0000
ETH_MTLRQMPOCR_OVFCNTOVF_Pos = 0xB
ETH_MTLRQMPOCR_OVFCNTOVF_Msk = 0x800
ETH_MTLRQMPOCR_OVFCNTOVF = 0x800
ETH_MTLRQMPOCR_OVFPKTCNT_Pos = 0x0
ETH_MTLRQMPOCR_OVFPKTCNT_Msk = 0x7FF
ETH_MTLRQMPOCR_OVFPKTCNT = 0x7FF
ETH_MTLRQDR_PRXQ_Pos = 0x10
ETH_MTLRQDR_PRXQ_Msk = 0x3FFF0000
ETH_MTLRQDR_PRXQ = 0x3FFF0000
ETH_MTLRQDR_RXQSTS_Pos = 0x4
ETH_MTLRQDR_RXQSTS_Msk = 0x30
ETH_MTLRQDR_RXQSTS = 0x30
ETH_MTLRQDR_RXQSTS_EMPTY = 0x0
ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos = 0x4
ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk = 0x10
ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD = 0x10
ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos = 0x5
ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk = 0x20
ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD = 0x20
ETH_MTLRQDR_RXQSTS_FULL_Pos = 0x4
ETH_MTLRQDR_RXQSTS_FULL_Msk = 0x30
ETH_MTLRQDR_RXQSTS_FULL = 0x30
ETH_MTLRQDR_RRCSTS_Pos = 0x1
ETH_MTLRQDR_RRCSTS_Msk = 0x6
ETH_MTLRQDR_RRCSTS = 0x6
ETH_MTLRQDR_RRCSTS_IDLE = 0x0
ETH_MTLRQDR_RRCSTS_READINGDATA_Pos = 0x1
ETH_MTLRQDR_RRCSTS_READINGDATA_Msk = 0x2
ETH_MTLRQDR_RRCSTS_READINGDATA = 0x2
ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos = 0x2
ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk = 0x4
ETH_MTLRQDR_RRCSTS_READINGSTATUS = 0x4
ETH_MTLRQDR_RRCSTS_FLUSHING_Pos = 0x1
ETH_MTLRQDR_RRCSTS_FLUSHING_Msk = 0x6
ETH_MTLRQDR_RRCSTS_FLUSHING = 0x6
ETH_MTLRQDR_RWCSTS_Pos = 0x0
ETH_MTLRQDR_RWCSTS_Msk = 0x1
ETH_MTLRQDR_RWCSTS = 0x1
ETH_MTLRQCR_RQPA_Pos = 0x3
ETH_MTLRQCR_RQPA_Msk = 0x8
ETH_MTLRQCR_RQPA = 0x8
ETH_MTLRQCR_RQW_Pos = 0x0
ETH_MTLRQCR_RQW_Msk = 0x7
ETH_MTLRQCR_RQW = 0x7
ETH_DMAMR_INTM_Pos = 0x10
ETH_DMAMR_INTM_Msk = 0x30000
ETH_DMAMR_INTM = 0x30000
ETH_DMAMR_INTM_0 = 0x0
ETH_DMAMR_INTM_1 = 0x10000
ETH_DMAMR_INTM_2 = 0x20000
ETH_DMAMR_PR_Pos = 0xC
ETH_DMAMR_PR_Msk = 0x7000
ETH_DMAMR_PR = 0x7000
ETH_DMAMR_PR_1_1 = 0x0
ETH_DMAMR_PR_2_1 = 0x1000
ETH_DMAMR_PR_3_1 = 0x2000
ETH_DMAMR_PR_4_1 = 0x3000
ETH_DMAMR_PR_5_1 = 0x4000
ETH_DMAMR_PR_6_1 = 0x5000
ETH_DMAMR_PR_7_1 = 0x6000
ETH_DMAMR_PR_8_1 = 0x7000
ETH_DMAMR_TXPR_Pos = 0xB
ETH_DMAMR_TXPR_Msk = 0x800
ETH_DMAMR_TXPR = 0x800
ETH_DMAMR_DA_Pos = 0x1
ETH_DMAMR_DA_Msk = 0x2
ETH_DMAMR_DA = 0x2
ETH_DMAMR_SWR_Pos = 0x0
ETH_DMAMR_SWR_Msk = 0x1
ETH_DMAMR_SWR = 0x1
ETH_DMASBMR_RB_Pos = 0xF
ETH_DMASBMR_RB_Msk = 0x8000
ETH_DMASBMR_RB = 0x8000
ETH_DMASBMR_MB_Pos = 0xE
ETH_DMASBMR_MB_Msk = 0x4000
ETH_DMASBMR_MB = 0x4000
ETH_DMASBMR_AAL_Pos = 0xC
ETH_DMASBMR_AAL_Msk = 0x1000
ETH_DMASBMR_AAL = 0x1000
ETH_DMASBMR_FB_Pos = 0x0
ETH_DMASBMR_FB_Msk = 0x1
ETH_DMASBMR_FB = 0x1
ETH_DMAISR_MACIS_Pos = 0x11
ETH_DMAISR_MACIS_Msk = 0x20000
ETH_DMAISR_MACIS = 0x20000
ETH_DMAISR_MTLIS_Pos = 0x10
ETH_DMAISR_MTLIS_Msk = 0x10000
ETH_DMAISR_MTLIS = 0x10000
ETH_DMAISR_DMACIS_Pos = 0x0
ETH_DMAISR_DMACIS_Msk = 0x1
ETH_DMAISR_DMACIS = 0x1
ETH_DMADSR_TPS_Pos = 0xC
ETH_DMADSR_TPS_Msk = 0xF000
ETH_DMADSR_TPS = 0xF000
ETH_DMADSR_TPS_STOPPED = 0x0
ETH_DMADSR_TPS_FETCHING_Pos = 0xC
ETH_DMADSR_TPS_FETCHING_Msk = 0x1000
ETH_DMADSR_TPS_FETCHING = 0x1000
ETH_DMADSR_TPS_WAITING_Pos = 0xD
ETH_DMADSR_TPS_WAITING_Msk = 0x2000
ETH_DMADSR_TPS_WAITING = 0x2000
ETH_DMADSR_TPS_READING_Pos = 0xC
ETH_DMADSR_TPS_READING_Msk = 0x3000
ETH_DMADSR_TPS_READING = 0x3000
ETH_DMADSR_TPS_TIMESTAMP_WR_Pos = 0xE
ETH_DMADSR_TPS_TIMESTAMP_WR_Msk = 0x4000
ETH_DMADSR_TPS_TIMESTAMP_WR = 0x4000
ETH_DMADSR_TPS_SUSPENDED_Pos = 0xD
ETH_DMADSR_TPS_SUSPENDED_Msk = 0x6000
ETH_DMADSR_TPS_SUSPENDED = 0x6000
ETH_DMADSR_TPS_CLOSING_Pos = 0xC
ETH_DMADSR_TPS_CLOSING_Msk = 0x7000
ETH_DMADSR_TPS_CLOSING = 0x7000
ETH_DMADSR_RPS_Pos = 0x8
ETH_DMADSR_RPS_Msk = 0xF00
ETH_DMADSR_RPS = 0xF00
ETH_DMADSR_RPS_STOPPED = 0x0
ETH_DMADSR_RPS_FETCHING_Pos = 0xC
ETH_DMADSR_RPS_FETCHING_Msk = 0x1000
ETH_DMADSR_RPS_FETCHING = 0x1000
ETH_DMADSR_RPS_WAITING_Pos = 0xC
ETH_DMADSR_RPS_WAITING_Msk = 0x3000
ETH_DMADSR_RPS_WAITING = 0x3000
ETH_DMADSR_RPS_SUSPENDED_Pos = 0xE
ETH_DMADSR_RPS_SUSPENDED_Msk = 0x4000
ETH_DMADSR_RPS_SUSPENDED = 0x4000
ETH_DMADSR_RPS_CLOSING_Pos = 0xC
ETH_DMADSR_RPS_CLOSING_Msk = 0x5000
ETH_DMADSR_RPS_CLOSING = 0x5000
ETH_DMADSR_RPS_TIMESTAMP_WR_Pos = 0xD
ETH_DMADSR_RPS_TIMESTAMP_WR_Msk = 0x6000
ETH_DMADSR_RPS_TIMESTAMP_WR = 0x6000
ETH_DMADSR_RPS_TRANSFERRING_Pos = 0xC
ETH_DMADSR_RPS_TRANSFERRING_Msk = 0x7000
ETH_DMADSR_RPS_TRANSFERRING = 0x7000
ETH_DMACCR_DSL_Pos = 0x12
ETH_DMACCR_DSL_Msk = 0x1C0000
ETH_DMACCR_DSL = 0x1C0000
ETH_DMACCR_DSL_0BIT = 0x0
ETH_DMACCR_DSL_32BIT = 0x40000
ETH_DMACCR_DSL_64BIT = 0x80000
ETH_DMACCR_DSL_128BIT = 0x100000
ETH_DMACCR_8PBL = 0x10000
ETH_DMACCR_MSS_Pos = 0x0
ETH_DMACCR_MSS_Msk = 0x3FFF
ETH_DMACCR_MSS = 0x3FFF
ETH_DMACTCR_TPBL_Pos = 0x10
ETH_DMACTCR_TPBL_Msk = 0x3F0000
ETH_DMACTCR_TPBL = 0x3F0000
ETH_DMACTCR_TPBL_1PBL = 0x10000
ETH_DMACTCR_TPBL_2PBL = 0x20000
ETH_DMACTCR_TPBL_4PBL = 0x40000
ETH_DMACTCR_TPBL_8PBL = 0x80000
ETH_DMACTCR_TPBL_16PBL = 0x100000
ETH_DMACTCR_TPBL_32PBL = 0x200000
ETH_DMACTCR_TSE_Pos = 0xC
ETH_DMACTCR_TSE_Msk = 0x1000
ETH_DMACTCR_TSE = 0x1000
ETH_DMACTCR_OSP_Pos = 0x4
ETH_DMACTCR_OSP_Msk = 0x10
ETH_DMACTCR_OSP = 0x10
ETH_DMACTCR_ST_Pos = 0x0
ETH_DMACTCR_ST_Msk = 0x1
ETH_DMACTCR_ST = 0x1
ETH_DMACRCR_RPF_Pos = 0x1F
ETH_DMACRCR_RPF_Msk = 0x80000000
ETH_DMACRCR_RPF = 0x80000000
ETH_DMACRCR_RPBL_Pos = 0x10
ETH_DMACRCR_RPBL_Msk = 0x3F0000
ETH_DMACRCR_RPBL = 0x3F0000
ETH_DMACRCR_RPBL_1PBL = 0x10000
ETH_DMACRCR_RPBL_2PBL = 0x20000
ETH_DMACRCR_RPBL_4PBL = 0x40000
ETH_DMACRCR_RPBL_8PBL = 0x80000
ETH_DMACRCR_RPBL_16PBL = 0x100000
ETH_DMACRCR_RPBL_32PBL = 0x200000
ETH_DMACRCR_RBSZ_Pos = 0x1
ETH_DMACRCR_RBSZ_Msk = 0x7FFE
ETH_DMACRCR_RBSZ = 0x7FFE
ETH_DMACRCR_SR_Pos = 0x0
ETH_DMACRCR_SR_Msk = 0x1
ETH_DMACRCR_SR = 0x1
ETH_DMACTDLAR_TDESLA_Pos = 0x2
ETH_DMACTDLAR_TDESLA_Msk = 0xFFFFFFFC
ETH_DMACTDLAR_TDESLA = 0xFFFFFFFC
ETH_DMACRDLAR_RDESLA_Pos = 0x2
ETH_DMACRDLAR_RDESLA_Msk = 0xFFFFFFFC
ETH_DMACRDLAR_RDESLA = 0xFFFFFFFC
ETH_DMACTDTPR_TDT_Pos = 0x2
ETH_DMACTDTPR_TDT_Msk = 0xFFFFFFFC
ETH_DMACTDTPR_TDT = 0xFFFFFFFC
ETH_DMACRDTPR_RDT_Pos = 0x2
ETH_DMACRDTPR_RDT_Msk = 0xFFFFFFFC
ETH_DMACRDTPR_RDT = 0xFFFFFFFC
ETH_DMACTDRLR_TDRL_Pos = 0x0
ETH_DMACTDRLR_TDRL_Msk = 0x3FF
ETH_DMACTDRLR_TDRL = 0x3FF
ETH_DMACRDRLR_RDRL_Pos = 0x0
ETH_DMACRDRLR_RDRL_Msk = 0x3FF
ETH_DMACRDRLR_RDRL = 0x3FF
ETH_DMACIER_NIE_Pos = 0xF
ETH_DMACIER_NIE_Msk = 0x8000
ETH_DMACIER_NIE = 0x8000
ETH_DMACIER_AIE_Pos = 0xE
ETH_DMACIER_AIE_Msk = 0x4000
ETH_DMACIER_AIE = 0x4000
ETH_DMACIER_CDEE_Pos = 0xD
ETH_DMACIER_CDEE_Msk = 0x2000
ETH_DMACIER_CDEE = 0x2000
ETH_DMACIER_FBEE_Pos = 0xC
ETH_DMACIER_FBEE_Msk = 0x1000
ETH_DMACIER_FBEE = 0x1000
ETH_DMACIER_ERIE_Pos = 0xB
ETH_DMACIER_ERIE_Msk = 0x800
ETH_DMACIER_ERIE = 0x800
ETH_DMACIER_ETIE_Pos = 0xA
ETH_DMACIER_ETIE_Msk = 0x400
ETH_DMACIER_ETIE = 0x400
ETH_DMACIER_RWTE_Pos = 0x9
ETH_DMACIER_RWTE_Msk = 0x200
ETH_DMACIER_RWTE = 0x200
ETH_DMACIER_RSE_Pos = 0x8
ETH_DMACIER_RSE_Msk = 0x100
ETH_DMACIER_RSE = 0x100
ETH_DMACIER_RBUE_Pos = 0x7
ETH_DMACIER_RBUE_Msk = 0x80
ETH_DMACIER_RBUE = 0x80
ETH_DMACIER_RIE_Pos = 0x6
ETH_DMACIER_RIE_Msk = 0x40
ETH_DMACIER_RIE = 0x40
ETH_DMACIER_TBUE_Pos = 0x2
ETH_DMACIER_TBUE_Msk = 0x4
ETH_DMACIER_TBUE = 0x4
ETH_DMACIER_TXSE_Pos = 0x1
ETH_DMACIER_TXSE_Msk = 0x2
ETH_DMACIER_TXSE = 0x2
ETH_DMACIER_TIE_Pos = 0x0
ETH_DMACIER_TIE_Msk = 0x1
ETH_DMACIER_TIE = 0x1
ETH_DMACRIWTR_RWT_Pos = 0x0
ETH_DMACRIWTR_RWT_Msk = 0xFF
ETH_DMACRIWTR_RWT = 0xFF
ETH_DMACCATDR_CURTDESAPTR_Pos = 0x0
ETH_DMACCATDR_CURTDESAPTR_Msk = 0xFFFFFFFF
ETH_DMACCATDR_CURTDESAPTR = 0xFFFFFFFF
ETH_DMACCARDR_CURRDESAPTR_Pos = 0x0
ETH_DMACCARDR_CURRDESAPTR_Msk = 0xFFFFFFFF
ETH_DMACCARDR_CURRDESAPTR = 0xFFFFFFFF
ETH_DMACCATBR_CURTBUFAPTR_Pos = 0x0
ETH_DMACCATBR_CURTBUFAPTR_Msk = 0xFFFFFFFF
ETH_DMACCATBR_CURTBUFAPTR = 0xFFFFFFFF
ETH_DMACCARBR_CURRBUFAPTR_Pos = 0x0
ETH_DMACCARBR_CURRBUFAPTR_Msk = 0xFFFFFFFF
ETH_DMACCARBR_CURRBUFAPTR = 0xFFFFFFFF
ETH_DMACSR_REB_Pos = 0x13
ETH_DMACSR_REB_Msk = 0x380000
ETH_DMACSR_REB = 0x380000
ETH_DMACSR_TEB_Pos = 0x10
ETH_DMACSR_TEB_Msk = 0x70000
ETH_DMACSR_TEB = 0x70000
ETH_DMACSR_NIS_Pos = 0xF
ETH_DMACSR_NIS_Msk = 0x8000
ETH_DMACSR_NIS = 0x8000
ETH_DMACSR_AIS_Pos = 0xE
ETH_DMACSR_AIS_Msk = 0x4000
ETH_DMACSR_AIS = 0x4000
ETH_DMACSR_CDE_Pos = 0xD
ETH_DMACSR_CDE_Msk = 0x2000
ETH_DMACSR_CDE = 0x2000
ETH_DMACSR_FBE_Pos = 0xC
ETH_DMACSR_FBE_Msk = 0x1000
ETH_DMACSR_FBE = 0x1000
ETH_DMACSR_ERI_Pos = 0xB
ETH_DMACSR_ERI_Msk = 0x800
ETH_DMACSR_ERI = 0x800
ETH_DMACSR_ETI_Pos = 0xA
ETH_DMACSR_ETI_Msk = 0x400
ETH_DMACSR_ETI = 0x400
ETH_DMACSR_RWT_Pos = 0x9
ETH_DMACSR_RWT_Msk = 0x200
ETH_DMACSR_RWT = 0x200
ETH_DMACSR_RPS_Pos = 0x8
ETH_DMACSR_RPS_Msk = 0x100
ETH_DMACSR_RPS = 0x100
ETH_DMACSR_RBU_Pos = 0x7
ETH_DMACSR_RBU_Msk = 0x80
ETH_DMACSR_RBU = 0x80
ETH_DMACSR_RI_Pos = 0x6
ETH_DMACSR_RI_Msk = 0x40
ETH_DMACSR_RI = 0x40
ETH_DMACSR_TBU_Pos = 0x2
ETH_DMACSR_TBU_Msk = 0x4
ETH_DMACSR_TBU = 0x4
ETH_DMACSR_TPS_Pos = 0x1
ETH_DMACSR_TPS_Msk = 0x2
ETH_DMACSR_TPS = 0x2
ETH_DMACSR_TI_Pos = 0x0
ETH_DMACSR_TI_Msk = 0x1
ETH_DMACSR_TI = 0x1
ETH_DMACMFCR_MFCO_Pos = 0xF
ETH_DMACMFCR_MFCO_Msk = 0x8000
ETH_DMACMFCR_MFCO = 0x8000
ETH_DMACMFCR_MFC_Pos = 0x0
ETH_DMACMFCR_MFC_Msk = 0x7FF
ETH_DMACMFCR_MFC = 0x7FF
DMA_SxCR_MBURST_Pos = 0x17
DMA_SxCR_MBURST_Msk = 0x1800000
DMA_SxCR_MBURST = 0x1800000
DMA_SxCR_MBURST_0 = 0x800000
DMA_SxCR_MBURST_1 = 0x1000000
DMA_SxCR_PBURST_Pos = 0x15
DMA_SxCR_PBURST_Msk = 0x600000
DMA_SxCR_PBURST = 0x600000
DMA_SxCR_PBURST_0 = 0x200000
DMA_SxCR_PBURST_1 = 0x400000
DMA_SxCR_TRBUFF_Pos = 0x14
DMA_SxCR_TRBUFF_Msk = 0x100000
DMA_SxCR_TRBUFF = 0x100000
DMA_SxCR_CT_Pos = 0x13
DMA_SxCR_CT_Msk = 0x80000
DMA_SxCR_CT = 0x80000
DMA_SxCR_DBM_Pos = 0x12
DMA_SxCR_DBM_Msk = 0x40000
DMA_SxCR_DBM = 0x40000
DMA_SxCR_PL_Pos = 0x10
DMA_SxCR_PL_Msk = 0x30000
DMA_SxCR_PL = 0x30000
DMA_SxCR_PL_0 = 0x10000
DMA_SxCR_PL_1 = 0x20000
DMA_SxCR_PINCOS_Pos = 0xF
DMA_SxCR_PINCOS_Msk = 0x8000
DMA_SxCR_PINCOS = 0x8000
DMA_SxCR_MSIZE_Pos = 0xD
DMA_SxCR_MSIZE_Msk = 0x6000
DMA_SxCR_MSIZE = 0x6000
DMA_SxCR_MSIZE_0 = 0x2000
DMA_SxCR_MSIZE_1 = 0x4000
DMA_SxCR_PSIZE_Pos = 0xB
DMA_SxCR_PSIZE_Msk = 0x1800
DMA_SxCR_PSIZE = 0x1800
DMA_SxCR_PSIZE_0 = 0x800
DMA_SxCR_PSIZE_1 = 0x1000
DMA_SxCR_MINC_Pos = 0xA
DMA_SxCR_MINC_Msk = 0x400
DMA_SxCR_MINC = 0x400
DMA_SxCR_PINC_Pos = 0x9
DMA_SxCR_PINC_Msk = 0x200
DMA_SxCR_PINC = 0x200
DMA_SxCR_CIRC_Pos = 0x8
DMA_SxCR_CIRC_Msk = 0x100
DMA_SxCR_CIRC = 0x100
DMA_SxCR_DIR_Pos = 0x6
DMA_SxCR_DIR_Msk = 0xC0
DMA_SxCR_DIR = 0xC0
DMA_SxCR_DIR_0 = 0x40
DMA_SxCR_DIR_1 = 0x80
DMA_SxCR_PFCTRL_Pos = 0x5
DMA_SxCR_PFCTRL_Msk = 0x20
DMA_SxCR_PFCTRL = 0x20
DMA_SxCR_TCIE_Pos = 0x4
DMA_SxCR_TCIE_Msk = 0x10
DMA_SxCR_TCIE = 0x10
DMA_SxCR_HTIE_Pos = 0x3
DMA_SxCR_HTIE_Msk = 0x8
DMA_SxCR_HTIE = 0x8
DMA_SxCR_TEIE_Pos = 0x2
DMA_SxCR_TEIE_Msk = 0x4
DMA_SxCR_TEIE = 0x4
DMA_SxCR_DMEIE_Pos = 0x1
DMA_SxCR_DMEIE_Msk = 0x2
DMA_SxCR_DMEIE = 0x2
DMA_SxCR_EN_Pos = 0x0
DMA_SxCR_EN_Msk = 0x1
DMA_SxCR_EN = 0x1
DMA_SxNDT_Pos = 0x0
DMA_SxNDT_Msk = 0xFFFF
DMA_SxNDT = 0xFFFF
DMA_SxNDT_0 = 0x1
DMA_SxNDT_1 = 0x2
DMA_SxNDT_2 = 0x4
DMA_SxNDT_3 = 0x8
DMA_SxNDT_4 = 0x10
DMA_SxNDT_5 = 0x20
DMA_SxNDT_6 = 0x40
DMA_SxNDT_7 = 0x80
DMA_SxNDT_8 = 0x100
DMA_SxNDT_9 = 0x200
DMA_SxNDT_10 = 0x400
DMA_SxNDT_11 = 0x800
DMA_SxNDT_12 = 0x1000
DMA_SxNDT_13 = 0x2000
DMA_SxNDT_14 = 0x4000
DMA_SxNDT_15 = 0x8000
DMA_SxFCR_FEIE_Pos = 0x7
DMA_SxFCR_FEIE_Msk = 0x80
DMA_SxFCR_FEIE = 0x80
DMA_SxFCR_FS_Pos = 0x3
DMA_SxFCR_FS_Msk = 0x38
DMA_SxFCR_FS = 0x38
DMA_SxFCR_FS_0 = 0x8
DMA_SxFCR_FS_1 = 0x10
DMA_SxFCR_FS_2 = 0x20
DMA_SxFCR_DMDIS_Pos = 0x2
DMA_SxFCR_DMDIS_Msk = 0x4
DMA_SxFCR_DMDIS = 0x4
DMA_SxFCR_FTH_Pos = 0x0
DMA_SxFCR_FTH_Msk = 0x3
DMA_SxFCR_FTH = 0x3
DMA_SxFCR_FTH_0 = 0x1
DMA_SxFCR_FTH_1 = 0x2
DMA_LISR_TCIF3_Pos = 0x1B
DMA_LISR_TCIF3_Msk = 0x8000000
DMA_LISR_TCIF3 = 0x8000000
DMA_LISR_HTIF3_Pos = 0x1A
DMA_LISR_HTIF3_Msk = 0x4000000
DMA_LISR_HTIF3 = 0x4000000
DMA_LISR_TEIF3_Pos = 0x19
DMA_LISR_TEIF3_Msk = 0x2000000
DMA_LISR_TEIF3 = 0x2000000
DMA_LISR_DMEIF3_Pos = 0x18
DMA_LISR_DMEIF3_Msk = 0x1000000
DMA_LISR_DMEIF3 = 0x1000000
DMA_LISR_FEIF3_Pos = 0x16
DMA_LISR_FEIF3_Msk = 0x400000
DMA_LISR_FEIF3 = 0x400000
DMA_LISR_TCIF2_Pos = 0x15
DMA_LISR_TCIF2_Msk = 0x200000
DMA_LISR_TCIF2 = 0x200000
DMA_LISR_HTIF2_Pos = 0x14
DMA_LISR_HTIF2_Msk = 0x100000
DMA_LISR_HTIF2 = 0x100000
DMA_LISR_TEIF2_Pos = 0x13
DMA_LISR_TEIF2_Msk = 0x80000
DMA_LISR_TEIF2 = 0x80000
DMA_LISR_DMEIF2_Pos = 0x12
DMA_LISR_DMEIF2_Msk = 0x40000
DMA_LISR_DMEIF2 = 0x40000
DMA_LISR_FEIF2_Pos = 0x10
DMA_LISR_FEIF2_Msk = 0x10000
DMA_LISR_FEIF2 = 0x10000
DMA_LISR_TCIF1_Pos = 0xB
DMA_LISR_TCIF1_Msk = 0x800
DMA_LISR_TCIF1 = 0x800
DMA_LISR_HTIF1_Pos = 0xA
DMA_LISR_HTIF1_Msk = 0x400
DMA_LISR_HTIF1 = 0x400
DMA_LISR_TEIF1_Pos = 0x9
DMA_LISR_TEIF1_Msk = 0x200
DMA_LISR_TEIF1 = 0x200
DMA_LISR_DMEIF1_Pos = 0x8
DMA_LISR_DMEIF1_Msk = 0x100
DMA_LISR_DMEIF1 = 0x100
DMA_LISR_FEIF1_Pos = 0x6
DMA_LISR_FEIF1_Msk = 0x40
DMA_LISR_FEIF1 = 0x40
DMA_LISR_TCIF0_Pos = 0x5
DMA_LISR_TCIF0_Msk = 0x20
DMA_LISR_TCIF0 = 0x20
DMA_LISR_HTIF0_Pos = 0x4
DMA_LISR_HTIF0_Msk = 0x10
DMA_LISR_HTIF0 = 0x10
DMA_LISR_TEIF0_Pos = 0x3
DMA_LISR_TEIF0_Msk = 0x8
DMA_LISR_TEIF0 = 0x8
DMA_LISR_DMEIF0_Pos = 0x2
DMA_LISR_DMEIF0_Msk = 0x4
DMA_LISR_DMEIF0 = 0x4
DMA_LISR_FEIF0_Pos = 0x0
DMA_LISR_FEIF0_Msk = 0x1
DMA_LISR_FEIF0 = 0x1
DMA_HISR_TCIF7_Pos = 0x1B
DMA_HISR_TCIF7_Msk = 0x8000000
DMA_HISR_TCIF7 = 0x8000000
DMA_HISR_HTIF7_Pos = 0x1A
DMA_HISR_HTIF7_Msk = 0x4000000
DMA_HISR_HTIF7 = 0x4000000
DMA_HISR_TEIF7_Pos = 0x19
DMA_HISR_TEIF7_Msk = 0x2000000
DMA_HISR_TEIF7 = 0x2000000
DMA_HISR_DMEIF7_Pos = 0x18
DMA_HISR_DMEIF7_Msk = 0x1000000
DMA_HISR_DMEIF7 = 0x1000000
DMA_HISR_FEIF7_Pos = 0x16
DMA_HISR_FEIF7_Msk = 0x400000
DMA_HISR_FEIF7 = 0x400000
DMA_HISR_TCIF6_Pos = 0x15
DMA_HISR_TCIF6_Msk = 0x200000
DMA_HISR_TCIF6 = 0x200000
DMA_HISR_HTIF6_Pos = 0x14
DMA_HISR_HTIF6_Msk = 0x100000
DMA_HISR_HTIF6 = 0x100000
DMA_HISR_TEIF6_Pos = 0x13
DMA_HISR_TEIF6_Msk = 0x80000
DMA_HISR_TEIF6 = 0x80000
DMA_HISR_DMEIF6_Pos = 0x12
DMA_HISR_DMEIF6_Msk = 0x40000
DMA_HISR_DMEIF6 = 0x40000
DMA_HISR_FEIF6_Pos = 0x10
DMA_HISR_FEIF6_Msk = 0x10000
DMA_HISR_FEIF6 = 0x10000
DMA_HISR_TCIF5_Pos = 0xB
DMA_HISR_TCIF5_Msk = 0x800
DMA_HISR_TCIF5 = 0x800
DMA_HISR_HTIF5_Pos = 0xA
DMA_HISR_HTIF5_Msk = 0x400
DMA_HISR_HTIF5 = 0x400
DMA_HISR_TEIF5_Pos = 0x9
DMA_HISR_TEIF5_Msk = 0x200
DMA_HISR_TEIF5 = 0x200
DMA_HISR_DMEIF5_Pos = 0x8
DMA_HISR_DMEIF5_Msk = 0x100
DMA_HISR_DMEIF5 = 0x100
DMA_HISR_FEIF5_Pos = 0x6
DMA_HISR_FEIF5_Msk = 0x40
DMA_HISR_FEIF5 = 0x40
DMA_HISR_TCIF4_Pos = 0x5
DMA_HISR_TCIF4_Msk = 0x20
DMA_HISR_TCIF4 = 0x20
DMA_HISR_HTIF4_Pos = 0x4
DMA_HISR_HTIF4_Msk = 0x10
DMA_HISR_HTIF4 = 0x10
DMA_HISR_TEIF4_Pos = 0x3
DMA_HISR_TEIF4_Msk = 0x8
DMA_HISR_TEIF4 = 0x8
DMA_HISR_DMEIF4_Pos = 0x2
DMA_HISR_DMEIF4_Msk = 0x4
DMA_HISR_DMEIF4 = 0x4
DMA_HISR_FEIF4_Pos = 0x0
DMA_HISR_FEIF4_Msk = 0x1
DMA_HISR_FEIF4 = 0x1
DMA_LIFCR_CTCIF3_Pos = 0x1B
DMA_LIFCR_CTCIF3_Msk = 0x8000000
DMA_LIFCR_CTCIF3 = 0x8000000
DMA_LIFCR_CHTIF3_Pos = 0x1A
DMA_LIFCR_CHTIF3_Msk = 0x4000000
DMA_LIFCR_CHTIF3 = 0x4000000
DMA_LIFCR_CTEIF3_Pos = 0x19
DMA_LIFCR_CTEIF3_Msk = 0x2000000
DMA_LIFCR_CTEIF3 = 0x2000000
DMA_LIFCR_CDMEIF3_Pos = 0x18
DMA_LIFCR_CDMEIF3_Msk = 0x1000000
DMA_LIFCR_CDMEIF3 = 0x1000000
DMA_LIFCR_CFEIF3_Pos = 0x16
DMA_LIFCR_CFEIF3_Msk = 0x400000
DMA_LIFCR_CFEIF3 = 0x400000
DMA_LIFCR_CTCIF2_Pos = 0x15
DMA_LIFCR_CTCIF2_Msk = 0x200000
DMA_LIFCR_CTCIF2 = 0x200000
DMA_LIFCR_CHTIF2_Pos = 0x14
DMA_LIFCR_CHTIF2_Msk = 0x100000
DMA_LIFCR_CHTIF2 = 0x100000
DMA_LIFCR_CTEIF2_Pos = 0x13
DMA_LIFCR_CTEIF2_Msk = 0x80000
DMA_LIFCR_CTEIF2 = 0x80000
DMA_LIFCR_CDMEIF2_Pos = 0x12
DMA_LIFCR_CDMEIF2_Msk = 0x40000
DMA_LIFCR_CDMEIF2 = 0x40000
DMA_LIFCR_CFEIF2_Pos = 0x10
DMA_LIFCR_CFEIF2_Msk = 0x10000
DMA_LIFCR_CFEIF2 = 0x10000
DMA_LIFCR_CTCIF1_Pos = 0xB
DMA_LIFCR_CTCIF1_Msk = 0x800
DMA_LIFCR_CTCIF1 = 0x800
DMA_LIFCR_CHTIF1_Pos = 0xA
DMA_LIFCR_CHTIF1_Msk = 0x400
DMA_LIFCR_CHTIF1 = 0x400
DMA_LIFCR_CTEIF1_Pos = 0x9
DMA_LIFCR_CTEIF1_Msk = 0x200
DMA_LIFCR_CTEIF1 = 0x200
DMA_LIFCR_CDMEIF1_Pos = 0x8
DMA_LIFCR_CDMEIF1_Msk = 0x100
DMA_LIFCR_CDMEIF1 = 0x100
DMA_LIFCR_CFEIF1_Pos = 0x6
DMA_LIFCR_CFEIF1_Msk = 0x40
DMA_LIFCR_CFEIF1 = 0x40
DMA_LIFCR_CTCIF0_Pos = 0x5
DMA_LIFCR_CTCIF0_Msk = 0x20
DMA_LIFCR_CTCIF0 = 0x20
DMA_LIFCR_CHTIF0_Pos = 0x4
DMA_LIFCR_CHTIF0_Msk = 0x10
DMA_LIFCR_CHTIF0 = 0x10
DMA_LIFCR_CTEIF0_Pos = 0x3
DMA_LIFCR_CTEIF0_Msk = 0x8
DMA_LIFCR_CTEIF0 = 0x8
DMA_LIFCR_CDMEIF0_Pos = 0x2
DMA_LIFCR_CDMEIF0_Msk = 0x4
DMA_LIFCR_CDMEIF0 = 0x4
DMA_LIFCR_CFEIF0_Pos = 0x0
DMA_LIFCR_CFEIF0_Msk = 0x1
DMA_LIFCR_CFEIF0 = 0x1
DMA_HIFCR_CTCIF7_Pos = 0x1B
DMA_HIFCR_CTCIF7_Msk = 0x8000000
DMA_HIFCR_CTCIF7 = 0x8000000
DMA_HIFCR_CHTIF7_Pos = 0x1A
DMA_HIFCR_CHTIF7_Msk = 0x4000000
DMA_HIFCR_CHTIF7 = 0x4000000
DMA_HIFCR_CTEIF7_Pos = 0x19
DMA_HIFCR_CTEIF7_Msk = 0x2000000
DMA_HIFCR_CTEIF7 = 0x2000000
DMA_HIFCR_CDMEIF7_Pos = 0x18
DMA_HIFCR_CDMEIF7_Msk = 0x1000000
DMA_HIFCR_CDMEIF7 = 0x1000000
DMA_HIFCR_CFEIF7_Pos = 0x16
DMA_HIFCR_CFEIF7_Msk = 0x400000
DMA_HIFCR_CFEIF7 = 0x400000
DMA_HIFCR_CTCIF6_Pos = 0x15
DMA_HIFCR_CTCIF6_Msk = 0x200000
DMA_HIFCR_CTCIF6 = 0x200000
DMA_HIFCR_CHTIF6_Pos = 0x14
DMA_HIFCR_CHTIF6_Msk = 0x100000
DMA_HIFCR_CHTIF6 = 0x100000
DMA_HIFCR_CTEIF6_Pos = 0x13
DMA_HIFCR_CTEIF6_Msk = 0x80000
DMA_HIFCR_CTEIF6 = 0x80000
DMA_HIFCR_CDMEIF6_Pos = 0x12
DMA_HIFCR_CDMEIF6_Msk = 0x40000
DMA_HIFCR_CDMEIF6 = 0x40000
DMA_HIFCR_CFEIF6_Pos = 0x10
DMA_HIFCR_CFEIF6_Msk = 0x10000
DMA_HIFCR_CFEIF6 = 0x10000
DMA_HIFCR_CTCIF5_Pos = 0xB
DMA_HIFCR_CTCIF5_Msk = 0x800
DMA_HIFCR_CTCIF5 = 0x800
DMA_HIFCR_CHTIF5_Pos = 0xA
DMA_HIFCR_CHTIF5_Msk = 0x400
DMA_HIFCR_CHTIF5 = 0x400
DMA_HIFCR_CTEIF5_Pos = 0x9
DMA_HIFCR_CTEIF5_Msk = 0x200
DMA_HIFCR_CTEIF5 = 0x200
DMA_HIFCR_CDMEIF5_Pos = 0x8
DMA_HIFCR_CDMEIF5_Msk = 0x100
DMA_HIFCR_CDMEIF5 = 0x100
DMA_HIFCR_CFEIF5_Pos = 0x6
DMA_HIFCR_CFEIF5_Msk = 0x40
DMA_HIFCR_CFEIF5 = 0x40
DMA_HIFCR_CTCIF4_Pos = 0x5
DMA_HIFCR_CTCIF4_Msk = 0x20
DMA_HIFCR_CTCIF4 = 0x20
DMA_HIFCR_CHTIF4_Pos = 0x4
DMA_HIFCR_CHTIF4_Msk = 0x10
DMA_HIFCR_CHTIF4 = 0x10
DMA_HIFCR_CTEIF4_Pos = 0x3
DMA_HIFCR_CTEIF4_Msk = 0x8
DMA_HIFCR_CTEIF4 = 0x8
DMA_HIFCR_CDMEIF4_Pos = 0x2
DMA_HIFCR_CDMEIF4_Msk = 0x4
DMA_HIFCR_CDMEIF4 = 0x4
DMA_HIFCR_CFEIF4_Pos = 0x0
DMA_HIFCR_CFEIF4_Msk = 0x1
DMA_HIFCR_CFEIF4 = 0x1
DMA_SxPAR_PA_Pos = 0x0
DMA_SxPAR_PA_Msk = 0xFFFFFFFF
DMA_SxPAR_PA = 0xFFFFFFFF
DMA_SxM0AR_M0A_Pos = 0x0
DMA_SxM0AR_M0A_Msk = 0xFFFFFFFF
DMA_SxM0AR_M0A = 0xFFFFFFFF
DMA_SxM1AR_M1A_Pos = 0x0
DMA_SxM1AR_M1A_Msk = 0xFFFFFFFF
DMA_SxM1AR_M1A = 0xFFFFFFFF
DMAMUX_CxCR_DMAREQ_ID_Pos = 0x0
DMAMUX_CxCR_DMAREQ_ID_Msk = 0xFF
DMAMUX_CxCR_DMAREQ_ID = 0xFF
DMAMUX_CxCR_DMAREQ_ID_0 = 0x1
DMAMUX_CxCR_DMAREQ_ID_1 = 0x2
DMAMUX_CxCR_DMAREQ_ID_2 = 0x4
DMAMUX_CxCR_DMAREQ_ID_3 = 0x8
DMAMUX_CxCR_DMAREQ_ID_4 = 0x10
DMAMUX_CxCR_DMAREQ_ID_5 = 0x20
DMAMUX_CxCR_DMAREQ_ID_6 = 0x40
DMAMUX_CxCR_DMAREQ_ID_7 = 0x80
DMAMUX_CxCR_SOIE_Pos = 0x8
DMAMUX_CxCR_SOIE_Msk = 0x100
DMAMUX_CxCR_SOIE = 0x100
DMAMUX_CxCR_EGE_Pos = 0x9
DMAMUX_CxCR_EGE_Msk = 0x200
DMAMUX_CxCR_EGE = 0x200
DMAMUX_CxCR_SE_Pos = 0x10
DMAMUX_CxCR_SE_Msk = 0x10000
DMAMUX_CxCR_SE = 0x10000
DMAMUX_CxCR_SPOL_Pos = 0x11
DMAMUX_CxCR_SPOL_Msk = 0x60000
DMAMUX_CxCR_SPOL = 0x60000
DMAMUX_CxCR_SPOL_0 = 0x20000
DMAMUX_CxCR_SPOL_1 = 0x40000
DMAMUX_CxCR_NBREQ_Pos = 0x13
DMAMUX_CxCR_NBREQ_Msk = 0xF80000
DMAMUX_CxCR_NBREQ = 0xF80000
DMAMUX_CxCR_NBREQ_0 = 0x80000
DMAMUX_CxCR_NBREQ_1 = 0x100000
DMAMUX_CxCR_NBREQ_2 = 0x200000
DMAMUX_CxCR_NBREQ_3 = 0x400000
DMAMUX_CxCR_NBREQ_4 = 0x800000
DMAMUX_CxCR_SYNC_ID_Pos = 0x18
DMAMUX_CxCR_SYNC_ID_Msk = 0x1F000000
DMAMUX_CxCR_SYNC_ID = 0x1F000000
DMAMUX_CxCR_SYNC_ID_0 = 0x1000000
DMAMUX_CxCR_SYNC_ID_1 = 0x2000000
DMAMUX_CxCR_SYNC_ID_2 = 0x4000000
DMAMUX_CxCR_SYNC_ID_3 = 0x8000000
DMAMUX_CxCR_SYNC_ID_4 = 0x10000000
DMAMUX_CSR_SOF0_Pos = 0x0
DMAMUX_CSR_SOF0_Msk = 0x1
DMAMUX_CSR_SOF0 = 0x1
DMAMUX_CSR_SOF1_Pos = 0x1
DMAMUX_CSR_SOF1_Msk = 0x2
DMAMUX_CSR_SOF1 = 0x2
DMAMUX_CSR_SOF2_Pos = 0x2
DMAMUX_CSR_SOF2_Msk = 0x4
DMAMUX_CSR_SOF2 = 0x4
DMAMUX_CSR_SOF3_Pos = 0x3
DMAMUX_CSR_SOF3_Msk = 0x8
DMAMUX_CSR_SOF3 = 0x8
DMAMUX_CSR_SOF4_Pos = 0x4
DMAMUX_CSR_SOF4_Msk = 0x10
DMAMUX_CSR_SOF4 = 0x10
DMAMUX_CSR_SOF5_Pos = 0x5
DMAMUX_CSR_SOF5_Msk = 0x20
DMAMUX_CSR_SOF5 = 0x20
DMAMUX_CSR_SOF6_Pos = 0x6
DMAMUX_CSR_SOF6_Msk = 0x40
DMAMUX_CSR_SOF6 = 0x40
DMAMUX_CSR_SOF7_Pos = 0x7
DMAMUX_CSR_SOF7_Msk = 0x80
DMAMUX_CSR_SOF7 = 0x80
DMAMUX_CSR_SOF8_Pos = 0x8
DMAMUX_CSR_SOF8_Msk = 0x100
DMAMUX_CSR_SOF8 = 0x100
DMAMUX_CSR_SOF9_Pos = 0x9
DMAMUX_CSR_SOF9_Msk = 0x200
DMAMUX_CSR_SOF9 = 0x200
DMAMUX_CSR_SOF10_Pos = 0xA
DMAMUX_CSR_SOF10_Msk = 0x400
DMAMUX_CSR_SOF10 = 0x400
DMAMUX_CSR_SOF11_Pos = 0xB
DMAMUX_CSR_SOF11_Msk = 0x800
DMAMUX_CSR_SOF11 = 0x800
DMAMUX_CSR_SOF12_Pos = 0xC
DMAMUX_CSR_SOF12_Msk = 0x1000
DMAMUX_CSR_SOF12 = 0x1000
DMAMUX_CSR_SOF13_Pos = 0xD
DMAMUX_CSR_SOF13_Msk = 0x2000
DMAMUX_CSR_SOF13 = 0x2000
DMAMUX_CSR_SOF14_Pos = 0xE
DMAMUX_CSR_SOF14_Msk = 0x4000
DMAMUX_CSR_SOF14 = 0x4000
DMAMUX_CSR_SOF15_Pos = 0xF
DMAMUX_CSR_SOF15_Msk = 0x8000
DMAMUX_CSR_SOF15 = 0x8000
DMAMUX_CFR_CSOF0_Pos = 0x0
DMAMUX_CFR_CSOF0_Msk = 0x1
DMAMUX_CFR_CSOF0 = 0x1
DMAMUX_CFR_CSOF1_Pos = 0x1
DMAMUX_CFR_CSOF1_Msk = 0x2
DMAMUX_CFR_CSOF1 = 0x2
DMAMUX_CFR_CSOF2_Pos = 0x2
DMAMUX_CFR_CSOF2_Msk = 0x4
DMAMUX_CFR_CSOF2 = 0x4
DMAMUX_CFR_CSOF3_Pos = 0x3
DMAMUX_CFR_CSOF3_Msk = 0x8
DMAMUX_CFR_CSOF3 = 0x8
DMAMUX_CFR_CSOF4_Pos = 0x4
DMAMUX_CFR_CSOF4_Msk = 0x10
DMAMUX_CFR_CSOF4 = 0x10
DMAMUX_CFR_CSOF5_Pos = 0x5
DMAMUX_CFR_CSOF5_Msk = 0x20
DMAMUX_CFR_CSOF5 = 0x20
DMAMUX_CFR_CSOF6_Pos = 0x6
DMAMUX_CFR_CSOF6_Msk = 0x40
DMAMUX_CFR_CSOF6 = 0x40
DMAMUX_CFR_CSOF7_Pos = 0x7
DMAMUX_CFR_CSOF7_Msk = 0x80
DMAMUX_CFR_CSOF7 = 0x80
DMAMUX_CFR_CSOF8_Pos = 0x8
DMAMUX_CFR_CSOF8_Msk = 0x100
DMAMUX_CFR_CSOF8 = 0x100
DMAMUX_CFR_CSOF9_Pos = 0x9
DMAMUX_CFR_CSOF9_Msk = 0x200
DMAMUX_CFR_CSOF9 = 0x200
DMAMUX_CFR_CSOF10_Pos = 0xA
DMAMUX_CFR_CSOF10_Msk = 0x400
DMAMUX_CFR_CSOF10 = 0x400
DMAMUX_CFR_CSOF11_Pos = 0xB
DMAMUX_CFR_CSOF11_Msk = 0x800
DMAMUX_CFR_CSOF11 = 0x800
DMAMUX_CFR_CSOF12_Pos = 0xC
DMAMUX_CFR_CSOF12_Msk = 0x1000
DMAMUX_CFR_CSOF12 = 0x1000
DMAMUX_CFR_CSOF13_Pos = 0xD
DMAMUX_CFR_CSOF13_Msk = 0x2000
DMAMUX_CFR_CSOF13 = 0x2000
DMAMUX_CFR_CSOF14_Pos = 0xE
DMAMUX_CFR_CSOF14_Msk = 0x4000
DMAMUX_CFR_CSOF14 = 0x4000
DMAMUX_CFR_CSOF15_Pos = 0xF
DMAMUX_CFR_CSOF15_Msk = 0x8000
DMAMUX_CFR_CSOF15 = 0x8000
DMAMUX_RGxCR_SIG_ID_Pos = 0x0
DMAMUX_RGxCR_SIG_ID_Msk = 0x1F
DMAMUX_RGxCR_SIG_ID = 0x1F
DMAMUX_RGxCR_SIG_ID_0 = 0x1
DMAMUX_RGxCR_SIG_ID_1 = 0x2
DMAMUX_RGxCR_SIG_ID_2 = 0x4
DMAMUX_RGxCR_SIG_ID_3 = 0x8
DMAMUX_RGxCR_SIG_ID_4 = 0x10
DMAMUX_RGxCR_OIE_Pos = 0x8
DMAMUX_RGxCR_OIE_Msk = 0x100
DMAMUX_RGxCR_OIE = 0x100
DMAMUX_RGxCR_GE_Pos = 0x10
DMAMUX_RGxCR_GE_Msk = 0x10000
DMAMUX_RGxCR_GE = 0x10000
DMAMUX_RGxCR_GPOL_Pos = 0x11
DMAMUX_RGxCR_GPOL_Msk = 0x60000
DMAMUX_RGxCR_GPOL = 0x60000
DMAMUX_RGxCR_GPOL_0 = 0x20000
DMAMUX_RGxCR_GPOL_1 = 0x40000
DMAMUX_RGxCR_GNBREQ_Pos = 0x13
DMAMUX_RGxCR_GNBREQ_Msk = 0xF80000
DMAMUX_RGxCR_GNBREQ = 0xF80000
DMAMUX_RGxCR_GNBREQ_0 = 0x80000
DMAMUX_RGxCR_GNBREQ_1 = 0x100000
DMAMUX_RGxCR_GNBREQ_2 = 0x200000
DMAMUX_RGxCR_GNBREQ_3 = 0x400000
DMAMUX_RGxCR_GNBREQ_4 = 0x800000
DMAMUX_RGSR_OF0_Pos = 0x0
DMAMUX_RGSR_OF0_Msk = 0x1
DMAMUX_RGSR_OF0 = 0x1
DMAMUX_RGSR_OF1_Pos = 0x1
DMAMUX_RGSR_OF1_Msk = 0x2
DMAMUX_RGSR_OF1 = 0x2
DMAMUX_RGSR_OF2_Pos = 0x2
DMAMUX_RGSR_OF2_Msk = 0x4
DMAMUX_RGSR_OF2 = 0x4
DMAMUX_RGSR_OF3_Pos = 0x3
DMAMUX_RGSR_OF3_Msk = 0x8
DMAMUX_RGSR_OF3 = 0x8
DMAMUX_RGSR_OF4_Pos = 0x4
DMAMUX_RGSR_OF4_Msk = 0x10
DMAMUX_RGSR_OF4 = 0x10
DMAMUX_RGSR_OF5_Pos = 0x5
DMAMUX_RGSR_OF5_Msk = 0x20
DMAMUX_RGSR_OF5 = 0x20
DMAMUX_RGSR_OF6_Pos = 0x6
DMAMUX_RGSR_OF6_Msk = 0x40
DMAMUX_RGSR_OF6 = 0x40
DMAMUX_RGSR_OF7_Pos = 0x7
DMAMUX_RGSR_OF7_Msk = 0x80
DMAMUX_RGSR_OF7 = 0x80
DMAMUX_RGCFR_COF0_Pos = 0x0
DMAMUX_RGCFR_COF0_Msk = 0x1
DMAMUX_RGCFR_COF0 = 0x1
DMAMUX_RGCFR_COF1_Pos = 0x1
DMAMUX_RGCFR_COF1_Msk = 0x2
DMAMUX_RGCFR_COF1 = 0x2
DMAMUX_RGCFR_COF2_Pos = 0x2
DMAMUX_RGCFR_COF2_Msk = 0x4
DMAMUX_RGCFR_COF2 = 0x4
DMAMUX_RGCFR_COF3_Pos = 0x3
DMAMUX_RGCFR_COF3_Msk = 0x8
DMAMUX_RGCFR_COF3 = 0x8
DMAMUX_RGCFR_COF4_Pos = 0x4
DMAMUX_RGCFR_COF4_Msk = 0x10
DMAMUX_RGCFR_COF4 = 0x10
DMAMUX_RGCFR_COF5_Pos = 0x5
DMAMUX_RGCFR_COF5_Msk = 0x20
DMAMUX_RGCFR_COF5 = 0x20
DMAMUX_RGCFR_COF6_Pos = 0x6
DMAMUX_RGCFR_COF6_Msk = 0x40
DMAMUX_RGCFR_COF6 = 0x40
DMAMUX_RGCFR_COF7_Pos = 0x7
DMAMUX_RGCFR_COF7_Msk = 0x80
DMAMUX_RGCFR_COF7 = 0x80
DMA2D_CR_START_Pos = 0x0
DMA2D_CR_START_Msk = 0x1
DMA2D_CR_START = 0x1
DMA2D_CR_SUSP_Pos = 0x1
DMA2D_CR_SUSP_Msk = 0x2
DMA2D_CR_SUSP = 0x2
DMA2D_CR_ABORT_Pos = 0x2
DMA2D_CR_ABORT_Msk = 0x4
DMA2D_CR_ABORT = 0x4
DMA2D_CR_LOM_Pos = 0x6
DMA2D_CR_LOM_Msk = 0x40
DMA2D_CR_LOM = 0x40
DMA2D_CR_TEIE_Pos = 0x8
DMA2D_CR_TEIE_Msk = 0x100
DMA2D_CR_TEIE = 0x100
DMA2D_CR_TCIE_Pos = 0x9
DMA2D_CR_TCIE_Msk = 0x200
DMA2D_CR_TCIE = 0x200
DMA2D_CR_TWIE_Pos = 0xA
DMA2D_CR_TWIE_Msk = 0x400
DMA2D_CR_TWIE = 0x400
DMA2D_CR_CAEIE_Pos = 0xB
DMA2D_CR_CAEIE_Msk = 0x800
DMA2D_CR_CAEIE = 0x800
DMA2D_CR_CTCIE_Pos = 0xC
DMA2D_CR_CTCIE_Msk = 0x1000
DMA2D_CR_CTCIE = 0x1000
DMA2D_CR_CEIE_Pos = 0xD
DMA2D_CR_CEIE_Msk = 0x2000
DMA2D_CR_CEIE = 0x2000
DMA2D_CR_MODE_Pos = 0x10
DMA2D_CR_MODE_Msk = 0x70000
DMA2D_CR_MODE = 0x70000
DMA2D_CR_MODE_0 = 0x10000
DMA2D_CR_MODE_1 = 0x20000
DMA2D_CR_MODE_2 = 0x40000
DMA2D_ISR_TEIF_Pos = 0x0
DMA2D_ISR_TEIF_Msk = 0x1
DMA2D_ISR_TEIF = 0x1
DMA2D_ISR_TCIF_Pos = 0x1
DMA2D_ISR_TCIF_Msk = 0x2
DMA2D_ISR_TCIF = 0x2
DMA2D_ISR_TWIF_Pos = 0x2
DMA2D_ISR_TWIF_Msk = 0x4
DMA2D_ISR_TWIF = 0x4
DMA2D_ISR_CAEIF_Pos = 0x3
DMA2D_ISR_CAEIF_Msk = 0x8
DMA2D_ISR_CAEIF = 0x8
DMA2D_ISR_CTCIF_Pos = 0x4
DMA2D_ISR_CTCIF_Msk = 0x10
DMA2D_ISR_CTCIF = 0x10
DMA2D_ISR_CEIF_Pos = 0x5
DMA2D_ISR_CEIF_Msk = 0x20
DMA2D_ISR_CEIF = 0x20
DMA2D_IFCR_CTEIF_Pos = 0x0
DMA2D_IFCR_CTEIF_Msk = 0x1
DMA2D_IFCR_CTEIF = 0x1
DMA2D_IFCR_CTCIF_Pos = 0x1
DMA2D_IFCR_CTCIF_Msk = 0x2
DMA2D_IFCR_CTCIF = 0x2
DMA2D_IFCR_CTWIF_Pos = 0x2
DMA2D_IFCR_CTWIF_Msk = 0x4
DMA2D_IFCR_CTWIF = 0x4
DMA2D_IFCR_CAECIF_Pos = 0x3
DMA2D_IFCR_CAECIF_Msk = 0x8
DMA2D_IFCR_CAECIF = 0x8
DMA2D_IFCR_CCTCIF_Pos = 0x4
DMA2D_IFCR_CCTCIF_Msk = 0x10
DMA2D_IFCR_CCTCIF = 0x10
DMA2D_IFCR_CCEIF_Pos = 0x5
DMA2D_IFCR_CCEIF_Msk = 0x20
DMA2D_IFCR_CCEIF = 0x20
DMA2D_FGMAR_MA_Pos = 0x0
DMA2D_FGMAR_MA_Msk = 0xFFFFFFFF
DMA2D_FGMAR_MA = 0xFFFFFFFF
DMA2D_FGOR_LO_Pos = 0x0
DMA2D_FGOR_LO_Msk = 0xFFFF
DMA2D_FGOR_LO = 0xFFFF
DMA2D_BGMAR_MA_Pos = 0x0
DMA2D_BGMAR_MA_Msk = 0xFFFFFFFF
DMA2D_BGMAR_MA = 0xFFFFFFFF
DMA2D_BGOR_LO_Pos = 0x0
DMA2D_BGOR_LO_Msk = 0xFFFF
DMA2D_BGOR_LO = 0xFFFF
DMA2D_FGPFCCR_CM_Pos = 0x0
DMA2D_FGPFCCR_CM_Msk = 0xF
DMA2D_FGPFCCR_CM = 0xF
DMA2D_FGPFCCR_CM_0 = 0x1
DMA2D_FGPFCCR_CM_1 = 0x2
DMA2D_FGPFCCR_CM_2 = 0x4
DMA2D_FGPFCCR_CM_3 = 0x8
DMA2D_FGPFCCR_CCM_Pos = 0x4
DMA2D_FGPFCCR_CCM_Msk = 0x10
DMA2D_FGPFCCR_CCM = 0x10
DMA2D_FGPFCCR_START_Pos = 0x5
DMA2D_FGPFCCR_START_Msk = 0x20
DMA2D_FGPFCCR_START = 0x20
DMA2D_FGPFCCR_CS_Pos = 0x8
DMA2D_FGPFCCR_CS_Msk = 0xFF00
DMA2D_FGPFCCR_CS = 0xFF00
DMA2D_FGPFCCR_AM_Pos = 0x10
DMA2D_FGPFCCR_AM_Msk = 0x30000
DMA2D_FGPFCCR_AM = 0x30000
DMA2D_FGPFCCR_AM_0 = 0x10000
DMA2D_FGPFCCR_AM_1 = 0x20000
DMA2D_FGPFCCR_CSS_Pos = 0x12
DMA2D_FGPFCCR_CSS_Msk = 0xC0000
DMA2D_FGPFCCR_CSS = 0xC0000
DMA2D_FGPFCCR_CSS_0 = 0x40000
DMA2D_FGPFCCR_CSS_1 = 0x80000
DMA2D_FGPFCCR_AI_Pos = 0x14
DMA2D_FGPFCCR_AI_Msk = 0x100000
DMA2D_FGPFCCR_AI = 0x100000
DMA2D_FGPFCCR_RBS_Pos = 0x15
DMA2D_FGPFCCR_RBS_Msk = 0x200000
DMA2D_FGPFCCR_RBS = 0x200000
DMA2D_FGPFCCR_ALPHA_Pos = 0x18
DMA2D_FGPFCCR_ALPHA_Msk = 0xFF000000
DMA2D_FGPFCCR_ALPHA = 0xFF000000
DMA2D_FGCOLR_BLUE_Pos = 0x0
DMA2D_FGCOLR_BLUE_Msk = 0xFF
DMA2D_FGCOLR_BLUE = 0xFF
DMA2D_FGCOLR_GREEN_Pos = 0x8
DMA2D_FGCOLR_GREEN_Msk = 0xFF00
DMA2D_FGCOLR_GREEN = 0xFF00
DMA2D_FGCOLR_RED_Pos = 0x10
DMA2D_FGCOLR_RED_Msk = 0xFF0000
DMA2D_FGCOLR_RED = 0xFF0000
DMA2D_BGPFCCR_CM_Pos = 0x0
DMA2D_BGPFCCR_CM_Msk = 0xF
DMA2D_BGPFCCR_CM = 0xF
DMA2D_BGPFCCR_CM_0 = 0x1
DMA2D_BGPFCCR_CM_1 = 0x2
DMA2D_BGPFCCR_CM_2 = 0x4
DMA2D_BGPFCCR_CM_3 = 0x8
DMA2D_BGPFCCR_CCM_Pos = 0x4
DMA2D_BGPFCCR_CCM_Msk = 0x10
DMA2D_BGPFCCR_CCM = 0x10
DMA2D_BGPFCCR_START_Pos = 0x5
DMA2D_BGPFCCR_START_Msk = 0x20
DMA2D_BGPFCCR_START = 0x20
DMA2D_BGPFCCR_CS_Pos = 0x8
DMA2D_BGPFCCR_CS_Msk = 0xFF00
DMA2D_BGPFCCR_CS = 0xFF00
DMA2D_BGPFCCR_AM_Pos = 0x10
DMA2D_BGPFCCR_AM_Msk = 0x30000
DMA2D_BGPFCCR_AM = 0x30000
DMA2D_BGPFCCR_AM_0 = 0x10000
DMA2D_BGPFCCR_AM_1 = 0x20000
DMA2D_BGPFCCR_AI_Pos = 0x14
DMA2D_BGPFCCR_AI_Msk = 0x100000
DMA2D_BGPFCCR_AI = 0x100000
DMA2D_BGPFCCR_RBS_Pos = 0x15
DMA2D_BGPFCCR_RBS_Msk = 0x200000
DMA2D_BGPFCCR_RBS = 0x200000
DMA2D_BGPFCCR_ALPHA_Pos = 0x18
DMA2D_BGPFCCR_ALPHA_Msk = 0xFF000000
DMA2D_BGPFCCR_ALPHA = 0xFF000000
DMA2D_BGCOLR_BLUE_Pos = 0x0
DMA2D_BGCOLR_BLUE_Msk = 0xFF
DMA2D_BGCOLR_BLUE = 0xFF
DMA2D_BGCOLR_GREEN_Pos = 0x8
DMA2D_BGCOLR_GREEN_Msk = 0xFF00
DMA2D_BGCOLR_GREEN = 0xFF00
DMA2D_BGCOLR_RED_Pos = 0x10
DMA2D_BGCOLR_RED_Msk = 0xFF0000
DMA2D_BGCOLR_RED = 0xFF0000
DMA2D_FGCMAR_MA_Pos = 0x0
DMA2D_FGCMAR_MA_Msk = 0xFFFFFFFF
DMA2D_FGCMAR_MA = 0xFFFFFFFF
DMA2D_BGCMAR_MA_Pos = 0x0
DMA2D_BGCMAR_MA_Msk = 0xFFFFFFFF
DMA2D_BGCMAR_MA = 0xFFFFFFFF
DMA2D_OPFCCR_CM_Pos = 0x0
DMA2D_OPFCCR_CM_Msk = 0x7
DMA2D_OPFCCR_CM = 0x7
DMA2D_OPFCCR_CM_0 = 0x1
DMA2D_OPFCCR_CM_1 = 0x2
DMA2D_OPFCCR_CM_2 = 0x4
DMA2D_OPFCCR_SB_Pos = 0x8
DMA2D_OPFCCR_SB_Msk = 0x100
DMA2D_OPFCCR_SB = 0x100
DMA2D_OPFCCR_AI_Pos = 0x14
DMA2D_OPFCCR_AI_Msk = 0x100000
DMA2D_OPFCCR_AI = 0x100000
DMA2D_OPFCCR_RBS_Pos = 0x15
DMA2D_OPFCCR_RBS_Msk = 0x200000
DMA2D_OPFCCR_RBS = 0x200000
DMA2D_OCOLR_BLUE_1_Pos = 0x0
DMA2D_OCOLR_BLUE_1_Msk = 0xFF
DMA2D_OCOLR_BLUE_1 = 0xFF
DMA2D_OCOLR_GREEN_1_Pos = 0x8
DMA2D_OCOLR_GREEN_1_Msk = 0xFF00
DMA2D_OCOLR_GREEN_1 = 0xFF00
DMA2D_OCOLR_RED_1_Pos = 0x10
DMA2D_OCOLR_RED_1_Msk = 0xFF0000
DMA2D_OCOLR_RED_1 = 0xFF0000
DMA2D_OCOLR_ALPHA_1_Pos = 0x18
DMA2D_OCOLR_ALPHA_1_Msk = 0xFF000000
DMA2D_OCOLR_ALPHA_1 = 0xFF000000
DMA2D_OCOLR_BLUE_2_Pos = 0x0
DMA2D_OCOLR_BLUE_2_Msk = 0x1F
DMA2D_OCOLR_BLUE_2 = 0x1F
DMA2D_OCOLR_GREEN_2_Pos = 0x5
DMA2D_OCOLR_GREEN_2_Msk = 0xFC0
DMA2D_OCOLR_GREEN_2 = 0xFC0
DMA2D_OCOLR_RED_2_Pos = 0xB
DMA2D_OCOLR_RED_2_Msk = 0x7C000
DMA2D_OCOLR_RED_2 = 0x7C000
DMA2D_OCOLR_BLUE_3_Pos = 0x0
DMA2D_OCOLR_BLUE_3_Msk = 0x1F
DMA2D_OCOLR_BLUE_3 = 0x1F
DMA2D_OCOLR_GREEN_3_Pos = 0x5
DMA2D_OCOLR_GREEN_3_Msk = 0x7C0
DMA2D_OCOLR_GREEN_3 = 0x7C0
DMA2D_OCOLR_RED_3_Pos = 0xA
DMA2D_OCOLR_RED_3_Msk = 0x1F000
DMA2D_OCOLR_RED_3 = 0x1F000
DMA2D_OCOLR_ALPHA_3_Pos = 0xF
DMA2D_OCOLR_ALPHA_3_Msk = 0x8000
DMA2D_OCOLR_ALPHA_3 = 0x8000
DMA2D_OCOLR_BLUE_4_Pos = 0x0
DMA2D_OCOLR_BLUE_4_Msk = 0xF
DMA2D_OCOLR_BLUE_4 = 0xF
DMA2D_OCOLR_GREEN_4_Pos = 0x4
DMA2D_OCOLR_GREEN_4_Msk = 0xF0
DMA2D_OCOLR_GREEN_4 = 0xF0
DMA2D_OCOLR_RED_4_Pos = 0x8
DMA2D_OCOLR_RED_4_Msk = 0xF00
DMA2D_OCOLR_RED_4 = 0xF00
DMA2D_OCOLR_ALPHA_4_Pos = 0xC
DMA2D_OCOLR_ALPHA_4_Msk = 0xF000
DMA2D_OCOLR_ALPHA_4 = 0xF000
DMA2D_OMAR_MA_Pos = 0x0
DMA2D_OMAR_MA_Msk = 0xFFFFFFFF
DMA2D_OMAR_MA = 0xFFFFFFFF
DMA2D_OOR_LO_Pos = 0x0
DMA2D_OOR_LO_Msk = 0xFFFF
DMA2D_OOR_LO = 0xFFFF
DMA2D_NLR_NL_Pos = 0x0
DMA2D_NLR_NL_Msk = 0xFFFF
DMA2D_NLR_NL = 0xFFFF
DMA2D_NLR_PL_Pos = 0x10
DMA2D_NLR_PL_Msk = 0x3FFF0000
DMA2D_NLR_PL = 0x3FFF0000
DMA2D_LWR_LW_Pos = 0x0
DMA2D_LWR_LW_Msk = 0xFFFF
DMA2D_LWR_LW = 0xFFFF
DMA2D_AMTCR_EN_Pos = 0x0
DMA2D_AMTCR_EN_Msk = 0x1
DMA2D_AMTCR_EN = 0x1
DMA2D_AMTCR_DT_Pos = 0x8
DMA2D_AMTCR_DT_Msk = 0xFF00
DMA2D_AMTCR_DT = 0xFF00
EXTI_RTSR1_TR_Pos = 0x0
EXTI_RTSR1_TR_Msk = 0x3FFFFF
EXTI_RTSR1_TR = 0x3FFFFF
EXTI_RTSR1_TR0_Pos = 0x0
EXTI_RTSR1_TR0_Msk = 0x1
EXTI_RTSR1_TR0 = 0x1
EXTI_RTSR1_TR1_Pos = 0x1
EXTI_RTSR1_TR1_Msk = 0x2
EXTI_RTSR1_TR1 = 0x2
EXTI_RTSR1_TR2_Pos = 0x2
EXTI_RTSR1_TR2_Msk = 0x4
EXTI_RTSR1_TR2 = 0x4
EXTI_RTSR1_TR3_Pos = 0x3
EXTI_RTSR1_TR3_Msk = 0x8
EXTI_RTSR1_TR3 = 0x8
EXTI_RTSR1_TR4_Pos = 0x4
EXTI_RTSR1_TR4_Msk = 0x10
EXTI_RTSR1_TR4 = 0x10
EXTI_RTSR1_TR5_Pos = 0x5
EXTI_RTSR1_TR5_Msk = 0x20
EXTI_RTSR1_TR5 = 0x20
EXTI_RTSR1_TR6_Pos = 0x6
EXTI_RTSR1_TR6_Msk = 0x40
EXTI_RTSR1_TR6 = 0x40
EXTI_RTSR1_TR7_Pos = 0x7
EXTI_RTSR1_TR7_Msk = 0x80
EXTI_RTSR1_TR7 = 0x80
EXTI_RTSR1_TR8_Pos = 0x8
EXTI_RTSR1_TR8_Msk = 0x100
EXTI_RTSR1_TR8 = 0x100
EXTI_RTSR1_TR9_Pos = 0x9
EXTI_RTSR1_TR9_Msk = 0x200
EXTI_RTSR1_TR9 = 0x200
EXTI_RTSR1_TR10_Pos = 0xA
EXTI_RTSR1_TR10_Msk = 0x400
EXTI_RTSR1_TR10 = 0x400
EXTI_RTSR1_TR11_Pos = 0xB
EXTI_RTSR1_TR11_Msk = 0x800
EXTI_RTSR1_TR11 = 0x800
EXTI_RTSR1_TR12_Pos = 0xC
EXTI_RTSR1_TR12_Msk = 0x1000
EXTI_RTSR1_TR12 = 0x1000
EXTI_RTSR1_TR13_Pos = 0xD
EXTI_RTSR1_TR13_Msk = 0x2000
EXTI_RTSR1_TR13 = 0x2000
EXTI_RTSR1_TR14_Pos = 0xE
EXTI_RTSR1_TR14_Msk = 0x4000
EXTI_RTSR1_TR14 = 0x4000
EXTI_RTSR1_TR15_Pos = 0xF
EXTI_RTSR1_TR15_Msk = 0x8000
EXTI_RTSR1_TR15 = 0x8000
EXTI_RTSR1_TR16_Pos = 0x10
EXTI_RTSR1_TR16_Msk = 0x10000
EXTI_RTSR1_TR16 = 0x10000
EXTI_RTSR1_TR17_Pos = 0x11
EXTI_RTSR1_TR17_Msk = 0x20000
EXTI_RTSR1_TR17 = 0x20000
EXTI_RTSR1_TR18_Pos = 0x12
EXTI_RTSR1_TR18_Msk = 0x40000
EXTI_RTSR1_TR18 = 0x40000
EXTI_RTSR1_TR19_Pos = 0x13
EXTI_RTSR1_TR19_Msk = 0x80000
EXTI_RTSR1_TR19 = 0x80000
EXTI_RTSR1_TR20_Pos = 0x14
EXTI_RTSR1_TR20_Msk = 0x100000
EXTI_RTSR1_TR20 = 0x100000
EXTI_RTSR1_TR21_Pos = 0x15
EXTI_RTSR1_TR21_Msk = 0x200000
EXTI_RTSR1_TR21 = 0x200000
EXTI_FTSR1_TR_Pos = 0x0
EXTI_FTSR1_TR_Msk = 0x3FFFFF
EXTI_FTSR1_TR = 0x3FFFFF
EXTI_FTSR1_TR0_Pos = 0x0
EXTI_FTSR1_TR0_Msk = 0x1
EXTI_FTSR1_TR0 = 0x1
EXTI_FTSR1_TR1_Pos = 0x1
EXTI_FTSR1_TR1_Msk = 0x2
EXTI_FTSR1_TR1 = 0x2
EXTI_FTSR1_TR2_Pos = 0x2
EXTI_FTSR1_TR2_Msk = 0x4
EXTI_FTSR1_TR2 = 0x4
EXTI_FTSR1_TR3_Pos = 0x3
EXTI_FTSR1_TR3_Msk = 0x8
EXTI_FTSR1_TR3 = 0x8
EXTI_FTSR1_TR4_Pos = 0x4
EXTI_FTSR1_TR4_Msk = 0x10
EXTI_FTSR1_TR4 = 0x10
EXTI_FTSR1_TR5_Pos = 0x5
EXTI_FTSR1_TR5_Msk = 0x20
EXTI_FTSR1_TR5 = 0x20
EXTI_FTSR1_TR6_Pos = 0x6
EXTI_FTSR1_TR6_Msk = 0x40
EXTI_FTSR1_TR6 = 0x40
EXTI_FTSR1_TR7_Pos = 0x7
EXTI_FTSR1_TR7_Msk = 0x80
EXTI_FTSR1_TR7 = 0x80
EXTI_FTSR1_TR8_Pos = 0x8
EXTI_FTSR1_TR8_Msk = 0x100
EXTI_FTSR1_TR8 = 0x100
EXTI_FTSR1_TR9_Pos = 0x9
EXTI_FTSR1_TR9_Msk = 0x200
EXTI_FTSR1_TR9 = 0x200
EXTI_FTSR1_TR10_Pos = 0xA
EXTI_FTSR1_TR10_Msk = 0x400
EXTI_FTSR1_TR10 = 0x400
EXTI_FTSR1_TR11_Pos = 0xB
EXTI_FTSR1_TR11_Msk = 0x800
EXTI_FTSR1_TR11 = 0x800
EXTI_FTSR1_TR12_Pos = 0xC
EXTI_FTSR1_TR12_Msk = 0x1000
EXTI_FTSR1_TR12 = 0x1000
EXTI_FTSR1_TR13_Pos = 0xD
EXTI_FTSR1_TR13_Msk = 0x2000
EXTI_FTSR1_TR13 = 0x2000
EXTI_FTSR1_TR14_Pos = 0xE
EXTI_FTSR1_TR14_Msk = 0x4000
EXTI_FTSR1_TR14 = 0x4000
EXTI_FTSR1_TR15_Pos = 0xF
EXTI_FTSR1_TR15_Msk = 0x8000
EXTI_FTSR1_TR15 = 0x8000
EXTI_FTSR1_TR16_Pos = 0x10
EXTI_FTSR1_TR16_Msk = 0x10000
EXTI_FTSR1_TR16 = 0x10000
EXTI_FTSR1_TR17_Pos = 0x11
EXTI_FTSR1_TR17_Msk = 0x20000
EXTI_FTSR1_TR17 = 0x20000
EXTI_FTSR1_TR18_Pos = 0x12
EXTI_FTSR1_TR18_Msk = 0x40000
EXTI_FTSR1_TR18 = 0x40000
EXTI_FTSR1_TR19_Pos = 0x13
EXTI_FTSR1_TR19_Msk = 0x80000
EXTI_FTSR1_TR19 = 0x80000
EXTI_FTSR1_TR20_Pos = 0x14
EXTI_FTSR1_TR20_Msk = 0x100000
EXTI_FTSR1_TR20 = 0x100000
EXTI_FTSR1_TR21_Pos = 0x15
EXTI_FTSR1_TR21_Msk = 0x200000
EXTI_FTSR1_TR21 = 0x200000
EXTI_SWIER1_SWIER0_Pos = 0x0
EXTI_SWIER1_SWIER0_Msk = 0x1
EXTI_SWIER1_SWIER0 = 0x1
EXTI_SWIER1_SWIER1_Pos = 0x1
EXTI_SWIER1_SWIER1_Msk = 0x2
EXTI_SWIER1_SWIER1 = 0x2
EXTI_SWIER1_SWIER2_Pos = 0x2
EXTI_SWIER1_SWIER2_Msk = 0x4
EXTI_SWIER1_SWIER2 = 0x4
EXTI_SWIER1_SWIER3_Pos = 0x3
EXTI_SWIER1_SWIER3_Msk = 0x8
EXTI_SWIER1_SWIER3 = 0x8
EXTI_SWIER1_SWIER4_Pos = 0x4
EXTI_SWIER1_SWIER4_Msk = 0x10
EXTI_SWIER1_SWIER4 = 0x10
EXTI_SWIER1_SWIER5_Pos = 0x5
EXTI_SWIER1_SWIER5_Msk = 0x20
EXTI_SWIER1_SWIER5 = 0x20
EXTI_SWIER1_SWIER6_Pos = 0x6
EXTI_SWIER1_SWIER6_Msk = 0x40
EXTI_SWIER1_SWIER6 = 0x40
EXTI_SWIER1_SWIER7_Pos = 0x7
EXTI_SWIER1_SWIER7_Msk = 0x80
EXTI_SWIER1_SWIER7 = 0x80
EXTI_SWIER1_SWIER8_Pos = 0x8
EXTI_SWIER1_SWIER8_Msk = 0x100
EXTI_SWIER1_SWIER8 = 0x100
EXTI_SWIER1_SWIER9_Pos = 0x9
EXTI_SWIER1_SWIER9_Msk = 0x200
EXTI_SWIER1_SWIER9 = 0x200
EXTI_SWIER1_SWIER10_Pos = 0xA
EXTI_SWIER1_SWIER10_Msk = 0x400
EXTI_SWIER1_SWIER10 = 0x400
EXTI_SWIER1_SWIER11_Pos = 0xB
EXTI_SWIER1_SWIER11_Msk = 0x800
EXTI_SWIER1_SWIER11 = 0x800
EXTI_SWIER1_SWIER12_Pos = 0xC
EXTI_SWIER1_SWIER12_Msk = 0x1000
EXTI_SWIER1_SWIER12 = 0x1000
EXTI_SWIER1_SWIER13_Pos = 0xD
EXTI_SWIER1_SWIER13_Msk = 0x2000
EXTI_SWIER1_SWIER13 = 0x2000
EXTI_SWIER1_SWIER14_Pos = 0xE
EXTI_SWIER1_SWIER14_Msk = 0x4000
EXTI_SWIER1_SWIER14 = 0x4000
EXTI_SWIER1_SWIER15_Pos = 0xF
EXTI_SWIER1_SWIER15_Msk = 0x8000
EXTI_SWIER1_SWIER15 = 0x8000
EXTI_SWIER1_SWIER16_Pos = 0x10
EXTI_SWIER1_SWIER16_Msk = 0x10000
EXTI_SWIER1_SWIER16 = 0x10000
EXTI_SWIER1_SWIER17_Pos = 0x11
EXTI_SWIER1_SWIER17_Msk = 0x20000
EXTI_SWIER1_SWIER17 = 0x20000
EXTI_SWIER1_SWIER18_Pos = 0x12
EXTI_SWIER1_SWIER18_Msk = 0x40000
EXTI_SWIER1_SWIER18 = 0x40000
EXTI_SWIER1_SWIER19_Pos = 0x13
EXTI_SWIER1_SWIER19_Msk = 0x80000
EXTI_SWIER1_SWIER19 = 0x80000
EXTI_SWIER1_SWIER20_Pos = 0x14
EXTI_SWIER1_SWIER20_Msk = 0x100000
EXTI_SWIER1_SWIER20 = 0x100000
EXTI_SWIER1_SWIER21_Pos = 0x15
EXTI_SWIER1_SWIER21_Msk = 0x200000
EXTI_SWIER1_SWIER21 = 0x200000
EXTI_D3PMR1_MR0_Pos = 0x0
EXTI_D3PMR1_MR0_Msk = 0x1
EXTI_D3PMR1_MR0 = 0x1
EXTI_D3PMR1_MR1_Pos = 0x1
EXTI_D3PMR1_MR1_Msk = 0x2
EXTI_D3PMR1_MR1 = 0x2
EXTI_D3PMR1_MR2_Pos = 0x2
EXTI_D3PMR1_MR2_Msk = 0x4
EXTI_D3PMR1_MR2 = 0x4
EXTI_D3PMR1_MR3_Pos = 0x3
EXTI_D3PMR1_MR3_Msk = 0x8
EXTI_D3PMR1_MR3 = 0x8
EXTI_D3PMR1_MR4_Pos = 0x4
EXTI_D3PMR1_MR4_Msk = 0x10
EXTI_D3PMR1_MR4 = 0x10
EXTI_D3PMR1_MR5_Pos = 0x5
EXTI_D3PMR1_MR5_Msk = 0x20
EXTI_D3PMR1_MR5 = 0x20
EXTI_D3PMR1_MR6_Pos = 0x6
EXTI_D3PMR1_MR6_Msk = 0x40
EXTI_D3PMR1_MR6 = 0x40
EXTI_D3PMR1_MR7_Pos = 0x7
EXTI_D3PMR1_MR7_Msk = 0x80
EXTI_D3PMR1_MR7 = 0x80
EXTI_D3PMR1_MR8_Pos = 0x8
EXTI_D3PMR1_MR8_Msk = 0x100
EXTI_D3PMR1_MR8 = 0x100
EXTI_D3PMR1_MR9_Pos = 0x9
EXTI_D3PMR1_MR9_Msk = 0x200
EXTI_D3PMR1_MR9 = 0x200
EXTI_D3PMR1_MR10_Pos = 0xA
EXTI_D3PMR1_MR10_Msk = 0x400
EXTI_D3PMR1_MR10 = 0x400
EXTI_D3PMR1_MR11_Pos = 0xB
EXTI_D3PMR1_MR11_Msk = 0x800
EXTI_D3PMR1_MR11 = 0x800
EXTI_D3PMR1_MR12_Pos = 0xC
EXTI_D3PMR1_MR12_Msk = 0x1000
EXTI_D3PMR1_MR12 = 0x1000
EXTI_D3PMR1_MR13_Pos = 0xD
EXTI_D3PMR1_MR13_Msk = 0x2000
EXTI_D3PMR1_MR13 = 0x2000
EXTI_D3PMR1_MR14_Pos = 0xE
EXTI_D3PMR1_MR14_Msk = 0x4000
EXTI_D3PMR1_MR14 = 0x4000
EXTI_D3PMR1_MR15_Pos = 0xF
EXTI_D3PMR1_MR15_Msk = 0x8000
EXTI_D3PMR1_MR15 = 0x8000
EXTI_D3PMR1_MR19_Pos = 0x13
EXTI_D3PMR1_MR19_Msk = 0x80000
EXTI_D3PMR1_MR19 = 0x80000
EXTI_D3PMR1_MR20_Pos = 0x14
EXTI_D3PMR1_MR20_Msk = 0x100000
EXTI_D3PMR1_MR20 = 0x100000
EXTI_D3PMR1_MR21_Pos = 0x15
EXTI_D3PMR1_MR21_Msk = 0x200000
EXTI_D3PMR1_MR21 = 0x200000
EXTI_D3PMR1_MR25_Pos = 0x18
EXTI_D3PMR1_MR25_Msk = 0x1000000
EXTI_D3PMR1_MR25 = 0x1000000
EXTI_D3PCR1L_PCS0_Pos = 0x0
EXTI_D3PCR1L_PCS0_Msk = 0x3
EXTI_D3PCR1L_PCS0 = 0x3
EXTI_D3PCR1L_PCS1_Pos = 0x2
EXTI_D3PCR1L_PCS1_Msk = 0xC
EXTI_D3PCR1L_PCS1 = 0xC
EXTI_D3PCR1L_PCS2_Pos = 0x4
EXTI_D3PCR1L_PCS2_Msk = 0x30
EXTI_D3PCR1L_PCS2 = 0x30
EXTI_D3PCR1L_PCS3_Pos = 0x6
EXTI_D3PCR1L_PCS3_Msk = 0xC0
EXTI_D3PCR1L_PCS3 = 0xC0
EXTI_D3PCR1L_PCS4_Pos = 0x8
EXTI_D3PCR1L_PCS4_Msk = 0x300
EXTI_D3PCR1L_PCS4 = 0x300
EXTI_D3PCR1L_PCS5_Pos = 0xA
EXTI_D3PCR1L_PCS5_Msk = 0xC00
EXTI_D3PCR1L_PCS5 = 0xC00
EXTI_D3PCR1L_PCS6_Pos = 0xC
EXTI_D3PCR1L_PCS6_Msk = 0x3000
EXTI_D3PCR1L_PCS6 = 0x3000
EXTI_D3PCR1L_PCS7_Pos = 0xE
EXTI_D3PCR1L_PCS7_Msk = 0xC000
EXTI_D3PCR1L_PCS7 = 0xC000
EXTI_D3PCR1L_PCS8_Pos = 0x10
EXTI_D3PCR1L_PCS8_Msk = 0x30000
EXTI_D3PCR1L_PCS8 = 0x30000
EXTI_D3PCR1L_PCS9_Pos = 0x12
EXTI_D3PCR1L_PCS9_Msk = 0xC0000
EXTI_D3PCR1L_PCS9 = 0xC0000
EXTI_D3PCR1L_PCS10_Pos = 0x14
EXTI_D3PCR1L_PCS10_Msk = 0x300000
EXTI_D3PCR1L_PCS10 = 0x300000
EXTI_D3PCR1L_PCS11_Pos = 0x16
EXTI_D3PCR1L_PCS11_Msk = 0xC00000
EXTI_D3PCR1L_PCS11 = 0xC00000
EXTI_D3PCR1L_PCS12_Pos = 0x18
EXTI_D3PCR1L_PCS12_Msk = 0x3000000
EXTI_D3PCR1L_PCS12 = 0x3000000
EXTI_D3PCR1L_PCS13_Pos = 0x1A
EXTI_D3PCR1L_PCS13_Msk = 0xC000000
EXTI_D3PCR1L_PCS13 = 0xC000000
EXTI_D3PCR1L_PCS14_Pos = 0x1C
EXTI_D3PCR1L_PCS14_Msk = 0x30000000
EXTI_D3PCR1L_PCS14 = 0x30000000
EXTI_D3PCR1L_PCS15_Pos = 0x1E
EXTI_D3PCR1L_PCS15_Msk = 0xC0000000
EXTI_D3PCR1L_PCS15 = 0xC0000000
EXTI_D3PCR1H_PCS19_Pos = 0x6
EXTI_D3PCR1H_PCS19_Msk = 0xC0
EXTI_D3PCR1H_PCS19 = 0xC0
EXTI_D3PCR1H_PCS20_Pos = 0x8
EXTI_D3PCR1H_PCS20_Msk = 0x300
EXTI_D3PCR1H_PCS20 = 0x300
EXTI_D3PCR1H_PCS21_Pos = 0xA
EXTI_D3PCR1H_PCS21_Msk = 0xC00
EXTI_D3PCR1H_PCS21 = 0xC00
EXTI_D3PCR1H_PCS25_Pos = 0x12
EXTI_D3PCR1H_PCS25_Msk = 0xC0000
EXTI_D3PCR1H_PCS25 = 0xC0000
EXTI_RTSR2_TR_Pos = 0x11
EXTI_RTSR2_TR_Msk = 0xA0000
EXTI_RTSR2_TR = 0xA0000
EXTI_RTSR2_TR49_Pos = 0x11
EXTI_RTSR2_TR49_Msk = 0x20000
EXTI_RTSR2_TR49 = 0x20000
EXTI_RTSR2_TR51_Pos = 0x13
EXTI_RTSR2_TR51_Msk = 0x80000
EXTI_RTSR2_TR51 = 0x80000
EXTI_FTSR2_TR_Pos = 0x11
EXTI_FTSR2_TR_Msk = 0xA0000
EXTI_FTSR2_TR = 0xA0000
EXTI_FTSR2_TR49_Pos = 0x11
EXTI_FTSR2_TR49_Msk = 0x20000
EXTI_FTSR2_TR49 = 0x20000
EXTI_FTSR2_TR51_Pos = 0x13
EXTI_FTSR2_TR51_Msk = 0x80000
EXTI_FTSR2_TR51 = 0x80000
EXTI_SWIER2_SWIER49_Pos = 0x11
EXTI_SWIER2_SWIER49_Msk = 0x20000
EXTI_SWIER2_SWIER49 = 0x20000
EXTI_SWIER2_SWIER51_Pos = 0x13
EXTI_SWIER2_SWIER51_Msk = 0x80000
EXTI_SWIER2_SWIER51 = 0x80000
EXTI_D3PMR2_MR34_Pos = 0x2
EXTI_D3PMR2_MR34_Msk = 0x4
EXTI_D3PMR2_MR34 = 0x4
EXTI_D3PMR2_MR35_Pos = 0x3
EXTI_D3PMR2_MR35_Msk = 0x8
EXTI_D3PMR2_MR35 = 0x8
EXTI_D3PMR2_MR41_Pos = 0x9
EXTI_D3PMR2_MR41_Msk = 0x200
EXTI_D3PMR2_MR41 = 0x200
EXTI_D3PMR2_MR48_Pos = 0x10
EXTI_D3PMR2_MR48_Msk = 0x10000
EXTI_D3PMR2_MR48 = 0x10000
EXTI_D3PMR2_MR49_Pos = 0x11
EXTI_D3PMR2_MR49_Msk = 0x20000
EXTI_D3PMR2_MR49 = 0x20000
EXTI_D3PMR2_MR50_Pos = 0x12
EXTI_D3PMR2_MR50_Msk = 0x40000
EXTI_D3PMR2_MR50 = 0x40000
EXTI_D3PMR2_MR51_Pos = 0x13
EXTI_D3PMR2_MR51_Msk = 0x80000
EXTI_D3PMR2_MR51 = 0x80000
EXTI_D3PMR2_MR52_Pos = 0x14
EXTI_D3PMR2_MR52_Msk = 0x100000
EXTI_D3PMR2_MR52 = 0x100000
EXTI_D3PMR2_MR53_Pos = 0x15
EXTI_D3PMR2_MR53_Msk = 0x200000
EXTI_D3PMR2_MR53 = 0x200000
EXTI_D3PCR2L_PCS34_Pos = 0x4
EXTI_D3PCR2L_PCS34_Msk = 0x30
EXTI_D3PCR2L_PCS34 = 0x30
EXTI_D3PCR2L_PCS35_Pos = 0x6
EXTI_D3PCR2L_PCS35_Msk = 0xC0
EXTI_D3PCR2L_PCS35 = 0xC0
EXTI_D3PCR2L_PCS41_Pos = 0x12
EXTI_D3PCR2L_PCS41_Msk = 0xC0000
EXTI_D3PCR2L_PCS41 = 0xC0000
EXTI_D3PCR2H_PCS48_Pos = 0x0
EXTI_D3PCR2H_PCS48_Msk = 0x3
EXTI_D3PCR2H_PCS48 = 0x3
EXTI_D3PCR2H_PCS49_Pos = 0x2
EXTI_D3PCR2H_PCS49_Msk = 0xC
EXTI_D3PCR2H_PCS49 = 0xC
EXTI_D3PCR2H_PCS50_Pos = 0x4
EXTI_D3PCR2H_PCS50_Msk = 0x30
EXTI_D3PCR2H_PCS50 = 0x30
EXTI_D3PCR2H_PCS51_Pos = 0x6
EXTI_D3PCR2H_PCS51_Msk = 0xC0
EXTI_D3PCR2H_PCS51 = 0xC0
EXTI_D3PCR2H_PCS52_Pos = 0x8
EXTI_D3PCR2H_PCS52_Msk = 0x300
EXTI_D3PCR2H_PCS52 = 0x300
EXTI_D3PCR2H_PCS53_Pos = 0xA
EXTI_D3PCR2H_PCS53_Msk = 0xC00
EXTI_D3PCR2H_PCS53 = 0xC00
EXTI_RTSR3_TR_Pos = 0x12
EXTI_RTSR3_TR_Msk = 0x740000
EXTI_RTSR3_TR = 0x740000
EXTI_RTSR3_TR82_Pos = 0x12
EXTI_RTSR3_TR82_Msk = 0x40000
EXTI_RTSR3_TR82 = 0x40000
EXTI_RTSR3_TR84_Pos = 0x14
EXTI_RTSR3_TR84_Msk = 0x100000
EXTI_RTSR3_TR84 = 0x100000
EXTI_RTSR3_TR85_Pos = 0x15
EXTI_RTSR3_TR85_Msk = 0x200000
EXTI_RTSR3_TR85 = 0x200000
EXTI_RTSR3_TR86_Pos = 0x16
EXTI_RTSR3_TR86_Msk = 0x400000
EXTI_RTSR3_TR86 = 0x400000
EXTI_FTSR3_TR_Pos = 0x12
EXTI_FTSR3_TR_Msk = 0x740000
EXTI_FTSR3_TR = 0x740000
EXTI_FTSR3_TR82_Pos = 0x12
EXTI_FTSR3_TR82_Msk = 0x40000
EXTI_FTSR3_TR82 = 0x40000
EXTI_FTSR3_TR84_Pos = 0x14
EXTI_FTSR3_TR84_Msk = 0x100000
EXTI_FTSR3_TR84 = 0x100000
EXTI_FTSR3_TR85_Pos = 0x15
EXTI_FTSR3_TR85_Msk = 0x200000
EXTI_FTSR3_TR85 = 0x200000
EXTI_FTSR3_TR86_Pos = 0x16
EXTI_FTSR3_TR86_Msk = 0x400000
EXTI_FTSR3_TR86 = 0x400000
EXTI_SWIER3_SWI_Pos = 0x12
EXTI_SWIER3_SWI_Msk = 0x740000
EXTI_SWIER3_SWI = 0x740000
EXTI_SWIER3_SWIER82_Pos = 0x12
EXTI_SWIER3_SWIER82_Msk = 0x40000
EXTI_SWIER3_SWIER82 = 0x40000
EXTI_SWIER3_SWIER84_Pos = 0x14
EXTI_SWIER3_SWIER84_Msk = 0x100000
EXTI_SWIER3_SWIER84 = 0x100000
EXTI_SWIER3_SWIER85_Pos = 0x15
EXTI_SWIER3_SWIER85_Msk = 0x200000
EXTI_SWIER3_SWIER85 = 0x200000
EXTI_SWIER3_SWIER86_Pos = 0x16
EXTI_SWIER3_SWIER86_Msk = 0x400000
EXTI_SWIER3_SWIER86 = 0x400000
EXTI_IMR1_IM_Pos = 0x0
EXTI_IMR1_IM_Msk = 0xFFFFFFFF
EXTI_IMR1_IM = 0xFFFFFFFF
EXTI_IMR1_IM0_Pos = 0x0
EXTI_IMR1_IM0_Msk = 0x1
EXTI_IMR1_IM0 = 0x1
EXTI_IMR1_IM1_Pos = 0x1
EXTI_IMR1_IM1_Msk = 0x2
EXTI_IMR1_IM1 = 0x2
EXTI_IMR1_IM2_Pos = 0x2
EXTI_IMR1_IM2_Msk = 0x4
EXTI_IMR1_IM2 = 0x4
EXTI_IMR1_IM3_Pos = 0x3
EXTI_IMR1_IM3_Msk = 0x8
EXTI_IMR1_IM3 = 0x8
EXTI_IMR1_IM4_Pos = 0x4
EXTI_IMR1_IM4_Msk = 0x10
EXTI_IMR1_IM4 = 0x10
EXTI_IMR1_IM5_Pos = 0x5
EXTI_IMR1_IM5_Msk = 0x20
EXTI_IMR1_IM5 = 0x20
EXTI_IMR1_IM6_Pos = 0x6
EXTI_IMR1_IM6_Msk = 0x40
EXTI_IMR1_IM6 = 0x40
EXTI_IMR1_IM7_Pos = 0x7
EXTI_IMR1_IM7_Msk = 0x80
EXTI_IMR1_IM7 = 0x80
EXTI_IMR1_IM8_Pos = 0x8
EXTI_IMR1_IM8_Msk = 0x100
EXTI_IMR1_IM8 = 0x100
EXTI_IMR1_IM9_Pos = 0x9
EXTI_IMR1_IM9_Msk = 0x200
EXTI_IMR1_IM9 = 0x200
EXTI_IMR1_IM10_Pos = 0xA
EXTI_IMR1_IM10_Msk = 0x400
EXTI_IMR1_IM10 = 0x400
EXTI_IMR1_IM11_Pos = 0xB
EXTI_IMR1_IM11_Msk = 0x800
EXTI_IMR1_IM11 = 0x800
EXTI_IMR1_IM12_Pos = 0xC
EXTI_IMR1_IM12_Msk = 0x1000
EXTI_IMR1_IM12 = 0x1000
EXTI_IMR1_IM13_Pos = 0xD
EXTI_IMR1_IM13_Msk = 0x2000
EXTI_IMR1_IM13 = 0x2000
EXTI_IMR1_IM14_Pos = 0xE
EXTI_IMR1_IM14_Msk = 0x4000
EXTI_IMR1_IM14 = 0x4000
EXTI_IMR1_IM15_Pos = 0xF
EXTI_IMR1_IM15_Msk = 0x8000
EXTI_IMR1_IM15 = 0x8000
EXTI_IMR1_IM16_Pos = 0x10
EXTI_IMR1_IM16_Msk = 0x10000
EXTI_IMR1_IM16 = 0x10000
EXTI_IMR1_IM17_Pos = 0x11
EXTI_IMR1_IM17_Msk = 0x20000
EXTI_IMR1_IM17 = 0x20000
EXTI_IMR1_IM18_Pos = 0x12
EXTI_IMR1_IM18_Msk = 0x40000
EXTI_IMR1_IM18 = 0x40000
EXTI_IMR1_IM19_Pos = 0x13
EXTI_IMR1_IM19_Msk = 0x80000
EXTI_IMR1_IM19 = 0x80000
EXTI_IMR1_IM20_Pos = 0x14
EXTI_IMR1_IM20_Msk = 0x100000
EXTI_IMR1_IM20 = 0x100000
EXTI_IMR1_IM21_Pos = 0x15
EXTI_IMR1_IM21_Msk = 0x200000
EXTI_IMR1_IM21 = 0x200000
EXTI_IMR1_IM22_Pos = 0x16
EXTI_IMR1_IM22_Msk = 0x400000
EXTI_IMR1_IM22 = 0x400000
EXTI_IMR1_IM23_Pos = 0x17
EXTI_IMR1_IM23_Msk = 0x800000
EXTI_IMR1_IM23 = 0x800000
EXTI_IMR1_IM24_Pos = 0x18
EXTI_IMR1_IM24_Msk = 0x1000000
EXTI_IMR1_IM24 = 0x1000000
EXTI_IMR1_IM25_Pos = 0x19
EXTI_IMR1_IM25_Msk = 0x2000000
EXTI_IMR1_IM25 = 0x2000000
EXTI_IMR1_IM26_Pos = 0x1A
EXTI_IMR1_IM26_Msk = 0x4000000
EXTI_IMR1_IM26 = 0x4000000
EXTI_IMR1_IM27_Pos = 0x1B
EXTI_IMR1_IM27_Msk = 0x8000000
EXTI_IMR1_IM27 = 0x8000000
EXTI_IMR1_IM28_Pos = 0x1C
EXTI_IMR1_IM28_Msk = 0x10000000
EXTI_IMR1_IM28 = 0x10000000
EXTI_IMR1_IM29_Pos = 0x1D
EXTI_IMR1_IM29_Msk = 0x20000000
EXTI_IMR1_IM29 = 0x20000000
EXTI_IMR1_IM30_Pos = 0x1E
EXTI_IMR1_IM30_Msk = 0x40000000
EXTI_IMR1_IM30 = 0x40000000
EXTI_IMR1_IM31_Pos = 0x1F
EXTI_IMR1_IM31_Msk = 0x80000000
EXTI_IMR1_IM31 = 0x80000000
EXTI_EMR1_EM_Pos = 0x0
EXTI_EMR1_EM_Msk = 0xFFFFFFFF
EXTI_EMR1_EM = 0xFFFFFFFF
EXTI_EMR1_EM0_Pos = 0x0
EXTI_EMR1_EM0_Msk = 0x1
EXTI_EMR1_EM0 = 0x1
EXTI_EMR1_EM1_Pos = 0x1
EXTI_EMR1_EM1_Msk = 0x2
EXTI_EMR1_EM1 = 0x2
EXTI_EMR1_EM2_Pos = 0x2
EXTI_EMR1_EM2_Msk = 0x4
EXTI_EMR1_EM2 = 0x4
EXTI_EMR1_EM3_Pos = 0x3
EXTI_EMR1_EM3_Msk = 0x8
EXTI_EMR1_EM3 = 0x8
EXTI_EMR1_EM4_Pos = 0x4
EXTI_EMR1_EM4_Msk = 0x10
EXTI_EMR1_EM4 = 0x10
EXTI_EMR1_EM5_Pos = 0x5
EXTI_EMR1_EM5_Msk = 0x20
EXTI_EMR1_EM5 = 0x20
EXTI_EMR1_EM6_Pos = 0x6
EXTI_EMR1_EM6_Msk = 0x40
EXTI_EMR1_EM6 = 0x40
EXTI_EMR1_EM7_Pos = 0x7
EXTI_EMR1_EM7_Msk = 0x80
EXTI_EMR1_EM7 = 0x80
EXTI_EMR1_EM8_Pos = 0x8
EXTI_EMR1_EM8_Msk = 0x100
EXTI_EMR1_EM8 = 0x100
EXTI_EMR1_EM9_Pos = 0x9
EXTI_EMR1_EM9_Msk = 0x200
EXTI_EMR1_EM9 = 0x200
EXTI_EMR1_EM10_Pos = 0xA
EXTI_EMR1_EM10_Msk = 0x400
EXTI_EMR1_EM10 = 0x400
EXTI_EMR1_EM11_Pos = 0xB
EXTI_EMR1_EM11_Msk = 0x800
EXTI_EMR1_EM11 = 0x800
EXTI_EMR1_EM12_Pos = 0xC
EXTI_EMR1_EM12_Msk = 0x1000
EXTI_EMR1_EM12 = 0x1000
EXTI_EMR1_EM13_Pos = 0xD
EXTI_EMR1_EM13_Msk = 0x2000
EXTI_EMR1_EM13 = 0x2000
EXTI_EMR1_EM14_Pos = 0xE
EXTI_EMR1_EM14_Msk = 0x4000
EXTI_EMR1_EM14 = 0x4000
EXTI_EMR1_EM15_Pos = 0xF
EXTI_EMR1_EM15_Msk = 0x8000
EXTI_EMR1_EM15 = 0x8000
EXTI_EMR1_EM16_Pos = 0x10
EXTI_EMR1_EM16_Msk = 0x10000
EXTI_EMR1_EM16 = 0x10000
EXTI_EMR1_EM17_Pos = 0x11
EXTI_EMR1_EM17_Msk = 0x20000
EXTI_EMR1_EM17 = 0x20000
EXTI_EMR1_EM18_Pos = 0x12
EXTI_EMR1_EM18_Msk = 0x40000
EXTI_EMR1_EM18 = 0x40000
EXTI_EMR1_EM20_Pos = 0x14
EXTI_EMR1_EM20_Msk = 0x100000
EXTI_EMR1_EM20 = 0x100000
EXTI_EMR1_EM21_Pos = 0x15
EXTI_EMR1_EM21_Msk = 0x200000
EXTI_EMR1_EM21 = 0x200000
EXTI_EMR1_EM22_Pos = 0x16
EXTI_EMR1_EM22_Msk = 0x400000
EXTI_EMR1_EM22 = 0x400000
EXTI_EMR1_EM23_Pos = 0x17
EXTI_EMR1_EM23_Msk = 0x800000
EXTI_EMR1_EM23 = 0x800000
EXTI_EMR1_EM24_Pos = 0x18
EXTI_EMR1_EM24_Msk = 0x1000000
EXTI_EMR1_EM24 = 0x1000000
EXTI_EMR1_EM25_Pos = 0x19
EXTI_EMR1_EM25_Msk = 0x2000000
EXTI_EMR1_EM25 = 0x2000000
EXTI_EMR1_EM26_Pos = 0x1A
EXTI_EMR1_EM26_Msk = 0x4000000
EXTI_EMR1_EM26 = 0x4000000
EXTI_EMR1_EM27_Pos = 0x1B
EXTI_EMR1_EM27_Msk = 0x8000000
EXTI_EMR1_EM27 = 0x8000000
EXTI_EMR1_EM28_Pos = 0x1C
EXTI_EMR1_EM28_Msk = 0x10000000
EXTI_EMR1_EM28 = 0x10000000
EXTI_EMR1_EM29_Pos = 0x1D
EXTI_EMR1_EM29_Msk = 0x20000000
EXTI_EMR1_EM29 = 0x20000000
EXTI_EMR1_EM30_Pos = 0x1E
EXTI_EMR1_EM30_Msk = 0x40000000
EXTI_EMR1_EM30 = 0x40000000
EXTI_EMR1_EM31_Pos = 0x1F
EXTI_EMR1_EM31_Msk = 0x80000000
EXTI_EMR1_EM31 = 0x80000000
EXTI_PR1_PR_Pos = 0x0
EXTI_PR1_PR_Msk = 0x3FFFFF
EXTI_PR1_PR = 0x3FFFFF
EXTI_PR1_PR0_Pos = 0x0
EXTI_PR1_PR0_Msk = 0x1
EXTI_PR1_PR0 = 0x1
EXTI_PR1_PR1_Pos = 0x1
EXTI_PR1_PR1_Msk = 0x2
EXTI_PR1_PR1 = 0x2
EXTI_PR1_PR2_Pos = 0x2
EXTI_PR1_PR2_Msk = 0x4
EXTI_PR1_PR2 = 0x4
EXTI_PR1_PR3_Pos = 0x3
EXTI_PR1_PR3_Msk = 0x8
EXTI_PR1_PR3 = 0x8
EXTI_PR1_PR4_Pos = 0x4
EXTI_PR1_PR4_Msk = 0x10
EXTI_PR1_PR4 = 0x10
EXTI_PR1_PR5_Pos = 0x5
EXTI_PR1_PR5_Msk = 0x20
EXTI_PR1_PR5 = 0x20
EXTI_PR1_PR6_Pos = 0x6
EXTI_PR1_PR6_Msk = 0x40
EXTI_PR1_PR6 = 0x40
EXTI_PR1_PR7_Pos = 0x7
EXTI_PR1_PR7_Msk = 0x80
EXTI_PR1_PR7 = 0x80
EXTI_PR1_PR8_Pos = 0x8
EXTI_PR1_PR8_Msk = 0x100
EXTI_PR1_PR8 = 0x100
EXTI_PR1_PR9_Pos = 0x9
EXTI_PR1_PR9_Msk = 0x200
EXTI_PR1_PR9 = 0x200
EXTI_PR1_PR10_Pos = 0xA
EXTI_PR1_PR10_Msk = 0x400
EXTI_PR1_PR10 = 0x400
EXTI_PR1_PR11_Pos = 0xB
EXTI_PR1_PR11_Msk = 0x800
EXTI_PR1_PR11 = 0x800
EXTI_PR1_PR12_Pos = 0xC
EXTI_PR1_PR12_Msk = 0x1000
EXTI_PR1_PR12 = 0x1000
EXTI_PR1_PR13_Pos = 0xD
EXTI_PR1_PR13_Msk = 0x2000
EXTI_PR1_PR13 = 0x2000
EXTI_PR1_PR14_Pos = 0xE
EXTI_PR1_PR14_Msk = 0x4000
EXTI_PR1_PR14 = 0x4000
EXTI_PR1_PR15_Pos = 0xF
EXTI_PR1_PR15_Msk = 0x8000
EXTI_PR1_PR15 = 0x8000
EXTI_PR1_PR16_Pos = 0x10
EXTI_PR1_PR16_Msk = 0x10000
EXTI_PR1_PR16 = 0x10000
EXTI_PR1_PR17_Pos = 0x11
EXTI_PR1_PR17_Msk = 0x20000
EXTI_PR1_PR17 = 0x20000
EXTI_PR1_PR18_Pos = 0x12
EXTI_PR1_PR18_Msk = 0x40000
EXTI_PR1_PR18 = 0x40000
EXTI_PR1_PR19_Pos = 0x13
EXTI_PR1_PR19_Msk = 0x80000
EXTI_PR1_PR19 = 0x80000
EXTI_PR1_PR20_Pos = 0x14
EXTI_PR1_PR20_Msk = 0x100000
EXTI_PR1_PR20 = 0x100000
EXTI_PR1_PR21_Pos = 0x15
EXTI_PR1_PR21_Msk = 0x200000
EXTI_PR1_PR21 = 0x200000
EXTI_IMR2_IM_Pos = 0x0
EXTI_IMR2_IM_Msk = 0xFFFFDFFF
EXTI_IMR2_IM = 0xFFFFDFFF
EXTI_IMR2_IM32_Pos = 0x0
EXTI_IMR2_IM32_Msk = 0x1
EXTI_IMR2_IM32 = 0x1
EXTI_IMR2_IM33_Pos = 0x1
EXTI_IMR2_IM33_Msk = 0x2
EXTI_IMR2_IM33 = 0x2
EXTI_IMR2_IM34_Pos = 0x2
EXTI_IMR2_IM34_Msk = 0x4
EXTI_IMR2_IM34 = 0x4
EXTI_IMR2_IM35_Pos = 0x3
EXTI_IMR2_IM35_Msk = 0x8
EXTI_IMR2_IM35 = 0x8
EXTI_IMR2_IM36_Pos = 0x4
EXTI_IMR2_IM36_Msk = 0x10
EXTI_IMR2_IM36 = 0x10
EXTI_IMR2_IM37_Pos = 0x5
EXTI_IMR2_IM37_Msk = 0x20
EXTI_IMR2_IM37 = 0x20
EXTI_IMR2_IM38_Pos = 0x6
EXTI_IMR2_IM38_Msk = 0x40
EXTI_IMR2_IM38 = 0x40
EXTI_IMR2_IM39_Pos = 0x7
EXTI_IMR2_IM39_Msk = 0x80
EXTI_IMR2_IM39 = 0x80
EXTI_IMR2_IM40_Pos = 0x8
EXTI_IMR2_IM40_Msk = 0x100
EXTI_IMR2_IM40 = 0x100
EXTI_IMR2_IM41_Pos = 0x9
EXTI_IMR2_IM41_Msk = 0x200
EXTI_IMR2_IM41 = 0x200
EXTI_IMR2_IM42_Pos = 0xA
EXTI_IMR2_IM42_Msk = 0x400
EXTI_IMR2_IM42 = 0x400
EXTI_IMR2_IM43_Pos = 0xB
EXTI_IMR2_IM43_Msk = 0x800
EXTI_IMR2_IM43 = 0x800
EXTI_IMR2_IM44_Pos = 0xC
EXTI_IMR2_IM44_Msk = 0x1000
EXTI_IMR2_IM44 = 0x1000
EXTI_IMR2_IM46_Pos = 0xE
EXTI_IMR2_IM46_Msk = 0x4000
EXTI_IMR2_IM46 = 0x4000
EXTI_IMR2_IM47_Pos = 0xF
EXTI_IMR2_IM47_Msk = 0x8000
EXTI_IMR2_IM47 = 0x8000
EXTI_IMR2_IM48_Pos = 0x10
EXTI_IMR2_IM48_Msk = 0x10000
EXTI_IMR2_IM48 = 0x10000
EXTI_IMR2_IM49_Pos = 0x11
EXTI_IMR2_IM49_Msk = 0x20000
EXTI_IMR2_IM49 = 0x20000
EXTI_IMR2_IM50_Pos = 0x12
EXTI_IMR2_IM50_Msk = 0x40000
EXTI_IMR2_IM50 = 0x40000
EXTI_IMR2_IM51_Pos = 0x13
EXTI_IMR2_IM51_Msk = 0x80000
EXTI_IMR2_IM51 = 0x80000
EXTI_IMR2_IM52_Pos = 0x14
EXTI_IMR2_IM52_Msk = 0x100000
EXTI_IMR2_IM52 = 0x100000
EXTI_IMR2_IM53_Pos = 0x15
EXTI_IMR2_IM53_Msk = 0x200000
EXTI_IMR2_IM53 = 0x200000
EXTI_IMR2_IM54_Pos = 0x16
EXTI_IMR2_IM54_Msk = 0x400000
EXTI_IMR2_IM54 = 0x400000
EXTI_IMR2_IM55_Pos = 0x17
EXTI_IMR2_IM55_Msk = 0x800000
EXTI_IMR2_IM55 = 0x800000
EXTI_IMR2_IM56_Pos = 0x18
EXTI_IMR2_IM56_Msk = 0x1000000
EXTI_IMR2_IM56 = 0x1000000
EXTI_IMR2_IM57_Pos = 0x19
EXTI_IMR2_IM57_Msk = 0x2000000
EXTI_IMR2_IM57 = 0x2000000
EXTI_IMR2_IM58_Pos = 0x1A
EXTI_IMR2_IM58_Msk = 0x4000000
EXTI_IMR2_IM58 = 0x4000000
EXTI_IMR2_IM59_Pos = 0x1B
EXTI_IMR2_IM59_Msk = 0x8000000
EXTI_IMR2_IM59 = 0x8000000
EXTI_IMR2_IM60_Pos = 0x1C
EXTI_IMR2_IM60_Msk = 0x10000000
EXTI_IMR2_IM60 = 0x10000000
EXTI_IMR2_IM61_Pos = 0x1D
EXTI_IMR2_IM61_Msk = 0x20000000
EXTI_IMR2_IM61 = 0x20000000
EXTI_IMR2_IM62_Pos = 0x1E
EXTI_IMR2_IM62_Msk = 0x40000000
EXTI_IMR2_IM62 = 0x40000000
EXTI_IMR2_IM63_Pos = 0x1F
EXTI_IMR2_IM63_Msk = 0x80000000
EXTI_IMR2_IM63 = 0x80000000
EXTI_EMR2_EM_Pos = 0x0
EXTI_EMR2_EM_Msk = 0xFFFFDFFF
EXTI_EMR2_EM = 0xFFFFDFFF
EXTI_EMR2_EM32_Pos = 0x0
EXTI_EMR2_EM32_Msk = 0x1
EXTI_EMR2_EM32 = 0x1
EXTI_EMR2_EM33_Pos = 0x1
EXTI_EMR2_EM33_Msk = 0x2
EXTI_EMR2_EM33 = 0x2
EXTI_EMR2_EM34_Pos = 0x2
EXTI_EMR2_EM34_Msk = 0x4
EXTI_EMR2_EM34 = 0x4
EXTI_EMR2_EM35_Pos = 0x3
EXTI_EMR2_EM35_Msk = 0x8
EXTI_EMR2_EM35 = 0x8
EXTI_EMR2_EM36_Pos = 0x4
EXTI_EMR2_EM36_Msk = 0x10
EXTI_EMR2_EM36 = 0x10
EXTI_EMR2_EM37_Pos = 0x5
EXTI_EMR2_EM37_Msk = 0x20
EXTI_EMR2_EM37 = 0x20
EXTI_EMR2_EM38_Pos = 0x6
EXTI_EMR2_EM38_Msk = 0x40
EXTI_EMR2_EM38 = 0x40
EXTI_EMR2_EM39_Pos = 0x7
EXTI_EMR2_EM39_Msk = 0x80
EXTI_EMR2_EM39 = 0x80
EXTI_EMR2_EM40_Pos = 0x8
EXTI_EMR2_EM40_Msk = 0x100
EXTI_EMR2_EM40 = 0x100
EXTI_EMR2_EM41_Pos = 0x9
EXTI_EMR2_EM41_Msk = 0x200
EXTI_EMR2_EM41 = 0x200
EXTI_EMR2_EM42_Pos = 0xA
EXTI_EMR2_EM42_Msk = 0x400
EXTI_EMR2_EM42 = 0x400
EXTI_EMR2_EM43_Pos = 0xB
EXTI_EMR2_EM43_Msk = 0x800
EXTI_EMR2_EM43 = 0x800
EXTI_EMR2_EM44_Pos = 0xC
EXTI_EMR2_EM44_Msk = 0x1000
EXTI_EMR2_EM44 = 0x1000
EXTI_EMR2_EM46_Pos = 0xE
EXTI_EMR2_EM46_Msk = 0x4000
EXTI_EMR2_EM46 = 0x4000
EXTI_EMR2_EM47_Pos = 0xF
EXTI_EMR2_EM47_Msk = 0x8000
EXTI_EMR2_EM47 = 0x8000
EXTI_EMR2_EM48_Pos = 0x10
EXTI_EMR2_EM48_Msk = 0x10000
EXTI_EMR2_EM48 = 0x10000
EXTI_EMR2_EM49_Pos = 0x11
EXTI_EMR2_EM49_Msk = 0x20000
EXTI_EMR2_EM49 = 0x20000
EXTI_EMR2_EM50_Pos = 0x12
EXTI_EMR2_EM50_Msk = 0x40000
EXTI_EMR2_EM50 = 0x40000
EXTI_EMR2_EM51_Pos = 0x13
EXTI_EMR2_EM51_Msk = 0x80000
EXTI_EMR2_EM51 = 0x80000
EXTI_EMR2_EM52_Pos = 0x14
EXTI_EMR2_EM52_Msk = 0x100000
EXTI_EMR2_EM52 = 0x100000
EXTI_EMR2_EM53_Pos = 0x15
EXTI_EMR2_EM53_Msk = 0x200000
EXTI_EMR2_EM53 = 0x200000
EXTI_EMR2_EM54_Pos = 0x16
EXTI_EMR2_EM54_Msk = 0x400000
EXTI_EMR2_EM54 = 0x400000
EXTI_EMR2_EM55_Pos = 0x17
EXTI_EMR2_EM55_Msk = 0x800000
EXTI_EMR2_EM55 = 0x800000
EXTI_EMR2_EM56_Pos = 0x18
EXTI_EMR2_EM56_Msk = 0x1000000
EXTI_EMR2_EM56 = 0x1000000
EXTI_EMR2_EM57_Pos = 0x19
EXTI_EMR2_EM57_Msk = 0x2000000
EXTI_EMR2_EM57 = 0x2000000
EXTI_EMR2_EM58_Pos = 0x1A
EXTI_EMR2_EM58_Msk = 0x4000000
EXTI_EMR2_EM58 = 0x4000000
EXTI_EMR2_EM59_Pos = 0x1B
EXTI_EMR2_EM59_Msk = 0x8000000
EXTI_EMR2_EM59 = 0x8000000
EXTI_EMR2_EM60_Pos = 0x1C
EXTI_EMR2_EM60_Msk = 0x10000000
EXTI_EMR2_EM60 = 0x10000000
EXTI_EMR2_EM61_Pos = 0x1D
EXTI_EMR2_EM61_Msk = 0x20000000
EXTI_EMR2_EM61 = 0x20000000
EXTI_EMR2_EM62_Pos = 0x1E
EXTI_EMR2_EM62_Msk = 0x40000000
EXTI_EMR2_EM62 = 0x40000000
EXTI_EMR2_EM63_Pos = 0x1F
EXTI_EMR2_EM63_Msk = 0x80000000
EXTI_EMR2_EM63 = 0x80000000
EXTI_PR2_PR_Pos = 0x11
EXTI_PR2_PR_Msk = 0xA0000
EXTI_PR2_PR = 0xA0000
EXTI_PR2_PR49_Pos = 0x11
EXTI_PR2_PR49_Msk = 0x20000
EXTI_PR2_PR49 = 0x20000
EXTI_PR2_PR51_Pos = 0x13
EXTI_PR2_PR51_Msk = 0x80000
EXTI_PR2_PR51 = 0x80000
EXTI_IMR3_IM_Pos = 0x0
EXTI_IMR3_IM_Msk = 0xF5FFFF
EXTI_IMR3_IM = 0xF5FFFF
EXTI_IMR3_IM64_Pos = 0x0
EXTI_IMR3_IM64_Msk = 0x1
EXTI_IMR3_IM64 = 0x1
EXTI_IMR3_IM65_Pos = 0x1
EXTI_IMR3_IM65_Msk = 0x2
EXTI_IMR3_IM65 = 0x2
EXTI_IMR3_IM66_Pos = 0x2
EXTI_IMR3_IM66_Msk = 0x4
EXTI_IMR3_IM66 = 0x4
EXTI_IMR3_IM67_Pos = 0x3
EXTI_IMR3_IM67_Msk = 0x8
EXTI_IMR3_IM67 = 0x8
EXTI_IMR3_IM68_Pos = 0x4
EXTI_IMR3_IM68_Msk = 0x10
EXTI_IMR3_IM68 = 0x10
EXTI_IMR3_IM69_Pos = 0x5
EXTI_IMR3_IM69_Msk = 0x20
EXTI_IMR3_IM69 = 0x20
EXTI_IMR3_IM70_Pos = 0x6
EXTI_IMR3_IM70_Msk = 0x40
EXTI_IMR3_IM70 = 0x40
EXTI_IMR3_IM71_Pos = 0x7
EXTI_IMR3_IM71_Msk = 0x80
EXTI_IMR3_IM71 = 0x80
EXTI_IMR3_IM72_Pos = 0x8
EXTI_IMR3_IM72_Msk = 0x100
EXTI_IMR3_IM72 = 0x100
EXTI_IMR3_IM73_Pos = 0x9
EXTI_IMR3_IM73_Msk = 0x200
EXTI_IMR3_IM73 = 0x200
EXTI_IMR3_IM74_Pos = 0xA
EXTI_IMR3_IM74_Msk = 0x400
EXTI_IMR3_IM74 = 0x400
EXTI_IMR3_IM75_Pos = 0xB
EXTI_IMR3_IM75_Msk = 0x800
EXTI_IMR3_IM75 = 0x800
EXTI_IMR3_IM76_Pos = 0xC
EXTI_IMR3_IM76_Msk = 0x1000
EXTI_IMR3_IM76 = 0x1000
EXTI_IMR3_IM77_Pos = 0xD
EXTI_IMR3_IM77_Msk = 0x2000
EXTI_IMR3_IM77 = 0x2000
EXTI_IMR3_IM78_Pos = 0xE
EXTI_IMR3_IM78_Msk = 0x4000
EXTI_IMR3_IM78 = 0x4000
EXTI_IMR3_IM79_Pos = 0xF
EXTI_IMR3_IM79_Msk = 0x8000
EXTI_IMR3_IM79 = 0x8000
EXTI_IMR3_IM80_Pos = 0x10
EXTI_IMR3_IM80_Msk = 0x10000
EXTI_IMR3_IM80 = 0x10000
EXTI_IMR3_IM82_Pos = 0x12
EXTI_IMR3_IM82_Msk = 0x40000
EXTI_IMR3_IM82 = 0x40000
EXTI_IMR3_IM84_Pos = 0x14
EXTI_IMR3_IM84_Msk = 0x100000
EXTI_IMR3_IM84 = 0x100000
EXTI_IMR3_IM85_Pos = 0x15
EXTI_IMR3_IM85_Msk = 0x200000
EXTI_IMR3_IM85 = 0x200000
EXTI_IMR3_IM86_Pos = 0x16
EXTI_IMR3_IM86_Msk = 0x400000
EXTI_IMR3_IM86 = 0x400000
EXTI_IMR3_IM87_Pos = 0x17
EXTI_IMR3_IM87_Msk = 0x800000
EXTI_IMR3_IM87 = 0x800000
EXTI_EMR3_EM_Pos = 0x0
EXTI_EMR3_EM_Msk = 0xF5FFFF
EXTI_EMR3_EM = 0xF5FFFF
EXTI_EMR3_EM64_Pos = 0x0
EXTI_EMR3_EM64_Msk = 0x1
EXTI_EMR3_EM64 = 0x1
EXTI_EMR3_EM65_Pos = 0x1
EXTI_EMR3_EM65_Msk = 0x2
EXTI_EMR3_EM65 = 0x2
EXTI_EMR3_EM66_Pos = 0x2
EXTI_EMR3_EM66_Msk = 0x4
EXTI_EMR3_EM66 = 0x4
EXTI_EMR3_EM67_Pos = 0x3
EXTI_EMR3_EM67_Msk = 0x8
EXTI_EMR3_EM67 = 0x8
EXTI_EMR3_EM68_Pos = 0x4
EXTI_EMR3_EM68_Msk = 0x10
EXTI_EMR3_EM68 = 0x10
EXTI_EMR3_EM69_Pos = 0x5
EXTI_EMR3_EM69_Msk = 0x20
EXTI_EMR3_EM69 = 0x20
EXTI_EMR3_EM70_Pos = 0x6
EXTI_EMR3_EM70_Msk = 0x40
EXTI_EMR3_EM70 = 0x40
EXTI_EMR3_EM71_Pos = 0x7
EXTI_EMR3_EM71_Msk = 0x80
EXTI_EMR3_EM71 = 0x80
EXTI_EMR3_EM72_Pos = 0x8
EXTI_EMR3_EM72_Msk = 0x100
EXTI_EMR3_EM72 = 0x100
EXTI_EMR3_EM73_Pos = 0x9
EXTI_EMR3_EM73_Msk = 0x200
EXTI_EMR3_EM73 = 0x200
EXTI_EMR3_EM74_Pos = 0xA
EXTI_EMR3_EM74_Msk = 0x400
EXTI_EMR3_EM74 = 0x400
EXTI_EMR3_EM75_Pos = 0xB
EXTI_EMR3_EM75_Msk = 0x800
EXTI_EMR3_EM75 = 0x800
EXTI_EMR3_EM76_Pos = 0xC
EXTI_EMR3_EM76_Msk = 0x1000
EXTI_EMR3_EM76 = 0x1000
EXTI_EMR3_EM77_Pos = 0xD
EXTI_EMR3_EM77_Msk = 0x2000
EXTI_EMR3_EM77 = 0x2000
EXTI_EMR3_EM78_Pos = 0xE
EXTI_EMR3_EM78_Msk = 0x4000
EXTI_EMR3_EM78 = 0x4000
EXTI_EMR3_EM79_Pos = 0xF
EXTI_EMR3_EM79_Msk = 0x8000
EXTI_EMR3_EM79 = 0x8000
EXTI_EMR3_EM80_Pos = 0x10
EXTI_EMR3_EM80_Msk = 0x10000
EXTI_EMR3_EM80 = 0x10000
EXTI_EMR3_EM81_Pos = 0x11
EXTI_EMR3_EM81_Msk = 0x20000
EXTI_EMR3_EM81 = 0x20000
EXTI_EMR3_EM82_Pos = 0x12
EXTI_EMR3_EM82_Msk = 0x40000
EXTI_EMR3_EM82 = 0x40000
EXTI_EMR3_EM84_Pos = 0x14
EXTI_EMR3_EM84_Msk = 0x100000
EXTI_EMR3_EM84 = 0x100000
EXTI_EMR3_EM85_Pos = 0x15
EXTI_EMR3_EM85_Msk = 0x200000
EXTI_EMR3_EM85 = 0x200000
EXTI_EMR3_EM86_Pos = 0x16
EXTI_EMR3_EM86_Msk = 0x400000
EXTI_EMR3_EM86 = 0x400000
EXTI_EMR3_EM87_Pos = 0x17
EXTI_EMR3_EM87_Msk = 0x800000
EXTI_EMR3_EM87 = 0x800000
EXTI_PR3_PR_Pos = 0x12
EXTI_PR3_PR_Msk = 0x740000
EXTI_PR3_PR = 0x740000
EXTI_PR3_PR82_Pos = 0x12
EXTI_PR3_PR82_Msk = 0x40000
EXTI_PR3_PR82 = 0x40000
EXTI_PR3_PR84_Pos = 0x14
EXTI_PR3_PR84_Msk = 0x100000
EXTI_PR3_PR84 = 0x100000
EXTI_PR3_PR85_Pos = 0x15
EXTI_PR3_PR85_Msk = 0x200000
EXTI_PR3_PR85 = 0x200000
EXTI_PR3_PR86_Pos = 0x16
EXTI_PR3_PR86_Msk = 0x400000
EXTI_PR3_PR86 = 0x400000
FLASH_SECTOR_TOTAL = 0x8
FLASH_SIZE = 0x200000
FLASH_BANK_SIZE = 0x100000
FLASH_SECTOR_SIZE = 0x20000
FLASH_LATENCY_DEFAULT = 0x7
FLASH_NB_32BITWORD_IN_FLASHWORD = 0x8
# Skip DUAL_BANK : no need parse
FLASH_ACR_LATENCY_Pos = 0x0
FLASH_ACR_LATENCY_Msk = 0xF
FLASH_ACR_LATENCY = 0xF
FLASH_ACR_LATENCY_0WS = 0x0
FLASH_ACR_LATENCY_1WS = 0x1
FLASH_ACR_LATENCY_2WS = 0x2
FLASH_ACR_LATENCY_3WS = 0x3
FLASH_ACR_LATENCY_4WS = 0x4
FLASH_ACR_LATENCY_5WS = 0x5
FLASH_ACR_LATENCY_6WS = 0x6
FLASH_ACR_LATENCY_7WS = 0x7
FLASH_ACR_LATENCY_8WS = 0x8
FLASH_ACR_LATENCY_9WS = 0x9
FLASH_ACR_LATENCY_10WS = 0xA
FLASH_ACR_LATENCY_11WS = 0xB
FLASH_ACR_LATENCY_12WS = 0xC
FLASH_ACR_LATENCY_13WS = 0xD
FLASH_ACR_LATENCY_14WS = 0xE
FLASH_ACR_LATENCY_15WS = 0xF
FLASH_ACR_WRHIGHFREQ_Pos = 0x4
FLASH_ACR_WRHIGHFREQ_Msk = 0x30
FLASH_ACR_WRHIGHFREQ = 0x30
FLASH_ACR_WRHIGHFREQ_0 = 0x10
FLASH_ACR_WRHIGHFREQ_1 = 0x20
FLASH_CR_LOCK_Pos = 0x0
FLASH_CR_LOCK_Msk = 0x1
FLASH_CR_LOCK = 0x1
FLASH_CR_PG_Pos = 0x1
FLASH_CR_PG_Msk = 0x2
FLASH_CR_PG = 0x2
FLASH_CR_SER_Pos = 0x2
FLASH_CR_SER_Msk = 0x4
FLASH_CR_SER = 0x4
FLASH_CR_BER_Pos = 0x3
FLASH_CR_BER_Msk = 0x8
FLASH_CR_BER = 0x8
FLASH_CR_PSIZE_Pos = 0x4
FLASH_CR_PSIZE_Msk = 0x30
FLASH_CR_PSIZE = 0x30
FLASH_CR_PSIZE_0 = 0x10
FLASH_CR_PSIZE_1 = 0x20
FLASH_CR_FW_Pos = 0x6
FLASH_CR_FW_Msk = 0x40
FLASH_CR_FW = 0x40
FLASH_CR_START_Pos = 0x7
FLASH_CR_START_Msk = 0x80
FLASH_CR_START = 0x80
FLASH_CR_SNB_Pos = 0x8
FLASH_CR_SNB_Msk = 0x700
FLASH_CR_SNB = 0x700
FLASH_CR_SNB_0 = 0x100
FLASH_CR_SNB_1 = 0x200
FLASH_CR_SNB_2 = 0x400
FLASH_CR_CRC_EN_Pos = 0xF
FLASH_CR_CRC_EN_Msk = 0x8000
FLASH_CR_CRC_EN = 0x8000
FLASH_CR_EOPIE_Pos = 0x10
FLASH_CR_EOPIE_Msk = 0x10000
FLASH_CR_EOPIE = 0x10000
FLASH_CR_WRPERRIE_Pos = 0x11
FLASH_CR_WRPERRIE_Msk = 0x20000
FLASH_CR_WRPERRIE = 0x20000
FLASH_CR_PGSERRIE_Pos = 0x12
FLASH_CR_PGSERRIE_Msk = 0x40000
FLASH_CR_PGSERRIE = 0x40000
FLASH_CR_STRBERRIE_Pos = 0x13
FLASH_CR_STRBERRIE_Msk = 0x80000
FLASH_CR_STRBERRIE = 0x80000
FLASH_CR_INCERRIE_Pos = 0x15
FLASH_CR_INCERRIE_Msk = 0x200000
FLASH_CR_INCERRIE = 0x200000
FLASH_CR_OPERRIE_Pos = 0x16
FLASH_CR_OPERRIE_Msk = 0x400000
FLASH_CR_OPERRIE = 0x400000
FLASH_CR_RDPERRIE_Pos = 0x17
FLASH_CR_RDPERRIE_Msk = 0x800000
FLASH_CR_RDPERRIE = 0x800000
FLASH_CR_RDSERRIE_Pos = 0x18
FLASH_CR_RDSERRIE_Msk = 0x1000000
FLASH_CR_RDSERRIE = 0x1000000
FLASH_CR_SNECCERRIE_Pos = 0x19
FLASH_CR_SNECCERRIE_Msk = 0x2000000
FLASH_CR_SNECCERRIE = 0x2000000
FLASH_CR_DBECCERRIE_Pos = 0x1A
FLASH_CR_DBECCERRIE_Msk = 0x4000000
FLASH_CR_DBECCERRIE = 0x4000000
FLASH_CR_CRCENDIE_Pos = 0x1B
FLASH_CR_CRCENDIE_Msk = 0x8000000
FLASH_CR_CRCENDIE = 0x8000000
FLASH_CR_CRCRDERRIE_Pos = 0x1C
FLASH_CR_CRCRDERRIE_Msk = 0x10000000
FLASH_CR_CRCRDERRIE = 0x10000000
FLASH_SR_BSY_Pos = 0x0
FLASH_SR_BSY_Msk = 0x1
FLASH_SR_BSY = 0x1
FLASH_SR_WBNE_Pos = 0x1
FLASH_SR_WBNE_Msk = 0x2
FLASH_SR_WBNE = 0x2
FLASH_SR_QW_Pos = 0x2
FLASH_SR_QW_Msk = 0x4
FLASH_SR_QW = 0x4
FLASH_SR_CRC_BUSY_Pos = 0x3
FLASH_SR_CRC_BUSY_Msk = 0x8
FLASH_SR_CRC_BUSY = 0x8
FLASH_SR_EOP_Pos = 0x10
FLASH_SR_EOP_Msk = 0x10000
FLASH_SR_EOP = 0x10000
FLASH_SR_WRPERR_Pos = 0x11
FLASH_SR_WRPERR_Msk = 0x20000
FLASH_SR_WRPERR = 0x20000
FLASH_SR_PGSERR_Pos = 0x12
FLASH_SR_PGSERR_Msk = 0x40000
FLASH_SR_PGSERR = 0x40000
FLASH_SR_STRBERR_Pos = 0x13
FLASH_SR_STRBERR_Msk = 0x80000
FLASH_SR_STRBERR = 0x80000
FLASH_SR_INCERR_Pos = 0x15
FLASH_SR_INCERR_Msk = 0x200000
FLASH_SR_INCERR = 0x200000
FLASH_SR_OPERR_Pos = 0x16
FLASH_SR_OPERR_Msk = 0x400000
FLASH_SR_OPERR = 0x400000
FLASH_SR_RDPERR_Pos = 0x17
FLASH_SR_RDPERR_Msk = 0x800000
FLASH_SR_RDPERR = 0x800000
FLASH_SR_RDSERR_Pos = 0x18
FLASH_SR_RDSERR_Msk = 0x1000000
FLASH_SR_RDSERR = 0x1000000
FLASH_SR_SNECCERR_Pos = 0x19
FLASH_SR_SNECCERR_Msk = 0x2000000
FLASH_SR_SNECCERR = 0x2000000
FLASH_SR_DBECCERR_Pos = 0x1A
FLASH_SR_DBECCERR_Msk = 0x4000000
FLASH_SR_DBECCERR = 0x4000000
FLASH_SR_CRCEND_Pos = 0x1B
FLASH_SR_CRCEND_Msk = 0x8000000
FLASH_SR_CRCEND = 0x8000000
FLASH_SR_CRCRDERR_Pos = 0x1C
FLASH_SR_CRCRDERR_Msk = 0x10000000
FLASH_SR_CRCRDERR = 0x10000000
FLASH_CCR_CLR_EOP_Pos = 0x10
FLASH_CCR_CLR_EOP_Msk = 0x10000
FLASH_CCR_CLR_EOP = 0x10000
FLASH_CCR_CLR_WRPERR_Pos = 0x11
FLASH_CCR_CLR_WRPERR_Msk = 0x20000
FLASH_CCR_CLR_WRPERR = 0x20000
FLASH_CCR_CLR_PGSERR_Pos = 0x12
FLASH_CCR_CLR_PGSERR_Msk = 0x40000
FLASH_CCR_CLR_PGSERR = 0x40000
FLASH_CCR_CLR_STRBERR_Pos = 0x13
FLASH_CCR_CLR_STRBERR_Msk = 0x80000
FLASH_CCR_CLR_STRBERR = 0x80000
FLASH_CCR_CLR_INCERR_Pos = 0x15
FLASH_CCR_CLR_INCERR_Msk = 0x200000
FLASH_CCR_CLR_INCERR = 0x200000
FLASH_CCR_CLR_OPERR_Pos = 0x16
FLASH_CCR_CLR_OPERR_Msk = 0x400000
FLASH_CCR_CLR_OPERR = 0x400000
FLASH_CCR_CLR_RDPERR_Pos = 0x17
FLASH_CCR_CLR_RDPERR_Msk = 0x800000
FLASH_CCR_CLR_RDPERR = 0x800000
FLASH_CCR_CLR_RDSERR_Pos = 0x18
FLASH_CCR_CLR_RDSERR_Msk = 0x1000000
FLASH_CCR_CLR_RDSERR = 0x1000000
FLASH_CCR_CLR_SNECCERR_Pos = 0x19
FLASH_CCR_CLR_SNECCERR_Msk = 0x2000000
FLASH_CCR_CLR_SNECCERR = 0x2000000
FLASH_CCR_CLR_DBECCERR_Pos = 0x1A
FLASH_CCR_CLR_DBECCERR_Msk = 0x4000000
FLASH_CCR_CLR_DBECCERR = 0x4000000
FLASH_CCR_CLR_CRCEND_Pos = 0x1B
FLASH_CCR_CLR_CRCEND_Msk = 0x8000000
FLASH_CCR_CLR_CRCEND = 0x8000000
FLASH_CCR_CLR_CRCRDERR_Pos = 0x1C
FLASH_CCR_CLR_CRCRDERR_Msk = 0x10000000
FLASH_CCR_CLR_CRCRDERR = 0x10000000
FLASH_OPTCR_OPTLOCK_Pos = 0x0
FLASH_OPTCR_OPTLOCK_Msk = 0x1
FLASH_OPTCR_OPTLOCK = 0x1
FLASH_OPTCR_OPTSTART_Pos = 0x1
FLASH_OPTCR_OPTSTART_Msk = 0x2
FLASH_OPTCR_OPTSTART = 0x2
FLASH_OPTCR_MER_Pos = 0x4
FLASH_OPTCR_MER_Msk = 0x10
FLASH_OPTCR_MER = 0x10
FLASH_OPTCR_OPTCHANGEERRIE_Pos = 0x1E
FLASH_OPTCR_OPTCHANGEERRIE_Msk = 0x40000000
FLASH_OPTCR_OPTCHANGEERRIE = 0x40000000
FLASH_OPTCR_SWAP_BANK_Pos = 0x1F
FLASH_OPTCR_SWAP_BANK_Msk = 0x80000000
FLASH_OPTCR_SWAP_BANK = 0x80000000
FLASH_OPTSR_OPT_BUSY_Pos = 0x0
FLASH_OPTSR_OPT_BUSY_Msk = 0x1
FLASH_OPTSR_OPT_BUSY = 0x1
FLASH_OPTSR_BOR_LEV_Pos = 0x2
FLASH_OPTSR_BOR_LEV_Msk = 0xC
FLASH_OPTSR_BOR_LEV = 0xC
FLASH_OPTSR_BOR_LEV_0 = 0x4
FLASH_OPTSR_BOR_LEV_1 = 0x8
FLASH_OPTSR_IWDG1_SW_Pos = 0x4
FLASH_OPTSR_IWDG1_SW_Msk = 0x10
FLASH_OPTSR_IWDG1_SW = 0x10
FLASH_OPTSR_NRST_STOP_D1_Pos = 0x6
FLASH_OPTSR_NRST_STOP_D1_Msk = 0x40
FLASH_OPTSR_NRST_STOP_D1 = 0x40
FLASH_OPTSR_NRST_STBY_D1_Pos = 0x7
FLASH_OPTSR_NRST_STBY_D1_Msk = 0x80
FLASH_OPTSR_NRST_STBY_D1 = 0x80
FLASH_OPTSR_RDP_Pos = 0x8
FLASH_OPTSR_RDP_Msk = 0xFF00
FLASH_OPTSR_RDP = 0xFF00
FLASH_OPTSR_FZ_IWDG_STOP_Pos = 0x11
FLASH_OPTSR_FZ_IWDG_STOP_Msk = 0x20000
FLASH_OPTSR_FZ_IWDG_STOP = 0x20000
FLASH_OPTSR_FZ_IWDG_SDBY_Pos = 0x12
FLASH_OPTSR_FZ_IWDG_SDBY_Msk = 0x40000
FLASH_OPTSR_FZ_IWDG_SDBY = 0x40000
FLASH_OPTSR_ST_RAM_SIZE_Pos = 0x13
FLASH_OPTSR_ST_RAM_SIZE_Msk = 0x180000
FLASH_OPTSR_ST_RAM_SIZE = 0x180000
FLASH_OPTSR_ST_RAM_SIZE_0 = 0x80000
FLASH_OPTSR_ST_RAM_SIZE_1 = 0x100000
FLASH_OPTSR_SECURITY_Pos = 0x15
FLASH_OPTSR_SECURITY_Msk = 0x200000
FLASH_OPTSR_SECURITY = 0x200000
FLASH_OPTSR_IO_HSLV_Pos = 0x1D
FLASH_OPTSR_IO_HSLV_Msk = 0x20000000
FLASH_OPTSR_IO_HSLV = 0x20000000
FLASH_OPTSR_OPTCHANGEERR_Pos = 0x1E
FLASH_OPTSR_OPTCHANGEERR_Msk = 0x40000000
FLASH_OPTSR_OPTCHANGEERR = 0x40000000
FLASH_OPTSR_SWAP_BANK_OPT_Pos = 0x1F
FLASH_OPTSR_SWAP_BANK_OPT_Msk = 0x80000000
FLASH_OPTSR_SWAP_BANK_OPT = 0x80000000
FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos = 0x1E
FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk = 0x40000000
FLASH_OPTCCR_CLR_OPTCHANGEERR = 0x40000000
FLASH_PRAR_PROT_AREA_START_Pos = 0x0
FLASH_PRAR_PROT_AREA_START_Msk = 0xFFF
FLASH_PRAR_PROT_AREA_START = 0xFFF
FLASH_PRAR_PROT_AREA_END_Pos = 0x10
FLASH_PRAR_PROT_AREA_END_Msk = 0xFFF0000
FLASH_PRAR_PROT_AREA_END = 0xFFF0000
FLASH_PRAR_DMEP_Pos = 0x1F
FLASH_PRAR_DMEP_Msk = 0x80000000
FLASH_PRAR_DMEP = 0x80000000
FLASH_SCAR_SEC_AREA_START_Pos = 0x0
FLASH_SCAR_SEC_AREA_START_Msk = 0xFFF
FLASH_SCAR_SEC_AREA_START = 0xFFF
FLASH_SCAR_SEC_AREA_END_Pos = 0x10
FLASH_SCAR_SEC_AREA_END_Msk = 0xFFF0000
FLASH_SCAR_SEC_AREA_END = 0xFFF0000
FLASH_SCAR_DMES_Pos = 0x1F
FLASH_SCAR_DMES_Msk = 0x80000000
FLASH_SCAR_DMES = 0x80000000
FLASH_WPSN_WRPSN_Pos = 0x0
FLASH_WPSN_WRPSN_Msk = 0xFF
FLASH_WPSN_WRPSN = 0xFF
FLASH_BOOT_ADD0_Pos = 0x0
FLASH_BOOT_ADD0_Msk = 0xFFFF
FLASH_BOOT_ADD0 = 0xFFFF
FLASH_BOOT_ADD1_Pos = 0x10
FLASH_BOOT_ADD1_Msk = 0xFFFF0000
FLASH_BOOT_ADD1 = 0xFFFF0000
FLASH_CRCCR_CRC_SECT_Pos = 0x0
FLASH_CRCCR_CRC_SECT_Msk = 0x7
FLASH_CRCCR_CRC_SECT = 0x7
FLASH_CRCCR_CRC_BY_SECT_Pos = 0x8
FLASH_CRCCR_CRC_BY_SECT_Msk = 0x100
FLASH_CRCCR_CRC_BY_SECT = 0x100
FLASH_CRCCR_ADD_SECT_Pos = 0x9
FLASH_CRCCR_ADD_SECT_Msk = 0x200
FLASH_CRCCR_ADD_SECT = 0x200
FLASH_CRCCR_CLEAN_SECT_Pos = 0xA
FLASH_CRCCR_CLEAN_SECT_Msk = 0x400
FLASH_CRCCR_CLEAN_SECT = 0x400
FLASH_CRCCR_START_CRC_Pos = 0x10
FLASH_CRCCR_START_CRC_Msk = 0x10000
FLASH_CRCCR_START_CRC = 0x10000
FLASH_CRCCR_CLEAN_CRC_Pos = 0x11
FLASH_CRCCR_CLEAN_CRC_Msk = 0x20000
FLASH_CRCCR_CLEAN_CRC = 0x20000
FLASH_CRCCR_CRC_BURST_Pos = 0x14
FLASH_CRCCR_CRC_BURST_Msk = 0x300000
FLASH_CRCCR_CRC_BURST = 0x300000
FLASH_CRCCR_CRC_BURST_0 = 0x100000
FLASH_CRCCR_CRC_BURST_1 = 0x200000
FLASH_CRCCR_ALL_BANK_Pos = 0x16
FLASH_CRCCR_ALL_BANK_Msk = 0x400000
FLASH_CRCCR_ALL_BANK = 0x400000
FLASH_CRCSADD_CRC_START_ADDR_Pos = 0x0
FLASH_CRCSADD_CRC_START_ADDR_Msk = 0xFFFFFFFF
FLASH_CRCSADD_CRC_START_ADDR = 0xFFFFFFFF
FLASH_CRCEADD_CRC_END_ADDR_Pos = 0x0
FLASH_CRCEADD_CRC_END_ADDR_Msk = 0xFFFFFFFF
FLASH_CRCEADD_CRC_END_ADDR = 0xFFFFFFFF
FLASH_CRCDATA_CRC_DATA_Pos = 0x0
FLASH_CRCDATA_CRC_DATA_Msk = 0xFFFFFFFF
FLASH_CRCDATA_CRC_DATA = 0xFFFFFFFF
FLASH_ECC_FA_FAIL_ECC_ADDR_Pos = 0x0
FLASH_ECC_FA_FAIL_ECC_ADDR_Msk = 0x7FFF
FLASH_ECC_FA_FAIL_ECC_ADDR = 0x7FFF
FMC_BCR1_CCLKEN_Pos = 0x14
FMC_BCR1_CCLKEN_Msk = 0x100000
FMC_BCR1_CCLKEN = 0x100000
FMC_BCR1_WFDIS_Pos = 0x15
FMC_BCR1_WFDIS_Msk = 0x200000
FMC_BCR1_WFDIS = 0x200000
FMC_BCR1_BMAP_Pos = 0x18
FMC_BCR1_BMAP_Msk = 0x3000000
FMC_BCR1_BMAP = 0x3000000
FMC_BCR1_BMAP_0 = 0x1000000
FMC_BCR1_BMAP_1 = 0x2000000
FMC_BCR1_FMCEN_Pos = 0x1F
FMC_BCR1_FMCEN_Msk = 0x80000000
FMC_BCR1_FMCEN = 0x80000000
FMC_BCRx_MBKEN_Pos = 0x0
FMC_BCRx_MBKEN_Msk = 0x1
FMC_BCRx_MBKEN = 0x1
FMC_BCRx_MUXEN_Pos = 0x1
FMC_BCRx_MUXEN_Msk = 0x2
FMC_BCRx_MUXEN = 0x2
FMC_BCRx_MTYP_Pos = 0x2
FMC_BCRx_MTYP_Msk = 0xC
FMC_BCRx_MTYP = 0xC
FMC_BCRx_MTYP_0 = 0x4
FMC_BCRx_MTYP_1 = 0x8
FMC_BCRx_MWID_Pos = 0x4
FMC_BCRx_MWID_Msk = 0x30
FMC_BCRx_MWID = 0x30
FMC_BCRx_MWID_0 = 0x10
FMC_BCRx_MWID_1 = 0x20
FMC_BCRx_FACCEN_Pos = 0x6
FMC_BCRx_FACCEN_Msk = 0x40
FMC_BCRx_FACCEN = 0x40
FMC_BCRx_BURSTEN_Pos = 0x8
FMC_BCRx_BURSTEN_Msk = 0x100
FMC_BCRx_BURSTEN = 0x100
FMC_BCRx_WAITPOL_Pos = 0x9
FMC_BCRx_WAITPOL_Msk = 0x200
FMC_BCRx_WAITPOL = 0x200
FMC_BCRx_WAITCFG_Pos = 0xB
FMC_BCRx_WAITCFG_Msk = 0x800
FMC_BCRx_WAITCFG = 0x800
FMC_BCRx_WREN_Pos = 0xC
FMC_BCRx_WREN_Msk = 0x1000
FMC_BCRx_WREN = 0x1000
FMC_BCRx_WAITEN_Pos = 0xD
FMC_BCRx_WAITEN_Msk = 0x2000
FMC_BCRx_WAITEN = 0x2000
FMC_BCRx_EXTMOD_Pos = 0xE
FMC_BCRx_EXTMOD_Msk = 0x4000
FMC_BCRx_EXTMOD = 0x4000
FMC_BCRx_ASYNCWAIT_Pos = 0xF
FMC_BCRx_ASYNCWAIT_Msk = 0x8000
FMC_BCRx_ASYNCWAIT = 0x8000
FMC_BCRx_CPSIZE_Pos = 0x10
FMC_BCRx_CPSIZE_Msk = 0x70000
FMC_BCRx_CPSIZE = 0x70000
FMC_BCRx_CPSIZE_0 = 0x10000
FMC_BCRx_CPSIZE_1 = 0x20000
FMC_BCRx_CPSIZE_2 = 0x40000
FMC_BCRx_CBURSTRW_Pos = 0x13
FMC_BCRx_CBURSTRW_Msk = 0x80000
FMC_BCRx_CBURSTRW = 0x80000
FMC_BTRx_ADDSET_Pos = 0x0
FMC_BTRx_ADDSET_Msk = 0xF
FMC_BTRx_ADDSET = 0xF
FMC_BTRx_ADDSET_0 = 0x1
FMC_BTRx_ADDSET_1 = 0x2
FMC_BTRx_ADDSET_2 = 0x4
FMC_BTRx_ADDSET_3 = 0x8
FMC_BTRx_ADDHLD_Pos = 0x4
FMC_BTRx_ADDHLD_Msk = 0xF0
FMC_BTRx_ADDHLD = 0xF0
FMC_BTRx_ADDHLD_0 = 0x10
FMC_BTRx_ADDHLD_1 = 0x20
FMC_BTRx_ADDHLD_2 = 0x40
FMC_BTRx_ADDHLD_3 = 0x80
FMC_BTRx_DATAST_Pos = 0x8
FMC_BTRx_DATAST_Msk = 0xFF00
FMC_BTRx_DATAST = 0xFF00
FMC_BTRx_DATAST_0 = 0x100
FMC_BTRx_DATAST_1 = 0x200
FMC_BTRx_DATAST_2 = 0x400
FMC_BTRx_DATAST_3 = 0x800
FMC_BTRx_DATAST_4 = 0x1000
FMC_BTRx_DATAST_5 = 0x2000
FMC_BTRx_DATAST_6 = 0x4000
FMC_BTRx_DATAST_7 = 0x8000
FMC_BTRx_BUSTURN_Pos = 0x10
FMC_BTRx_BUSTURN_Msk = 0xF0000
FMC_BTRx_BUSTURN = 0xF0000
FMC_BTRx_BUSTURN_0 = 0x10000
FMC_BTRx_BUSTURN_1 = 0x20000
FMC_BTRx_BUSTURN_2 = 0x40000
FMC_BTRx_BUSTURN_3 = 0x80000
FMC_BTRx_CLKDIV_Pos = 0x14
FMC_BTRx_CLKDIV_Msk = 0xF00000
FMC_BTRx_CLKDIV = 0xF00000
FMC_BTRx_CLKDIV_0 = 0x100000
FMC_BTRx_CLKDIV_1 = 0x200000
FMC_BTRx_CLKDIV_2 = 0x400000
FMC_BTRx_CLKDIV_3 = 0x800000
FMC_BTRx_DATLAT_Pos = 0x18
FMC_BTRx_DATLAT_Msk = 0xF000000
FMC_BTRx_DATLAT = 0xF000000
FMC_BTRx_DATLAT_0 = 0x1000000
FMC_BTRx_DATLAT_1 = 0x2000000
FMC_BTRx_DATLAT_2 = 0x4000000
FMC_BTRx_DATLAT_3 = 0x8000000
FMC_BTRx_ACCMOD_Pos = 0x1C
FMC_BTRx_ACCMOD_Msk = 0x30000000
FMC_BTRx_ACCMOD = 0x30000000
FMC_BTRx_ACCMOD_0 = 0x10000000
FMC_BTRx_ACCMOD_1 = 0x20000000
FMC_BWTRx_ADDSET_Pos = 0x0
FMC_BWTRx_ADDSET_Msk = 0xF
FMC_BWTRx_ADDSET = 0xF
FMC_BWTRx_ADDSET_0 = 0x1
FMC_BWTRx_ADDSET_1 = 0x2
FMC_BWTRx_ADDSET_2 = 0x4
FMC_BWTRx_ADDSET_3 = 0x8
FMC_BWTRx_ADDHLD_Pos = 0x4
FMC_BWTRx_ADDHLD_Msk = 0xF0
FMC_BWTRx_ADDHLD = 0xF0
FMC_BWTRx_ADDHLD_0 = 0x10
FMC_BWTRx_ADDHLD_1 = 0x20
FMC_BWTRx_ADDHLD_2 = 0x40
FMC_BWTRx_ADDHLD_3 = 0x80
FMC_BWTRx_DATAST_Pos = 0x8
FMC_BWTRx_DATAST_Msk = 0xFF00
FMC_BWTRx_DATAST = 0xFF00
FMC_BWTRx_DATAST_0 = 0x100
FMC_BWTRx_DATAST_1 = 0x200
FMC_BWTRx_DATAST_2 = 0x400
FMC_BWTRx_DATAST_3 = 0x800
FMC_BWTRx_DATAST_4 = 0x1000
FMC_BWTRx_DATAST_5 = 0x2000
FMC_BWTRx_DATAST_6 = 0x4000
FMC_BWTRx_DATAST_7 = 0x8000
FMC_BWTRx_BUSTURN_Pos = 0x10
FMC_BWTRx_BUSTURN_Msk = 0xF0000
FMC_BWTRx_BUSTURN = 0xF0000
FMC_BWTRx_BUSTURN_0 = 0x10000
FMC_BWTRx_BUSTURN_1 = 0x20000
FMC_BWTRx_BUSTURN_2 = 0x40000
FMC_BWTRx_BUSTURN_3 = 0x80000
FMC_BWTRx_ACCMOD_Pos = 0x1C
FMC_BWTRx_ACCMOD_Msk = 0x30000000
FMC_BWTRx_ACCMOD = 0x30000000
FMC_BWTRx_ACCMOD_0 = 0x10000000
FMC_BWTRx_ACCMOD_1 = 0x20000000
FMC_PCR_PWAITEN_Pos = 0x1
FMC_PCR_PWAITEN_Msk = 0x2
FMC_PCR_PWAITEN = 0x2
FMC_PCR_PBKEN_Pos = 0x2
FMC_PCR_PBKEN_Msk = 0x4
FMC_PCR_PBKEN = 0x4
FMC_PCR_PWID_Pos = 0x4
FMC_PCR_PWID_Msk = 0x30
FMC_PCR_PWID = 0x30
FMC_PCR_PWID_0 = 0x10
FMC_PCR_PWID_1 = 0x20
FMC_PCR_ECCEN_Pos = 0x6
FMC_PCR_ECCEN_Msk = 0x40
FMC_PCR_ECCEN = 0x40
FMC_PCR_TCLR_Pos = 0x9
FMC_PCR_TCLR_Msk = 0x1E00
FMC_PCR_TCLR = 0x1E00
FMC_PCR_TCLR_0 = 0x200
FMC_PCR_TCLR_1 = 0x400
FMC_PCR_TCLR_2 = 0x800
FMC_PCR_TCLR_3 = 0x1000
FMC_PCR_TAR_Pos = 0xD
FMC_PCR_TAR_Msk = 0x1E000
FMC_PCR_TAR = 0x1E000
FMC_PCR_TAR_0 = 0x2000
FMC_PCR_TAR_1 = 0x4000
FMC_PCR_TAR_2 = 0x8000
FMC_PCR_TAR_3 = 0x10000
FMC_PCR_ECCPS_Pos = 0x11
FMC_PCR_ECCPS_Msk = 0xE0000
FMC_PCR_ECCPS = 0xE0000
FMC_PCR_ECCPS_0 = 0x20000
FMC_PCR_ECCPS_1 = 0x40000
FMC_PCR_ECCPS_2 = 0x80000
FMC_SR_IRS_Pos = 0x0
FMC_SR_IRS_Msk = 0x1
FMC_SR_IRS = 0x1
FMC_SR_ILS_Pos = 0x1
FMC_SR_ILS_Msk = 0x2
FMC_SR_ILS = 0x2
FMC_SR_IFS_Pos = 0x2
FMC_SR_IFS_Msk = 0x4
FMC_SR_IFS = 0x4
FMC_SR_IREN_Pos = 0x3
FMC_SR_IREN_Msk = 0x8
FMC_SR_IREN = 0x8
FMC_SR_ILEN_Pos = 0x4
FMC_SR_ILEN_Msk = 0x10
FMC_SR_ILEN = 0x10
FMC_SR_IFEN_Pos = 0x5
FMC_SR_IFEN_Msk = 0x20
FMC_SR_IFEN = 0x20
FMC_SR_FEMPT_Pos = 0x6
FMC_SR_FEMPT_Msk = 0x40
FMC_SR_FEMPT = 0x40
FMC_PMEM_MEMSET_Pos = 0x0
FMC_PMEM_MEMSET_Msk = 0xFF
FMC_PMEM_MEMSET = 0xFF
FMC_PMEM_MEMSET_0 = 0x1
FMC_PMEM_MEMSET_1 = 0x2
FMC_PMEM_MEMSET_2 = 0x4
FMC_PMEM_MEMSET_3 = 0x8
FMC_PMEM_MEMSET_4 = 0x10
FMC_PMEM_MEMSET_5 = 0x20
FMC_PMEM_MEMSET_6 = 0x40
FMC_PMEM_MEMSET_7 = 0x80
FMC_PMEM_MEMWAIT_Pos = 0x8
FMC_PMEM_MEMWAIT_Msk = 0xFF00
FMC_PMEM_MEMWAIT = 0xFF00
FMC_PMEM_MEMWAIT_0 = 0x100
FMC_PMEM_MEMWAIT_1 = 0x200
FMC_PMEM_MEMWAIT_2 = 0x400
FMC_PMEM_MEMWAIT_3 = 0x800
FMC_PMEM_MEMWAIT_4 = 0x1000
FMC_PMEM_MEMWAIT_5 = 0x2000
FMC_PMEM_MEMWAIT_6 = 0x4000
FMC_PMEM_MEMWAIT_7 = 0x8000
FMC_PMEM_MEMHOLD_Pos = 0x10
FMC_PMEM_MEMHOLD_Msk = 0xFF0000
FMC_PMEM_MEMHOLD = 0xFF0000
FMC_PMEM_MEMHOLD_0 = 0x10000
FMC_PMEM_MEMHOLD_1 = 0x20000
FMC_PMEM_MEMHOLD_2 = 0x40000
FMC_PMEM_MEMHOLD_3 = 0x80000
FMC_PMEM_MEMHOLD_4 = 0x100000
FMC_PMEM_MEMHOLD_5 = 0x200000
FMC_PMEM_MEMHOLD_6 = 0x400000
FMC_PMEM_MEMHOLD_7 = 0x800000
FMC_PMEM_MEMHIZ_Pos = 0x18
FMC_PMEM_MEMHIZ_Msk = 0xFF000000
FMC_PMEM_MEMHIZ = 0xFF000000
FMC_PMEM_MEMHIZ_0 = 0x1000000
FMC_PMEM_MEMHIZ_1 = 0x2000000
FMC_PMEM_MEMHIZ_2 = 0x4000000
FMC_PMEM_MEMHIZ_3 = 0x8000000
FMC_PMEM_MEMHIZ_4 = 0x10000000
FMC_PMEM_MEMHIZ_5 = 0x20000000
FMC_PMEM_MEMHIZ_6 = 0x40000000
FMC_PMEM_MEMHIZ_7 = 0x80000000
FMC_PATT_ATTSET_Pos = 0x0
FMC_PATT_ATTSET_Msk = 0xFF
FMC_PATT_ATTSET = 0xFF
FMC_PATT_ATTSET_0 = 0x1
FMC_PATT_ATTSET_1 = 0x2
FMC_PATT_ATTSET_2 = 0x4
FMC_PATT_ATTSET_3 = 0x8
FMC_PATT_ATTSET_4 = 0x10
FMC_PATT_ATTSET_5 = 0x20
FMC_PATT_ATTSET_6 = 0x40
FMC_PATT_ATTSET_7 = 0x80
FMC_PATT_ATTWAIT_Pos = 0x8
FMC_PATT_ATTWAIT_Msk = 0xFF00
FMC_PATT_ATTWAIT = 0xFF00
FMC_PATT_ATTWAIT_0 = 0x100
FMC_PATT_ATTWAIT_1 = 0x200
FMC_PATT_ATTWAIT_2 = 0x400
FMC_PATT_ATTWAIT_3 = 0x800
FMC_PATT_ATTWAIT_4 = 0x1000
FMC_PATT_ATTWAIT_5 = 0x2000
FMC_PATT_ATTWAIT_6 = 0x4000
FMC_PATT_ATTWAIT_7 = 0x8000
FMC_PATT_ATTHOLD_Pos = 0x10
FMC_PATT_ATTHOLD_Msk = 0xFF0000
FMC_PATT_ATTHOLD = 0xFF0000
FMC_PATT_ATTHOLD_0 = 0x10000
FMC_PATT_ATTHOLD_1 = 0x20000
FMC_PATT_ATTHOLD_2 = 0x40000
FMC_PATT_ATTHOLD_3 = 0x80000
FMC_PATT_ATTHOLD_4 = 0x100000
FMC_PATT_ATTHOLD_5 = 0x200000
FMC_PATT_ATTHOLD_6 = 0x400000
FMC_PATT_ATTHOLD_7 = 0x800000
FMC_PATT_ATTHIZ_Pos = 0x18
FMC_PATT_ATTHIZ_Msk = 0xFF000000
FMC_PATT_ATTHIZ = 0xFF000000
FMC_PATT_ATTHIZ_0 = 0x1000000
FMC_PATT_ATTHIZ_1 = 0x2000000
FMC_PATT_ATTHIZ_2 = 0x4000000
FMC_PATT_ATTHIZ_3 = 0x8000000
FMC_PATT_ATTHIZ_4 = 0x10000000
FMC_PATT_ATTHIZ_5 = 0x20000000
FMC_PATT_ATTHIZ_6 = 0x40000000
FMC_PATT_ATTHIZ_7 = 0x80000000
FMC_ECCR3_ECC3_Pos = 0x0
FMC_ECCR3_ECC3_Msk = 0xFFFFFFFF
FMC_ECCR3_ECC3 = 0xFFFFFFFF
FMC_SDCRx_NC_Pos = 0x0
FMC_SDCRx_NC_Msk = 0x3
FMC_SDCRx_NC = 0x3
FMC_SDCRx_NC_0 = 0x1
FMC_SDCRx_NC_1 = 0x2
FMC_SDCRx_NR_Pos = 0x2
FMC_SDCRx_NR_Msk = 0xC
FMC_SDCRx_NR = 0xC
FMC_SDCRx_NR_0 = 0x4
FMC_SDCRx_NR_1 = 0x8
FMC_SDCRx_MWID_Pos = 0x4
FMC_SDCRx_MWID_Msk = 0x30
FMC_SDCRx_MWID = 0x30
FMC_SDCRx_MWID_0 = 0x10
FMC_SDCRx_MWID_1 = 0x20
FMC_SDCRx_NB_Pos = 0x6
FMC_SDCRx_NB_Msk = 0x40
FMC_SDCRx_NB = 0x40
FMC_SDCRx_CAS_Pos = 0x7
FMC_SDCRx_CAS_Msk = 0x180
FMC_SDCRx_CAS = 0x180
FMC_SDCRx_CAS_0 = 0x80
FMC_SDCRx_CAS_1 = 0x100
FMC_SDCRx_WP_Pos = 0x9
FMC_SDCRx_WP_Msk = 0x200
FMC_SDCRx_WP = 0x200
FMC_SDCRx_SDCLK_Pos = 0xA
FMC_SDCRx_SDCLK_Msk = 0xC00
FMC_SDCRx_SDCLK = 0xC00
FMC_SDCRx_SDCLK_0 = 0x400
FMC_SDCRx_SDCLK_1 = 0x800
FMC_SDCRx_RBURST_Pos = 0xC
FMC_SDCRx_RBURST_Msk = 0x1000
FMC_SDCRx_RBURST = 0x1000
FMC_SDCRx_RPIPE_Pos = 0xD
FMC_SDCRx_RPIPE_Msk = 0x6000
FMC_SDCRx_RPIPE = 0x6000
FMC_SDCRx_RPIPE_0 = 0x2000
FMC_SDCRx_RPIPE_1 = 0x4000
FMC_SDTRx_TMRD_Pos = 0x0
FMC_SDTRx_TMRD_Msk = 0xF
FMC_SDTRx_TMRD = 0xF
FMC_SDTRx_TMRD_0 = 0x1
FMC_SDTRx_TMRD_1 = 0x2
FMC_SDTRx_TMRD_2 = 0x4
FMC_SDTRx_TMRD_3 = 0x8
FMC_SDTRx_TXSR_Pos = 0x4
FMC_SDTRx_TXSR_Msk = 0xF0
FMC_SDTRx_TXSR = 0xF0
FMC_SDTRx_TXSR_0 = 0x10
FMC_SDTRx_TXSR_1 = 0x20
FMC_SDTRx_TXSR_2 = 0x40
FMC_SDTRx_TXSR_3 = 0x80
FMC_SDTRx_TRAS_Pos = 0x8
FMC_SDTRx_TRAS_Msk = 0xF00
FMC_SDTRx_TRAS = 0xF00
FMC_SDTRx_TRAS_0 = 0x100
FMC_SDTRx_TRAS_1 = 0x200
FMC_SDTRx_TRAS_2 = 0x400
FMC_SDTRx_TRAS_3 = 0x800
FMC_SDTRx_TRC_Pos = 0xC
FMC_SDTRx_TRC_Msk = 0xF000
FMC_SDTRx_TRC = 0xF000
FMC_SDTRx_TRC_0 = 0x1000
FMC_SDTRx_TRC_1 = 0x2000
FMC_SDTRx_TRC_2 = 0x4000
FMC_SDTRx_TWR_Pos = 0x10
FMC_SDTRx_TWR_Msk = 0xF0000
FMC_SDTRx_TWR = 0xF0000
FMC_SDTRx_TWR_0 = 0x10000
FMC_SDTRx_TWR_1 = 0x20000
FMC_SDTRx_TWR_2 = 0x40000
FMC_SDTRx_TRP_Pos = 0x14
FMC_SDTRx_TRP_Msk = 0xF00000
FMC_SDTRx_TRP = 0xF00000
FMC_SDTRx_TRP_0 = 0x100000
FMC_SDTRx_TRP_1 = 0x200000
FMC_SDTRx_TRP_2 = 0x400000
FMC_SDTRx_TRCD_Pos = 0x18
FMC_SDTRx_TRCD_Msk = 0xF000000
FMC_SDTRx_TRCD = 0xF000000
FMC_SDTRx_TRCD_0 = 0x1000000
FMC_SDTRx_TRCD_1 = 0x2000000
FMC_SDTRx_TRCD_2 = 0x4000000
FMC_SDCMR_MODE_Pos = 0x0
FMC_SDCMR_MODE_Msk = 0x7
FMC_SDCMR_MODE = 0x7
FMC_SDCMR_MODE_0 = 0x1
FMC_SDCMR_MODE_1 = 0x2
FMC_SDCMR_MODE_2 = 0x3
FMC_SDCMR_CTB2_Pos = 0x3
FMC_SDCMR_CTB2_Msk = 0x8
FMC_SDCMR_CTB2 = 0x8
FMC_SDCMR_CTB1_Pos = 0x4
FMC_SDCMR_CTB1_Msk = 0x10
FMC_SDCMR_CTB1 = 0x10
FMC_SDCMR_NRFS_Pos = 0x5
FMC_SDCMR_NRFS_Msk = 0x1E0
FMC_SDCMR_NRFS = 0x1E0
FMC_SDCMR_NRFS_0 = 0x20
FMC_SDCMR_NRFS_1 = 0x40
FMC_SDCMR_NRFS_2 = 0x80
FMC_SDCMR_NRFS_3 = 0x100
FMC_SDCMR_MRD_Pos = 0x9
FMC_SDCMR_MRD_Msk = 0x3FFE00
FMC_SDCMR_MRD = 0x3FFE00
FMC_SDRTR_CRE_Pos = 0x0
FMC_SDRTR_CRE_Msk = 0x1
FMC_SDRTR_CRE = 0x1
FMC_SDRTR_COUNT_Pos = 0x1
FMC_SDRTR_COUNT_Msk = 0x3FFE
FMC_SDRTR_COUNT = 0x3FFE
FMC_SDRTR_REIE_Pos = 0xE
FMC_SDRTR_REIE_Msk = 0x4000
FMC_SDRTR_REIE = 0x4000
FMC_SDSR_RE_Pos = 0x0
FMC_SDSR_RE_Msk = 0x1
FMC_SDSR_RE = 0x1
FMC_SDSR_MODES1_Pos = 0x1
FMC_SDSR_MODES1_Msk = 0x6
FMC_SDSR_MODES1 = 0x6
FMC_SDSR_MODES1_0 = 0x2
FMC_SDSR_MODES1_1 = 0x4
FMC_SDSR_MODES2_Pos = 0x3
FMC_SDSR_MODES2_Msk = 0x18
FMC_SDSR_MODES2 = 0x18
FMC_SDSR_MODES2_0 = 0x8
FMC_SDSR_MODES2_1 = 0x10
GPIO_MODER_MODE0_Pos = 0x0
GPIO_MODER_MODE0_Msk = 0x3
GPIO_MODER_MODE0 = 0x3
GPIO_MODER_MODE0_0 = 0x1
GPIO_MODER_MODE0_1 = 0x2
GPIO_MODER_MODE1_Pos = 0x2
GPIO_MODER_MODE1_Msk = 0xC
GPIO_MODER_MODE1 = 0xC
GPIO_MODER_MODE1_0 = 0x4
GPIO_MODER_MODE1_1 = 0x8
GPIO_MODER_MODE2_Pos = 0x4
GPIO_MODER_MODE2_Msk = 0x30
GPIO_MODER_MODE2 = 0x30
GPIO_MODER_MODE2_0 = 0x10
GPIO_MODER_MODE2_1 = 0x20
GPIO_MODER_MODE3_Pos = 0x6
GPIO_MODER_MODE3_Msk = 0xC0
GPIO_MODER_MODE3 = 0xC0
GPIO_MODER_MODE3_0 = 0x40
GPIO_MODER_MODE3_1 = 0x80
GPIO_MODER_MODE4_Pos = 0x8
GPIO_MODER_MODE4_Msk = 0x300
GPIO_MODER_MODE4 = 0x300
GPIO_MODER_MODE4_0 = 0x100
GPIO_MODER_MODE4_1 = 0x200
GPIO_MODER_MODE5_Pos = 0xA
GPIO_MODER_MODE5_Msk = 0xC00
GPIO_MODER_MODE5 = 0xC00
GPIO_MODER_MODE5_0 = 0x400
GPIO_MODER_MODE5_1 = 0x800
GPIO_MODER_MODE6_Pos = 0xC
GPIO_MODER_MODE6_Msk = 0x3000
GPIO_MODER_MODE6 = 0x3000
GPIO_MODER_MODE6_0 = 0x1000
GPIO_MODER_MODE6_1 = 0x2000
GPIO_MODER_MODE7_Pos = 0xE
GPIO_MODER_MODE7_Msk = 0xC000
GPIO_MODER_MODE7 = 0xC000
GPIO_MODER_MODE7_0 = 0x4000
GPIO_MODER_MODE7_1 = 0x8000
GPIO_MODER_MODE8_Pos = 0x10
GPIO_MODER_MODE8_Msk = 0x30000
GPIO_MODER_MODE8 = 0x30000
GPIO_MODER_MODE8_0 = 0x10000
GPIO_MODER_MODE8_1 = 0x20000
GPIO_MODER_MODE9_Pos = 0x12
GPIO_MODER_MODE9_Msk = 0xC0000
GPIO_MODER_MODE9 = 0xC0000
GPIO_MODER_MODE9_0 = 0x40000
GPIO_MODER_MODE9_1 = 0x80000
GPIO_MODER_MODE10_Pos = 0x14
GPIO_MODER_MODE10_Msk = 0x300000
GPIO_MODER_MODE10 = 0x300000
GPIO_MODER_MODE10_0 = 0x100000
GPIO_MODER_MODE10_1 = 0x200000
GPIO_MODER_MODE11_Pos = 0x16
GPIO_MODER_MODE11_Msk = 0xC00000
GPIO_MODER_MODE11 = 0xC00000
GPIO_MODER_MODE11_0 = 0x400000
GPIO_MODER_MODE11_1 = 0x800000
GPIO_MODER_MODE12_Pos = 0x18
GPIO_MODER_MODE12_Msk = 0x3000000
GPIO_MODER_MODE12 = 0x3000000
GPIO_MODER_MODE12_0 = 0x1000000
GPIO_MODER_MODE12_1 = 0x2000000
GPIO_MODER_MODE13_Pos = 0x1A
GPIO_MODER_MODE13_Msk = 0xC000000
GPIO_MODER_MODE13 = 0xC000000
GPIO_MODER_MODE13_0 = 0x4000000
GPIO_MODER_MODE13_1 = 0x8000000
GPIO_MODER_MODE14_Pos = 0x1C
GPIO_MODER_MODE14_Msk = 0x30000000
GPIO_MODER_MODE14 = 0x30000000
GPIO_MODER_MODE14_0 = 0x10000000
GPIO_MODER_MODE14_1 = 0x20000000
GPIO_MODER_MODE15_Pos = 0x1E
GPIO_MODER_MODE15_Msk = 0xC0000000
GPIO_MODER_MODE15 = 0xC0000000
GPIO_MODER_MODE15_0 = 0x40000000
GPIO_MODER_MODE15_1 = 0x80000000
GPIO_OTYPER_OT0_Pos = 0x0
GPIO_OTYPER_OT0_Msk = 0x1
GPIO_OTYPER_OT0 = 0x1
GPIO_OTYPER_OT1_Pos = 0x1
GPIO_OTYPER_OT1_Msk = 0x2
GPIO_OTYPER_OT1 = 0x2
GPIO_OTYPER_OT2_Pos = 0x2
GPIO_OTYPER_OT2_Msk = 0x4
GPIO_OTYPER_OT2 = 0x4
GPIO_OTYPER_OT3_Pos = 0x3
GPIO_OTYPER_OT3_Msk = 0x8
GPIO_OTYPER_OT3 = 0x8
GPIO_OTYPER_OT4_Pos = 0x4
GPIO_OTYPER_OT4_Msk = 0x10
GPIO_OTYPER_OT4 = 0x10
GPIO_OTYPER_OT5_Pos = 0x5
GPIO_OTYPER_OT5_Msk = 0x20
GPIO_OTYPER_OT5 = 0x20
GPIO_OTYPER_OT6_Pos = 0x6
GPIO_OTYPER_OT6_Msk = 0x40
GPIO_OTYPER_OT6 = 0x40
GPIO_OTYPER_OT7_Pos = 0x7
GPIO_OTYPER_OT7_Msk = 0x80
GPIO_OTYPER_OT7 = 0x80
GPIO_OTYPER_OT8_Pos = 0x8
GPIO_OTYPER_OT8_Msk = 0x100
GPIO_OTYPER_OT8 = 0x100
GPIO_OTYPER_OT9_Pos = 0x9
GPIO_OTYPER_OT9_Msk = 0x200
GPIO_OTYPER_OT9 = 0x200
GPIO_OTYPER_OT10_Pos = 0xA
GPIO_OTYPER_OT10_Msk = 0x400
GPIO_OTYPER_OT10 = 0x400
GPIO_OTYPER_OT11_Pos = 0xB
GPIO_OTYPER_OT11_Msk = 0x800
GPIO_OTYPER_OT11 = 0x800
GPIO_OTYPER_OT12_Pos = 0xC
GPIO_OTYPER_OT12_Msk = 0x1000
GPIO_OTYPER_OT12 = 0x1000
GPIO_OTYPER_OT13_Pos = 0xD
GPIO_OTYPER_OT13_Msk = 0x2000
GPIO_OTYPER_OT13 = 0x2000
GPIO_OTYPER_OT14_Pos = 0xE
GPIO_OTYPER_OT14_Msk = 0x4000
GPIO_OTYPER_OT14 = 0x4000
GPIO_OTYPER_OT15_Pos = 0xF
GPIO_OTYPER_OT15_Msk = 0x8000
GPIO_OTYPER_OT15 = 0x8000
GPIO_OSPEEDR_OSPEED0_Pos = 0x0
GPIO_OSPEEDR_OSPEED0_Msk = 0x3
GPIO_OSPEEDR_OSPEED0 = 0x3
GPIO_OSPEEDR_OSPEED0_0 = 0x1
GPIO_OSPEEDR_OSPEED0_1 = 0x2
GPIO_OSPEEDR_OSPEED1_Pos = 0x2
GPIO_OSPEEDR_OSPEED1_Msk = 0xC
GPIO_OSPEEDR_OSPEED1 = 0xC
GPIO_OSPEEDR_OSPEED1_0 = 0x4
GPIO_OSPEEDR_OSPEED1_1 = 0x8
GPIO_OSPEEDR_OSPEED2_Pos = 0x4
GPIO_OSPEEDR_OSPEED2_Msk = 0x30
GPIO_OSPEEDR_OSPEED2 = 0x30
GPIO_OSPEEDR_OSPEED2_0 = 0x10
GPIO_OSPEEDR_OSPEED2_1 = 0x20
GPIO_OSPEEDR_OSPEED3_Pos = 0x6
GPIO_OSPEEDR_OSPEED3_Msk = 0xC0
GPIO_OSPEEDR_OSPEED3 = 0xC0
GPIO_OSPEEDR_OSPEED3_0 = 0x40
GPIO_OSPEEDR_OSPEED3_1 = 0x80
GPIO_OSPEEDR_OSPEED4_Pos = 0x8
GPIO_OSPEEDR_OSPEED4_Msk = 0x300
GPIO_OSPEEDR_OSPEED4 = 0x300
GPIO_OSPEEDR_OSPEED4_0 = 0x100
GPIO_OSPEEDR_OSPEED4_1 = 0x200
GPIO_OSPEEDR_OSPEED5_Pos = 0xA
GPIO_OSPEEDR_OSPEED5_Msk = 0xC00
GPIO_OSPEEDR_OSPEED5 = 0xC00
GPIO_OSPEEDR_OSPEED5_0 = 0x400
GPIO_OSPEEDR_OSPEED5_1 = 0x800
GPIO_OSPEEDR_OSPEED6_Pos = 0xC
GPIO_OSPEEDR_OSPEED6_Msk = 0x3000
GPIO_OSPEEDR_OSPEED6 = 0x3000
GPIO_OSPEEDR_OSPEED6_0 = 0x1000
GPIO_OSPEEDR_OSPEED6_1 = 0x2000
GPIO_OSPEEDR_OSPEED7_Pos = 0xE
GPIO_OSPEEDR_OSPEED7_Msk = 0xC000
GPIO_OSPEEDR_OSPEED7 = 0xC000
GPIO_OSPEEDR_OSPEED7_0 = 0x4000
GPIO_OSPEEDR_OSPEED7_1 = 0x8000
GPIO_OSPEEDR_OSPEED8_Pos = 0x10
GPIO_OSPEEDR_OSPEED8_Msk = 0x30000
GPIO_OSPEEDR_OSPEED8 = 0x30000
GPIO_OSPEEDR_OSPEED8_0 = 0x10000
GPIO_OSPEEDR_OSPEED8_1 = 0x20000
GPIO_OSPEEDR_OSPEED9_Pos = 0x12
GPIO_OSPEEDR_OSPEED9_Msk = 0xC0000
GPIO_OSPEEDR_OSPEED9 = 0xC0000
GPIO_OSPEEDR_OSPEED9_0 = 0x40000
GPIO_OSPEEDR_OSPEED9_1 = 0x80000
GPIO_OSPEEDR_OSPEED10_Pos = 0x14
GPIO_OSPEEDR_OSPEED10_Msk = 0x300000
GPIO_OSPEEDR_OSPEED10 = 0x300000
GPIO_OSPEEDR_OSPEED10_0 = 0x100000
GPIO_OSPEEDR_OSPEED10_1 = 0x200000
GPIO_OSPEEDR_OSPEED11_Pos = 0x16
GPIO_OSPEEDR_OSPEED11_Msk = 0xC00000
GPIO_OSPEEDR_OSPEED11 = 0xC00000
GPIO_OSPEEDR_OSPEED11_0 = 0x400000
GPIO_OSPEEDR_OSPEED11_1 = 0x800000
GPIO_OSPEEDR_OSPEED12_Pos = 0x18
GPIO_OSPEEDR_OSPEED12_Msk = 0x3000000
GPIO_OSPEEDR_OSPEED12 = 0x3000000
GPIO_OSPEEDR_OSPEED12_0 = 0x1000000
GPIO_OSPEEDR_OSPEED12_1 = 0x2000000
GPIO_OSPEEDR_OSPEED13_Pos = 0x1A
GPIO_OSPEEDR_OSPEED13_Msk = 0xC000000
GPIO_OSPEEDR_OSPEED13 = 0xC000000
GPIO_OSPEEDR_OSPEED13_0 = 0x4000000
GPIO_OSPEEDR_OSPEED13_1 = 0x8000000
GPIO_OSPEEDR_OSPEED14_Pos = 0x1C
GPIO_OSPEEDR_OSPEED14_Msk = 0x30000000
GPIO_OSPEEDR_OSPEED14 = 0x30000000
GPIO_OSPEEDR_OSPEED14_0 = 0x10000000
GPIO_OSPEEDR_OSPEED14_1 = 0x20000000
GPIO_OSPEEDR_OSPEED15_Pos = 0x1E
GPIO_OSPEEDR_OSPEED15_Msk = 0xC0000000
GPIO_OSPEEDR_OSPEED15 = 0xC0000000
GPIO_OSPEEDR_OSPEED15_0 = 0x40000000
GPIO_OSPEEDR_OSPEED15_1 = 0x80000000
GPIO_PUPDR_PUPD0_Pos = 0x0
GPIO_PUPDR_PUPD0_Msk = 0x3
GPIO_PUPDR_PUPD0 = 0x3
GPIO_PUPDR_PUPD0_0 = 0x1
GPIO_PUPDR_PUPD0_1 = 0x2
GPIO_PUPDR_PUPD1_Pos = 0x2
GPIO_PUPDR_PUPD1_Msk = 0xC
GPIO_PUPDR_PUPD1 = 0xC
GPIO_PUPDR_PUPD1_0 = 0x4
GPIO_PUPDR_PUPD1_1 = 0x8
GPIO_PUPDR_PUPD2_Pos = 0x4
GPIO_PUPDR_PUPD2_Msk = 0x30
GPIO_PUPDR_PUPD2 = 0x30
GPIO_PUPDR_PUPD2_0 = 0x10
GPIO_PUPDR_PUPD2_1 = 0x20
GPIO_PUPDR_PUPD3_Pos = 0x6
GPIO_PUPDR_PUPD3_Msk = 0xC0
GPIO_PUPDR_PUPD3 = 0xC0
GPIO_PUPDR_PUPD3_0 = 0x40
GPIO_PUPDR_PUPD3_1 = 0x80
GPIO_PUPDR_PUPD4_Pos = 0x8
GPIO_PUPDR_PUPD4_Msk = 0x300
GPIO_PUPDR_PUPD4 = 0x300
GPIO_PUPDR_PUPD4_0 = 0x100
GPIO_PUPDR_PUPD4_1 = 0x200
GPIO_PUPDR_PUPD5_Pos = 0xA
GPIO_PUPDR_PUPD5_Msk = 0xC00
GPIO_PUPDR_PUPD5 = 0xC00
GPIO_PUPDR_PUPD5_0 = 0x400
GPIO_PUPDR_PUPD5_1 = 0x800
GPIO_PUPDR_PUPD6_Pos = 0xC
GPIO_PUPDR_PUPD6_Msk = 0x3000
GPIO_PUPDR_PUPD6 = 0x3000
GPIO_PUPDR_PUPD6_0 = 0x1000
GPIO_PUPDR_PUPD6_1 = 0x2000
GPIO_PUPDR_PUPD7_Pos = 0xE
GPIO_PUPDR_PUPD7_Msk = 0xC000
GPIO_PUPDR_PUPD7 = 0xC000
GPIO_PUPDR_PUPD7_0 = 0x4000
GPIO_PUPDR_PUPD7_1 = 0x8000
GPIO_PUPDR_PUPD8_Pos = 0x10
GPIO_PUPDR_PUPD8_Msk = 0x30000
GPIO_PUPDR_PUPD8 = 0x30000
GPIO_PUPDR_PUPD8_0 = 0x10000
GPIO_PUPDR_PUPD8_1 = 0x20000
GPIO_PUPDR_PUPD9_Pos = 0x12
GPIO_PUPDR_PUPD9_Msk = 0xC0000
GPIO_PUPDR_PUPD9 = 0xC0000
GPIO_PUPDR_PUPD9_0 = 0x40000
GPIO_PUPDR_PUPD9_1 = 0x80000
GPIO_PUPDR_PUPD10_Pos = 0x14
GPIO_PUPDR_PUPD10_Msk = 0x300000
GPIO_PUPDR_PUPD10 = 0x300000
GPIO_PUPDR_PUPD10_0 = 0x100000
GPIO_PUPDR_PUPD10_1 = 0x200000
GPIO_PUPDR_PUPD11_Pos = 0x16
GPIO_PUPDR_PUPD11_Msk = 0xC00000
GPIO_PUPDR_PUPD11 = 0xC00000
GPIO_PUPDR_PUPD11_0 = 0x400000
GPIO_PUPDR_PUPD11_1 = 0x800000
GPIO_PUPDR_PUPD12_Pos = 0x18
GPIO_PUPDR_PUPD12_Msk = 0x3000000
GPIO_PUPDR_PUPD12 = 0x3000000
GPIO_PUPDR_PUPD12_0 = 0x1000000
GPIO_PUPDR_PUPD12_1 = 0x2000000
GPIO_PUPDR_PUPD13_Pos = 0x1A
GPIO_PUPDR_PUPD13_Msk = 0xC000000
GPIO_PUPDR_PUPD13 = 0xC000000
GPIO_PUPDR_PUPD13_0 = 0x4000000
GPIO_PUPDR_PUPD13_1 = 0x8000000
GPIO_PUPDR_PUPD14_Pos = 0x1C
GPIO_PUPDR_PUPD14_Msk = 0x30000000
GPIO_PUPDR_PUPD14 = 0x30000000
GPIO_PUPDR_PUPD14_0 = 0x10000000
GPIO_PUPDR_PUPD14_1 = 0x20000000
GPIO_PUPDR_PUPD15_Pos = 0x1E
GPIO_PUPDR_PUPD15_Msk = 0xC0000000
GPIO_PUPDR_PUPD15 = 0xC0000000
GPIO_PUPDR_PUPD15_0 = 0x40000000
GPIO_PUPDR_PUPD15_1 = 0x80000000
GPIO_IDR_ID0_Pos = 0x0
GPIO_IDR_ID0_Msk = 0x1
GPIO_IDR_ID0 = 0x1
GPIO_IDR_ID1_Pos = 0x1
GPIO_IDR_ID1_Msk = 0x2
GPIO_IDR_ID1 = 0x2
GPIO_IDR_ID2_Pos = 0x2
GPIO_IDR_ID2_Msk = 0x4
GPIO_IDR_ID2 = 0x4
GPIO_IDR_ID3_Pos = 0x3
GPIO_IDR_ID3_Msk = 0x8
GPIO_IDR_ID3 = 0x8
GPIO_IDR_ID4_Pos = 0x4
GPIO_IDR_ID4_Msk = 0x10
GPIO_IDR_ID4 = 0x10
GPIO_IDR_ID5_Pos = 0x5
GPIO_IDR_ID5_Msk = 0x20
GPIO_IDR_ID5 = 0x20
GPIO_IDR_ID6_Pos = 0x6
GPIO_IDR_ID6_Msk = 0x40
GPIO_IDR_ID6 = 0x40
GPIO_IDR_ID7_Pos = 0x7
GPIO_IDR_ID7_Msk = 0x80
GPIO_IDR_ID7 = 0x80
GPIO_IDR_ID8_Pos = 0x8
GPIO_IDR_ID8_Msk = 0x100
GPIO_IDR_ID8 = 0x100
GPIO_IDR_ID9_Pos = 0x9
GPIO_IDR_ID9_Msk = 0x200
GPIO_IDR_ID9 = 0x200
GPIO_IDR_ID10_Pos = 0xA
GPIO_IDR_ID10_Msk = 0x400
GPIO_IDR_ID10 = 0x400
GPIO_IDR_ID11_Pos = 0xB
GPIO_IDR_ID11_Msk = 0x800
GPIO_IDR_ID11 = 0x800
GPIO_IDR_ID12_Pos = 0xC
GPIO_IDR_ID12_Msk = 0x1000
GPIO_IDR_ID12 = 0x1000
GPIO_IDR_ID13_Pos = 0xD
GPIO_IDR_ID13_Msk = 0x2000
GPIO_IDR_ID13 = 0x2000
GPIO_IDR_ID14_Pos = 0xE
GPIO_IDR_ID14_Msk = 0x4000
GPIO_IDR_ID14 = 0x4000
GPIO_IDR_ID15_Pos = 0xF
GPIO_IDR_ID15_Msk = 0x8000
GPIO_IDR_ID15 = 0x8000
GPIO_ODR_OD0_Pos = 0x0
GPIO_ODR_OD0_Msk = 0x1
GPIO_ODR_OD0 = 0x1
GPIO_ODR_OD1_Pos = 0x1
GPIO_ODR_OD1_Msk = 0x2
GPIO_ODR_OD1 = 0x2
GPIO_ODR_OD2_Pos = 0x2
GPIO_ODR_OD2_Msk = 0x4
GPIO_ODR_OD2 = 0x4
GPIO_ODR_OD3_Pos = 0x3
GPIO_ODR_OD3_Msk = 0x8
GPIO_ODR_OD3 = 0x8
GPIO_ODR_OD4_Pos = 0x4
GPIO_ODR_OD4_Msk = 0x10
GPIO_ODR_OD4 = 0x10
GPIO_ODR_OD5_Pos = 0x5
GPIO_ODR_OD5_Msk = 0x20
GPIO_ODR_OD5 = 0x20
GPIO_ODR_OD6_Pos = 0x6
GPIO_ODR_OD6_Msk = 0x40
GPIO_ODR_OD6 = 0x40
GPIO_ODR_OD7_Pos = 0x7
GPIO_ODR_OD7_Msk = 0x80
GPIO_ODR_OD7 = 0x80
GPIO_ODR_OD8_Pos = 0x8
GPIO_ODR_OD8_Msk = 0x100
GPIO_ODR_OD8 = 0x100
GPIO_ODR_OD9_Pos = 0x9
GPIO_ODR_OD9_Msk = 0x200
GPIO_ODR_OD9 = 0x200
GPIO_ODR_OD10_Pos = 0xA
GPIO_ODR_OD10_Msk = 0x400
GPIO_ODR_OD10 = 0x400
GPIO_ODR_OD11_Pos = 0xB
GPIO_ODR_OD11_Msk = 0x800
GPIO_ODR_OD11 = 0x800
GPIO_ODR_OD12_Pos = 0xC
GPIO_ODR_OD12_Msk = 0x1000
GPIO_ODR_OD12 = 0x1000
GPIO_ODR_OD13_Pos = 0xD
GPIO_ODR_OD13_Msk = 0x2000
GPIO_ODR_OD13 = 0x2000
GPIO_ODR_OD14_Pos = 0xE
GPIO_ODR_OD14_Msk = 0x4000
GPIO_ODR_OD14 = 0x4000
GPIO_ODR_OD15_Pos = 0xF
GPIO_ODR_OD15_Msk = 0x8000
GPIO_ODR_OD15 = 0x8000
GPIO_BSRR_BS0_Pos = 0x0
GPIO_BSRR_BS0_Msk = 0x1
GPIO_BSRR_BS0 = 0x1
GPIO_BSRR_BS1_Pos = 0x1
GPIO_BSRR_BS1_Msk = 0x2
GPIO_BSRR_BS1 = 0x2
GPIO_BSRR_BS2_Pos = 0x2
GPIO_BSRR_BS2_Msk = 0x4
GPIO_BSRR_BS2 = 0x4
GPIO_BSRR_BS3_Pos = 0x3
GPIO_BSRR_BS3_Msk = 0x8
GPIO_BSRR_BS3 = 0x8
GPIO_BSRR_BS4_Pos = 0x4
GPIO_BSRR_BS4_Msk = 0x10
GPIO_BSRR_BS4 = 0x10
GPIO_BSRR_BS5_Pos = 0x5
GPIO_BSRR_BS5_Msk = 0x20
GPIO_BSRR_BS5 = 0x20
GPIO_BSRR_BS6_Pos = 0x6
GPIO_BSRR_BS6_Msk = 0x40
GPIO_BSRR_BS6 = 0x40
GPIO_BSRR_BS7_Pos = 0x7
GPIO_BSRR_BS7_Msk = 0x80
GPIO_BSRR_BS7 = 0x80
GPIO_BSRR_BS8_Pos = 0x8
GPIO_BSRR_BS8_Msk = 0x100
GPIO_BSRR_BS8 = 0x100
GPIO_BSRR_BS9_Pos = 0x9
GPIO_BSRR_BS9_Msk = 0x200
GPIO_BSRR_BS9 = 0x200
GPIO_BSRR_BS10_Pos = 0xA
GPIO_BSRR_BS10_Msk = 0x400
GPIO_BSRR_BS10 = 0x400
GPIO_BSRR_BS11_Pos = 0xB
GPIO_BSRR_BS11_Msk = 0x800
GPIO_BSRR_BS11 = 0x800
GPIO_BSRR_BS12_Pos = 0xC
GPIO_BSRR_BS12_Msk = 0x1000
GPIO_BSRR_BS12 = 0x1000
GPIO_BSRR_BS13_Pos = 0xD
GPIO_BSRR_BS13_Msk = 0x2000
GPIO_BSRR_BS13 = 0x2000
GPIO_BSRR_BS14_Pos = 0xE
GPIO_BSRR_BS14_Msk = 0x4000
GPIO_BSRR_BS14 = 0x4000
GPIO_BSRR_BS15_Pos = 0xF
GPIO_BSRR_BS15_Msk = 0x8000
GPIO_BSRR_BS15 = 0x8000
GPIO_BSRR_BR0_Pos = 0x10
GPIO_BSRR_BR0_Msk = 0x10000
GPIO_BSRR_BR0 = 0x10000
GPIO_BSRR_BR1_Pos = 0x11
GPIO_BSRR_BR1_Msk = 0x20000
GPIO_BSRR_BR1 = 0x20000
GPIO_BSRR_BR2_Pos = 0x12
GPIO_BSRR_BR2_Msk = 0x40000
GPIO_BSRR_BR2 = 0x40000
GPIO_BSRR_BR3_Pos = 0x13
GPIO_BSRR_BR3_Msk = 0x80000
GPIO_BSRR_BR3 = 0x80000
GPIO_BSRR_BR4_Pos = 0x14
GPIO_BSRR_BR4_Msk = 0x100000
GPIO_BSRR_BR4 = 0x100000
GPIO_BSRR_BR5_Pos = 0x15
GPIO_BSRR_BR5_Msk = 0x200000
GPIO_BSRR_BR5 = 0x200000
GPIO_BSRR_BR6_Pos = 0x16
GPIO_BSRR_BR6_Msk = 0x400000
GPIO_BSRR_BR6 = 0x400000
GPIO_BSRR_BR7_Pos = 0x17
GPIO_BSRR_BR7_Msk = 0x800000
GPIO_BSRR_BR7 = 0x800000
GPIO_BSRR_BR8_Pos = 0x18
GPIO_BSRR_BR8_Msk = 0x1000000
GPIO_BSRR_BR8 = 0x1000000
GPIO_BSRR_BR9_Pos = 0x19
GPIO_BSRR_BR9_Msk = 0x2000000
GPIO_BSRR_BR9 = 0x2000000
GPIO_BSRR_BR10_Pos = 0x1A
GPIO_BSRR_BR10_Msk = 0x4000000
GPIO_BSRR_BR10 = 0x4000000
GPIO_BSRR_BR11_Pos = 0x1B
GPIO_BSRR_BR11_Msk = 0x8000000
GPIO_BSRR_BR11 = 0x8000000
GPIO_BSRR_BR12_Pos = 0x1C
GPIO_BSRR_BR12_Msk = 0x10000000
GPIO_BSRR_BR12 = 0x10000000
GPIO_BSRR_BR13_Pos = 0x1D
GPIO_BSRR_BR13_Msk = 0x20000000
GPIO_BSRR_BR13 = 0x20000000
GPIO_BSRR_BR14_Pos = 0x1E
GPIO_BSRR_BR14_Msk = 0x40000000
GPIO_BSRR_BR14 = 0x40000000
GPIO_BSRR_BR15_Pos = 0x1F
GPIO_BSRR_BR15_Msk = 0x80000000
GPIO_BSRR_BR15 = 0x80000000
GPIO_LCKR_LCK0_Pos = 0x0
GPIO_LCKR_LCK0_Msk = 0x1
GPIO_LCKR_LCK0 = 0x1
GPIO_LCKR_LCK1_Pos = 0x1
GPIO_LCKR_LCK1_Msk = 0x2
GPIO_LCKR_LCK1 = 0x2
GPIO_LCKR_LCK2_Pos = 0x2
GPIO_LCKR_LCK2_Msk = 0x4
GPIO_LCKR_LCK2 = 0x4
GPIO_LCKR_LCK3_Pos = 0x3
GPIO_LCKR_LCK3_Msk = 0x8
GPIO_LCKR_LCK3 = 0x8
GPIO_LCKR_LCK4_Pos = 0x4
GPIO_LCKR_LCK4_Msk = 0x10
GPIO_LCKR_LCK4 = 0x10
GPIO_LCKR_LCK5_Pos = 0x5
GPIO_LCKR_LCK5_Msk = 0x20
GPIO_LCKR_LCK5 = 0x20
GPIO_LCKR_LCK6_Pos = 0x6
GPIO_LCKR_LCK6_Msk = 0x40
GPIO_LCKR_LCK6 = 0x40
GPIO_LCKR_LCK7_Pos = 0x7
GPIO_LCKR_LCK7_Msk = 0x80
GPIO_LCKR_LCK7 = 0x80
GPIO_LCKR_LCK8_Pos = 0x8
GPIO_LCKR_LCK8_Msk = 0x100
GPIO_LCKR_LCK8 = 0x100
GPIO_LCKR_LCK9_Pos = 0x9
GPIO_LCKR_LCK9_Msk = 0x200
GPIO_LCKR_LCK9 = 0x200
GPIO_LCKR_LCK10_Pos = 0xA
GPIO_LCKR_LCK10_Msk = 0x400
GPIO_LCKR_LCK10 = 0x400
GPIO_LCKR_LCK11_Pos = 0xB
GPIO_LCKR_LCK11_Msk = 0x800
GPIO_LCKR_LCK11 = 0x800
GPIO_LCKR_LCK12_Pos = 0xC
GPIO_LCKR_LCK12_Msk = 0x1000
GPIO_LCKR_LCK12 = 0x1000
GPIO_LCKR_LCK13_Pos = 0xD
GPIO_LCKR_LCK13_Msk = 0x2000
GPIO_LCKR_LCK13 = 0x2000
GPIO_LCKR_LCK14_Pos = 0xE
GPIO_LCKR_LCK14_Msk = 0x4000
GPIO_LCKR_LCK14 = 0x4000
GPIO_LCKR_LCK15_Pos = 0xF
GPIO_LCKR_LCK15_Msk = 0x8000
GPIO_LCKR_LCK15 = 0x8000
GPIO_LCKR_LCKK_Pos = 0x10
GPIO_LCKR_LCKK_Msk = 0x10000
GPIO_LCKR_LCKK = 0x10000
GPIO_AFRL_AFSEL0_Pos = 0x0
GPIO_AFRL_AFSEL0_Msk = 0xF
GPIO_AFRL_AFSEL0 = 0xF
GPIO_AFRL_AFSEL0_0 = 0x1
GPIO_AFRL_AFSEL0_1 = 0x2
GPIO_AFRL_AFSEL0_2 = 0x4
GPIO_AFRL_AFSEL0_3 = 0x8
GPIO_AFRL_AFSEL1_Pos = 0x4
GPIO_AFRL_AFSEL1_Msk = 0xF0
GPIO_AFRL_AFSEL1 = 0xF0
GPIO_AFRL_AFSEL1_0 = 0x10
GPIO_AFRL_AFSEL1_1 = 0x20
GPIO_AFRL_AFSEL1_2 = 0x40
GPIO_AFRL_AFSEL1_3 = 0x80
GPIO_AFRL_AFSEL2_Pos = 0x8
GPIO_AFRL_AFSEL2_Msk = 0xF00
GPIO_AFRL_AFSEL2 = 0xF00
GPIO_AFRL_AFSEL2_0 = 0x100
GPIO_AFRL_AFSEL2_1 = 0x200
GPIO_AFRL_AFSEL2_2 = 0x400
GPIO_AFRL_AFSEL2_3 = 0x800
GPIO_AFRL_AFSEL3_Pos = 0xC
GPIO_AFRL_AFSEL3_Msk = 0xF000
GPIO_AFRL_AFSEL3 = 0xF000
GPIO_AFRL_AFSEL3_0 = 0x1000
GPIO_AFRL_AFSEL3_1 = 0x2000
GPIO_AFRL_AFSEL3_2 = 0x4000
GPIO_AFRL_AFSEL3_3 = 0x8000
GPIO_AFRL_AFSEL4_Pos = 0x10
GPIO_AFRL_AFSEL4_Msk = 0xF0000
GPIO_AFRL_AFSEL4 = 0xF0000
GPIO_AFRL_AFSEL4_0 = 0x10000
GPIO_AFRL_AFSEL4_1 = 0x20000
GPIO_AFRL_AFSEL4_2 = 0x40000
GPIO_AFRL_AFSEL4_3 = 0x80000
GPIO_AFRL_AFSEL5_Pos = 0x14
GPIO_AFRL_AFSEL5_Msk = 0xF00000
GPIO_AFRL_AFSEL5 = 0xF00000
GPIO_AFRL_AFSEL5_0 = 0x100000
GPIO_AFRL_AFSEL5_1 = 0x200000
GPIO_AFRL_AFSEL5_2 = 0x400000
GPIO_AFRL_AFSEL5_3 = 0x800000
GPIO_AFRL_AFSEL6_Pos = 0x18
GPIO_AFRL_AFSEL6_Msk = 0xF000000
GPIO_AFRL_AFSEL6 = 0xF000000
GPIO_AFRL_AFSEL6_0 = 0x1000000
GPIO_AFRL_AFSEL6_1 = 0x2000000
GPIO_AFRL_AFSEL6_2 = 0x4000000
GPIO_AFRL_AFSEL6_3 = 0x8000000
GPIO_AFRL_AFSEL7_Pos = 0x1C
GPIO_AFRL_AFSEL7_Msk = 0xF0000000
GPIO_AFRL_AFSEL7 = 0xF0000000
GPIO_AFRL_AFSEL7_0 = 0x10000000
GPIO_AFRL_AFSEL7_1 = 0x20000000
GPIO_AFRL_AFSEL7_2 = 0x40000000
GPIO_AFRL_AFSEL7_3 = 0x80000000
GPIO_AFRL_AFRL0 = 0xF
GPIO_AFRL_AFRL1 = 0xF0
GPIO_AFRL_AFRL2 = 0xF00
GPIO_AFRL_AFRL3 = 0xF000
GPIO_AFRL_AFRL4 = 0xF0000
GPIO_AFRL_AFRL5 = 0xF00000
GPIO_AFRL_AFRL6 = 0xF000000
GPIO_AFRL_AFRL7 = 0xF0000000
GPIO_AFRH_AFSEL8_Pos = 0x0
GPIO_AFRH_AFSEL8_Msk = 0xF
GPIO_AFRH_AFSEL8 = 0xF
GPIO_AFRH_AFSEL8_0 = 0x1
GPIO_AFRH_AFSEL8_1 = 0x2
GPIO_AFRH_AFSEL8_2 = 0x4
GPIO_AFRH_AFSEL8_3 = 0x8
GPIO_AFRH_AFSEL9_Pos = 0x4
GPIO_AFRH_AFSEL9_Msk = 0xF0
GPIO_AFRH_AFSEL9 = 0xF0
GPIO_AFRH_AFSEL9_0 = 0x10
GPIO_AFRH_AFSEL9_1 = 0x20
GPIO_AFRH_AFSEL9_2 = 0x40
GPIO_AFRH_AFSEL9_3 = 0x80
GPIO_AFRH_AFSEL10_Pos = 0x8
GPIO_AFRH_AFSEL10_Msk = 0xF00
GPIO_AFRH_AFSEL10 = 0xF00
GPIO_AFRH_AFSEL10_0 = 0x100
GPIO_AFRH_AFSEL10_1 = 0x200
GPIO_AFRH_AFSEL10_2 = 0x400
GPIO_AFRH_AFSEL10_3 = 0x800
GPIO_AFRH_AFSEL11_Pos = 0xC
GPIO_AFRH_AFSEL11_Msk = 0xF000
GPIO_AFRH_AFSEL11 = 0xF000
GPIO_AFRH_AFSEL11_0 = 0x1000
GPIO_AFRH_AFSEL11_1 = 0x2000
GPIO_AFRH_AFSEL11_2 = 0x4000
GPIO_AFRH_AFSEL11_3 = 0x8000
GPIO_AFRH_AFSEL12_Pos = 0x10
GPIO_AFRH_AFSEL12_Msk = 0xF0000
GPIO_AFRH_AFSEL12 = 0xF0000
GPIO_AFRH_AFSEL12_0 = 0x10000
GPIO_AFRH_AFSEL12_1 = 0x20000
GPIO_AFRH_AFSEL12_2 = 0x40000
GPIO_AFRH_AFSEL12_3 = 0x80000
GPIO_AFRH_AFSEL13_Pos = 0x14
GPIO_AFRH_AFSEL13_Msk = 0xF00000
GPIO_AFRH_AFSEL13 = 0xF00000
GPIO_AFRH_AFSEL13_0 = 0x100000
GPIO_AFRH_AFSEL13_1 = 0x200000
GPIO_AFRH_AFSEL13_2 = 0x400000
GPIO_AFRH_AFSEL13_3 = 0x800000
GPIO_AFRH_AFSEL14_Pos = 0x18
GPIO_AFRH_AFSEL14_Msk = 0xF000000
GPIO_AFRH_AFSEL14 = 0xF000000
GPIO_AFRH_AFSEL14_0 = 0x1000000
GPIO_AFRH_AFSEL14_1 = 0x2000000
GPIO_AFRH_AFSEL14_2 = 0x4000000
GPIO_AFRH_AFSEL14_3 = 0x8000000
GPIO_AFRH_AFSEL15_Pos = 0x1C
GPIO_AFRH_AFSEL15_Msk = 0xF0000000
GPIO_AFRH_AFSEL15 = 0xF0000000
GPIO_AFRH_AFSEL15_0 = 0x10000000
GPIO_AFRH_AFSEL15_1 = 0x20000000
GPIO_AFRH_AFSEL15_2 = 0x40000000
GPIO_AFRH_AFSEL15_3 = 0x80000000
GPIO_AFRH_AFRH0 = 0xF
GPIO_AFRH_AFRH1 = 0xF0
GPIO_AFRH_AFRH2 = 0xF00
GPIO_AFRH_AFRH3 = 0xF000
GPIO_AFRH_AFRH4 = 0xF0000
GPIO_AFRH_AFRH5 = 0xF00000
GPIO_AFRH_AFRH6 = 0xF000000
GPIO_AFRH_AFRH7 = 0xF0000000
HSEM_R_PROCID_Pos = 0x0
HSEM_R_PROCID_Msk = 0xFF
HSEM_R_PROCID = 0xFF
HSEM_R_COREID_Pos = 0x8
HSEM_R_COREID_Msk = 0xFF00
HSEM_R_COREID = 0xFF00
HSEM_R_LOCK_Pos = 0x1F
HSEM_R_LOCK_Msk = 0x80000000
HSEM_R_LOCK = 0x80000000
HSEM_RLR_PROCID_Pos = 0x0
HSEM_RLR_PROCID_Msk = 0xFF
HSEM_RLR_PROCID = 0xFF
HSEM_RLR_COREID_Pos = 0x8
HSEM_RLR_COREID_Msk = 0xFF00
HSEM_RLR_COREID = 0xFF00
HSEM_RLR_LOCK_Pos = 0x1F
HSEM_RLR_LOCK_Msk = 0x80000000
HSEM_RLR_LOCK = 0x80000000
HSEM_C1IER_ISE0_Pos = 0x0
HSEM_C1IER_ISE0_Msk = 0x1
HSEM_C1IER_ISE0 = 0x1
HSEM_C1IER_ISE1_Pos = 0x1
HSEM_C1IER_ISE1_Msk = 0x2
HSEM_C1IER_ISE1 = 0x2
HSEM_C1IER_ISE2_Pos = 0x2
HSEM_C1IER_ISE2_Msk = 0x4
HSEM_C1IER_ISE2 = 0x4
HSEM_C1IER_ISE3_Pos = 0x3
HSEM_C1IER_ISE3_Msk = 0x8
HSEM_C1IER_ISE3 = 0x8
HSEM_C1IER_ISE4_Pos = 0x4
HSEM_C1IER_ISE4_Msk = 0x10
HSEM_C1IER_ISE4 = 0x10
HSEM_C1IER_ISE5_Pos = 0x5
HSEM_C1IER_ISE5_Msk = 0x20
HSEM_C1IER_ISE5 = 0x20
HSEM_C1IER_ISE6_Pos = 0x6
HSEM_C1IER_ISE6_Msk = 0x40
HSEM_C1IER_ISE6 = 0x40
HSEM_C1IER_ISE7_Pos = 0x7
HSEM_C1IER_ISE7_Msk = 0x80
HSEM_C1IER_ISE7 = 0x80
HSEM_C1IER_ISE8_Pos = 0x8
HSEM_C1IER_ISE8_Msk = 0x100
HSEM_C1IER_ISE8 = 0x100
HSEM_C1IER_ISE9_Pos = 0x9
HSEM_C1IER_ISE9_Msk = 0x200
HSEM_C1IER_ISE9 = 0x200
HSEM_C1IER_ISE10_Pos = 0xA
HSEM_C1IER_ISE10_Msk = 0x400
HSEM_C1IER_ISE10 = 0x400
HSEM_C1IER_ISE11_Pos = 0xB
HSEM_C1IER_ISE11_Msk = 0x800
HSEM_C1IER_ISE11 = 0x800
HSEM_C1IER_ISE12_Pos = 0xC
HSEM_C1IER_ISE12_Msk = 0x1000
HSEM_C1IER_ISE12 = 0x1000
HSEM_C1IER_ISE13_Pos = 0xD
HSEM_C1IER_ISE13_Msk = 0x2000
HSEM_C1IER_ISE13 = 0x2000
HSEM_C1IER_ISE14_Pos = 0xE
HSEM_C1IER_ISE14_Msk = 0x4000
HSEM_C1IER_ISE14 = 0x4000
HSEM_C1IER_ISE15_Pos = 0xF
HSEM_C1IER_ISE15_Msk = 0x8000
HSEM_C1IER_ISE15 = 0x8000
HSEM_C1IER_ISE16_Pos = 0x10
HSEM_C1IER_ISE16_Msk = 0x10000
HSEM_C1IER_ISE16 = 0x10000
HSEM_C1IER_ISE17_Pos = 0x11
HSEM_C1IER_ISE17_Msk = 0x20000
HSEM_C1IER_ISE17 = 0x20000
HSEM_C1IER_ISE18_Pos = 0x12
HSEM_C1IER_ISE18_Msk = 0x40000
HSEM_C1IER_ISE18 = 0x40000
HSEM_C1IER_ISE19_Pos = 0x13
HSEM_C1IER_ISE19_Msk = 0x80000
HSEM_C1IER_ISE19 = 0x80000
HSEM_C1IER_ISE20_Pos = 0x14
HSEM_C1IER_ISE20_Msk = 0x100000
HSEM_C1IER_ISE20 = 0x100000
HSEM_C1IER_ISE21_Pos = 0x15
HSEM_C1IER_ISE21_Msk = 0x200000
HSEM_C1IER_ISE21 = 0x200000
HSEM_C1IER_ISE22_Pos = 0x16
HSEM_C1IER_ISE22_Msk = 0x400000
HSEM_C1IER_ISE22 = 0x400000
HSEM_C1IER_ISE23_Pos = 0x17
HSEM_C1IER_ISE23_Msk = 0x800000
HSEM_C1IER_ISE23 = 0x800000
HSEM_C1IER_ISE24_Pos = 0x18
HSEM_C1IER_ISE24_Msk = 0x1000000
HSEM_C1IER_ISE24 = 0x1000000
HSEM_C1IER_ISE25_Pos = 0x19
HSEM_C1IER_ISE25_Msk = 0x2000000
HSEM_C1IER_ISE25 = 0x2000000
HSEM_C1IER_ISE26_Pos = 0x1A
HSEM_C1IER_ISE26_Msk = 0x4000000
HSEM_C1IER_ISE26 = 0x4000000
HSEM_C1IER_ISE27_Pos = 0x1B
HSEM_C1IER_ISE27_Msk = 0x8000000
HSEM_C1IER_ISE27 = 0x8000000
HSEM_C1IER_ISE28_Pos = 0x1C
HSEM_C1IER_ISE28_Msk = 0x10000000
HSEM_C1IER_ISE28 = 0x10000000
HSEM_C1IER_ISE29_Pos = 0x1D
HSEM_C1IER_ISE29_Msk = 0x20000000
HSEM_C1IER_ISE29 = 0x20000000
HSEM_C1IER_ISE30_Pos = 0x1E
HSEM_C1IER_ISE30_Msk = 0x40000000
HSEM_C1IER_ISE30 = 0x40000000
HSEM_C1IER_ISE31_Pos = 0x1F
HSEM_C1IER_ISE31_Msk = 0x80000000
HSEM_C1IER_ISE31 = 0x80000000
HSEM_C1ICR_ISC0_Pos = 0x0
HSEM_C1ICR_ISC0_Msk = 0x1
HSEM_C1ICR_ISC0 = 0x1
HSEM_C1ICR_ISC1_Pos = 0x1
HSEM_C1ICR_ISC1_Msk = 0x2
HSEM_C1ICR_ISC1 = 0x2
HSEM_C1ICR_ISC2_Pos = 0x2
HSEM_C1ICR_ISC2_Msk = 0x4
HSEM_C1ICR_ISC2 = 0x4
HSEM_C1ICR_ISC3_Pos = 0x3
HSEM_C1ICR_ISC3_Msk = 0x8
HSEM_C1ICR_ISC3 = 0x8
HSEM_C1ICR_ISC4_Pos = 0x4
HSEM_C1ICR_ISC4_Msk = 0x10
HSEM_C1ICR_ISC4 = 0x10
HSEM_C1ICR_ISC5_Pos = 0x5
HSEM_C1ICR_ISC5_Msk = 0x20
HSEM_C1ICR_ISC5 = 0x20
HSEM_C1ICR_ISC6_Pos = 0x6
HSEM_C1ICR_ISC6_Msk = 0x40
HSEM_C1ICR_ISC6 = 0x40
HSEM_C1ICR_ISC7_Pos = 0x7
HSEM_C1ICR_ISC7_Msk = 0x80
HSEM_C1ICR_ISC7 = 0x80
HSEM_C1ICR_ISC8_Pos = 0x8
HSEM_C1ICR_ISC8_Msk = 0x100
HSEM_C1ICR_ISC8 = 0x100
HSEM_C1ICR_ISC9_Pos = 0x9
HSEM_C1ICR_ISC9_Msk = 0x200
HSEM_C1ICR_ISC9 = 0x200
HSEM_C1ICR_ISC10_Pos = 0xA
HSEM_C1ICR_ISC10_Msk = 0x400
HSEM_C1ICR_ISC10 = 0x400
HSEM_C1ICR_ISC11_Pos = 0xB
HSEM_C1ICR_ISC11_Msk = 0x800
HSEM_C1ICR_ISC11 = 0x800
HSEM_C1ICR_ISC12_Pos = 0xC
HSEM_C1ICR_ISC12_Msk = 0x1000
HSEM_C1ICR_ISC12 = 0x1000
HSEM_C1ICR_ISC13_Pos = 0xD
HSEM_C1ICR_ISC13_Msk = 0x2000
HSEM_C1ICR_ISC13 = 0x2000
HSEM_C1ICR_ISC14_Pos = 0xE
HSEM_C1ICR_ISC14_Msk = 0x4000
HSEM_C1ICR_ISC14 = 0x4000
HSEM_C1ICR_ISC15_Pos = 0xF
HSEM_C1ICR_ISC15_Msk = 0x8000
HSEM_C1ICR_ISC15 = 0x8000
HSEM_C1ICR_ISC16_Pos = 0x10
HSEM_C1ICR_ISC16_Msk = 0x10000
HSEM_C1ICR_ISC16 = 0x10000
HSEM_C1ICR_ISC17_Pos = 0x11
HSEM_C1ICR_ISC17_Msk = 0x20000
HSEM_C1ICR_ISC17 = 0x20000
HSEM_C1ICR_ISC18_Pos = 0x12
HSEM_C1ICR_ISC18_Msk = 0x40000
HSEM_C1ICR_ISC18 = 0x40000
HSEM_C1ICR_ISC19_Pos = 0x13
HSEM_C1ICR_ISC19_Msk = 0x80000
HSEM_C1ICR_ISC19 = 0x80000
HSEM_C1ICR_ISC20_Pos = 0x14
HSEM_C1ICR_ISC20_Msk = 0x100000
HSEM_C1ICR_ISC20 = 0x100000
HSEM_C1ICR_ISC21_Pos = 0x15
HSEM_C1ICR_ISC21_Msk = 0x200000
HSEM_C1ICR_ISC21 = 0x200000
HSEM_C1ICR_ISC22_Pos = 0x16
HSEM_C1ICR_ISC22_Msk = 0x400000
HSEM_C1ICR_ISC22 = 0x400000
HSEM_C1ICR_ISC23_Pos = 0x17
HSEM_C1ICR_ISC23_Msk = 0x800000
HSEM_C1ICR_ISC23 = 0x800000
HSEM_C1ICR_ISC24_Pos = 0x18
HSEM_C1ICR_ISC24_Msk = 0x1000000
HSEM_C1ICR_ISC24 = 0x1000000
HSEM_C1ICR_ISC25_Pos = 0x19
HSEM_C1ICR_ISC25_Msk = 0x2000000
HSEM_C1ICR_ISC25 = 0x2000000
HSEM_C1ICR_ISC26_Pos = 0x1A
HSEM_C1ICR_ISC26_Msk = 0x4000000
HSEM_C1ICR_ISC26 = 0x4000000
HSEM_C1ICR_ISC27_Pos = 0x1B
HSEM_C1ICR_ISC27_Msk = 0x8000000
HSEM_C1ICR_ISC27 = 0x8000000
HSEM_C1ICR_ISC28_Pos = 0x1C
HSEM_C1ICR_ISC28_Msk = 0x10000000
HSEM_C1ICR_ISC28 = 0x10000000
HSEM_C1ICR_ISC29_Pos = 0x1D
HSEM_C1ICR_ISC29_Msk = 0x20000000
HSEM_C1ICR_ISC29 = 0x20000000
HSEM_C1ICR_ISC30_Pos = 0x1E
HSEM_C1ICR_ISC30_Msk = 0x40000000
HSEM_C1ICR_ISC30 = 0x40000000
HSEM_C1ICR_ISC31_Pos = 0x1F
HSEM_C1ICR_ISC31_Msk = 0x80000000
HSEM_C1ICR_ISC31 = 0x80000000
HSEM_C1ISR_ISF0_Pos = 0x0
HSEM_C1ISR_ISF0_Msk = 0x1
HSEM_C1ISR_ISF0 = 0x1
HSEM_C1ISR_ISF1_Pos = 0x1
HSEM_C1ISR_ISF1_Msk = 0x2
HSEM_C1ISR_ISF1 = 0x2
HSEM_C1ISR_ISF2_Pos = 0x2
HSEM_C1ISR_ISF2_Msk = 0x4
HSEM_C1ISR_ISF2 = 0x4
HSEM_C1ISR_ISF3_Pos = 0x3
HSEM_C1ISR_ISF3_Msk = 0x8
HSEM_C1ISR_ISF3 = 0x8
HSEM_C1ISR_ISF4_Pos = 0x4
HSEM_C1ISR_ISF4_Msk = 0x10
HSEM_C1ISR_ISF4 = 0x10
HSEM_C1ISR_ISF5_Pos = 0x5
HSEM_C1ISR_ISF5_Msk = 0x20
HSEM_C1ISR_ISF5 = 0x20
HSEM_C1ISR_ISF6_Pos = 0x6
HSEM_C1ISR_ISF6_Msk = 0x40
HSEM_C1ISR_ISF6 = 0x40
HSEM_C1ISR_ISF7_Pos = 0x7
HSEM_C1ISR_ISF7_Msk = 0x80
HSEM_C1ISR_ISF7 = 0x80
HSEM_C1ISR_ISF8_Pos = 0x8
HSEM_C1ISR_ISF8_Msk = 0x100
HSEM_C1ISR_ISF8 = 0x100
HSEM_C1ISR_ISF9_Pos = 0x9
HSEM_C1ISR_ISF9_Msk = 0x200
HSEM_C1ISR_ISF9 = 0x200
HSEM_C1ISR_ISF10_Pos = 0xA
HSEM_C1ISR_ISF10_Msk = 0x400
HSEM_C1ISR_ISF10 = 0x400
HSEM_C1ISR_ISF11_Pos = 0xB
HSEM_C1ISR_ISF11_Msk = 0x800
HSEM_C1ISR_ISF11 = 0x800
HSEM_C1ISR_ISF12_Pos = 0xC
HSEM_C1ISR_ISF12_Msk = 0x1000
HSEM_C1ISR_ISF12 = 0x1000
HSEM_C1ISR_ISF13_Pos = 0xD
HSEM_C1ISR_ISF13_Msk = 0x2000
HSEM_C1ISR_ISF13 = 0x2000
HSEM_C1ISR_ISF14_Pos = 0xE
HSEM_C1ISR_ISF14_Msk = 0x4000
HSEM_C1ISR_ISF14 = 0x4000
HSEM_C1ISR_ISF15_Pos = 0xF
HSEM_C1ISR_ISF15_Msk = 0x8000
HSEM_C1ISR_ISF15 = 0x8000
HSEM_C1ISR_ISF16_Pos = 0x10
HSEM_C1ISR_ISF16_Msk = 0x10000
HSEM_C1ISR_ISF16 = 0x10000
HSEM_C1ISR_ISF17_Pos = 0x11
HSEM_C1ISR_ISF17_Msk = 0x20000
HSEM_C1ISR_ISF17 = 0x20000
HSEM_C1ISR_ISF18_Pos = 0x12
HSEM_C1ISR_ISF18_Msk = 0x40000
HSEM_C1ISR_ISF18 = 0x40000
HSEM_C1ISR_ISF19_Pos = 0x13
HSEM_C1ISR_ISF19_Msk = 0x80000
HSEM_C1ISR_ISF19 = 0x80000
HSEM_C1ISR_ISF20_Pos = 0x14
HSEM_C1ISR_ISF20_Msk = 0x100000
HSEM_C1ISR_ISF20 = 0x100000
HSEM_C1ISR_ISF21_Pos = 0x15
HSEM_C1ISR_ISF21_Msk = 0x200000
HSEM_C1ISR_ISF21 = 0x200000
HSEM_C1ISR_ISF22_Pos = 0x16
HSEM_C1ISR_ISF22_Msk = 0x400000
HSEM_C1ISR_ISF22 = 0x400000
HSEM_C1ISR_ISF23_Pos = 0x17
HSEM_C1ISR_ISF23_Msk = 0x800000
HSEM_C1ISR_ISF23 = 0x800000
HSEM_C1ISR_ISF24_Pos = 0x18
HSEM_C1ISR_ISF24_Msk = 0x1000000
HSEM_C1ISR_ISF24 = 0x1000000
HSEM_C1ISR_ISF25_Pos = 0x19
HSEM_C1ISR_ISF25_Msk = 0x2000000
HSEM_C1ISR_ISF25 = 0x2000000
HSEM_C1ISR_ISF26_Pos = 0x1A
HSEM_C1ISR_ISF26_Msk = 0x4000000
HSEM_C1ISR_ISF26 = 0x4000000
HSEM_C1ISR_ISF27_Pos = 0x1B
HSEM_C1ISR_ISF27_Msk = 0x8000000
HSEM_C1ISR_ISF27 = 0x8000000
HSEM_C1ISR_ISF28_Pos = 0x1C
HSEM_C1ISR_ISF28_Msk = 0x10000000
HSEM_C1ISR_ISF28 = 0x10000000
HSEM_C1ISR_ISF29_Pos = 0x1D
HSEM_C1ISR_ISF29_Msk = 0x20000000
HSEM_C1ISR_ISF29 = 0x20000000
HSEM_C1ISR_ISF30_Pos = 0x1E
HSEM_C1ISR_ISF30_Msk = 0x40000000
HSEM_C1ISR_ISF30 = 0x40000000
HSEM_C1ISR_ISF31_Pos = 0x1F
HSEM_C1ISR_ISF31_Msk = 0x80000000
HSEM_C1ISR_ISF31 = 0x80000000
HSEM_C1MISR_MISF0_Pos = 0x0
HSEM_C1MISR_MISF0_Msk = 0x1
HSEM_C1MISR_MISF0 = 0x1
HSEM_C1MISR_MISF1_Pos = 0x1
HSEM_C1MISR_MISF1_Msk = 0x2
HSEM_C1MISR_MISF1 = 0x2
HSEM_C1MISR_MISF2_Pos = 0x2
HSEM_C1MISR_MISF2_Msk = 0x4
HSEM_C1MISR_MISF2 = 0x4
HSEM_C1MISR_MISF3_Pos = 0x3
HSEM_C1MISR_MISF3_Msk = 0x8
HSEM_C1MISR_MISF3 = 0x8
HSEM_C1MISR_MISF4_Pos = 0x4
HSEM_C1MISR_MISF4_Msk = 0x10
HSEM_C1MISR_MISF4 = 0x10
HSEM_C1MISR_MISF5_Pos = 0x5
HSEM_C1MISR_MISF5_Msk = 0x20
HSEM_C1MISR_MISF5 = 0x20
HSEM_C1MISR_MISF6_Pos = 0x6
HSEM_C1MISR_MISF6_Msk = 0x40
HSEM_C1MISR_MISF6 = 0x40
HSEM_C1MISR_MISF7_Pos = 0x7
HSEM_C1MISR_MISF7_Msk = 0x80
HSEM_C1MISR_MISF7 = 0x80
HSEM_C1MISR_MISF8_Pos = 0x8
HSEM_C1MISR_MISF8_Msk = 0x100
HSEM_C1MISR_MISF8 = 0x100
HSEM_C1MISR_MISF9_Pos = 0x9
HSEM_C1MISR_MISF9_Msk = 0x200
HSEM_C1MISR_MISF9 = 0x200
HSEM_C1MISR_MISF10_Pos = 0xA
HSEM_C1MISR_MISF10_Msk = 0x400
HSEM_C1MISR_MISF10 = 0x400
HSEM_C1MISR_MISF11_Pos = 0xB
HSEM_C1MISR_MISF11_Msk = 0x800
HSEM_C1MISR_MISF11 = 0x800
HSEM_C1MISR_MISF12_Pos = 0xC
HSEM_C1MISR_MISF12_Msk = 0x1000
HSEM_C1MISR_MISF12 = 0x1000
HSEM_C1MISR_MISF13_Pos = 0xD
HSEM_C1MISR_MISF13_Msk = 0x2000
HSEM_C1MISR_MISF13 = 0x2000
HSEM_C1MISR_MISF14_Pos = 0xE
HSEM_C1MISR_MISF14_Msk = 0x4000
HSEM_C1MISR_MISF14 = 0x4000
HSEM_C1MISR_MISF15_Pos = 0xF
HSEM_C1MISR_MISF15_Msk = 0x8000
HSEM_C1MISR_MISF15 = 0x8000
HSEM_C1MISR_MISF16_Pos = 0x10
HSEM_C1MISR_MISF16_Msk = 0x10000
HSEM_C1MISR_MISF16 = 0x10000
HSEM_C1MISR_MISF17_Pos = 0x11
HSEM_C1MISR_MISF17_Msk = 0x20000
HSEM_C1MISR_MISF17 = 0x20000
HSEM_C1MISR_MISF18_Pos = 0x12
HSEM_C1MISR_MISF18_Msk = 0x40000
HSEM_C1MISR_MISF18 = 0x40000
HSEM_C1MISR_MISF19_Pos = 0x13
HSEM_C1MISR_MISF19_Msk = 0x80000
HSEM_C1MISR_MISF19 = 0x80000
HSEM_C1MISR_MISF20_Pos = 0x14
HSEM_C1MISR_MISF20_Msk = 0x100000
HSEM_C1MISR_MISF20 = 0x100000
HSEM_C1MISR_MISF21_Pos = 0x15
HSEM_C1MISR_MISF21_Msk = 0x200000
HSEM_C1MISR_MISF21 = 0x200000
HSEM_C1MISR_MISF22_Pos = 0x16
HSEM_C1MISR_MISF22_Msk = 0x400000
HSEM_C1MISR_MISF22 = 0x400000
HSEM_C1MISR_MISF23_Pos = 0x17
HSEM_C1MISR_MISF23_Msk = 0x800000
HSEM_C1MISR_MISF23 = 0x800000
HSEM_C1MISR_MISF24_Pos = 0x18
HSEM_C1MISR_MISF24_Msk = 0x1000000
HSEM_C1MISR_MISF24 = 0x1000000
HSEM_C1MISR_MISF25_Pos = 0x19
HSEM_C1MISR_MISF25_Msk = 0x2000000
HSEM_C1MISR_MISF25 = 0x2000000
HSEM_C1MISR_MISF26_Pos = 0x1A
HSEM_C1MISR_MISF26_Msk = 0x4000000
HSEM_C1MISR_MISF26 = 0x4000000
HSEM_C1MISR_MISF27_Pos = 0x1B
HSEM_C1MISR_MISF27_Msk = 0x8000000
HSEM_C1MISR_MISF27 = 0x8000000
HSEM_C1MISR_MISF28_Pos = 0x1C
HSEM_C1MISR_MISF28_Msk = 0x10000000
HSEM_C1MISR_MISF28 = 0x10000000
HSEM_C1MISR_MISF29_Pos = 0x1D
HSEM_C1MISR_MISF29_Msk = 0x20000000
HSEM_C1MISR_MISF29 = 0x20000000
HSEM_C1MISR_MISF30_Pos = 0x1E
HSEM_C1MISR_MISF30_Msk = 0x40000000
HSEM_C1MISR_MISF30 = 0x40000000
HSEM_C1MISR_MISF31_Pos = 0x1F
HSEM_C1MISR_MISF31_Msk = 0x80000000
HSEM_C1MISR_MISF31 = 0x80000000
HSEM_CR_COREID_Pos = 0x8
HSEM_CR_COREID_Msk = 0xFF00
HSEM_CR_COREID = 0xFF00
HSEM_CR_KEY_Pos = 0x10
HSEM_CR_KEY_Msk = 0xFFFF0000
HSEM_CR_KEY = 0xFFFF0000
HSEM_KEYR_KEY_Pos = 0x10
HSEM_KEYR_KEY_Msk = 0xFFFF0000
HSEM_KEYR_KEY = 0xFFFF0000
I2C_CR1_PE_Pos = 0x0
I2C_CR1_PE_Msk = 0x1
I2C_CR1_PE = 0x1
I2C_CR1_TXIE_Pos = 0x1
I2C_CR1_TXIE_Msk = 0x2
I2C_CR1_TXIE = 0x2
I2C_CR1_RXIE_Pos = 0x2
I2C_CR1_RXIE_Msk = 0x4
I2C_CR1_RXIE = 0x4
I2C_CR1_ADDRIE_Pos = 0x3
I2C_CR1_ADDRIE_Msk = 0x8
I2C_CR1_ADDRIE = 0x8
I2C_CR1_NACKIE_Pos = 0x4
I2C_CR1_NACKIE_Msk = 0x10
I2C_CR1_NACKIE = 0x10
I2C_CR1_STOPIE_Pos = 0x5
I2C_CR1_STOPIE_Msk = 0x20
I2C_CR1_STOPIE = 0x20
I2C_CR1_TCIE_Pos = 0x6
I2C_CR1_TCIE_Msk = 0x40
I2C_CR1_TCIE = 0x40
I2C_CR1_ERRIE_Pos = 0x7
I2C_CR1_ERRIE_Msk = 0x80
I2C_CR1_ERRIE = 0x80
I2C_CR1_DNF_Pos = 0x8
I2C_CR1_DNF_Msk = 0xF00
I2C_CR1_DNF = 0xF00
I2C_CR1_ANFOFF_Pos = 0xC
I2C_CR1_ANFOFF_Msk = 0x1000
I2C_CR1_ANFOFF = 0x1000
I2C_CR1_TXDMAEN_Pos = 0xE
I2C_CR1_TXDMAEN_Msk = 0x4000
I2C_CR1_TXDMAEN = 0x4000
I2C_CR1_RXDMAEN_Pos = 0xF
I2C_CR1_RXDMAEN_Msk = 0x8000
I2C_CR1_RXDMAEN = 0x8000
I2C_CR1_SBC_Pos = 0x10
I2C_CR1_SBC_Msk = 0x10000
I2C_CR1_SBC = 0x10000
I2C_CR1_NOSTRETCH_Pos = 0x11
I2C_CR1_NOSTRETCH_Msk = 0x20000
I2C_CR1_NOSTRETCH = 0x20000
I2C_CR1_WUPEN_Pos = 0x12
I2C_CR1_WUPEN_Msk = 0x40000
I2C_CR1_WUPEN = 0x40000
I2C_CR1_GCEN_Pos = 0x13
I2C_CR1_GCEN_Msk = 0x80000
I2C_CR1_GCEN = 0x80000
I2C_CR1_SMBHEN_Pos = 0x14
I2C_CR1_SMBHEN_Msk = 0x100000
I2C_CR1_SMBHEN = 0x100000
I2C_CR1_SMBDEN_Pos = 0x15
I2C_CR1_SMBDEN_Msk = 0x200000
I2C_CR1_SMBDEN = 0x200000
I2C_CR1_ALERTEN_Pos = 0x16
I2C_CR1_ALERTEN_Msk = 0x400000
I2C_CR1_ALERTEN = 0x400000
I2C_CR1_PECEN_Pos = 0x17
I2C_CR1_PECEN_Msk = 0x800000
I2C_CR1_PECEN = 0x800000
I2C_CR2_SADD_Pos = 0x0
I2C_CR2_SADD_Msk = 0x3FF
I2C_CR2_SADD = 0x3FF
I2C_CR2_RD_WRN_Pos = 0xA
I2C_CR2_RD_WRN_Msk = 0x400
I2C_CR2_RD_WRN = 0x400
I2C_CR2_ADD10_Pos = 0xB
I2C_CR2_ADD10_Msk = 0x800
I2C_CR2_ADD10 = 0x800
I2C_CR2_HEAD10R_Pos = 0xC
I2C_CR2_HEAD10R_Msk = 0x1000
I2C_CR2_HEAD10R = 0x1000
I2C_CR2_START_Pos = 0xD
I2C_CR2_START_Msk = 0x2000
I2C_CR2_START = 0x2000
I2C_CR2_STOP_Pos = 0xE
I2C_CR2_STOP_Msk = 0x4000
I2C_CR2_STOP = 0x4000
I2C_CR2_NACK_Pos = 0xF
I2C_CR2_NACK_Msk = 0x8000
I2C_CR2_NACK = 0x8000
I2C_CR2_NBYTES_Pos = 0x10
I2C_CR2_NBYTES_Msk = 0xFF0000
I2C_CR2_NBYTES = 0xFF0000
I2C_CR2_RELOAD_Pos = 0x18
I2C_CR2_RELOAD_Msk = 0x1000000
I2C_CR2_RELOAD = 0x1000000
I2C_CR2_AUTOEND_Pos = 0x19
I2C_CR2_AUTOEND_Msk = 0x2000000
I2C_CR2_AUTOEND = 0x2000000
I2C_CR2_PECBYTE_Pos = 0x1A
I2C_CR2_PECBYTE_Msk = 0x4000000
I2C_CR2_PECBYTE = 0x4000000
I2C_OAR1_OA1_Pos = 0x0
I2C_OAR1_OA1_Msk = 0x3FF
I2C_OAR1_OA1 = 0x3FF
I2C_OAR1_OA1MODE_Pos = 0xA
I2C_OAR1_OA1MODE_Msk = 0x400
I2C_OAR1_OA1MODE = 0x400
I2C_OAR1_OA1EN_Pos = 0xF
I2C_OAR1_OA1EN_Msk = 0x8000
I2C_OAR1_OA1EN = 0x8000
I2C_OAR2_OA2_Pos = 0x1
I2C_OAR2_OA2_Msk = 0xFE
I2C_OAR2_OA2 = 0xFE
I2C_OAR2_OA2MSK_Pos = 0x8
I2C_OAR2_OA2MSK_Msk = 0x700
I2C_OAR2_OA2MSK = 0x700
I2C_OAR2_OA2NOMASK = 0x0
I2C_OAR2_OA2MASK01_Pos = 0x8
I2C_OAR2_OA2MASK01_Msk = 0x100
I2C_OAR2_OA2MASK01 = 0x100
I2C_OAR2_OA2MASK02_Pos = 0x9
I2C_OAR2_OA2MASK02_Msk = 0x200
I2C_OAR2_OA2MASK02 = 0x200
I2C_OAR2_OA2MASK03_Pos = 0x8
I2C_OAR2_OA2MASK03_Msk = 0x300
I2C_OAR2_OA2MASK03 = 0x300
I2C_OAR2_OA2MASK04_Pos = 0xA
I2C_OAR2_OA2MASK04_Msk = 0x400
I2C_OAR2_OA2MASK04 = 0x400
I2C_OAR2_OA2MASK05_Pos = 0x8
I2C_OAR2_OA2MASK05_Msk = 0x500
I2C_OAR2_OA2MASK05 = 0x500
I2C_OAR2_OA2MASK06_Pos = 0x9
I2C_OAR2_OA2MASK06_Msk = 0x600
I2C_OAR2_OA2MASK06 = 0x600
I2C_OAR2_OA2MASK07_Pos = 0x8
I2C_OAR2_OA2MASK07_Msk = 0x700
I2C_OAR2_OA2MASK07 = 0x700
I2C_OAR2_OA2EN_Pos = 0xF
I2C_OAR2_OA2EN_Msk = 0x8000
I2C_OAR2_OA2EN = 0x8000
I2C_TIMINGR_SCLL_Pos = 0x0
I2C_TIMINGR_SCLL_Msk = 0xFF
I2C_TIMINGR_SCLL = 0xFF
I2C_TIMINGR_SCLH_Pos = 0x8
I2C_TIMINGR_SCLH_Msk = 0xFF00
I2C_TIMINGR_SCLH = 0xFF00
I2C_TIMINGR_SDADEL_Pos = 0x10
I2C_TIMINGR_SDADEL_Msk = 0xF0000
I2C_TIMINGR_SDADEL = 0xF0000
I2C_TIMINGR_SCLDEL_Pos = 0x14
I2C_TIMINGR_SCLDEL_Msk = 0xF00000
I2C_TIMINGR_SCLDEL = 0xF00000
I2C_TIMINGR_PRESC_Pos = 0x1C
I2C_TIMINGR_PRESC_Msk = 0xF0000000
I2C_TIMINGR_PRESC = 0xF0000000
I2C_TIMEOUTR_TIMEOUTA_Pos = 0x0
I2C_TIMEOUTR_TIMEOUTA_Msk = 0xFFF
I2C_TIMEOUTR_TIMEOUTA = 0xFFF
I2C_TIMEOUTR_TIDLE_Pos = 0xC
I2C_TIMEOUTR_TIDLE_Msk = 0x1000
I2C_TIMEOUTR_TIDLE = 0x1000
I2C_TIMEOUTR_TIMOUTEN_Pos = 0xF
I2C_TIMEOUTR_TIMOUTEN_Msk = 0x8000
I2C_TIMEOUTR_TIMOUTEN = 0x8000
I2C_TIMEOUTR_TIMEOUTB_Pos = 0x10
I2C_TIMEOUTR_TIMEOUTB_Msk = 0xFFF0000
I2C_TIMEOUTR_TIMEOUTB = 0xFFF0000
I2C_TIMEOUTR_TEXTEN_Pos = 0x1F
I2C_TIMEOUTR_TEXTEN_Msk = 0x80000000
I2C_TIMEOUTR_TEXTEN = 0x80000000
I2C_ISR_TXE_Pos = 0x0
I2C_ISR_TXE_Msk = 0x1
I2C_ISR_TXE = 0x1
I2C_ISR_TXIS_Pos = 0x1
I2C_ISR_TXIS_Msk = 0x2
I2C_ISR_TXIS = 0x2
I2C_ISR_RXNE_Pos = 0x2
I2C_ISR_RXNE_Msk = 0x4
I2C_ISR_RXNE = 0x4
I2C_ISR_ADDR_Pos = 0x3
I2C_ISR_ADDR_Msk = 0x8
I2C_ISR_ADDR = 0x8
I2C_ISR_NACKF_Pos = 0x4
I2C_ISR_NACKF_Msk = 0x10
I2C_ISR_NACKF = 0x10
I2C_ISR_STOPF_Pos = 0x5
I2C_ISR_STOPF_Msk = 0x20
I2C_ISR_STOPF = 0x20
I2C_ISR_TC_Pos = 0x6
I2C_ISR_TC_Msk = 0x40
I2C_ISR_TC = 0x40
I2C_ISR_TCR_Pos = 0x7
I2C_ISR_TCR_Msk = 0x80
I2C_ISR_TCR = 0x80
I2C_ISR_BERR_Pos = 0x8
I2C_ISR_BERR_Msk = 0x100
I2C_ISR_BERR = 0x100
I2C_ISR_ARLO_Pos = 0x9
I2C_ISR_ARLO_Msk = 0x200
I2C_ISR_ARLO = 0x200
I2C_ISR_OVR_Pos = 0xA
I2C_ISR_OVR_Msk = 0x400
I2C_ISR_OVR = 0x400
I2C_ISR_PECERR_Pos = 0xB
I2C_ISR_PECERR_Msk = 0x800
I2C_ISR_PECERR = 0x800
I2C_ISR_TIMEOUT_Pos = 0xC
I2C_ISR_TIMEOUT_Msk = 0x1000
I2C_ISR_TIMEOUT = 0x1000
I2C_ISR_ALERT_Pos = 0xD
I2C_ISR_ALERT_Msk = 0x2000
I2C_ISR_ALERT = 0x2000
I2C_ISR_BUSY_Pos = 0xF
I2C_ISR_BUSY_Msk = 0x8000
I2C_ISR_BUSY = 0x8000
I2C_ISR_DIR_Pos = 0x10
I2C_ISR_DIR_Msk = 0x10000
I2C_ISR_DIR = 0x10000
I2C_ISR_ADDCODE_Pos = 0x11
I2C_ISR_ADDCODE_Msk = 0xFE0000
I2C_ISR_ADDCODE = 0xFE0000
I2C_ICR_ADDRCF_Pos = 0x3
I2C_ICR_ADDRCF_Msk = 0x8
I2C_ICR_ADDRCF = 0x8
I2C_ICR_NACKCF_Pos = 0x4
I2C_ICR_NACKCF_Msk = 0x10
I2C_ICR_NACKCF = 0x10
I2C_ICR_STOPCF_Pos = 0x5
I2C_ICR_STOPCF_Msk = 0x20
I2C_ICR_STOPCF = 0x20
I2C_ICR_BERRCF_Pos = 0x8
I2C_ICR_BERRCF_Msk = 0x100
I2C_ICR_BERRCF = 0x100
I2C_ICR_ARLOCF_Pos = 0x9
I2C_ICR_ARLOCF_Msk = 0x200
I2C_ICR_ARLOCF = 0x200
I2C_ICR_OVRCF_Pos = 0xA
I2C_ICR_OVRCF_Msk = 0x400
I2C_ICR_OVRCF = 0x400
I2C_ICR_PECCF_Pos = 0xB
I2C_ICR_PECCF_Msk = 0x800
I2C_ICR_PECCF = 0x800
I2C_ICR_TIMOUTCF_Pos = 0xC
I2C_ICR_TIMOUTCF_Msk = 0x1000
I2C_ICR_TIMOUTCF = 0x1000
I2C_ICR_ALERTCF_Pos = 0xD
I2C_ICR_ALERTCF_Msk = 0x2000
I2C_ICR_ALERTCF = 0x2000
I2C_PECR_PEC_Pos = 0x0
I2C_PECR_PEC_Msk = 0xFF
I2C_PECR_PEC = 0xFF
I2C_RXDR_RXDATA_Pos = 0x0
I2C_RXDR_RXDATA_Msk = 0xFF
I2C_RXDR_RXDATA = 0xFF
I2C_TXDR_TXDATA_Pos = 0x0
I2C_TXDR_TXDATA_Msk = 0xFF
I2C_TXDR_TXDATA = 0xFF
IWDG_KR_KEY_Pos = 0x0
IWDG_KR_KEY_Msk = 0xFFFF
IWDG_KR_KEY = 0xFFFF
IWDG_PR_PR_Pos = 0x0
IWDG_PR_PR_Msk = 0x7
IWDG_PR_PR = 0x7
IWDG_PR_PR_0 = 0x1
IWDG_PR_PR_1 = 0x2
IWDG_PR_PR_2 = 0x4
IWDG_RLR_RL_Pos = 0x0
IWDG_RLR_RL_Msk = 0xFFF
IWDG_RLR_RL = 0xFFF
IWDG_SR_PVU_Pos = 0x0
IWDG_SR_PVU_Msk = 0x1
IWDG_SR_PVU = 0x1
IWDG_SR_RVU_Pos = 0x1
IWDG_SR_RVU_Msk = 0x2
IWDG_SR_RVU = 0x2
IWDG_SR_WVU_Pos = 0x2
IWDG_SR_WVU_Msk = 0x4
IWDG_SR_WVU = 0x4
IWDG_WINR_WIN_Pos = 0x0
IWDG_WINR_WIN_Msk = 0xFFF
IWDG_WINR_WIN = 0xFFF
MDMA_GISR0_GIF0_Pos = 0x0
MDMA_GISR0_GIF0_Msk = 0x1
MDMA_GISR0_GIF0 = 0x1
MDMA_GISR0_GIF1_Pos = 0x1
MDMA_GISR0_GIF1_Msk = 0x2
MDMA_GISR0_GIF1 = 0x2
MDMA_GISR0_GIF2_Pos = 0x2
MDMA_GISR0_GIF2_Msk = 0x4
MDMA_GISR0_GIF2 = 0x4
MDMA_GISR0_GIF3_Pos = 0x3
MDMA_GISR0_GIF3_Msk = 0x8
MDMA_GISR0_GIF3 = 0x8
MDMA_GISR0_GIF4_Pos = 0x4
MDMA_GISR0_GIF4_Msk = 0x10
MDMA_GISR0_GIF4 = 0x10
MDMA_GISR0_GIF5_Pos = 0x5
MDMA_GISR0_GIF5_Msk = 0x20
MDMA_GISR0_GIF5 = 0x20
MDMA_GISR0_GIF6_Pos = 0x6
MDMA_GISR0_GIF6_Msk = 0x40
MDMA_GISR0_GIF6 = 0x40
MDMA_GISR0_GIF7_Pos = 0x7
MDMA_GISR0_GIF7_Msk = 0x80
MDMA_GISR0_GIF7 = 0x80
MDMA_GISR0_GIF8_Pos = 0x8
MDMA_GISR0_GIF8_Msk = 0x100
MDMA_GISR0_GIF8 = 0x100
MDMA_GISR0_GIF9_Pos = 0x9
MDMA_GISR0_GIF9_Msk = 0x200
MDMA_GISR0_GIF9 = 0x200
MDMA_GISR0_GIF10_Pos = 0xA
MDMA_GISR0_GIF10_Msk = 0x400
MDMA_GISR0_GIF10 = 0x400
MDMA_GISR0_GIF11_Pos = 0xB
MDMA_GISR0_GIF11_Msk = 0x800
MDMA_GISR0_GIF11 = 0x800
MDMA_GISR0_GIF12_Pos = 0xC
MDMA_GISR0_GIF12_Msk = 0x1000
MDMA_GISR0_GIF12 = 0x1000
MDMA_GISR0_GIF13_Pos = 0xD
MDMA_GISR0_GIF13_Msk = 0x2000
MDMA_GISR0_GIF13 = 0x2000
MDMA_GISR0_GIF14_Pos = 0xE
MDMA_GISR0_GIF14_Msk = 0x4000
MDMA_GISR0_GIF14 = 0x4000
MDMA_GISR0_GIF15_Pos = 0xF
MDMA_GISR0_GIF15_Msk = 0x8000
MDMA_GISR0_GIF15 = 0x8000
MDMA_CISR_TEIF_Pos = 0x0
MDMA_CISR_TEIF_Msk = 0x1
MDMA_CISR_TEIF = 0x1
MDMA_CISR_CTCIF_Pos = 0x1
MDMA_CISR_CTCIF_Msk = 0x2
MDMA_CISR_CTCIF = 0x2
MDMA_CISR_BRTIF_Pos = 0x2
MDMA_CISR_BRTIF_Msk = 0x4
MDMA_CISR_BRTIF = 0x4
MDMA_CISR_BTIF_Pos = 0x3
MDMA_CISR_BTIF_Msk = 0x8
MDMA_CISR_BTIF = 0x8
MDMA_CISR_TCIF_Pos = 0x4
MDMA_CISR_TCIF_Msk = 0x10
MDMA_CISR_TCIF = 0x10
MDMA_CISR_CRQA_Pos = 0x10
MDMA_CISR_CRQA_Msk = 0x10000
MDMA_CISR_CRQA = 0x10000
MDMA_CIFCR_CTEIF_Pos = 0x0
MDMA_CIFCR_CTEIF_Msk = 0x1
MDMA_CIFCR_CTEIF = 0x1
MDMA_CIFCR_CCTCIF_Pos = 0x1
MDMA_CIFCR_CCTCIF_Msk = 0x2
MDMA_CIFCR_CCTCIF = 0x2
MDMA_CIFCR_CBRTIF_Pos = 0x2
MDMA_CIFCR_CBRTIF_Msk = 0x4
MDMA_CIFCR_CBRTIF = 0x4
MDMA_CIFCR_CBTIF_Pos = 0x3
MDMA_CIFCR_CBTIF_Msk = 0x8
MDMA_CIFCR_CBTIF = 0x8
MDMA_CIFCR_CLTCIF_Pos = 0x4
MDMA_CIFCR_CLTCIF_Msk = 0x10
MDMA_CIFCR_CLTCIF = 0x10
MDMA_CESR_TEA_Pos = 0x0
MDMA_CESR_TEA_Msk = 0x7F
MDMA_CESR_TEA = 0x7F
MDMA_CESR_TED_Pos = 0x7
MDMA_CESR_TED_Msk = 0x80
MDMA_CESR_TED = 0x80
MDMA_CESR_TELD_Pos = 0x8
MDMA_CESR_TELD_Msk = 0x100
MDMA_CESR_TELD = 0x100
MDMA_CESR_TEMD_Pos = 0x9
MDMA_CESR_TEMD_Msk = 0x200
MDMA_CESR_TEMD = 0x200
MDMA_CESR_ASE_Pos = 0xA
MDMA_CESR_ASE_Msk = 0x400
MDMA_CESR_ASE = 0x400
MDMA_CESR_BSE_Pos = 0xB
MDMA_CESR_BSE_Msk = 0x800
MDMA_CESR_BSE = 0x800
MDMA_CCR_EN_Pos = 0x0
MDMA_CCR_EN_Msk = 0x1
MDMA_CCR_EN = 0x1
MDMA_CCR_TEIE_Pos = 0x1
MDMA_CCR_TEIE_Msk = 0x2
MDMA_CCR_TEIE = 0x2
MDMA_CCR_CTCIE_Pos = 0x2
MDMA_CCR_CTCIE_Msk = 0x4
MDMA_CCR_CTCIE = 0x4
MDMA_CCR_BRTIE_Pos = 0x3
MDMA_CCR_BRTIE_Msk = 0x8
MDMA_CCR_BRTIE = 0x8
MDMA_CCR_BTIE_Pos = 0x4
MDMA_CCR_BTIE_Msk = 0x10
MDMA_CCR_BTIE = 0x10
MDMA_CCR_TCIE_Pos = 0x5
MDMA_CCR_TCIE_Msk = 0x20
MDMA_CCR_TCIE = 0x20
MDMA_CCR_PL_Pos = 0x6
MDMA_CCR_PL_Msk = 0xC0
MDMA_CCR_PL = 0xC0
MDMA_CCR_PL_0 = 0x40
MDMA_CCR_PL_1 = 0x80
MDMA_CCR_BEX_Pos = 0xC
MDMA_CCR_BEX_Msk = 0x1000
MDMA_CCR_BEX = 0x1000
MDMA_CCR_HEX_Pos = 0xD
MDMA_CCR_HEX_Msk = 0x2000
MDMA_CCR_HEX = 0x2000
MDMA_CCR_WEX_Pos = 0xE
MDMA_CCR_WEX_Msk = 0x4000
MDMA_CCR_WEX = 0x4000
MDMA_CCR_SWRQ_Pos = 0x10
MDMA_CCR_SWRQ_Msk = 0x10000
MDMA_CCR_SWRQ = 0x10000
MDMA_CTCR_SINC_Pos = 0x0
MDMA_CTCR_SINC_Msk = 0x3
MDMA_CTCR_SINC = 0x3
MDMA_CTCR_SINC_0 = 0x1
MDMA_CTCR_SINC_1 = 0x2
MDMA_CTCR_DINC_Pos = 0x2
MDMA_CTCR_DINC_Msk = 0xC
MDMA_CTCR_DINC = 0xC
MDMA_CTCR_DINC_0 = 0x4
MDMA_CTCR_DINC_1 = 0x8
MDMA_CTCR_SSIZE_Pos = 0x4
MDMA_CTCR_SSIZE_Msk = 0x30
MDMA_CTCR_SSIZE = 0x30
MDMA_CTCR_SSIZE_0 = 0x10
MDMA_CTCR_SSIZE_1 = 0x20
MDMA_CTCR_DSIZE_Pos = 0x6
MDMA_CTCR_DSIZE_Msk = 0xC0
MDMA_CTCR_DSIZE = 0xC0
MDMA_CTCR_DSIZE_0 = 0x40
MDMA_CTCR_DSIZE_1 = 0x80
MDMA_CTCR_SINCOS_Pos = 0x8
MDMA_CTCR_SINCOS_Msk = 0x300
MDMA_CTCR_SINCOS = 0x300
MDMA_CTCR_SINCOS_0 = 0x100
MDMA_CTCR_SINCOS_1 = 0x200
MDMA_CTCR_DINCOS_Pos = 0xA
MDMA_CTCR_DINCOS_Msk = 0xC00
MDMA_CTCR_DINCOS = 0xC00
MDMA_CTCR_DINCOS_0 = 0x400
MDMA_CTCR_DINCOS_1 = 0x800
MDMA_CTCR_SBURST_Pos = 0xC
MDMA_CTCR_SBURST_Msk = 0x7000
MDMA_CTCR_SBURST = 0x7000
MDMA_CTCR_SBURST_0 = 0x1000
MDMA_CTCR_SBURST_1 = 0x2000
MDMA_CTCR_SBURST_2 = 0x4000
MDMA_CTCR_DBURST_Pos = 0xF
MDMA_CTCR_DBURST_Msk = 0x38000
MDMA_CTCR_DBURST = 0x38000
MDMA_CTCR_DBURST_0 = 0x8000
MDMA_CTCR_DBURST_1 = 0x10000
MDMA_CTCR_DBURST_2 = 0x20000
MDMA_CTCR_TLEN_Pos = 0x12
MDMA_CTCR_TLEN_Msk = 0x1FC0000
MDMA_CTCR_TLEN = 0x1FC0000
MDMA_CTCR_PKE_Pos = 0x19
MDMA_CTCR_PKE_Msk = 0x2000000
MDMA_CTCR_PKE = 0x2000000
MDMA_CTCR_PAM_Pos = 0x1A
MDMA_CTCR_PAM_Msk = 0xC000000
MDMA_CTCR_PAM = 0xC000000
MDMA_CTCR_PAM_0 = 0x4000000
MDMA_CTCR_PAM_1 = 0x8000000
MDMA_CTCR_TRGM_Pos = 0x1C
MDMA_CTCR_TRGM_Msk = 0x30000000
MDMA_CTCR_TRGM = 0x30000000
MDMA_CTCR_TRGM_0 = 0x10000000
MDMA_CTCR_TRGM_1 = 0x20000000
MDMA_CTCR_SWRM_Pos = 0x1E
MDMA_CTCR_SWRM_Msk = 0x40000000
MDMA_CTCR_SWRM = 0x40000000
MDMA_CTCR_BWM_Pos = 0x1F
MDMA_CTCR_BWM_Msk = 0x80000000
MDMA_CTCR_BWM = 0x80000000
MDMA_CBNDTR_BNDT_Pos = 0x0
MDMA_CBNDTR_BNDT_Msk = 0x1FFFF
MDMA_CBNDTR_BNDT = 0x1FFFF
MDMA_CBNDTR_BRSUM_Pos = 0x12
MDMA_CBNDTR_BRSUM_Msk = 0x40000
MDMA_CBNDTR_BRSUM = 0x40000
MDMA_CBNDTR_BRDUM_Pos = 0x13
MDMA_CBNDTR_BRDUM_Msk = 0x80000
MDMA_CBNDTR_BRDUM = 0x80000
MDMA_CBNDTR_BRC_Pos = 0x14
MDMA_CBNDTR_BRC_Msk = 0xFFF00000
MDMA_CBNDTR_BRC = 0xFFF00000
MDMA_CSAR_SAR_Pos = 0x0
MDMA_CSAR_SAR_Msk = 0xFFFFFFFF
MDMA_CSAR_SAR = 0xFFFFFFFF
MDMA_CDAR_DAR_Pos = 0x0
MDMA_CDAR_DAR_Msk = 0xFFFFFFFF
MDMA_CDAR_DAR = 0xFFFFFFFF
MDMA_CBRUR_SUV_Pos = 0x0
MDMA_CBRUR_SUV_Msk = 0xFFFF
MDMA_CBRUR_SUV = 0xFFFF
MDMA_CBRUR_DUV_Pos = 0x10
MDMA_CBRUR_DUV_Msk = 0xFFFF0000
MDMA_CBRUR_DUV = 0xFFFF0000
MDMA_CLAR_LAR_Pos = 0x0
MDMA_CLAR_LAR_Msk = 0xFFFFFFFF
MDMA_CLAR_LAR = 0xFFFFFFFF
MDMA_CTBR_TSEL_Pos = 0x0
MDMA_CTBR_TSEL_Msk = 0xFF
MDMA_CTBR_TSEL = 0xFF
MDMA_CTBR_SBUS_Pos = 0x10
MDMA_CTBR_SBUS_Msk = 0x10000
MDMA_CTBR_SBUS = 0x10000
MDMA_CTBR_DBUS_Pos = 0x11
MDMA_CTBR_DBUS_Msk = 0x20000
MDMA_CTBR_DBUS = 0x20000
MDMA_CMAR_MAR_Pos = 0x0
MDMA_CMAR_MAR_Msk = 0xFFFFFFFF
MDMA_CMAR_MAR = 0xFFFFFFFF
MDMA_CMDR_MDR_Pos = 0x0
MDMA_CMDR_MDR_Msk = 0xFFFFFFFF
MDMA_CMDR_MDR = 0xFFFFFFFF
OPAMP_CSR_OPAMPxEN_Pos = 0x0
OPAMP_CSR_OPAMPxEN_Msk = 0x1
OPAMP_CSR_OPAMPxEN = 0x1
OPAMP_CSR_FORCEVP_Pos = 0x1
OPAMP_CSR_FORCEVP_Msk = 0x2
OPAMP_CSR_FORCEVP = 0x2
OPAMP_CSR_VPSEL_Pos = 0x2
OPAMP_CSR_VPSEL_Msk = 0xC
OPAMP_CSR_VPSEL = 0xC
OPAMP_CSR_VPSEL_0 = 0x4
OPAMP_CSR_VPSEL_1 = 0x8
OPAMP_CSR_VMSEL_Pos = 0x5
OPAMP_CSR_VMSEL_Msk = 0x60
OPAMP_CSR_VMSEL = 0x60
OPAMP_CSR_VMSEL_0 = 0x20
OPAMP_CSR_VMSEL_1 = 0x40
OPAMP_CSR_OPAHSM_Pos = 0x8
OPAMP_CSR_OPAHSM_Msk = 0x100
OPAMP_CSR_OPAHSM = 0x100
OPAMP_CSR_CALON_Pos = 0xB
OPAMP_CSR_CALON_Msk = 0x800
OPAMP_CSR_CALON = 0x800
OPAMP_CSR_CALSEL_Pos = 0xC
OPAMP_CSR_CALSEL_Msk = 0x3000
OPAMP_CSR_CALSEL = 0x3000
OPAMP_CSR_CALSEL_0 = 0x1000
OPAMP_CSR_CALSEL_1 = 0x2000
OPAMP_CSR_PGGAIN_Pos = 0xE
OPAMP_CSR_PGGAIN_Msk = 0x3C000
OPAMP_CSR_PGGAIN = 0x3C000
OPAMP_CSR_PGGAIN_0 = 0x4000
OPAMP_CSR_PGGAIN_1 = 0x8000
OPAMP_CSR_PGGAIN_2 = 0x10000
OPAMP_CSR_PGGAIN_3 = 0x20000
OPAMP_CSR_USERTRIM_Pos = 0x12
OPAMP_CSR_USERTRIM_Msk = 0x40000
OPAMP_CSR_USERTRIM = 0x40000
OPAMP_CSR_TSTREF_Pos = 0x1D
OPAMP_CSR_TSTREF_Msk = 0x20000000
OPAMP_CSR_TSTREF = 0x20000000
OPAMP_CSR_CALOUT_Pos = 0x1E
OPAMP_CSR_CALOUT_Msk = 0x40000000
OPAMP_CSR_CALOUT = 0x40000000
OPAMP1_CSR_OPAEN_Pos = 0x0
OPAMP1_CSR_OPAEN_Msk = 0x1
OPAMP1_CSR_OPAEN = 0x1
OPAMP1_CSR_FORCEVP_Pos = 0x1
OPAMP1_CSR_FORCEVP_Msk = 0x2
OPAMP1_CSR_FORCEVP = 0x2
OPAMP1_CSR_VPSEL_Pos = 0x2
OPAMP1_CSR_VPSEL_Msk = 0xC
OPAMP1_CSR_VPSEL = 0xC
OPAMP1_CSR_VPSEL_0 = 0x4
OPAMP1_CSR_VPSEL_1 = 0x8
OPAMP1_CSR_VMSEL_Pos = 0x5
OPAMP1_CSR_VMSEL_Msk = 0x60
OPAMP1_CSR_VMSEL = 0x60
OPAMP1_CSR_VMSEL_0 = 0x20
OPAMP1_CSR_VMSEL_1 = 0x40
OPAMP1_CSR_OPAHSM_Pos = 0x8
OPAMP1_CSR_OPAHSM_Msk = 0x100
OPAMP1_CSR_OPAHSM = 0x100
OPAMP1_CSR_CALON_Pos = 0xB
OPAMP1_CSR_CALON_Msk = 0x800
OPAMP1_CSR_CALON = 0x800
OPAMP1_CSR_CALSEL_Pos = 0xC
OPAMP1_CSR_CALSEL_Msk = 0x3000
OPAMP1_CSR_CALSEL = 0x3000
OPAMP1_CSR_CALSEL_0 = 0x1000
OPAMP1_CSR_CALSEL_1 = 0x2000
OPAMP1_CSR_PGGAIN_Pos = 0xE
OPAMP1_CSR_PGGAIN_Msk = 0x3C000
OPAMP1_CSR_PGGAIN = 0x3C000
OPAMP1_CSR_PGGAIN_0 = 0x4000
OPAMP1_CSR_PGGAIN_1 = 0x8000
OPAMP1_CSR_PGGAIN_2 = 0x10000
OPAMP1_CSR_PGGAIN_3 = 0x20000
OPAMP1_CSR_USERTRIM_Pos = 0x12
OPAMP1_CSR_USERTRIM_Msk = 0x40000
OPAMP1_CSR_USERTRIM = 0x40000
OPAMP1_CSR_TSTREF_Pos = 0x1D
OPAMP1_CSR_TSTREF_Msk = 0x20000000
OPAMP1_CSR_TSTREF = 0x20000000
OPAMP1_CSR_CALOUT_Pos = 0x1E
OPAMP1_CSR_CALOUT_Msk = 0x40000000
OPAMP1_CSR_CALOUT = 0x40000000
OPAMP2_CSR_OPAEN_Pos = 0x0
OPAMP2_CSR_OPAEN_Msk = 0x1
OPAMP2_CSR_OPAEN = 0x1
OPAMP2_CSR_FORCEVP_Pos = 0x1
OPAMP2_CSR_FORCEVP_Msk = 0x2
OPAMP2_CSR_FORCEVP = 0x2
OPAMP2_CSR_VPSEL_Pos = 0x2
OPAMP2_CSR_VPSEL_Msk = 0xC
OPAMP2_CSR_VPSEL = 0xC
OPAMP2_CSR_VPSEL_0 = 0x4
OPAMP2_CSR_VPSEL_1 = 0x8
OPAMP2_CSR_VMSEL_Pos = 0x5
OPAMP2_CSR_VMSEL_Msk = 0x60
OPAMP2_CSR_VMSEL = 0x60
OPAMP2_CSR_VMSEL_0 = 0x20
OPAMP2_CSR_VMSEL_1 = 0x40
OPAMP2_CSR_OPAHSM_Pos = 0x8
OPAMP2_CSR_OPAHSM_Msk = 0x100
OPAMP2_CSR_OPAHSM = 0x100
OPAMP2_CSR_CALON_Pos = 0xB
OPAMP2_CSR_CALON_Msk = 0x800
OPAMP2_CSR_CALON = 0x800
OPAMP2_CSR_CALSEL_Pos = 0xC
OPAMP2_CSR_CALSEL_Msk = 0x3000
OPAMP2_CSR_CALSEL = 0x3000
OPAMP2_CSR_CALSEL_0 = 0x1000
OPAMP2_CSR_CALSEL_1 = 0x2000
OPAMP2_CSR_PGGAIN_Pos = 0xE
OPAMP2_CSR_PGGAIN_Msk = 0x3C000
OPAMP2_CSR_PGGAIN = 0x3C000
OPAMP2_CSR_PGGAIN_0 = 0x4000
OPAMP2_CSR_PGGAIN_1 = 0x8000
OPAMP2_CSR_PGGAIN_2 = 0x10000
OPAMP2_CSR_PGGAIN_3 = 0x20000
OPAMP2_CSR_USERTRIM_Pos = 0x12
OPAMP2_CSR_USERTRIM_Msk = 0x40000
OPAMP2_CSR_USERTRIM = 0x40000
OPAMP2_CSR_TSTREF_Pos = 0x1D
OPAMP2_CSR_TSTREF_Msk = 0x20000000
OPAMP2_CSR_TSTREF = 0x20000000
OPAMP2_CSR_CALOUT_Pos = 0x1E
OPAMP2_CSR_CALOUT_Msk = 0x40000000
OPAMP2_CSR_CALOUT = 0x40000000
OPAMP_OTR_TRIMOFFSETN_Pos = 0x0
OPAMP_OTR_TRIMOFFSETN_Msk = 0x1F
OPAMP_OTR_TRIMOFFSETN = 0x1F
OPAMP_OTR_TRIMOFFSETP_Pos = 0x8
OPAMP_OTR_TRIMOFFSETP_Msk = 0x1F00
OPAMP_OTR_TRIMOFFSETP = 0x1F00
OPAMP1_OTR_TRIMOFFSETN_Pos = 0x0
OPAMP1_OTR_TRIMOFFSETN_Msk = 0x1F
OPAMP1_OTR_TRIMOFFSETN = 0x1F
OPAMP1_OTR_TRIMOFFSETP_Pos = 0x8
OPAMP1_OTR_TRIMOFFSETP_Msk = 0x1F00
OPAMP1_OTR_TRIMOFFSETP = 0x1F00
OPAMP2_OTR_TRIMOFFSETN_Pos = 0x0
OPAMP2_OTR_TRIMOFFSETN_Msk = 0x1F
OPAMP2_OTR_TRIMOFFSETN = 0x1F
OPAMP2_OTR_TRIMOFFSETP_Pos = 0x8
OPAMP2_OTR_TRIMOFFSETP_Msk = 0x1F00
OPAMP2_OTR_TRIMOFFSETP = 0x1F00
OPAMP_HSOTR_TRIMHSOFFSETN_Pos = 0x0
OPAMP_HSOTR_TRIMHSOFFSETN_Msk = 0x1F
OPAMP_HSOTR_TRIMHSOFFSETN = 0x1F
OPAMP_HSOTR_TRIMHSOFFSETP_Pos = 0x8
OPAMP_HSOTR_TRIMHSOFFSETP_Msk = 0x1F00
OPAMP_HSOTR_TRIMHSOFFSETP = 0x1F00
OPAMP1_HSOTR_TRIMHSOFFSETN_Pos = 0x0
OPAMP1_HSOTR_TRIMHSOFFSETN_Msk = 0x1F
OPAMP1_HSOTR_TRIMHSOFFSETN = 0x1F
OPAMP1_HSOTR_TRIMHSOFFSETP_Pos = 0x8
OPAMP1_HSOTR_TRIMHSOFFSETP_Msk = 0x1F00
OPAMP1_HSOTR_TRIMHSOFFSETP = 0x1F00
OPAMP2_HSOTR_TRIMHSOFFSETN_Pos = 0x0
OPAMP2_HSOTR_TRIMHSOFFSETN_Msk = 0x1F
OPAMP2_HSOTR_TRIMHSOFFSETN = 0x1F
OPAMP2_HSOTR_TRIMHSOFFSETP_Pos = 0x8
OPAMP2_HSOTR_TRIMHSOFFSETP_Msk = 0x1F00
OPAMP2_HSOTR_TRIMHSOFFSETP = 0x1F00
POWER_DOMAINS_NUMBER = 0x3
PWR_CR1_ALS_Pos = 0x11
PWR_CR1_ALS_Msk = 0x60000
PWR_CR1_ALS = 0x60000
PWR_CR1_ALS_0 = 0x20000
PWR_CR1_ALS_1 = 0x40000
PWR_CR1_AVDEN_Pos = 0x10
PWR_CR1_AVDEN_Msk = 0x10000
PWR_CR1_AVDEN = 0x10000
PWR_CR1_SVOS_Pos = 0xE
PWR_CR1_SVOS_Msk = 0xC000
PWR_CR1_SVOS = 0xC000
PWR_CR1_SVOS_0 = 0x4000
PWR_CR1_SVOS_1 = 0x8000
PWR_CR1_FLPS_Pos = 0x9
PWR_CR1_FLPS_Msk = 0x200
PWR_CR1_FLPS = 0x200
PWR_CR1_DBP_Pos = 0x8
PWR_CR1_DBP_Msk = 0x100
PWR_CR1_DBP = 0x100
PWR_CR1_PLS_Pos = 0x5
PWR_CR1_PLS_Msk = 0xE0
PWR_CR1_PLS = 0xE0
PWR_CR1_PLS_0 = 0x20
PWR_CR1_PLS_1 = 0x40
PWR_CR1_PLS_2 = 0x80
PWR_CR1_PVDEN_Pos = 0x4
PWR_CR1_PVDEN_Msk = 0x10
PWR_CR1_PVDEN = 0x10
PWR_CR1_LPDS_Pos = 0x0
PWR_CR1_LPDS_Msk = 0x1
PWR_CR1_LPDS = 0x1
PWR_CR1_PLS_LEV0 = 0x0
PWR_CR1_PLS_LEV1_Pos = 0x5
PWR_CR1_PLS_LEV1_Msk = 0x20
PWR_CR1_PLS_LEV1 = 0x20
PWR_CR1_PLS_LEV2_Pos = 0x6
PWR_CR1_PLS_LEV2_Msk = 0x40
PWR_CR1_PLS_LEV2 = 0x40
PWR_CR1_PLS_LEV3_Pos = 0x5
PWR_CR1_PLS_LEV3_Msk = 0x60
PWR_CR1_PLS_LEV3 = 0x60
PWR_CR1_PLS_LEV4_Pos = 0x7
PWR_CR1_PLS_LEV4_Msk = 0x80
PWR_CR1_PLS_LEV4 = 0x80
PWR_CR1_PLS_LEV5_Pos = 0x5
PWR_CR1_PLS_LEV5_Msk = 0xA0
PWR_CR1_PLS_LEV5 = 0xA0
PWR_CR1_PLS_LEV6_Pos = 0x6
PWR_CR1_PLS_LEV6_Msk = 0xC0
PWR_CR1_PLS_LEV6 = 0xC0
PWR_CR1_PLS_LEV7_Pos = 0x5
PWR_CR1_PLS_LEV7_Msk = 0xE0
PWR_CR1_PLS_LEV7 = 0xE0
PWR_CR1_ALS_LEV0 = 0x0
PWR_CR1_ALS_LEV1_Pos = 0x11
PWR_CR1_ALS_LEV1_Msk = 0x20000
PWR_CR1_ALS_LEV1 = 0x20000
PWR_CR1_ALS_LEV2_Pos = 0x12
PWR_CR1_ALS_LEV2_Msk = 0x40000
PWR_CR1_ALS_LEV2 = 0x40000
PWR_CR1_ALS_LEV3_Pos = 0x11
PWR_CR1_ALS_LEV3_Msk = 0x60000
PWR_CR1_ALS_LEV3 = 0x60000
PWR_CSR1_AVDO_Pos = 0x10
PWR_CSR1_AVDO_Msk = 0x10000
PWR_CSR1_AVDO = 0x10000
PWR_CSR1_ACTVOS_Pos = 0xE
PWR_CSR1_ACTVOS_Msk = 0xC000
PWR_CSR1_ACTVOS = 0xC000
PWR_CSR1_ACTVOS_0 = 0x4000
PWR_CSR1_ACTVOS_1 = 0x8000
PWR_CSR1_ACTVOSRDY_Pos = 0xD
PWR_CSR1_ACTVOSRDY_Msk = 0x2000
PWR_CSR1_ACTVOSRDY = 0x2000
PWR_CSR1_PVDO_Pos = 0x4
PWR_CSR1_PVDO_Msk = 0x10
PWR_CSR1_PVDO = 0x10
PWR_CR2_TEMPH_Pos = 0x17
PWR_CR2_TEMPH_Msk = 0x800000
PWR_CR2_TEMPH = 0x800000
PWR_CR2_TEMPL_Pos = 0x16
PWR_CR2_TEMPL_Msk = 0x400000
PWR_CR2_TEMPL = 0x400000
PWR_CR2_VBATH_Pos = 0x15
PWR_CR2_VBATH_Msk = 0x200000
PWR_CR2_VBATH = 0x200000
PWR_CR2_VBATL_Pos = 0x14
PWR_CR2_VBATL_Msk = 0x100000
PWR_CR2_VBATL = 0x100000
PWR_CR2_BRRDY_Pos = 0x10
PWR_CR2_BRRDY_Msk = 0x10000
PWR_CR2_BRRDY = 0x10000
PWR_CR2_MONEN_Pos = 0x4
PWR_CR2_MONEN_Msk = 0x10
PWR_CR2_MONEN = 0x10
PWR_CR2_BREN_Pos = 0x0
PWR_CR2_BREN_Msk = 0x1
PWR_CR2_BREN = 0x1
PWR_CR3_USB33RDY_Pos = 0x1A
PWR_CR3_USB33RDY_Msk = 0x4000000
PWR_CR3_USB33RDY = 0x4000000
PWR_CR3_USBREGEN_Pos = 0x19
PWR_CR3_USBREGEN_Msk = 0x2000000
PWR_CR3_USBREGEN = 0x2000000
PWR_CR3_USB33DEN_Pos = 0x18
PWR_CR3_USB33DEN_Msk = 0x1000000
PWR_CR3_USB33DEN = 0x1000000
PWR_CR3_VBRS_Pos = 0x9
PWR_CR3_VBRS_Msk = 0x200
PWR_CR3_VBRS = 0x200
PWR_CR3_VBE_Pos = 0x8
PWR_CR3_VBE_Msk = 0x100
PWR_CR3_VBE = 0x100
PWR_CR3_SCUEN_Pos = 0x2
PWR_CR3_SCUEN_Msk = 0x4
PWR_CR3_SCUEN = 0x4
PWR_CR3_LDOEN_Pos = 0x1
PWR_CR3_LDOEN_Msk = 0x2
PWR_CR3_LDOEN = 0x2
PWR_CR3_BYPASS_Pos = 0x0
PWR_CR3_BYPASS_Msk = 0x1
PWR_CR3_BYPASS = 0x1
PWR_CPUCR_RUN_D3_Pos = 0xB
PWR_CPUCR_RUN_D3_Msk = 0x800
PWR_CPUCR_RUN_D3 = 0x800
PWR_CPUCR_CSSF_Pos = 0x9
PWR_CPUCR_CSSF_Msk = 0x200
PWR_CPUCR_CSSF = 0x200
PWR_CPUCR_SBF_D2_Pos = 0x8
PWR_CPUCR_SBF_D2_Msk = 0x100
PWR_CPUCR_SBF_D2 = 0x100
PWR_CPUCR_SBF_D1_Pos = 0x7
PWR_CPUCR_SBF_D1_Msk = 0x80
PWR_CPUCR_SBF_D1 = 0x80
PWR_CPUCR_SBF_Pos = 0x6
PWR_CPUCR_SBF_Msk = 0x40
PWR_CPUCR_SBF = 0x40
PWR_CPUCR_STOPF_Pos = 0x5
PWR_CPUCR_STOPF_Msk = 0x20
PWR_CPUCR_STOPF = 0x20
PWR_CPUCR_PDDS_D3_Pos = 0x2
PWR_CPUCR_PDDS_D3_Msk = 0x4
PWR_CPUCR_PDDS_D3 = 0x4
PWR_CPUCR_PDDS_D2_Pos = 0x1
PWR_CPUCR_PDDS_D2_Msk = 0x2
PWR_CPUCR_PDDS_D2 = 0x2
PWR_CPUCR_PDDS_D1_Pos = 0x0
PWR_CPUCR_PDDS_D1_Msk = 0x1
PWR_CPUCR_PDDS_D1 = 0x1
PWR_D3CR_VOS_Pos = 0xE
PWR_D3CR_VOS_Msk = 0xC000
PWR_D3CR_VOS = 0xC000
PWR_D3CR_VOS_0 = 0x4000
PWR_D3CR_VOS_1 = 0x8000
PWR_D3CR_VOSRDY_Pos = 0xD
PWR_D3CR_VOSRDY_Msk = 0x2000
PWR_D3CR_VOSRDY = 0x2000
PWR_WKUPCR_WKUPC6_Pos = 0x5
PWR_WKUPCR_WKUPC6_Msk = 0x20
PWR_WKUPCR_WKUPC6 = 0x20
PWR_WKUPCR_WKUPC5_Pos = 0x4
PWR_WKUPCR_WKUPC5_Msk = 0x10
PWR_WKUPCR_WKUPC5 = 0x10
PWR_WKUPCR_WKUPC4_Pos = 0x3
PWR_WKUPCR_WKUPC4_Msk = 0x8
PWR_WKUPCR_WKUPC4 = 0x8
PWR_WKUPCR_WKUPC3_Pos = 0x2
PWR_WKUPCR_WKUPC3_Msk = 0x4
PWR_WKUPCR_WKUPC3 = 0x4
PWR_WKUPCR_WKUPC2_Pos = 0x1
PWR_WKUPCR_WKUPC2_Msk = 0x2
PWR_WKUPCR_WKUPC2 = 0x2
PWR_WKUPCR_WKUPC1_Pos = 0x0
PWR_WKUPCR_WKUPC1_Msk = 0x1
PWR_WKUPCR_WKUPC1 = 0x1
PWR_WKUPFR_WKUPF6_Pos = 0x5
PWR_WKUPFR_WKUPF6_Msk = 0x20
PWR_WKUPFR_WKUPF6 = 0x20
PWR_WKUPFR_WKUPF5_Pos = 0x4
PWR_WKUPFR_WKUPF5_Msk = 0x10
PWR_WKUPFR_WKUPF5 = 0x10
PWR_WKUPFR_WKUPF4_Pos = 0x3
PWR_WKUPFR_WKUPF4_Msk = 0x8
PWR_WKUPFR_WKUPF4 = 0x8
PWR_WKUPFR_WKUPF3_Pos = 0x2
PWR_WKUPFR_WKUPF3_Msk = 0x4
PWR_WKUPFR_WKUPF3 = 0x4
PWR_WKUPFR_WKUPF2_Pos = 0x1
PWR_WKUPFR_WKUPF2_Msk = 0x2
PWR_WKUPFR_WKUPF2 = 0x2
PWR_WKUPFR_WKUPF1_Pos = 0x0
PWR_WKUPFR_WKUPF1_Msk = 0x1
PWR_WKUPFR_WKUPF1 = 0x1
PWR_WKUPEPR_WKUPPUPD6_Pos = 0x1A
PWR_WKUPEPR_WKUPPUPD6_Msk = 0xC000000
PWR_WKUPEPR_WKUPPUPD6 = 0xC000000
PWR_WKUPEPR_WKUPPUPD6_0 = 0x4000000
PWR_WKUPEPR_WKUPPUPD6_1 = 0x8000000
PWR_WKUPEPR_WKUPPUPD5_Pos = 0x18
PWR_WKUPEPR_WKUPPUPD5_Msk = 0x3000000
PWR_WKUPEPR_WKUPPUPD5 = 0x3000000
PWR_WKUPEPR_WKUPPUPD5_0 = 0x1000000
PWR_WKUPEPR_WKUPPUPD5_1 = 0x2000000
PWR_WKUPEPR_WKUPPUPD4_Pos = 0x16
PWR_WKUPEPR_WKUPPUPD4_Msk = 0xC00000
PWR_WKUPEPR_WKUPPUPD4 = 0xC00000
PWR_WKUPEPR_WKUPPUPD4_0 = 0x400000
PWR_WKUPEPR_WKUPPUPD4_1 = 0x800000
PWR_WKUPEPR_WKUPPUPD3_Pos = 0x14
PWR_WKUPEPR_WKUPPUPD3_Msk = 0x300000
PWR_WKUPEPR_WKUPPUPD3 = 0x300000
PWR_WKUPEPR_WKUPPUPD3_0 = 0x100000
PWR_WKUPEPR_WKUPPUPD3_1 = 0x200000
PWR_WKUPEPR_WKUPPUPD2_Pos = 0x12
PWR_WKUPEPR_WKUPPUPD2_Msk = 0xC0000
PWR_WKUPEPR_WKUPPUPD2 = 0xC0000
PWR_WKUPEPR_WKUPPUPD2_0 = 0x40000
PWR_WKUPEPR_WKUPPUPD2_1 = 0x80000
PWR_WKUPEPR_WKUPPUPD1_Pos = 0x10
PWR_WKUPEPR_WKUPPUPD1_Msk = 0x30000
PWR_WKUPEPR_WKUPPUPD1 = 0x30000
PWR_WKUPEPR_WKUPPUPD1_0 = 0x10000
PWR_WKUPEPR_WKUPPUPD1_1 = 0x20000
PWR_WKUPEPR_WKUPP6_Pos = 0xD
PWR_WKUPEPR_WKUPP6_Msk = 0x2000
PWR_WKUPEPR_WKUPP6 = 0x2000
PWR_WKUPEPR_WKUPP5_Pos = 0xC
PWR_WKUPEPR_WKUPP5_Msk = 0x1000
PWR_WKUPEPR_WKUPP5 = 0x1000
PWR_WKUPEPR_WKUPP4_Pos = 0xB
PWR_WKUPEPR_WKUPP4_Msk = 0x800
PWR_WKUPEPR_WKUPP4 = 0x800
PWR_WKUPEPR_WKUPP3_Pos = 0xA
PWR_WKUPEPR_WKUPP3_Msk = 0x400
PWR_WKUPEPR_WKUPP3 = 0x400
PWR_WKUPEPR_WKUPP2_Pos = 0x9
PWR_WKUPEPR_WKUPP2_Msk = 0x200
PWR_WKUPEPR_WKUPP2 = 0x200
PWR_WKUPEPR_WKUPP1_Pos = 0x8
PWR_WKUPEPR_WKUPP1_Msk = 0x100
PWR_WKUPEPR_WKUPP1 = 0x100
PWR_WKUPEPR_WKUPEN6_Pos = 0x5
PWR_WKUPEPR_WKUPEN6_Msk = 0x20
PWR_WKUPEPR_WKUPEN6 = 0x20
PWR_WKUPEPR_WKUPEN5_Pos = 0x4
PWR_WKUPEPR_WKUPEN5_Msk = 0x10
PWR_WKUPEPR_WKUPEN5 = 0x10
PWR_WKUPEPR_WKUPEN4_Pos = 0x3
PWR_WKUPEPR_WKUPEN4_Msk = 0x8
PWR_WKUPEPR_WKUPEN4 = 0x8
PWR_WKUPEPR_WKUPEN3_Pos = 0x2
PWR_WKUPEPR_WKUPEN3_Msk = 0x4
PWR_WKUPEPR_WKUPEN3 = 0x4
PWR_WKUPEPR_WKUPEN2_Pos = 0x1
PWR_WKUPEPR_WKUPEN2_Msk = 0x2
PWR_WKUPEPR_WKUPEN2 = 0x2
PWR_WKUPEPR_WKUPEN1_Pos = 0x0
PWR_WKUPEPR_WKUPEN1_Msk = 0x1
PWR_WKUPEPR_WKUPEN1 = 0x1
PWR_WKUPEPR_WKUPEN_Pos = 0x0
PWR_WKUPEPR_WKUPEN_Msk = 0x3F
PWR_WKUPEPR_WKUPEN = 0x3F
# empty define RCC_VER_X
RCC_CR_HSION_Pos = 0x0
RCC_CR_HSION_Msk = 0x1
RCC_CR_HSION = 0x1
RCC_CR_HSIKERON_Pos = 0x1
RCC_CR_HSIKERON_Msk = 0x2
RCC_CR_HSIKERON = 0x2
RCC_CR_HSIRDY_Pos = 0x2
RCC_CR_HSIRDY_Msk = 0x4
RCC_CR_HSIRDY = 0x4
RCC_CR_HSIDIV_Pos = 0x3
RCC_CR_HSIDIV_Msk = 0x18
RCC_CR_HSIDIV = 0x18
RCC_CR_HSIDIV_1 = 0x0
RCC_CR_HSIDIV_2 = 0x8
RCC_CR_HSIDIV_4 = 0x10
RCC_CR_HSIDIV_8 = 0x18
RCC_CR_HSIDIVF_Pos = 0x5
RCC_CR_HSIDIVF_Msk = 0x20
RCC_CR_HSIDIVF = 0x20
RCC_CR_CSION_Pos = 0x7
RCC_CR_CSION_Msk = 0x80
RCC_CR_CSION = 0x80
RCC_CR_CSIRDY_Pos = 0x8
RCC_CR_CSIRDY_Msk = 0x100
RCC_CR_CSIRDY = 0x100
RCC_CR_CSIKERON_Pos = 0x9
RCC_CR_CSIKERON_Msk = 0x200
RCC_CR_CSIKERON = 0x200
RCC_CR_HSI48ON_Pos = 0xC
RCC_CR_HSI48ON_Msk = 0x1000
RCC_CR_HSI48ON = 0x1000
RCC_CR_HSI48RDY_Pos = 0xD
RCC_CR_HSI48RDY_Msk = 0x2000
RCC_CR_HSI48RDY = 0x2000
RCC_CR_D1CKRDY_Pos = 0xE
RCC_CR_D1CKRDY_Msk = 0x4000
RCC_CR_D1CKRDY = 0x4000
RCC_CR_D2CKRDY_Pos = 0xF
RCC_CR_D2CKRDY_Msk = 0x8000
RCC_CR_D2CKRDY = 0x8000
RCC_CR_HSEON_Pos = 0x10
RCC_CR_HSEON_Msk = 0x10000
RCC_CR_HSEON = 0x10000
RCC_CR_HSERDY_Pos = 0x11
RCC_CR_HSERDY_Msk = 0x20000
RCC_CR_HSERDY = 0x20000
RCC_CR_HSEBYP_Pos = 0x12
RCC_CR_HSEBYP_Msk = 0x40000
RCC_CR_HSEBYP = 0x40000
RCC_CR_CSSHSEON_Pos = 0x13
RCC_CR_CSSHSEON_Msk = 0x80000
RCC_CR_CSSHSEON = 0x80000
RCC_CR_PLL1ON_Pos = 0x18
RCC_CR_PLL1ON_Msk = 0x1000000
RCC_CR_PLL1ON = 0x1000000
RCC_CR_PLL1RDY_Pos = 0x19
RCC_CR_PLL1RDY_Msk = 0x2000000
RCC_CR_PLL1RDY = 0x2000000
RCC_CR_PLL2ON_Pos = 0x1A
RCC_CR_PLL2ON_Msk = 0x4000000
RCC_CR_PLL2ON = 0x4000000
RCC_CR_PLL2RDY_Pos = 0x1B
RCC_CR_PLL2RDY_Msk = 0x8000000
RCC_CR_PLL2RDY = 0x8000000
RCC_CR_PLL3ON_Pos = 0x1C
RCC_CR_PLL3ON_Msk = 0x10000000
RCC_CR_PLL3ON = 0x10000000
RCC_CR_PLL3RDY_Pos = 0x1D
RCC_CR_PLL3RDY_Msk = 0x20000000
RCC_CR_PLL3RDY = 0x20000000
RCC_CR_PLLON_Pos = 0x18
RCC_CR_PLLON_Msk = 0x1000000
RCC_CR_PLLON = 0x1000000
RCC_CR_PLLRDY_Pos = 0x19
RCC_CR_PLLRDY_Msk = 0x2000000
RCC_CR_PLLRDY = 0x2000000
RCC_HSICFGR_HSICAL_Pos = 0x0
RCC_HSICFGR_HSICAL_Msk = 0xFFF
RCC_HSICFGR_HSICAL = 0xFFF
RCC_HSICFGR_HSICAL_0 = 0x1
RCC_HSICFGR_HSICAL_1 = 0x2
RCC_HSICFGR_HSICAL_2 = 0x4
RCC_HSICFGR_HSICAL_3 = 0x8
RCC_HSICFGR_HSICAL_4 = 0x10
RCC_HSICFGR_HSICAL_5 = 0x20
RCC_HSICFGR_HSICAL_6 = 0x40
RCC_HSICFGR_HSICAL_7 = 0x80
RCC_HSICFGR_HSICAL_8 = 0x100
RCC_HSICFGR_HSICAL_9 = 0x200
RCC_HSICFGR_HSICAL_10 = 0x400
RCC_HSICFGR_HSICAL_11 = 0x800
RCC_HSICFGR_HSITRIM_Pos = 0x18
RCC_HSICFGR_HSITRIM_Msk = 0x7F000000
RCC_HSICFGR_HSITRIM = 0x7F000000
RCC_HSICFGR_HSITRIM_0 = 0x1000000
RCC_HSICFGR_HSITRIM_1 = 0x2000000
RCC_HSICFGR_HSITRIM_2 = 0x4000000
RCC_HSICFGR_HSITRIM_3 = 0x8000000
RCC_HSICFGR_HSITRIM_4 = 0x10000000
RCC_HSICFGR_HSITRIM_5 = 0x20000000
RCC_HSICFGR_HSITRIM_6 = 0x40000000
RCC_CRRCR_HSI48CAL_Pos = 0x0
RCC_CRRCR_HSI48CAL_Msk = 0x3FF
RCC_CRRCR_HSI48CAL = 0x3FF
RCC_CRRCR_HSI48CAL_0 = 0x1
RCC_CRRCR_HSI48CAL_1 = 0x2
RCC_CRRCR_HSI48CAL_2 = 0x4
RCC_CRRCR_HSI48CAL_3 = 0x8
RCC_CRRCR_HSI48CAL_4 = 0x10
RCC_CRRCR_HSI48CAL_5 = 0x20
RCC_CRRCR_HSI48CAL_6 = 0x40
RCC_CRRCR_HSI48CAL_7 = 0x80
RCC_CRRCR_HSI48CAL_8 = 0x100
RCC_CRRCR_HSI48CAL_9 = 0x200
RCC_CSICFGR_CSICAL_Pos = 0x0
RCC_CSICFGR_CSICAL_Msk = 0xFF
RCC_CSICFGR_CSICAL = 0xFF
RCC_CSICFGR_CSICAL_0 = 0x1
RCC_CSICFGR_CSICAL_1 = 0x2
RCC_CSICFGR_CSICAL_2 = 0x4
RCC_CSICFGR_CSICAL_3 = 0x8
RCC_CSICFGR_CSICAL_4 = 0x10
RCC_CSICFGR_CSICAL_5 = 0x20
RCC_CSICFGR_CSICAL_6 = 0x40
RCC_CSICFGR_CSICAL_7 = 0x80
RCC_CSICFGR_CSITRIM_Pos = 0x18
RCC_CSICFGR_CSITRIM_Msk = 0x3F000000
RCC_CSICFGR_CSITRIM = 0x3F000000
RCC_CSICFGR_CSITRIM_0 = 0x1000000
RCC_CSICFGR_CSITRIM_1 = 0x2000000
RCC_CSICFGR_CSITRIM_2 = 0x4000000
RCC_CSICFGR_CSITRIM_3 = 0x8000000
RCC_CSICFGR_CSITRIM_4 = 0x10000000
RCC_CSICFGR_CSITRIM_5 = 0x20000000
RCC_CFGR_SW_Pos = 0x0
RCC_CFGR_SW_Msk = 0x7
RCC_CFGR_SW = 0x7
RCC_CFGR_SW_0 = 0x1
RCC_CFGR_SW_1 = 0x2
RCC_CFGR_SW_2 = 0x4
RCC_CFGR_SW_HSI = 0x0
RCC_CFGR_SW_CSI = 0x1
RCC_CFGR_SW_HSE = 0x2
RCC_CFGR_SW_PLL1 = 0x3
RCC_CFGR_SWS_Pos = 0x3
RCC_CFGR_SWS_Msk = 0x38
RCC_CFGR_SWS = 0x38
RCC_CFGR_SWS_0 = 0x8
RCC_CFGR_SWS_1 = 0x10
RCC_CFGR_SWS_2 = 0x20
RCC_CFGR_SWS_HSI = 0x0
RCC_CFGR_SWS_CSI = 0x8
RCC_CFGR_SWS_HSE = 0x10
RCC_CFGR_SWS_PLL1 = 0x18
RCC_CFGR_STOPWUCK_Pos = 0x6
RCC_CFGR_STOPWUCK_Msk = 0x40
RCC_CFGR_STOPWUCK = 0x40
RCC_CFGR_STOPKERWUCK_Pos = 0x7
RCC_CFGR_STOPKERWUCK_Msk = 0x80
RCC_CFGR_STOPKERWUCK = 0x80
RCC_CFGR_RTCPRE_Pos = 0x8
RCC_CFGR_RTCPRE_Msk = 0x3F00
RCC_CFGR_RTCPRE = 0x3F00
RCC_CFGR_RTCPRE_0 = 0x100
RCC_CFGR_RTCPRE_1 = 0x200
RCC_CFGR_RTCPRE_2 = 0x400
RCC_CFGR_RTCPRE_3 = 0x800
RCC_CFGR_RTCPRE_4 = 0x1000
RCC_CFGR_RTCPRE_5 = 0x2000
RCC_CFGR_HRTIMSEL_Pos = 0xE
RCC_CFGR_HRTIMSEL_Msk = 0x4000
RCC_CFGR_HRTIMSEL = 0x4000
RCC_CFGR_TIMPRE_Pos = 0xF
RCC_CFGR_TIMPRE_Msk = 0x8000
RCC_CFGR_TIMPRE = 0x8000
RCC_CFGR_MCO1_Pos = 0x16
RCC_CFGR_MCO1_Msk = 0x1C00000
RCC_CFGR_MCO1 = 0x1C00000
RCC_CFGR_MCO1_0 = 0x400000
RCC_CFGR_MCO1_1 = 0x800000
RCC_CFGR_MCO1_2 = 0x1000000
RCC_CFGR_MCO1PRE_Pos = 0x12
RCC_CFGR_MCO1PRE_Msk = 0x3C0000
RCC_CFGR_MCO1PRE = 0x3C0000
RCC_CFGR_MCO1PRE_0 = 0x40000
RCC_CFGR_MCO1PRE_1 = 0x80000
RCC_CFGR_MCO1PRE_2 = 0x100000
RCC_CFGR_MCO1PRE_3 = 0x200000
RCC_CFGR_MCO2PRE_Pos = 0x19
RCC_CFGR_MCO2PRE_Msk = 0x1E000000
RCC_CFGR_MCO2PRE = 0x1E000000
RCC_CFGR_MCO2PRE_0 = 0x2000000
RCC_CFGR_MCO2PRE_1 = 0x4000000
RCC_CFGR_MCO2PRE_2 = 0x8000000
RCC_CFGR_MCO2PRE_3 = 0x10000000
RCC_CFGR_MCO2_Pos = 0x1D
RCC_CFGR_MCO2_Msk = 0xE0000000
RCC_CFGR_MCO2 = 0xE0000000
RCC_CFGR_MCO2_0 = 0x20000000
RCC_CFGR_MCO2_1 = 0x40000000
RCC_CFGR_MCO2_2 = 0x80000000
RCC_D1CFGR_HPRE_Pos = 0x0
RCC_D1CFGR_HPRE_Msk = 0xF
RCC_D1CFGR_HPRE = 0xF
RCC_D1CFGR_HPRE_0 = 0x1
RCC_D1CFGR_HPRE_1 = 0x2
RCC_D1CFGR_HPRE_2 = 0x4
RCC_D1CFGR_HPRE_3 = 0x8
RCC_D1CFGR_HPRE_DIV1 = 0x0
RCC_D1CFGR_HPRE_DIV2_Pos = 0x3
RCC_D1CFGR_HPRE_DIV2_Msk = 0x8
RCC_D1CFGR_HPRE_DIV2 = 0x8
RCC_D1CFGR_HPRE_DIV4_Pos = 0x0
RCC_D1CFGR_HPRE_DIV4_Msk = 0x9
RCC_D1CFGR_HPRE_DIV4 = 0x9
RCC_D1CFGR_HPRE_DIV8_Pos = 0x1
RCC_D1CFGR_HPRE_DIV8_Msk = 0xA
RCC_D1CFGR_HPRE_DIV8 = 0xA
RCC_D1CFGR_HPRE_DIV16_Pos = 0x0
RCC_D1CFGR_HPRE_DIV16_Msk = 0xB
RCC_D1CFGR_HPRE_DIV16 = 0xB
RCC_D1CFGR_HPRE_DIV64_Pos = 0x2
RCC_D1CFGR_HPRE_DIV64_Msk = 0xC
RCC_D1CFGR_HPRE_DIV64 = 0xC
RCC_D1CFGR_HPRE_DIV128_Pos = 0x0
RCC_D1CFGR_HPRE_DIV128_Msk = 0xD
RCC_D1CFGR_HPRE_DIV128 = 0xD
RCC_D1CFGR_HPRE_DIV256_Pos = 0x1
RCC_D1CFGR_HPRE_DIV256_Msk = 0xE
RCC_D1CFGR_HPRE_DIV256 = 0xE
RCC_D1CFGR_HPRE_DIV512_Pos = 0x0
RCC_D1CFGR_HPRE_DIV512_Msk = 0xF
RCC_D1CFGR_HPRE_DIV512 = 0xF
RCC_D1CFGR_D1PPRE_Pos = 0x4
RCC_D1CFGR_D1PPRE_Msk = 0x70
RCC_D1CFGR_D1PPRE = 0x70
RCC_D1CFGR_D1PPRE_0 = 0x10
RCC_D1CFGR_D1PPRE_1 = 0x20
RCC_D1CFGR_D1PPRE_2 = 0x40
RCC_D1CFGR_D1PPRE_DIV1 = 0x0
RCC_D1CFGR_D1PPRE_DIV2_Pos = 0x6
RCC_D1CFGR_D1PPRE_DIV2_Msk = 0x40
RCC_D1CFGR_D1PPRE_DIV2 = 0x40
RCC_D1CFGR_D1PPRE_DIV4_Pos = 0x4
RCC_D1CFGR_D1PPRE_DIV4_Msk = 0x50
RCC_D1CFGR_D1PPRE_DIV4 = 0x50
RCC_D1CFGR_D1PPRE_DIV8_Pos = 0x5
RCC_D1CFGR_D1PPRE_DIV8_Msk = 0x60
RCC_D1CFGR_D1PPRE_DIV8 = 0x60
RCC_D1CFGR_D1PPRE_DIV16_Pos = 0x4
RCC_D1CFGR_D1PPRE_DIV16_Msk = 0x70
RCC_D1CFGR_D1PPRE_DIV16 = 0x70
RCC_D1CFGR_D1CPRE_Pos = 0x8
RCC_D1CFGR_D1CPRE_Msk = 0xF00
RCC_D1CFGR_D1CPRE = 0xF00
RCC_D1CFGR_D1CPRE_0 = 0x100
RCC_D1CFGR_D1CPRE_1 = 0x200
RCC_D1CFGR_D1CPRE_2 = 0x400
RCC_D1CFGR_D1CPRE_3 = 0x800
RCC_D1CFGR_D1CPRE_DIV1 = 0x0
RCC_D1CFGR_D1CPRE_DIV2_Pos = 0xB
RCC_D1CFGR_D1CPRE_DIV2_Msk = 0x800
RCC_D1CFGR_D1CPRE_DIV2 = 0x800
RCC_D1CFGR_D1CPRE_DIV4_Pos = 0x8
RCC_D1CFGR_D1CPRE_DIV4_Msk = 0x900
RCC_D1CFGR_D1CPRE_DIV4 = 0x900
RCC_D1CFGR_D1CPRE_DIV8_Pos = 0x9
RCC_D1CFGR_D1CPRE_DIV8_Msk = 0xA00
RCC_D1CFGR_D1CPRE_DIV8 = 0xA00
RCC_D1CFGR_D1CPRE_DIV16_Pos = 0x8
RCC_D1CFGR_D1CPRE_DIV16_Msk = 0xB00
RCC_D1CFGR_D1CPRE_DIV16 = 0xB00
RCC_D1CFGR_D1CPRE_DIV64_Pos = 0xA
RCC_D1CFGR_D1CPRE_DIV64_Msk = 0xC00
RCC_D1CFGR_D1CPRE_DIV64 = 0xC00
RCC_D1CFGR_D1CPRE_DIV128_Pos = 0x8
RCC_D1CFGR_D1CPRE_DIV128_Msk = 0xD00
RCC_D1CFGR_D1CPRE_DIV128 = 0xD00
RCC_D1CFGR_D1CPRE_DIV256_Pos = 0x9
RCC_D1CFGR_D1CPRE_DIV256_Msk = 0xE00
RCC_D1CFGR_D1CPRE_DIV256 = 0xE00
RCC_D1CFGR_D1CPRE_DIV512_Pos = 0x8
RCC_D1CFGR_D1CPRE_DIV512_Msk = 0xF00
RCC_D1CFGR_D1CPRE_DIV512 = 0xF00
RCC_D2CFGR_D2PPRE1_Pos = 0x4
RCC_D2CFGR_D2PPRE1_Msk = 0x70
RCC_D2CFGR_D2PPRE1 = 0x70
RCC_D2CFGR_D2PPRE1_0 = 0x10
RCC_D2CFGR_D2PPRE1_1 = 0x20
RCC_D2CFGR_D2PPRE1_2 = 0x40
RCC_D2CFGR_D2PPRE1_DIV1 = 0x0
RCC_D2CFGR_D2PPRE1_DIV2_Pos = 0x6
RCC_D2CFGR_D2PPRE1_DIV2_Msk = 0x40
RCC_D2CFGR_D2PPRE1_DIV2 = 0x40
RCC_D2CFGR_D2PPRE1_DIV4_Pos = 0x4
RCC_D2CFGR_D2PPRE1_DIV4_Msk = 0x50
RCC_D2CFGR_D2PPRE1_DIV4 = 0x50
RCC_D2CFGR_D2PPRE1_DIV8_Pos = 0x5
RCC_D2CFGR_D2PPRE1_DIV8_Msk = 0x60
RCC_D2CFGR_D2PPRE1_DIV8 = 0x60
RCC_D2CFGR_D2PPRE1_DIV16_Pos = 0x4
RCC_D2CFGR_D2PPRE1_DIV16_Msk = 0x70
RCC_D2CFGR_D2PPRE1_DIV16 = 0x70
RCC_D2CFGR_D2PPRE2_Pos = 0x8
RCC_D2CFGR_D2PPRE2_Msk = 0x700
RCC_D2CFGR_D2PPRE2 = 0x700
RCC_D2CFGR_D2PPRE2_0 = 0x100
RCC_D2CFGR_D2PPRE2_1 = 0x200
RCC_D2CFGR_D2PPRE2_2 = 0x400
RCC_D2CFGR_D2PPRE2_DIV1 = 0x0
RCC_D2CFGR_D2PPRE2_DIV2_Pos = 0xA
RCC_D2CFGR_D2PPRE2_DIV2_Msk = 0x400
RCC_D2CFGR_D2PPRE2_DIV2 = 0x400
RCC_D2CFGR_D2PPRE2_DIV4_Pos = 0x8
RCC_D2CFGR_D2PPRE2_DIV4_Msk = 0x500
RCC_D2CFGR_D2PPRE2_DIV4 = 0x500
RCC_D2CFGR_D2PPRE2_DIV8_Pos = 0x9
RCC_D2CFGR_D2PPRE2_DIV8_Msk = 0x600
RCC_D2CFGR_D2PPRE2_DIV8 = 0x600
RCC_D2CFGR_D2PPRE2_DIV16_Pos = 0x8
RCC_D2CFGR_D2PPRE2_DIV16_Msk = 0x700
RCC_D2CFGR_D2PPRE2_DIV16 = 0x700
RCC_D3CFGR_D3PPRE_Pos = 0x4
RCC_D3CFGR_D3PPRE_Msk = 0x70
RCC_D3CFGR_D3PPRE = 0x70
RCC_D3CFGR_D3PPRE_0 = 0x10
RCC_D3CFGR_D3PPRE_1 = 0x20
RCC_D3CFGR_D3PPRE_2 = 0x40
RCC_D3CFGR_D3PPRE_DIV1 = 0x0
RCC_D3CFGR_D3PPRE_DIV2_Pos = 0x6
RCC_D3CFGR_D3PPRE_DIV2_Msk = 0x40
RCC_D3CFGR_D3PPRE_DIV2 = 0x40
RCC_D3CFGR_D3PPRE_DIV4_Pos = 0x4
RCC_D3CFGR_D3PPRE_DIV4_Msk = 0x50
RCC_D3CFGR_D3PPRE_DIV4 = 0x50
RCC_D3CFGR_D3PPRE_DIV8_Pos = 0x5
RCC_D3CFGR_D3PPRE_DIV8_Msk = 0x60
RCC_D3CFGR_D3PPRE_DIV8 = 0x60
RCC_D3CFGR_D3PPRE_DIV16_Pos = 0x4
RCC_D3CFGR_D3PPRE_DIV16_Msk = 0x70
RCC_D3CFGR_D3PPRE_DIV16 = 0x70
RCC_PLLCKSELR_PLLSRC_Pos = 0x0
RCC_PLLCKSELR_PLLSRC_Msk = 0x3
RCC_PLLCKSELR_PLLSRC = 0x3
RCC_PLLCKSELR_PLLSRC_HSI = 0x0
RCC_PLLCKSELR_PLLSRC_CSI_Pos = 0x0
RCC_PLLCKSELR_PLLSRC_CSI_Msk = 0x1
RCC_PLLCKSELR_PLLSRC_CSI = 0x1
RCC_PLLCKSELR_PLLSRC_HSE_Pos = 0x1
RCC_PLLCKSELR_PLLSRC_HSE_Msk = 0x2
RCC_PLLCKSELR_PLLSRC_HSE = 0x2
RCC_PLLCKSELR_PLLSRC_NONE_Pos = 0x0
RCC_PLLCKSELR_PLLSRC_NONE_Msk = 0x3
RCC_PLLCKSELR_PLLSRC_NONE = 0x3
RCC_PLLCKSELR_DIVM1_Pos = 0x4
RCC_PLLCKSELR_DIVM1_Msk = 0x3F0
RCC_PLLCKSELR_DIVM1 = 0x3F0
RCC_PLLCKSELR_DIVM1_0 = 0x10
RCC_PLLCKSELR_DIVM1_1 = 0x20
RCC_PLLCKSELR_DIVM1_2 = 0x40
RCC_PLLCKSELR_DIVM1_3 = 0x80
RCC_PLLCKSELR_DIVM1_4 = 0x100
RCC_PLLCKSELR_DIVM1_5 = 0x200
RCC_PLLCKSELR_DIVM2_Pos = 0xC
RCC_PLLCKSELR_DIVM2_Msk = 0x3F000
RCC_PLLCKSELR_DIVM2 = 0x3F000
RCC_PLLCKSELR_DIVM2_0 = 0x1000
RCC_PLLCKSELR_DIVM2_1 = 0x2000
RCC_PLLCKSELR_DIVM2_2 = 0x4000
RCC_PLLCKSELR_DIVM2_3 = 0x8000
RCC_PLLCKSELR_DIVM2_4 = 0x10000
RCC_PLLCKSELR_DIVM2_5 = 0x20000
RCC_PLLCKSELR_DIVM3_Pos = 0x14
RCC_PLLCKSELR_DIVM3_Msk = 0x3F00000
RCC_PLLCKSELR_DIVM3 = 0x3F00000
RCC_PLLCKSELR_DIVM3_0 = 0x100000
RCC_PLLCKSELR_DIVM3_1 = 0x200000
RCC_PLLCKSELR_DIVM3_2 = 0x400000
RCC_PLLCKSELR_DIVM3_3 = 0x800000
RCC_PLLCKSELR_DIVM3_4 = 0x1000000
RCC_PLLCKSELR_DIVM3_5 = 0x2000000
RCC_PLLCFGR_PLL1FRACEN_Pos = 0x0
RCC_PLLCFGR_PLL1FRACEN_Msk = 0x1
RCC_PLLCFGR_PLL1FRACEN = 0x1
RCC_PLLCFGR_PLL1VCOSEL_Pos = 0x1
RCC_PLLCFGR_PLL1VCOSEL_Msk = 0x2
RCC_PLLCFGR_PLL1VCOSEL = 0x2
RCC_PLLCFGR_PLL1RGE_Pos = 0x2
RCC_PLLCFGR_PLL1RGE_Msk = 0xC
RCC_PLLCFGR_PLL1RGE = 0xC
RCC_PLLCFGR_PLL1RGE_0 = 0x0
RCC_PLLCFGR_PLL1RGE_1 = 0x4
RCC_PLLCFGR_PLL1RGE_2 = 0x8
RCC_PLLCFGR_PLL1RGE_3 = 0xC
RCC_PLLCFGR_PLL2FRACEN_Pos = 0x4
RCC_PLLCFGR_PLL2FRACEN_Msk = 0x10
RCC_PLLCFGR_PLL2FRACEN = 0x10
RCC_PLLCFGR_PLL2VCOSEL_Pos = 0x5
RCC_PLLCFGR_PLL2VCOSEL_Msk = 0x20
RCC_PLLCFGR_PLL2VCOSEL = 0x20
RCC_PLLCFGR_PLL2RGE_Pos = 0x6
RCC_PLLCFGR_PLL2RGE_Msk = 0xC0
RCC_PLLCFGR_PLL2RGE = 0xC0
RCC_PLLCFGR_PLL2RGE_0 = 0x0
RCC_PLLCFGR_PLL2RGE_1 = 0x40
RCC_PLLCFGR_PLL2RGE_2 = 0x80
RCC_PLLCFGR_PLL2RGE_3 = 0xC0
RCC_PLLCFGR_PLL3FRACEN_Pos = 0x8
RCC_PLLCFGR_PLL3FRACEN_Msk = 0x100
RCC_PLLCFGR_PLL3FRACEN = 0x100
RCC_PLLCFGR_PLL3VCOSEL_Pos = 0x9
RCC_PLLCFGR_PLL3VCOSEL_Msk = 0x200
RCC_PLLCFGR_PLL3VCOSEL = 0x200
RCC_PLLCFGR_PLL3RGE_Pos = 0xA
RCC_PLLCFGR_PLL3RGE_Msk = 0xC00
RCC_PLLCFGR_PLL3RGE = 0xC00
RCC_PLLCFGR_PLL3RGE_0 = 0x0
RCC_PLLCFGR_PLL3RGE_1 = 0x400
RCC_PLLCFGR_PLL3RGE_2 = 0x800
RCC_PLLCFGR_PLL3RGE_3 = 0xC00
RCC_PLLCFGR_DIVP1EN_Pos = 0x10
RCC_PLLCFGR_DIVP1EN_Msk = 0x10000
RCC_PLLCFGR_DIVP1EN = 0x10000
RCC_PLLCFGR_DIVQ1EN_Pos = 0x11
RCC_PLLCFGR_DIVQ1EN_Msk = 0x20000
RCC_PLLCFGR_DIVQ1EN = 0x20000
RCC_PLLCFGR_DIVR1EN_Pos = 0x12
RCC_PLLCFGR_DIVR1EN_Msk = 0x40000
RCC_PLLCFGR_DIVR1EN = 0x40000
RCC_PLLCFGR_DIVP2EN_Pos = 0x13
RCC_PLLCFGR_DIVP2EN_Msk = 0x80000
RCC_PLLCFGR_DIVP2EN = 0x80000
RCC_PLLCFGR_DIVQ2EN_Pos = 0x14
RCC_PLLCFGR_DIVQ2EN_Msk = 0x100000
RCC_PLLCFGR_DIVQ2EN = 0x100000
RCC_PLLCFGR_DIVR2EN_Pos = 0x15
RCC_PLLCFGR_DIVR2EN_Msk = 0x200000
RCC_PLLCFGR_DIVR2EN = 0x200000
RCC_PLLCFGR_DIVP3EN_Pos = 0x16
RCC_PLLCFGR_DIVP3EN_Msk = 0x400000
RCC_PLLCFGR_DIVP3EN = 0x400000
RCC_PLLCFGR_DIVQ3EN_Pos = 0x17
RCC_PLLCFGR_DIVQ3EN_Msk = 0x800000
RCC_PLLCFGR_DIVQ3EN = 0x800000
RCC_PLLCFGR_DIVR3EN_Pos = 0x18
RCC_PLLCFGR_DIVR3EN_Msk = 0x1000000
RCC_PLLCFGR_DIVR3EN = 0x1000000
RCC_PLL1DIVR_N1_Pos = 0x0
RCC_PLL1DIVR_N1_Msk = 0x1FF
RCC_PLL1DIVR_N1 = 0x1FF
RCC_PLL1DIVR_P1_Pos = 0x9
RCC_PLL1DIVR_P1_Msk = 0xFE00
RCC_PLL1DIVR_P1 = 0xFE00
RCC_PLL1DIVR_Q1_Pos = 0x10
RCC_PLL1DIVR_Q1_Msk = 0x7F0000
RCC_PLL1DIVR_Q1 = 0x7F0000
RCC_PLL1DIVR_R1_Pos = 0x18
RCC_PLL1DIVR_R1_Msk = 0x7F000000
RCC_PLL1DIVR_R1 = 0x7F000000
RCC_PLL1FRACR_FRACN1_Pos = 0x3
RCC_PLL1FRACR_FRACN1_Msk = 0xFFF8
RCC_PLL1FRACR_FRACN1 = 0xFFF8
RCC_PLL2DIVR_N2_Pos = 0x0
RCC_PLL2DIVR_N2_Msk = 0x1FF
RCC_PLL2DIVR_N2 = 0x1FF
RCC_PLL2DIVR_P2_Pos = 0x9
RCC_PLL2DIVR_P2_Msk = 0xFE00
RCC_PLL2DIVR_P2 = 0xFE00
RCC_PLL2DIVR_Q2_Pos = 0x10
RCC_PLL2DIVR_Q2_Msk = 0x7F0000
RCC_PLL2DIVR_Q2 = 0x7F0000
RCC_PLL2DIVR_R2_Pos = 0x18
RCC_PLL2DIVR_R2_Msk = 0x7F000000
RCC_PLL2DIVR_R2 = 0x7F000000
RCC_PLL2FRACR_FRACN2_Pos = 0x3
RCC_PLL2FRACR_FRACN2_Msk = 0xFFF8
RCC_PLL2FRACR_FRACN2 = 0xFFF8
RCC_PLL3DIVR_N3_Pos = 0x0
RCC_PLL3DIVR_N3_Msk = 0x1FF
RCC_PLL3DIVR_N3 = 0x1FF
RCC_PLL3DIVR_P3_Pos = 0x9
RCC_PLL3DIVR_P3_Msk = 0xFE00
RCC_PLL3DIVR_P3 = 0xFE00
RCC_PLL3DIVR_Q3_Pos = 0x10
RCC_PLL3DIVR_Q3_Msk = 0x7F0000
RCC_PLL3DIVR_Q3 = 0x7F0000
RCC_PLL3DIVR_R3_Pos = 0x18
RCC_PLL3DIVR_R3_Msk = 0x7F000000
RCC_PLL3DIVR_R3 = 0x7F000000
RCC_PLL3FRACR_FRACN3_Pos = 0x3
RCC_PLL3FRACR_FRACN3_Msk = 0xFFF8
RCC_PLL3FRACR_FRACN3 = 0xFFF8
RCC_D1CCIPR_FMCSEL_Pos = 0x0
RCC_D1CCIPR_FMCSEL_Msk = 0x3
RCC_D1CCIPR_FMCSEL = 0x3
RCC_D1CCIPR_FMCSEL_0 = 0x1
RCC_D1CCIPR_FMCSEL_1 = 0x2
RCC_D1CCIPR_QSPISEL_Pos = 0x4
RCC_D1CCIPR_QSPISEL_Msk = 0x30
RCC_D1CCIPR_QSPISEL = 0x30
RCC_D1CCIPR_QSPISEL_0 = 0x10
RCC_D1CCIPR_QSPISEL_1 = 0x20
RCC_D1CCIPR_SDMMCSEL_Pos = 0x10
RCC_D1CCIPR_SDMMCSEL_Msk = 0x10000
RCC_D1CCIPR_SDMMCSEL = 0x10000
RCC_D1CCIPR_CKPERSEL_Pos = 0x1C
RCC_D1CCIPR_CKPERSEL_Msk = 0x30000000
RCC_D1CCIPR_CKPERSEL = 0x30000000
RCC_D1CCIPR_CKPERSEL_0 = 0x10000000
RCC_D1CCIPR_CKPERSEL_1 = 0x20000000
RCC_D2CCIP1R_SAI1SEL_Pos = 0x0
RCC_D2CCIP1R_SAI1SEL_Msk = 0x7
RCC_D2CCIP1R_SAI1SEL = 0x7
RCC_D2CCIP1R_SAI1SEL_0 = 0x1
RCC_D2CCIP1R_SAI1SEL_1 = 0x2
RCC_D2CCIP1R_SAI1SEL_2 = 0x4
RCC_D2CCIP1R_SAI23SEL_Pos = 0x6
RCC_D2CCIP1R_SAI23SEL_Msk = 0x1C0
RCC_D2CCIP1R_SAI23SEL = 0x1C0
RCC_D2CCIP1R_SAI23SEL_0 = 0x40
RCC_D2CCIP1R_SAI23SEL_1 = 0x80
RCC_D2CCIP1R_SAI23SEL_2 = 0x100
RCC_D2CCIP1R_SPI123SEL_Pos = 0xC
RCC_D2CCIP1R_SPI123SEL_Msk = 0x7000
RCC_D2CCIP1R_SPI123SEL = 0x7000
RCC_D2CCIP1R_SPI123SEL_0 = 0x1000
RCC_D2CCIP1R_SPI123SEL_1 = 0x2000
RCC_D2CCIP1R_SPI123SEL_2 = 0x4000
RCC_D2CCIP1R_SPI45SEL_Pos = 0x10
RCC_D2CCIP1R_SPI45SEL_Msk = 0x70000
RCC_D2CCIP1R_SPI45SEL = 0x70000
RCC_D2CCIP1R_SPI45SEL_0 = 0x10000
RCC_D2CCIP1R_SPI45SEL_1 = 0x20000
RCC_D2CCIP1R_SPI45SEL_2 = 0x40000
RCC_D2CCIP1R_SPDIFSEL_Pos = 0x14
RCC_D2CCIP1R_SPDIFSEL_Msk = 0x300000
RCC_D2CCIP1R_SPDIFSEL = 0x300000
RCC_D2CCIP1R_SPDIFSEL_0 = 0x100000
RCC_D2CCIP1R_SPDIFSEL_1 = 0x200000
RCC_D2CCIP1R_DFSDM1SEL_Pos = 0x18
RCC_D2CCIP1R_DFSDM1SEL_Msk = 0x1000000
RCC_D2CCIP1R_DFSDM1SEL = 0x1000000
RCC_D2CCIP1R_FDCANSEL_Pos = 0x1C
RCC_D2CCIP1R_FDCANSEL_Msk = 0x30000000
RCC_D2CCIP1R_FDCANSEL = 0x30000000
RCC_D2CCIP1R_FDCANSEL_0 = 0x10000000
RCC_D2CCIP1R_FDCANSEL_1 = 0x20000000
RCC_D2CCIP1R_SWPSEL_Pos = 0x1F
RCC_D2CCIP1R_SWPSEL_Msk = 0x80000000
RCC_D2CCIP1R_SWPSEL = 0x80000000
RCC_D2CCIP2R_USART16SEL_Pos = 0x3
RCC_D2CCIP2R_USART16SEL_Msk = 0x38
RCC_D2CCIP2R_USART16SEL = 0x38
RCC_D2CCIP2R_USART16SEL_0 = 0x8
RCC_D2CCIP2R_USART16SEL_1 = 0x10
RCC_D2CCIP2R_USART16SEL_2 = 0x20
RCC_D2CCIP2R_USART28SEL_Pos = 0x0
RCC_D2CCIP2R_USART28SEL_Msk = 0x7
RCC_D2CCIP2R_USART28SEL = 0x7
RCC_D2CCIP2R_USART28SEL_0 = 0x1
RCC_D2CCIP2R_USART28SEL_1 = 0x2
RCC_D2CCIP2R_USART28SEL_2 = 0x4
RCC_D2CCIP2R_RNGSEL_Pos = 0x8
RCC_D2CCIP2R_RNGSEL_Msk = 0x300
RCC_D2CCIP2R_RNGSEL = 0x300
RCC_D2CCIP2R_RNGSEL_0 = 0x100
RCC_D2CCIP2R_RNGSEL_1 = 0x200
RCC_D2CCIP2R_I2C123SEL_Pos = 0xC
RCC_D2CCIP2R_I2C123SEL_Msk = 0x3000
RCC_D2CCIP2R_I2C123SEL = 0x3000
RCC_D2CCIP2R_I2C123SEL_0 = 0x1000
RCC_D2CCIP2R_I2C123SEL_1 = 0x2000
RCC_D2CCIP2R_USBSEL_Pos = 0x14
RCC_D2CCIP2R_USBSEL_Msk = 0x300000
RCC_D2CCIP2R_USBSEL = 0x300000
RCC_D2CCIP2R_USBSEL_0 = 0x100000
RCC_D2CCIP2R_USBSEL_1 = 0x200000
RCC_D2CCIP2R_CECSEL_Pos = 0x16
RCC_D2CCIP2R_CECSEL_Msk = 0xC00000
RCC_D2CCIP2R_CECSEL = 0xC00000
RCC_D2CCIP2R_CECSEL_0 = 0x400000
RCC_D2CCIP2R_CECSEL_1 = 0x800000
RCC_D2CCIP2R_LPTIM1SEL_Pos = 0x1C
RCC_D2CCIP2R_LPTIM1SEL_Msk = 0x70000000
RCC_D2CCIP2R_LPTIM1SEL = 0x70000000
RCC_D2CCIP2R_LPTIM1SEL_0 = 0x10000000
RCC_D2CCIP2R_LPTIM1SEL_1 = 0x20000000
RCC_D2CCIP2R_LPTIM1SEL_2 = 0x40000000
RCC_D3CCIPR_LPUART1SEL_Pos = 0x0
RCC_D3CCIPR_LPUART1SEL_Msk = 0x7
RCC_D3CCIPR_LPUART1SEL = 0x7
RCC_D3CCIPR_LPUART1SEL_0 = 0x1
RCC_D3CCIPR_LPUART1SEL_1 = 0x2
RCC_D3CCIPR_LPUART1SEL_2 = 0x4
RCC_D3CCIPR_I2C4SEL_Pos = 0x8
RCC_D3CCIPR_I2C4SEL_Msk = 0x300
RCC_D3CCIPR_I2C4SEL = 0x300
RCC_D3CCIPR_I2C4SEL_0 = 0x100
RCC_D3CCIPR_I2C4SEL_1 = 0x200
RCC_D3CCIPR_LPTIM2SEL_Pos = 0xA
RCC_D3CCIPR_LPTIM2SEL_Msk = 0x1C00
RCC_D3CCIPR_LPTIM2SEL = 0x1C00
RCC_D3CCIPR_LPTIM2SEL_0 = 0x400
RCC_D3CCIPR_LPTIM2SEL_1 = 0x800
RCC_D3CCIPR_LPTIM2SEL_2 = 0x1000
RCC_D3CCIPR_LPTIM345SEL_Pos = 0xD
RCC_D3CCIPR_LPTIM345SEL_Msk = 0xE000
RCC_D3CCIPR_LPTIM345SEL = 0xE000
RCC_D3CCIPR_LPTIM345SEL_0 = 0x2000
RCC_D3CCIPR_LPTIM345SEL_1 = 0x4000
RCC_D3CCIPR_LPTIM345SEL_2 = 0x8000
RCC_D3CCIPR_SAI4ASEL_Pos = 0x15
RCC_D3CCIPR_SAI4ASEL_Msk = 0xE00000
RCC_D3CCIPR_SAI4ASEL = 0xE00000
RCC_D3CCIPR_SAI4ASEL_0 = 0x200000
RCC_D3CCIPR_SAI4ASEL_1 = 0x400000
RCC_D3CCIPR_SAI4ASEL_2 = 0x800000
RCC_D3CCIPR_SAI4BSEL_Pos = 0x18
RCC_D3CCIPR_SAI4BSEL_Msk = 0x7000000
RCC_D3CCIPR_SAI4BSEL = 0x7000000
RCC_D3CCIPR_SAI4BSEL_0 = 0x1000000
RCC_D3CCIPR_SAI4BSEL_1 = 0x2000000
RCC_D3CCIPR_SAI4BSEL_2 = 0x4000000
RCC_D3CCIPR_ADCSEL_Pos = 0x10
RCC_D3CCIPR_ADCSEL_Msk = 0x30000
RCC_D3CCIPR_ADCSEL = 0x30000
RCC_D3CCIPR_ADCSEL_0 = 0x10000
RCC_D3CCIPR_ADCSEL_1 = 0x20000
RCC_D3CCIPR_SPI6SEL_Pos = 0x1C
RCC_D3CCIPR_SPI6SEL_Msk = 0x70000000
RCC_D3CCIPR_SPI6SEL = 0x70000000
RCC_D3CCIPR_SPI6SEL_0 = 0x10000000
RCC_D3CCIPR_SPI6SEL_1 = 0x20000000
RCC_D3CCIPR_SPI6SEL_2 = 0x40000000
RCC_CIER_LSIRDYIE_Pos = 0x0
RCC_CIER_LSIRDYIE_Msk = 0x1
RCC_CIER_LSIRDYIE = 0x1
RCC_CIER_LSERDYIE_Pos = 0x1
RCC_CIER_LSERDYIE_Msk = 0x2
RCC_CIER_LSERDYIE = 0x2
RCC_CIER_HSIRDYIE_Pos = 0x2
RCC_CIER_HSIRDYIE_Msk = 0x4
RCC_CIER_HSIRDYIE = 0x4
RCC_CIER_HSERDYIE_Pos = 0x3
RCC_CIER_HSERDYIE_Msk = 0x8
RCC_CIER_HSERDYIE = 0x8
RCC_CIER_CSIRDYIE_Pos = 0x4
RCC_CIER_CSIRDYIE_Msk = 0x10
RCC_CIER_CSIRDYIE = 0x10
RCC_CIER_HSI48RDYIE_Pos = 0x5
RCC_CIER_HSI48RDYIE_Msk = 0x20
RCC_CIER_HSI48RDYIE = 0x20
RCC_CIER_PLL1RDYIE_Pos = 0x6
RCC_CIER_PLL1RDYIE_Msk = 0x40
RCC_CIER_PLL1RDYIE = 0x40
RCC_CIER_PLL2RDYIE_Pos = 0x7
RCC_CIER_PLL2RDYIE_Msk = 0x80
RCC_CIER_PLL2RDYIE = 0x80
RCC_CIER_PLL3RDYIE_Pos = 0x8
RCC_CIER_PLL3RDYIE_Msk = 0x100
RCC_CIER_PLL3RDYIE = 0x100
RCC_CIER_LSECSSIE_Pos = 0x9
RCC_CIER_LSECSSIE_Msk = 0x200
RCC_CIER_LSECSSIE = 0x200
RCC_CIFR_LSIRDYF_Pos = 0x0
RCC_CIFR_LSIRDYF_Msk = 0x1
RCC_CIFR_LSIRDYF = 0x1
RCC_CIFR_LSERDYF_Pos = 0x1
RCC_CIFR_LSERDYF_Msk = 0x2
RCC_CIFR_LSERDYF = 0x2
RCC_CIFR_HSIRDYF_Pos = 0x2
RCC_CIFR_HSIRDYF_Msk = 0x4
RCC_CIFR_HSIRDYF = 0x4
RCC_CIFR_HSERDYF_Pos = 0x3
RCC_CIFR_HSERDYF_Msk = 0x8
RCC_CIFR_HSERDYF = 0x8
RCC_CIFR_CSIRDYF_Pos = 0x4
RCC_CIFR_CSIRDYF_Msk = 0x10
RCC_CIFR_CSIRDYF = 0x10
RCC_CIFR_HSI48RDYF_Pos = 0x5
RCC_CIFR_HSI48RDYF_Msk = 0x20
RCC_CIFR_HSI48RDYF = 0x20
RCC_CIFR_PLLRDYF_Pos = 0x6
RCC_CIFR_PLLRDYF_Msk = 0x40
RCC_CIFR_PLLRDYF = 0x40
RCC_CIFR_PLL2RDYF_Pos = 0x7
RCC_CIFR_PLL2RDYF_Msk = 0x80
RCC_CIFR_PLL2RDYF = 0x80
RCC_CIFR_PLL3RDYF_Pos = 0x8
RCC_CIFR_PLL3RDYF_Msk = 0x100
RCC_CIFR_PLL3RDYF = 0x100
RCC_CIFR_LSECSSF_Pos = 0x9
RCC_CIFR_LSECSSF_Msk = 0x200
RCC_CIFR_LSECSSF = 0x200
RCC_CIFR_HSECSSF_Pos = 0xA
RCC_CIFR_HSECSSF_Msk = 0x400
RCC_CIFR_HSECSSF = 0x400
RCC_CICR_LSIRDYC_Pos = 0x0
RCC_CICR_LSIRDYC_Msk = 0x1
RCC_CICR_LSIRDYC = 0x1
RCC_CICR_LSERDYC_Pos = 0x1
RCC_CICR_LSERDYC_Msk = 0x2
RCC_CICR_LSERDYC = 0x2
RCC_CICR_HSIRDYC_Pos = 0x2
RCC_CICR_HSIRDYC_Msk = 0x4
RCC_CICR_HSIRDYC = 0x4
RCC_CICR_HSERDYC_Pos = 0x3
RCC_CICR_HSERDYC_Msk = 0x8
RCC_CICR_HSERDYC = 0x8
RCC_CICR_CSIRDYC_Pos = 0x4
RCC_CICR_CSIRDYC_Msk = 0x10
RCC_CICR_CSIRDYC = 0x10
RCC_CICR_HSI48RDYC_Pos = 0x5
RCC_CICR_HSI48RDYC_Msk = 0x20
RCC_CICR_HSI48RDYC = 0x20
RCC_CICR_PLLRDYC_Pos = 0x6
RCC_CICR_PLLRDYC_Msk = 0x40
RCC_CICR_PLLRDYC = 0x40
RCC_CICR_PLL2RDYC_Pos = 0x7
RCC_CICR_PLL2RDYC_Msk = 0x80
RCC_CICR_PLL2RDYC = 0x80
RCC_CICR_PLL3RDYC_Pos = 0x8
RCC_CICR_PLL3RDYC_Msk = 0x100
RCC_CICR_PLL3RDYC = 0x100
RCC_CICR_LSECSSC_Pos = 0x9
RCC_CICR_LSECSSC_Msk = 0x200
RCC_CICR_LSECSSC = 0x200
RCC_CICR_HSECSSC_Pos = 0xA
RCC_CICR_HSECSSC_Msk = 0x400
RCC_CICR_HSECSSC = 0x400
RCC_BDCR_LSEON_Pos = 0x0
RCC_BDCR_LSEON_Msk = 0x1
RCC_BDCR_LSEON = 0x1
RCC_BDCR_LSERDY_Pos = 0x1
RCC_BDCR_LSERDY_Msk = 0x2
RCC_BDCR_LSERDY = 0x2
RCC_BDCR_LSEBYP_Pos = 0x2
RCC_BDCR_LSEBYP_Msk = 0x4
RCC_BDCR_LSEBYP = 0x4
RCC_BDCR_LSEDRV_Pos = 0x3
RCC_BDCR_LSEDRV_Msk = 0x18
RCC_BDCR_LSEDRV = 0x18
RCC_BDCR_LSEDRV_0 = 0x8
RCC_BDCR_LSEDRV_1 = 0x10
RCC_BDCR_LSECSSON_Pos = 0x5
RCC_BDCR_LSECSSON_Msk = 0x20
RCC_BDCR_LSECSSON = 0x20
RCC_BDCR_LSECSSD_Pos = 0x6
RCC_BDCR_LSECSSD_Msk = 0x40
RCC_BDCR_LSECSSD = 0x40
RCC_BDCR_RTCSEL_Pos = 0x8
RCC_BDCR_RTCSEL_Msk = 0x300
RCC_BDCR_RTCSEL = 0x300
RCC_BDCR_RTCSEL_0 = 0x100
RCC_BDCR_RTCSEL_1 = 0x200
RCC_BDCR_RTCEN_Pos = 0xF
RCC_BDCR_RTCEN_Msk = 0x8000
RCC_BDCR_RTCEN = 0x8000
RCC_BDCR_BDRST_Pos = 0x10
RCC_BDCR_BDRST_Msk = 0x10000
RCC_BDCR_BDRST = 0x10000
RCC_CSR_LSION_Pos = 0x0
RCC_CSR_LSION_Msk = 0x1
RCC_CSR_LSION = 0x1
RCC_CSR_LSIRDY_Pos = 0x1
RCC_CSR_LSIRDY_Msk = 0x2
RCC_CSR_LSIRDY = 0x2
RCC_AHB3ENR_MDMAEN_Pos = 0x0
RCC_AHB3ENR_MDMAEN_Msk = 0x1
RCC_AHB3ENR_MDMAEN = 0x1
RCC_AHB3ENR_DMA2DEN_Pos = 0x4
RCC_AHB3ENR_DMA2DEN_Msk = 0x10
RCC_AHB3ENR_DMA2DEN = 0x10
RCC_AHB3ENR_FMCEN_Pos = 0xC
RCC_AHB3ENR_FMCEN_Msk = 0x1000
RCC_AHB3ENR_FMCEN = 0x1000
RCC_AHB3ENR_QSPIEN_Pos = 0xE
RCC_AHB3ENR_QSPIEN_Msk = 0x4000
RCC_AHB3ENR_QSPIEN = 0x4000
RCC_AHB3ENR_SDMMC1EN_Pos = 0x10
RCC_AHB3ENR_SDMMC1EN_Msk = 0x10000
RCC_AHB3ENR_SDMMC1EN = 0x10000
RCC_AHB1ENR_DMA1EN_Pos = 0x0
RCC_AHB1ENR_DMA1EN_Msk = 0x1
RCC_AHB1ENR_DMA1EN = 0x1
RCC_AHB1ENR_DMA2EN_Pos = 0x1
RCC_AHB1ENR_DMA2EN_Msk = 0x2
RCC_AHB1ENR_DMA2EN = 0x2
RCC_AHB1ENR_ADC12EN_Pos = 0x5
RCC_AHB1ENR_ADC12EN_Msk = 0x20
RCC_AHB1ENR_ADC12EN = 0x20
RCC_AHB1ENR_ETH1MACEN_Pos = 0xF
RCC_AHB1ENR_ETH1MACEN_Msk = 0x8000
RCC_AHB1ENR_ETH1MACEN = 0x8000
RCC_AHB1ENR_ETH1TXEN_Pos = 0x10
RCC_AHB1ENR_ETH1TXEN_Msk = 0x10000
RCC_AHB1ENR_ETH1TXEN = 0x10000
RCC_AHB1ENR_ETH1RXEN_Pos = 0x11
RCC_AHB1ENR_ETH1RXEN_Msk = 0x20000
RCC_AHB1ENR_ETH1RXEN = 0x20000
RCC_AHB1ENR_USB1OTGHSEN_Pos = 0x19
RCC_AHB1ENR_USB1OTGHSEN_Msk = 0x2000000
RCC_AHB1ENR_USB1OTGHSEN = 0x2000000
RCC_AHB1ENR_USB1OTGHSULPIEN_Pos = 0x1A
RCC_AHB1ENR_USB1OTGHSULPIEN_Msk = 0x4000000
RCC_AHB1ENR_USB1OTGHSULPIEN = 0x4000000
RCC_AHB1ENR_USB2OTGFSEN_Pos = 0x1B
RCC_AHB1ENR_USB2OTGFSEN_Msk = 0x8000000
RCC_AHB1ENR_USB2OTGFSEN = 0x8000000
RCC_AHB1ENR_USB2OTGFSULPIEN_Pos = 0x1C
RCC_AHB1ENR_USB2OTGFSULPIEN_Msk = 0x10000000
RCC_AHB1ENR_USB2OTGFSULPIEN = 0x10000000
RCC_AHB1ENR_USB2OTGHSEN_Pos = 0x1B
RCC_AHB1ENR_USB2OTGHSEN_Msk = 0x8000000
RCC_AHB1ENR_USB2OTGHSEN = 0x8000000
RCC_AHB1ENR_USB2OTGHSULPIEN_Pos = 0x1C
RCC_AHB1ENR_USB2OTGHSULPIEN_Msk = 0x10000000
RCC_AHB1ENR_USB2OTGHSULPIEN = 0x10000000
RCC_AHB2ENR_DCMIEN_Pos = 0x0
RCC_AHB2ENR_DCMIEN_Msk = 0x1
RCC_AHB2ENR_DCMIEN = 0x1
RCC_AHB2ENR_RNGEN_Pos = 0x6
RCC_AHB2ENR_RNGEN_Msk = 0x40
RCC_AHB2ENR_RNGEN = 0x40
RCC_AHB2ENR_SDMMC2EN_Pos = 0x9
RCC_AHB2ENR_SDMMC2EN_Msk = 0x200
RCC_AHB2ENR_SDMMC2EN = 0x200
RCC_AHB2ENR_SRAM1EN_Pos = 0x1D
RCC_AHB2ENR_SRAM1EN_Msk = 0x20000000
RCC_AHB2ENR_SRAM1EN = 0x20000000
RCC_AHB2ENR_SRAM2EN_Pos = 0x1E
RCC_AHB2ENR_SRAM2EN_Msk = 0x40000000
RCC_AHB2ENR_SRAM2EN = 0x40000000
RCC_AHB2ENR_SRAM3EN_Pos = 0x1F
RCC_AHB2ENR_SRAM3EN_Msk = 0x80000000
RCC_AHB2ENR_SRAM3EN = 0x80000000
RCC_AHB2ENR_D2SRAM1EN_Pos = 0x1D
RCC_AHB2ENR_D2SRAM1EN_Msk = 0x20000000
RCC_AHB2ENR_D2SRAM1EN = 0x20000000
RCC_AHB2ENR_D2SRAM2EN_Pos = 0x1E
RCC_AHB2ENR_D2SRAM2EN_Msk = 0x40000000
RCC_AHB2ENR_D2SRAM2EN = 0x40000000
RCC_AHB2ENR_D2SRAM3EN_Pos = 0x1F
RCC_AHB2ENR_D2SRAM3EN_Msk = 0x80000000
RCC_AHB2ENR_D2SRAM3EN = 0x80000000
RCC_AHB4ENR_GPIOAEN_Pos = 0x0
RCC_AHB4ENR_GPIOAEN_Msk = 0x1
RCC_AHB4ENR_GPIOAEN = 0x1
RCC_AHB4ENR_GPIOBEN_Pos = 0x1
RCC_AHB4ENR_GPIOBEN_Msk = 0x2
RCC_AHB4ENR_GPIOBEN = 0x2
RCC_AHB4ENR_GPIOCEN_Pos = 0x2
RCC_AHB4ENR_GPIOCEN_Msk = 0x4
RCC_AHB4ENR_GPIOCEN = 0x4
RCC_AHB4ENR_GPIODEN_Pos = 0x3
RCC_AHB4ENR_GPIODEN_Msk = 0x8
RCC_AHB4ENR_GPIODEN = 0x8
RCC_AHB4ENR_GPIOEEN_Pos = 0x4
RCC_AHB4ENR_GPIOEEN_Msk = 0x10
RCC_AHB4ENR_GPIOEEN = 0x10
RCC_AHB4ENR_GPIOFEN_Pos = 0x5
RCC_AHB4ENR_GPIOFEN_Msk = 0x20
RCC_AHB4ENR_GPIOFEN = 0x20
RCC_AHB4ENR_GPIOGEN_Pos = 0x6
RCC_AHB4ENR_GPIOGEN_Msk = 0x40
RCC_AHB4ENR_GPIOGEN = 0x40
RCC_AHB4ENR_GPIOHEN_Pos = 0x7
RCC_AHB4ENR_GPIOHEN_Msk = 0x80
RCC_AHB4ENR_GPIOHEN = 0x80
RCC_AHB4ENR_GPIOIEN_Pos = 0x8
RCC_AHB4ENR_GPIOIEN_Msk = 0x100
RCC_AHB4ENR_GPIOIEN = 0x100
RCC_AHB4ENR_GPIOJEN_Pos = 0x9
RCC_AHB4ENR_GPIOJEN_Msk = 0x200
RCC_AHB4ENR_GPIOJEN = 0x200
RCC_AHB4ENR_GPIOKEN_Pos = 0xA
RCC_AHB4ENR_GPIOKEN_Msk = 0x400
RCC_AHB4ENR_GPIOKEN = 0x400
RCC_AHB4ENR_CRCEN_Pos = 0x13
RCC_AHB4ENR_CRCEN_Msk = 0x80000
RCC_AHB4ENR_CRCEN = 0x80000
RCC_AHB4ENR_BDMAEN_Pos = 0x15
RCC_AHB4ENR_BDMAEN_Msk = 0x200000
RCC_AHB4ENR_BDMAEN = 0x200000
RCC_AHB4ENR_ADC3EN_Pos = 0x18
RCC_AHB4ENR_ADC3EN_Msk = 0x1000000
RCC_AHB4ENR_ADC3EN = 0x1000000
RCC_AHB4ENR_HSEMEN_Pos = 0x19
RCC_AHB4ENR_HSEMEN_Msk = 0x2000000
RCC_AHB4ENR_HSEMEN = 0x2000000
RCC_AHB4ENR_BKPRAMEN_Pos = 0x1C
RCC_AHB4ENR_BKPRAMEN_Msk = 0x10000000
RCC_AHB4ENR_BKPRAMEN = 0x10000000
RCC_APB3ENR_WWDG1EN_Pos = 0x6
RCC_APB3ENR_WWDG1EN_Msk = 0x40
RCC_APB3ENR_WWDG1EN = 0x40
RCC_APB1LENR_TIM2EN_Pos = 0x0
RCC_APB1LENR_TIM2EN_Msk = 0x1
RCC_APB1LENR_TIM2EN = 0x1
RCC_APB1LENR_TIM3EN_Pos = 0x1
RCC_APB1LENR_TIM3EN_Msk = 0x2
RCC_APB1LENR_TIM3EN = 0x2
RCC_APB1LENR_TIM4EN_Pos = 0x2
RCC_APB1LENR_TIM4EN_Msk = 0x4
RCC_APB1LENR_TIM4EN = 0x4
RCC_APB1LENR_TIM5EN_Pos = 0x3
RCC_APB1LENR_TIM5EN_Msk = 0x8
RCC_APB1LENR_TIM5EN = 0x8
RCC_APB1LENR_TIM6EN_Pos = 0x4
RCC_APB1LENR_TIM6EN_Msk = 0x10
RCC_APB1LENR_TIM6EN = 0x10
RCC_APB1LENR_TIM7EN_Pos = 0x5
RCC_APB1LENR_TIM7EN_Msk = 0x20
RCC_APB1LENR_TIM7EN = 0x20
RCC_APB1LENR_TIM12EN_Pos = 0x6
RCC_APB1LENR_TIM12EN_Msk = 0x40
RCC_APB1LENR_TIM12EN = 0x40
RCC_APB1LENR_TIM13EN_Pos = 0x7
RCC_APB1LENR_TIM13EN_Msk = 0x80
RCC_APB1LENR_TIM13EN = 0x80
RCC_APB1LENR_TIM14EN_Pos = 0x8
RCC_APB1LENR_TIM14EN_Msk = 0x100
RCC_APB1LENR_TIM14EN = 0x100
RCC_APB1LENR_LPTIM1EN_Pos = 0x9
RCC_APB1LENR_LPTIM1EN_Msk = 0x200
RCC_APB1LENR_LPTIM1EN = 0x200
RCC_APB1LENR_SPI2EN_Pos = 0xE
RCC_APB1LENR_SPI2EN_Msk = 0x4000
RCC_APB1LENR_SPI2EN = 0x4000
RCC_APB1LENR_SPI3EN_Pos = 0xF
RCC_APB1LENR_SPI3EN_Msk = 0x8000
RCC_APB1LENR_SPI3EN = 0x8000
RCC_APB1LENR_SPDIFRXEN_Pos = 0x10
RCC_APB1LENR_SPDIFRXEN_Msk = 0x10000
RCC_APB1LENR_SPDIFRXEN = 0x10000
RCC_APB1LENR_USART2EN_Pos = 0x11
RCC_APB1LENR_USART2EN_Msk = 0x20000
RCC_APB1LENR_USART2EN = 0x20000
RCC_APB1LENR_USART3EN_Pos = 0x12
RCC_APB1LENR_USART3EN_Msk = 0x40000
RCC_APB1LENR_USART3EN = 0x40000
RCC_APB1LENR_UART4EN_Pos = 0x13
RCC_APB1LENR_UART4EN_Msk = 0x80000
RCC_APB1LENR_UART4EN = 0x80000
RCC_APB1LENR_UART5EN_Pos = 0x14
RCC_APB1LENR_UART5EN_Msk = 0x100000
RCC_APB1LENR_UART5EN = 0x100000
RCC_APB1LENR_I2C1EN_Pos = 0x15
RCC_APB1LENR_I2C1EN_Msk = 0x200000
RCC_APB1LENR_I2C1EN = 0x200000
RCC_APB1LENR_I2C2EN_Pos = 0x16
RCC_APB1LENR_I2C2EN_Msk = 0x400000
RCC_APB1LENR_I2C2EN = 0x400000
RCC_APB1LENR_I2C3EN_Pos = 0x17
RCC_APB1LENR_I2C3EN_Msk = 0x800000
RCC_APB1LENR_I2C3EN = 0x800000
RCC_APB1LENR_CECEN_Pos = 0x1B
RCC_APB1LENR_CECEN_Msk = 0x8000000
RCC_APB1LENR_CECEN = 0x8000000
RCC_APB1LENR_DAC12EN_Pos = 0x1D
RCC_APB1LENR_DAC12EN_Msk = 0x20000000
RCC_APB1LENR_DAC12EN = 0x20000000
RCC_APB1LENR_UART7EN_Pos = 0x1E
RCC_APB1LENR_UART7EN_Msk = 0x40000000
RCC_APB1LENR_UART7EN = 0x40000000
RCC_APB1LENR_UART8EN_Pos = 0x1F
RCC_APB1LENR_UART8EN_Msk = 0x80000000
RCC_APB1LENR_UART8EN = 0x80000000
RCC_APB1LENR_HDMICECEN_Pos = 0x1B
RCC_APB1LENR_HDMICECEN_Msk = 0x8000000
RCC_APB1LENR_HDMICECEN = 0x8000000
RCC_APB1HENR_CRSEN_Pos = 0x1
RCC_APB1HENR_CRSEN_Msk = 0x2
RCC_APB1HENR_CRSEN = 0x2
RCC_APB1HENR_SWPMIEN_Pos = 0x2
RCC_APB1HENR_SWPMIEN_Msk = 0x4
RCC_APB1HENR_SWPMIEN = 0x4
RCC_APB1HENR_OPAMPEN_Pos = 0x4
RCC_APB1HENR_OPAMPEN_Msk = 0x10
RCC_APB1HENR_OPAMPEN = 0x10
RCC_APB1HENR_MDIOSEN_Pos = 0x5
RCC_APB1HENR_MDIOSEN_Msk = 0x20
RCC_APB1HENR_MDIOSEN = 0x20
RCC_APB1HENR_FDCANEN_Pos = 0x8
RCC_APB1HENR_FDCANEN_Msk = 0x100
RCC_APB1HENR_FDCANEN = 0x100
RCC_APB2ENR_TIM1EN_Pos = 0x0
RCC_APB2ENR_TIM1EN_Msk = 0x1
RCC_APB2ENR_TIM1EN = 0x1
RCC_APB2ENR_TIM8EN_Pos = 0x1
RCC_APB2ENR_TIM8EN_Msk = 0x2
RCC_APB2ENR_TIM8EN = 0x2
RCC_APB2ENR_USART1EN_Pos = 0x4
RCC_APB2ENR_USART1EN_Msk = 0x10
RCC_APB2ENR_USART1EN = 0x10
RCC_APB2ENR_USART6EN_Pos = 0x5
RCC_APB2ENR_USART6EN_Msk = 0x20
RCC_APB2ENR_USART6EN = 0x20
RCC_APB2ENR_SPI1EN_Pos = 0xC
RCC_APB2ENR_SPI1EN_Msk = 0x1000
RCC_APB2ENR_SPI1EN = 0x1000
RCC_APB2ENR_SPI4EN_Pos = 0xD
RCC_APB2ENR_SPI4EN_Msk = 0x2000
RCC_APB2ENR_SPI4EN = 0x2000
RCC_APB2ENR_TIM15EN_Pos = 0x10
RCC_APB2ENR_TIM15EN_Msk = 0x10000
RCC_APB2ENR_TIM15EN = 0x10000
RCC_APB2ENR_TIM16EN_Pos = 0x11
RCC_APB2ENR_TIM16EN_Msk = 0x20000
RCC_APB2ENR_TIM16EN = 0x20000
RCC_APB2ENR_TIM17EN_Pos = 0x12
RCC_APB2ENR_TIM17EN_Msk = 0x40000
RCC_APB2ENR_TIM17EN = 0x40000
RCC_APB2ENR_SPI5EN_Pos = 0x14
RCC_APB2ENR_SPI5EN_Msk = 0x100000
RCC_APB2ENR_SPI5EN = 0x100000
RCC_APB2ENR_SAI1EN_Pos = 0x16
RCC_APB2ENR_SAI1EN_Msk = 0x400000
RCC_APB2ENR_SAI1EN = 0x400000
RCC_APB2ENR_SAI2EN_Pos = 0x17
RCC_APB2ENR_SAI2EN_Msk = 0x800000
RCC_APB2ENR_SAI2EN = 0x800000
RCC_APB2ENR_SAI3EN_Pos = 0x18
RCC_APB2ENR_SAI3EN_Msk = 0x1000000
RCC_APB2ENR_SAI3EN = 0x1000000
RCC_APB2ENR_DFSDM1EN_Pos = 0x1C
RCC_APB2ENR_DFSDM1EN_Msk = 0x10000000
RCC_APB2ENR_DFSDM1EN = 0x10000000
RCC_APB2ENR_HRTIMEN_Pos = 0x1D
RCC_APB2ENR_HRTIMEN_Msk = 0x20000000
RCC_APB2ENR_HRTIMEN = 0x20000000
RCC_APB4ENR_SYSCFGEN_Pos = 0x1
RCC_APB4ENR_SYSCFGEN_Msk = 0x2
RCC_APB4ENR_SYSCFGEN = 0x2
RCC_APB4ENR_LPUART1EN_Pos = 0x3
RCC_APB4ENR_LPUART1EN_Msk = 0x8
RCC_APB4ENR_LPUART1EN = 0x8
RCC_APB4ENR_SPI6EN_Pos = 0x5
RCC_APB4ENR_SPI6EN_Msk = 0x20
RCC_APB4ENR_SPI6EN = 0x20
RCC_APB4ENR_I2C4EN_Pos = 0x7
RCC_APB4ENR_I2C4EN_Msk = 0x80
RCC_APB4ENR_I2C4EN = 0x80
RCC_APB4ENR_LPTIM2EN_Pos = 0x9
RCC_APB4ENR_LPTIM2EN_Msk = 0x200
RCC_APB4ENR_LPTIM2EN = 0x200
RCC_APB4ENR_LPTIM3EN_Pos = 0xA
RCC_APB4ENR_LPTIM3EN_Msk = 0x400
RCC_APB4ENR_LPTIM3EN = 0x400
RCC_APB4ENR_LPTIM4EN_Pos = 0xB
RCC_APB4ENR_LPTIM4EN_Msk = 0x800
RCC_APB4ENR_LPTIM4EN = 0x800
RCC_APB4ENR_LPTIM5EN_Pos = 0xC
RCC_APB4ENR_LPTIM5EN_Msk = 0x1000
RCC_APB4ENR_LPTIM5EN = 0x1000
RCC_APB4ENR_COMP12EN_Pos = 0xE
RCC_APB4ENR_COMP12EN_Msk = 0x4000
RCC_APB4ENR_COMP12EN = 0x4000
RCC_APB4ENR_VREFEN_Pos = 0xF
RCC_APB4ENR_VREFEN_Msk = 0x8000
RCC_APB4ENR_VREFEN = 0x8000
RCC_APB4ENR_RTCAPBEN_Pos = 0x10
RCC_APB4ENR_RTCAPBEN_Msk = 0x10000
RCC_APB4ENR_RTCAPBEN = 0x10000
RCC_APB4ENR_SAI4EN_Pos = 0x15
RCC_APB4ENR_SAI4EN_Msk = 0x200000
RCC_APB4ENR_SAI4EN = 0x200000
RCC_AHB3RSTR_MDMARST_Pos = 0x0
RCC_AHB3RSTR_MDMARST_Msk = 0x1
RCC_AHB3RSTR_MDMARST = 0x1
RCC_AHB3RSTR_DMA2DRST_Pos = 0x4
RCC_AHB3RSTR_DMA2DRST_Msk = 0x10
RCC_AHB3RSTR_DMA2DRST = 0x10
RCC_AHB3RSTR_FMCRST_Pos = 0xC
RCC_AHB3RSTR_FMCRST_Msk = 0x1000
RCC_AHB3RSTR_FMCRST = 0x1000
RCC_AHB3RSTR_QSPIRST_Pos = 0xE
RCC_AHB3RSTR_QSPIRST_Msk = 0x4000
RCC_AHB3RSTR_QSPIRST = 0x4000
RCC_AHB3RSTR_SDMMC1RST_Pos = 0x10
RCC_AHB3RSTR_SDMMC1RST_Msk = 0x10000
RCC_AHB3RSTR_SDMMC1RST = 0x10000
RCC_AHB1RSTR_DMA1RST_Pos = 0x0
RCC_AHB1RSTR_DMA1RST_Msk = 0x1
RCC_AHB1RSTR_DMA1RST = 0x1
RCC_AHB1RSTR_DMA2RST_Pos = 0x1
RCC_AHB1RSTR_DMA2RST_Msk = 0x2
RCC_AHB1RSTR_DMA2RST = 0x2
RCC_AHB1RSTR_ADC12RST_Pos = 0x5
RCC_AHB1RSTR_ADC12RST_Msk = 0x20
RCC_AHB1RSTR_ADC12RST = 0x20
RCC_AHB1RSTR_ETH1MACRST_Pos = 0xF
RCC_AHB1RSTR_ETH1MACRST_Msk = 0x8000
RCC_AHB1RSTR_ETH1MACRST = 0x8000
RCC_AHB1RSTR_USB1OTGHSRST_Pos = 0x19
RCC_AHB1RSTR_USB1OTGHSRST_Msk = 0x2000000
RCC_AHB1RSTR_USB1OTGHSRST = 0x2000000
RCC_AHB1RSTR_USB2OTGFSRST_Pos = 0x1B
RCC_AHB1RSTR_USB2OTGFSRST_Msk = 0x8000000
RCC_AHB1RSTR_USB2OTGFSRST = 0x8000000
RCC_AHB1RSTR_USB2OTGHSRST_Pos = 0x1B
RCC_AHB1RSTR_USB2OTGHSRST_Msk = 0x8000000
RCC_AHB1RSTR_USB2OTGHSRST = 0x8000000
RCC_AHB2RSTR_DCMIRST_Pos = 0x0
RCC_AHB2RSTR_DCMIRST_Msk = 0x1
RCC_AHB2RSTR_DCMIRST = 0x1
RCC_AHB2RSTR_RNGRST_Pos = 0x6
RCC_AHB2RSTR_RNGRST_Msk = 0x40
RCC_AHB2RSTR_RNGRST = 0x40
RCC_AHB2RSTR_SDMMC2RST_Pos = 0x9
RCC_AHB2RSTR_SDMMC2RST_Msk = 0x200
RCC_AHB2RSTR_SDMMC2RST = 0x200
RCC_AHB4RSTR_GPIOARST_Pos = 0x0
RCC_AHB4RSTR_GPIOARST_Msk = 0x1
RCC_AHB4RSTR_GPIOARST = 0x1
RCC_AHB4RSTR_GPIOBRST_Pos = 0x1
RCC_AHB4RSTR_GPIOBRST_Msk = 0x2
RCC_AHB4RSTR_GPIOBRST = 0x2
RCC_AHB4RSTR_GPIOCRST_Pos = 0x2
RCC_AHB4RSTR_GPIOCRST_Msk = 0x4
RCC_AHB4RSTR_GPIOCRST = 0x4
RCC_AHB4RSTR_GPIODRST_Pos = 0x3
RCC_AHB4RSTR_GPIODRST_Msk = 0x8
RCC_AHB4RSTR_GPIODRST = 0x8
RCC_AHB4RSTR_GPIOERST_Pos = 0x4
RCC_AHB4RSTR_GPIOERST_Msk = 0x10
RCC_AHB4RSTR_GPIOERST = 0x10
RCC_AHB4RSTR_GPIOFRST_Pos = 0x5
RCC_AHB4RSTR_GPIOFRST_Msk = 0x20
RCC_AHB4RSTR_GPIOFRST = 0x20
RCC_AHB4RSTR_GPIOGRST_Pos = 0x6
RCC_AHB4RSTR_GPIOGRST_Msk = 0x40
RCC_AHB4RSTR_GPIOGRST = 0x40
RCC_AHB4RSTR_GPIOHRST_Pos = 0x7
RCC_AHB4RSTR_GPIOHRST_Msk = 0x80
RCC_AHB4RSTR_GPIOHRST = 0x80
RCC_AHB4RSTR_GPIOIRST_Pos = 0x8
RCC_AHB4RSTR_GPIOIRST_Msk = 0x100
RCC_AHB4RSTR_GPIOIRST = 0x100
RCC_AHB4RSTR_GPIOJRST_Pos = 0x9
RCC_AHB4RSTR_GPIOJRST_Msk = 0x200
RCC_AHB4RSTR_GPIOJRST = 0x200
RCC_AHB4RSTR_GPIOKRST_Pos = 0xA
RCC_AHB4RSTR_GPIOKRST_Msk = 0x400
RCC_AHB4RSTR_GPIOKRST = 0x400
RCC_AHB4RSTR_CRCRST_Pos = 0x13
RCC_AHB4RSTR_CRCRST_Msk = 0x80000
RCC_AHB4RSTR_CRCRST = 0x80000
RCC_AHB4RSTR_BDMARST_Pos = 0x15
RCC_AHB4RSTR_BDMARST_Msk = 0x200000
RCC_AHB4RSTR_BDMARST = 0x200000
RCC_AHB4RSTR_ADC3RST_Pos = 0x18
RCC_AHB4RSTR_ADC3RST_Msk = 0x1000000
RCC_AHB4RSTR_ADC3RST = 0x1000000
RCC_AHB4RSTR_HSEMRST_Pos = 0x19
RCC_AHB4RSTR_HSEMRST_Msk = 0x2000000
RCC_AHB4RSTR_HSEMRST = 0x2000000
RCC_APB1LRSTR_TIM2RST_Pos = 0x0
RCC_APB1LRSTR_TIM2RST_Msk = 0x1
RCC_APB1LRSTR_TIM2RST = 0x1
RCC_APB1LRSTR_TIM3RST_Pos = 0x1
RCC_APB1LRSTR_TIM3RST_Msk = 0x2
RCC_APB1LRSTR_TIM3RST = 0x2
RCC_APB1LRSTR_TIM4RST_Pos = 0x2
RCC_APB1LRSTR_TIM4RST_Msk = 0x4
RCC_APB1LRSTR_TIM4RST = 0x4
RCC_APB1LRSTR_TIM5RST_Pos = 0x3
RCC_APB1LRSTR_TIM5RST_Msk = 0x8
RCC_APB1LRSTR_TIM5RST = 0x8
RCC_APB1LRSTR_TIM6RST_Pos = 0x4
RCC_APB1LRSTR_TIM6RST_Msk = 0x10
RCC_APB1LRSTR_TIM6RST = 0x10
RCC_APB1LRSTR_TIM7RST_Pos = 0x5
RCC_APB1LRSTR_TIM7RST_Msk = 0x20
RCC_APB1LRSTR_TIM7RST = 0x20
RCC_APB1LRSTR_TIM12RST_Pos = 0x6
RCC_APB1LRSTR_TIM12RST_Msk = 0x40
RCC_APB1LRSTR_TIM12RST = 0x40
RCC_APB1LRSTR_TIM13RST_Pos = 0x7
RCC_APB1LRSTR_TIM13RST_Msk = 0x80
RCC_APB1LRSTR_TIM13RST = 0x80
RCC_APB1LRSTR_TIM14RST_Pos = 0x8
RCC_APB1LRSTR_TIM14RST_Msk = 0x100
RCC_APB1LRSTR_TIM14RST = 0x100
RCC_APB1LRSTR_LPTIM1RST_Pos = 0x9
RCC_APB1LRSTR_LPTIM1RST_Msk = 0x200
RCC_APB1LRSTR_LPTIM1RST = 0x200
RCC_APB1LRSTR_SPI2RST_Pos = 0xE
RCC_APB1LRSTR_SPI2RST_Msk = 0x4000
RCC_APB1LRSTR_SPI2RST = 0x4000
RCC_APB1LRSTR_SPI3RST_Pos = 0xF
RCC_APB1LRSTR_SPI3RST_Msk = 0x8000
RCC_APB1LRSTR_SPI3RST = 0x8000
RCC_APB1LRSTR_SPDIFRXRST_Pos = 0x10
RCC_APB1LRSTR_SPDIFRXRST_Msk = 0x10000
RCC_APB1LRSTR_SPDIFRXRST = 0x10000
RCC_APB1LRSTR_USART2RST_Pos = 0x11
RCC_APB1LRSTR_USART2RST_Msk = 0x20000
RCC_APB1LRSTR_USART2RST = 0x20000
RCC_APB1LRSTR_USART3RST_Pos = 0x12
RCC_APB1LRSTR_USART3RST_Msk = 0x40000
RCC_APB1LRSTR_USART3RST = 0x40000
RCC_APB1LRSTR_UART4RST_Pos = 0x13
RCC_APB1LRSTR_UART4RST_Msk = 0x80000
RCC_APB1LRSTR_UART4RST = 0x80000
RCC_APB1LRSTR_UART5RST_Pos = 0x14
RCC_APB1LRSTR_UART5RST_Msk = 0x100000
RCC_APB1LRSTR_UART5RST = 0x100000
RCC_APB1LRSTR_I2C1RST_Pos = 0x15
RCC_APB1LRSTR_I2C1RST_Msk = 0x200000
RCC_APB1LRSTR_I2C1RST = 0x200000
RCC_APB1LRSTR_I2C2RST_Pos = 0x16
RCC_APB1LRSTR_I2C2RST_Msk = 0x400000
RCC_APB1LRSTR_I2C2RST = 0x400000
RCC_APB1LRSTR_I2C3RST_Pos = 0x17
RCC_APB1LRSTR_I2C3RST_Msk = 0x800000
RCC_APB1LRSTR_I2C3RST = 0x800000
RCC_APB1LRSTR_CECRST_Pos = 0x1B
RCC_APB1LRSTR_CECRST_Msk = 0x8000000
RCC_APB1LRSTR_CECRST = 0x8000000
RCC_APB1LRSTR_DAC12RST_Pos = 0x1D
RCC_APB1LRSTR_DAC12RST_Msk = 0x20000000
RCC_APB1LRSTR_DAC12RST = 0x20000000
RCC_APB1LRSTR_UART7RST_Pos = 0x1E
RCC_APB1LRSTR_UART7RST_Msk = 0x40000000
RCC_APB1LRSTR_UART7RST = 0x40000000
RCC_APB1LRSTR_UART8RST_Pos = 0x1F
RCC_APB1LRSTR_UART8RST_Msk = 0x80000000
RCC_APB1LRSTR_UART8RST = 0x80000000
RCC_APB1LRSTR_HDMICECRST_Pos = 0x1B
RCC_APB1LRSTR_HDMICECRST_Msk = 0x8000000
RCC_APB1LRSTR_HDMICECRST = 0x8000000
RCC_APB1HRSTR_CRSRST_Pos = 0x1
RCC_APB1HRSTR_CRSRST_Msk = 0x2
RCC_APB1HRSTR_CRSRST = 0x2
RCC_APB1HRSTR_SWPMIRST_Pos = 0x2
RCC_APB1HRSTR_SWPMIRST_Msk = 0x4
RCC_APB1HRSTR_SWPMIRST = 0x4
RCC_APB1HRSTR_OPAMPRST_Pos = 0x4
RCC_APB1HRSTR_OPAMPRST_Msk = 0x10
RCC_APB1HRSTR_OPAMPRST = 0x10
RCC_APB1HRSTR_MDIOSRST_Pos = 0x5
RCC_APB1HRSTR_MDIOSRST_Msk = 0x20
RCC_APB1HRSTR_MDIOSRST = 0x20
RCC_APB1HRSTR_FDCANRST_Pos = 0x8
RCC_APB1HRSTR_FDCANRST_Msk = 0x100
RCC_APB1HRSTR_FDCANRST = 0x100
RCC_APB2RSTR_TIM1RST_Pos = 0x0
RCC_APB2RSTR_TIM1RST_Msk = 0x1
RCC_APB2RSTR_TIM1RST = 0x1
RCC_APB2RSTR_TIM8RST_Pos = 0x1
RCC_APB2RSTR_TIM8RST_Msk = 0x2
RCC_APB2RSTR_TIM8RST = 0x2
RCC_APB2RSTR_USART1RST_Pos = 0x4
RCC_APB2RSTR_USART1RST_Msk = 0x10
RCC_APB2RSTR_USART1RST = 0x10
RCC_APB2RSTR_USART6RST_Pos = 0x5
RCC_APB2RSTR_USART6RST_Msk = 0x20
RCC_APB2RSTR_USART6RST = 0x20
RCC_APB2RSTR_SPI1RST_Pos = 0xC
RCC_APB2RSTR_SPI1RST_Msk = 0x1000
RCC_APB2RSTR_SPI1RST = 0x1000
RCC_APB2RSTR_SPI4RST_Pos = 0xD
RCC_APB2RSTR_SPI4RST_Msk = 0x2000
RCC_APB2RSTR_SPI4RST = 0x2000
RCC_APB2RSTR_TIM15RST_Pos = 0x10
RCC_APB2RSTR_TIM15RST_Msk = 0x10000
RCC_APB2RSTR_TIM15RST = 0x10000
RCC_APB2RSTR_TIM16RST_Pos = 0x11
RCC_APB2RSTR_TIM16RST_Msk = 0x20000
RCC_APB2RSTR_TIM16RST = 0x20000
RCC_APB2RSTR_TIM17RST_Pos = 0x12
RCC_APB2RSTR_TIM17RST_Msk = 0x40000
RCC_APB2RSTR_TIM17RST = 0x40000
RCC_APB2RSTR_SPI5RST_Pos = 0x14
RCC_APB2RSTR_SPI5RST_Msk = 0x100000
RCC_APB2RSTR_SPI5RST = 0x100000
RCC_APB2RSTR_SAI1RST_Pos = 0x16
RCC_APB2RSTR_SAI1RST_Msk = 0x400000
RCC_APB2RSTR_SAI1RST = 0x400000
RCC_APB2RSTR_SAI2RST_Pos = 0x17
RCC_APB2RSTR_SAI2RST_Msk = 0x800000
RCC_APB2RSTR_SAI2RST = 0x800000
RCC_APB2RSTR_SAI3RST_Pos = 0x18
RCC_APB2RSTR_SAI3RST_Msk = 0x1000000
RCC_APB2RSTR_SAI3RST = 0x1000000
RCC_APB2RSTR_DFSDM1RST_Pos = 0x1C
RCC_APB2RSTR_DFSDM1RST_Msk = 0x10000000
RCC_APB2RSTR_DFSDM1RST = 0x10000000
RCC_APB2RSTR_HRTIMRST_Pos = 0x1D
RCC_APB2RSTR_HRTIMRST_Msk = 0x20000000
RCC_APB2RSTR_HRTIMRST = 0x20000000
RCC_APB4RSTR_SYSCFGRST_Pos = 0x1
RCC_APB4RSTR_SYSCFGRST_Msk = 0x2
RCC_APB4RSTR_SYSCFGRST = 0x2
RCC_APB4RSTR_LPUART1RST_Pos = 0x3
RCC_APB4RSTR_LPUART1RST_Msk = 0x8
RCC_APB4RSTR_LPUART1RST = 0x8
RCC_APB4RSTR_SPI6RST_Pos = 0x5
RCC_APB4RSTR_SPI6RST_Msk = 0x20
RCC_APB4RSTR_SPI6RST = 0x20
RCC_APB4RSTR_I2C4RST_Pos = 0x7
RCC_APB4RSTR_I2C4RST_Msk = 0x80
RCC_APB4RSTR_I2C4RST = 0x80
RCC_APB4RSTR_LPTIM2RST_Pos = 0x9
RCC_APB4RSTR_LPTIM2RST_Msk = 0x200
RCC_APB4RSTR_LPTIM2RST = 0x200
RCC_APB4RSTR_LPTIM3RST_Pos = 0xA
RCC_APB4RSTR_LPTIM3RST_Msk = 0x400
RCC_APB4RSTR_LPTIM3RST = 0x400
RCC_APB4RSTR_LPTIM4RST_Pos = 0xB
RCC_APB4RSTR_LPTIM4RST_Msk = 0x800
RCC_APB4RSTR_LPTIM4RST = 0x800
RCC_APB4RSTR_LPTIM5RST_Pos = 0xC
RCC_APB4RSTR_LPTIM5RST_Msk = 0x1000
RCC_APB4RSTR_LPTIM5RST = 0x1000
RCC_APB4RSTR_COMP12RST_Pos = 0xE
RCC_APB4RSTR_COMP12RST_Msk = 0x4000
RCC_APB4RSTR_COMP12RST = 0x4000
RCC_APB4RSTR_VREFRST_Pos = 0xF
RCC_APB4RSTR_VREFRST_Msk = 0x8000
RCC_APB4RSTR_VREFRST = 0x8000
RCC_APB4RSTR_SAI4RST_Pos = 0x15
RCC_APB4RSTR_SAI4RST_Msk = 0x200000
RCC_APB4RSTR_SAI4RST = 0x200000
RCC_GCR_WW1RSC_Pos = 0x0
RCC_GCR_WW1RSC_Msk = 0x1
RCC_GCR_WW1RSC = 0x1
RCC_D3AMR_BDMAAMEN_Pos = 0x0
RCC_D3AMR_BDMAAMEN_Msk = 0x1
RCC_D3AMR_BDMAAMEN = 0x1
RCC_D3AMR_LPUART1AMEN_Pos = 0x3
RCC_D3AMR_LPUART1AMEN_Msk = 0x8
RCC_D3AMR_LPUART1AMEN = 0x8
RCC_D3AMR_SPI6AMEN_Pos = 0x5
RCC_D3AMR_SPI6AMEN_Msk = 0x20
RCC_D3AMR_SPI6AMEN = 0x20
RCC_D3AMR_I2C4AMEN_Pos = 0x7
RCC_D3AMR_I2C4AMEN_Msk = 0x80
RCC_D3AMR_I2C4AMEN = 0x80
RCC_D3AMR_LPTIM2AMEN_Pos = 0x9
RCC_D3AMR_LPTIM2AMEN_Msk = 0x200
RCC_D3AMR_LPTIM2AMEN = 0x200
RCC_D3AMR_LPTIM3AMEN_Pos = 0xA
RCC_D3AMR_LPTIM3AMEN_Msk = 0x400
RCC_D3AMR_LPTIM3AMEN = 0x400
RCC_D3AMR_LPTIM4AMEN_Pos = 0xB
RCC_D3AMR_LPTIM4AMEN_Msk = 0x800
RCC_D3AMR_LPTIM4AMEN = 0x800
RCC_D3AMR_LPTIM5AMEN_Pos = 0xC
RCC_D3AMR_LPTIM5AMEN_Msk = 0x1000
RCC_D3AMR_LPTIM5AMEN = 0x1000
RCC_D3AMR_COMP12AMEN_Pos = 0xE
RCC_D3AMR_COMP12AMEN_Msk = 0x4000
RCC_D3AMR_COMP12AMEN = 0x4000
RCC_D3AMR_VREFAMEN_Pos = 0xF
RCC_D3AMR_VREFAMEN_Msk = 0x8000
RCC_D3AMR_VREFAMEN = 0x8000
RCC_D3AMR_RTCAMEN_Pos = 0x10
RCC_D3AMR_RTCAMEN_Msk = 0x10000
RCC_D3AMR_RTCAMEN = 0x10000
RCC_D3AMR_CRCAMEN_Pos = 0x13
RCC_D3AMR_CRCAMEN_Msk = 0x80000
RCC_D3AMR_CRCAMEN = 0x80000
RCC_D3AMR_SAI4AMEN_Pos = 0x15
RCC_D3AMR_SAI4AMEN_Msk = 0x200000
RCC_D3AMR_SAI4AMEN = 0x200000
RCC_D3AMR_ADC3AMEN_Pos = 0x18
RCC_D3AMR_ADC3AMEN_Msk = 0x1000000
RCC_D3AMR_ADC3AMEN = 0x1000000
RCC_D3AMR_BKPRAMAMEN_Pos = 0x1C
RCC_D3AMR_BKPRAMAMEN_Msk = 0x10000000
RCC_D3AMR_BKPRAMAMEN = 0x10000000
RCC_D3AMR_SRAM4AMEN_Pos = 0x1D
RCC_D3AMR_SRAM4AMEN_Msk = 0x20000000
RCC_D3AMR_SRAM4AMEN = 0x20000000
RCC_AHB3LPENR_MDMALPEN_Pos = 0x0
RCC_AHB3LPENR_MDMALPEN_Msk = 0x1
RCC_AHB3LPENR_MDMALPEN = 0x1
RCC_AHB3LPENR_DMA2DLPEN_Pos = 0x4
RCC_AHB3LPENR_DMA2DLPEN_Msk = 0x10
RCC_AHB3LPENR_DMA2DLPEN = 0x10
RCC_AHB3LPENR_FLASHLPEN_Pos = 0x8
RCC_AHB3LPENR_FLASHLPEN_Msk = 0x100
RCC_AHB3LPENR_FLASHLPEN = 0x100
RCC_AHB3LPENR_FMCLPEN_Pos = 0xC
RCC_AHB3LPENR_FMCLPEN_Msk = 0x1000
RCC_AHB3LPENR_FMCLPEN = 0x1000
RCC_AHB3LPENR_QSPILPEN_Pos = 0xE
RCC_AHB3LPENR_QSPILPEN_Msk = 0x4000
RCC_AHB3LPENR_QSPILPEN = 0x4000
RCC_AHB3LPENR_SDMMC1LPEN_Pos = 0x10
RCC_AHB3LPENR_SDMMC1LPEN_Msk = 0x10000
RCC_AHB3LPENR_SDMMC1LPEN = 0x10000
RCC_AHB3LPENR_DTCM1LPEN_Pos = 0x1C
RCC_AHB3LPENR_DTCM1LPEN_Msk = 0x10000000
RCC_AHB3LPENR_DTCM1LPEN = 0x10000000
RCC_AHB3LPENR_DTCM2LPEN_Pos = 0x1D
RCC_AHB3LPENR_DTCM2LPEN_Msk = 0x20000000
RCC_AHB3LPENR_DTCM2LPEN = 0x20000000
RCC_AHB3LPENR_ITCMLPEN_Pos = 0x1E
RCC_AHB3LPENR_ITCMLPEN_Msk = 0x40000000
RCC_AHB3LPENR_ITCMLPEN = 0x40000000
RCC_AHB3LPENR_AXISRAMLPEN_Pos = 0x1F
RCC_AHB3LPENR_AXISRAMLPEN_Msk = 0x80000000
RCC_AHB3LPENR_AXISRAMLPEN = 0x80000000
RCC_AHB1LPENR_DMA1LPEN_Pos = 0x0
RCC_AHB1LPENR_DMA1LPEN_Msk = 0x1
RCC_AHB1LPENR_DMA1LPEN = 0x1
RCC_AHB1LPENR_DMA2LPEN_Pos = 0x1
RCC_AHB1LPENR_DMA2LPEN_Msk = 0x2
RCC_AHB1LPENR_DMA2LPEN = 0x2
RCC_AHB1LPENR_ADC12LPEN_Pos = 0x5
RCC_AHB1LPENR_ADC12LPEN_Msk = 0x20
RCC_AHB1LPENR_ADC12LPEN = 0x20
RCC_AHB1LPENR_ETH1MACLPEN_Pos = 0xF
RCC_AHB1LPENR_ETH1MACLPEN_Msk = 0x8000
RCC_AHB1LPENR_ETH1MACLPEN = 0x8000
RCC_AHB1LPENR_ETH1TXLPEN_Pos = 0x10
RCC_AHB1LPENR_ETH1TXLPEN_Msk = 0x10000
RCC_AHB1LPENR_ETH1TXLPEN = 0x10000
RCC_AHB1LPENR_ETH1RXLPEN_Pos = 0x11
RCC_AHB1LPENR_ETH1RXLPEN_Msk = 0x20000
RCC_AHB1LPENR_ETH1RXLPEN = 0x20000
RCC_AHB1LPENR_USB1OTGHSLPEN_Pos = 0x19
RCC_AHB1LPENR_USB1OTGHSLPEN_Msk = 0x2000000
RCC_AHB1LPENR_USB1OTGHSLPEN = 0x2000000
RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos = 0x1A
RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk = 0x4000000
RCC_AHB1LPENR_USB1OTGHSULPILPEN = 0x4000000
RCC_AHB1LPENR_USB2OTGFSLPEN_Pos = 0x1B
RCC_AHB1LPENR_USB2OTGFSLPEN_Msk = 0x8000000
RCC_AHB1LPENR_USB2OTGFSLPEN = 0x8000000
RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos = 0x1C
RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk = 0x10000000
RCC_AHB1LPENR_USB2OTGFSULPILPEN = 0x10000000
RCC_AHB1LPENR_USB2OTGHSLPEN_Pos = 0x1B
RCC_AHB1LPENR_USB2OTGHSLPEN_Msk = 0x8000000
RCC_AHB1LPENR_USB2OTGHSLPEN = 0x8000000
RCC_AHB1LPENR_USB2OTGHSULPILPEN_Pos = 0x1C
RCC_AHB1LPENR_USB2OTGHSULPILPEN_Msk = 0x10000000
RCC_AHB1LPENR_USB2OTGHSULPILPEN = 0x10000000
RCC_AHB2LPENR_DCMILPEN_Pos = 0x0
RCC_AHB2LPENR_DCMILPEN_Msk = 0x1
RCC_AHB2LPENR_DCMILPEN = 0x1
RCC_AHB2LPENR_RNGLPEN_Pos = 0x6
RCC_AHB2LPENR_RNGLPEN_Msk = 0x40
RCC_AHB2LPENR_RNGLPEN = 0x40
RCC_AHB2LPENR_SDMMC2LPEN_Pos = 0x9
RCC_AHB2LPENR_SDMMC2LPEN_Msk = 0x200
RCC_AHB2LPENR_SDMMC2LPEN = 0x200
RCC_AHB2LPENR_SRAM1LPEN_Pos = 0x1D
RCC_AHB2LPENR_SRAM1LPEN_Msk = 0x20000000
RCC_AHB2LPENR_SRAM1LPEN = 0x20000000
RCC_AHB2LPENR_SRAM2LPEN_Pos = 0x1E
RCC_AHB2LPENR_SRAM2LPEN_Msk = 0x40000000
RCC_AHB2LPENR_SRAM2LPEN = 0x40000000
RCC_AHB2LPENR_SRAM3LPEN_Pos = 0x1F
RCC_AHB2LPENR_SRAM3LPEN_Msk = 0x80000000
RCC_AHB2LPENR_SRAM3LPEN = 0x80000000
RCC_AHB2LPENR_D2SRAM1LPEN_Pos = 0x1D
RCC_AHB2LPENR_D2SRAM1LPEN_Msk = 0x20000000
RCC_AHB2LPENR_D2SRAM1LPEN = 0x20000000
RCC_AHB2LPENR_D2SRAM2LPEN_Pos = 0x1E
RCC_AHB2LPENR_D2SRAM2LPEN_Msk = 0x40000000
RCC_AHB2LPENR_D2SRAM2LPEN = 0x40000000
RCC_AHB2LPENR_D2SRAM3LPEN_Pos = 0x1F
RCC_AHB2LPENR_D2SRAM3LPEN_Msk = 0x80000000
RCC_AHB2LPENR_D2SRAM3LPEN = 0x80000000
RCC_AHB4LPENR_GPIOALPEN_Pos = 0x0
RCC_AHB4LPENR_GPIOALPEN_Msk = 0x1
RCC_AHB4LPENR_GPIOALPEN = 0x1
RCC_AHB4LPENR_GPIOBLPEN_Pos = 0x1
RCC_AHB4LPENR_GPIOBLPEN_Msk = 0x2
RCC_AHB4LPENR_GPIOBLPEN = 0x2
RCC_AHB4LPENR_GPIOCLPEN_Pos = 0x2
RCC_AHB4LPENR_GPIOCLPEN_Msk = 0x4
RCC_AHB4LPENR_GPIOCLPEN = 0x4
RCC_AHB4LPENR_GPIODLPEN_Pos = 0x3
RCC_AHB4LPENR_GPIODLPEN_Msk = 0x8
RCC_AHB4LPENR_GPIODLPEN = 0x8
RCC_AHB4LPENR_GPIOELPEN_Pos = 0x4
RCC_AHB4LPENR_GPIOELPEN_Msk = 0x10
RCC_AHB4LPENR_GPIOELPEN = 0x10
RCC_AHB4LPENR_GPIOFLPEN_Pos = 0x5
RCC_AHB4LPENR_GPIOFLPEN_Msk = 0x20
RCC_AHB4LPENR_GPIOFLPEN = 0x20
RCC_AHB4LPENR_GPIOGLPEN_Pos = 0x6
RCC_AHB4LPENR_GPIOGLPEN_Msk = 0x40
RCC_AHB4LPENR_GPIOGLPEN = 0x40
RCC_AHB4LPENR_GPIOHLPEN_Pos = 0x7
RCC_AHB4LPENR_GPIOHLPEN_Msk = 0x80
RCC_AHB4LPENR_GPIOHLPEN = 0x80
RCC_AHB4LPENR_GPIOILPEN_Pos = 0x8
RCC_AHB4LPENR_GPIOILPEN_Msk = 0x100
RCC_AHB4LPENR_GPIOILPEN = 0x100
RCC_AHB4LPENR_GPIOJLPEN_Pos = 0x9
RCC_AHB4LPENR_GPIOJLPEN_Msk = 0x200
RCC_AHB4LPENR_GPIOJLPEN = 0x200
RCC_AHB4LPENR_GPIOKLPEN_Pos = 0xA
RCC_AHB4LPENR_GPIOKLPEN_Msk = 0x400
RCC_AHB4LPENR_GPIOKLPEN = 0x400
RCC_AHB4LPENR_CRCLPEN_Pos = 0x13
RCC_AHB4LPENR_CRCLPEN_Msk = 0x80000
RCC_AHB4LPENR_CRCLPEN = 0x80000
RCC_AHB4LPENR_BDMALPEN_Pos = 0x15
RCC_AHB4LPENR_BDMALPEN_Msk = 0x200000
RCC_AHB4LPENR_BDMALPEN = 0x200000
RCC_AHB4LPENR_ADC3LPEN_Pos = 0x18
RCC_AHB4LPENR_ADC3LPEN_Msk = 0x1000000
RCC_AHB4LPENR_ADC3LPEN = 0x1000000
RCC_AHB4LPENR_BKPRAMLPEN_Pos = 0x1C
RCC_AHB4LPENR_BKPRAMLPEN_Msk = 0x10000000
RCC_AHB4LPENR_BKPRAMLPEN = 0x10000000
RCC_AHB4LPENR_SRAM4LPEN_Pos = 0x1D
RCC_AHB4LPENR_SRAM4LPEN_Msk = 0x20000000
RCC_AHB4LPENR_SRAM4LPEN = 0x20000000
RCC_AHB4LPENR_D3SRAM1LPEN_Pos = 0x1D
RCC_AHB4LPENR_D3SRAM1LPEN_Msk = 0x20000000
RCC_AHB4LPENR_D3SRAM1LPEN = 0x20000000
RCC_APB3LPENR_WWDG1LPEN_Pos = 0x6
RCC_APB3LPENR_WWDG1LPEN_Msk = 0x40
RCC_APB3LPENR_WWDG1LPEN = 0x40
RCC_APB1LLPENR_TIM2LPEN_Pos = 0x0
RCC_APB1LLPENR_TIM2LPEN_Msk = 0x1
RCC_APB1LLPENR_TIM2LPEN = 0x1
RCC_APB1LLPENR_TIM3LPEN_Pos = 0x1
RCC_APB1LLPENR_TIM3LPEN_Msk = 0x2
RCC_APB1LLPENR_TIM3LPEN = 0x2
RCC_APB1LLPENR_TIM4LPEN_Pos = 0x2
RCC_APB1LLPENR_TIM4LPEN_Msk = 0x4
RCC_APB1LLPENR_TIM4LPEN = 0x4
RCC_APB1LLPENR_TIM5LPEN_Pos = 0x3
RCC_APB1LLPENR_TIM5LPEN_Msk = 0x8
RCC_APB1LLPENR_TIM5LPEN = 0x8
RCC_APB1LLPENR_TIM6LPEN_Pos = 0x4
RCC_APB1LLPENR_TIM6LPEN_Msk = 0x10
RCC_APB1LLPENR_TIM6LPEN = 0x10
RCC_APB1LLPENR_TIM7LPEN_Pos = 0x5
RCC_APB1LLPENR_TIM7LPEN_Msk = 0x20
RCC_APB1LLPENR_TIM7LPEN = 0x20
RCC_APB1LLPENR_TIM12LPEN_Pos = 0x6
RCC_APB1LLPENR_TIM12LPEN_Msk = 0x40
RCC_APB1LLPENR_TIM12LPEN = 0x40
RCC_APB1LLPENR_TIM13LPEN_Pos = 0x7
RCC_APB1LLPENR_TIM13LPEN_Msk = 0x80
RCC_APB1LLPENR_TIM13LPEN = 0x80
RCC_APB1LLPENR_TIM14LPEN_Pos = 0x8
RCC_APB1LLPENR_TIM14LPEN_Msk = 0x100
RCC_APB1LLPENR_TIM14LPEN = 0x100
RCC_APB1LLPENR_LPTIM1LPEN_Pos = 0x9
RCC_APB1LLPENR_LPTIM1LPEN_Msk = 0x200
RCC_APB1LLPENR_LPTIM1LPEN = 0x200
RCC_APB1LLPENR_SPI2LPEN_Pos = 0xE
RCC_APB1LLPENR_SPI2LPEN_Msk = 0x4000
RCC_APB1LLPENR_SPI2LPEN = 0x4000
RCC_APB1LLPENR_SPI3LPEN_Pos = 0xF
RCC_APB1LLPENR_SPI3LPEN_Msk = 0x8000
RCC_APB1LLPENR_SPI3LPEN = 0x8000
RCC_APB1LLPENR_SPDIFRXLPEN_Pos = 0x10
RCC_APB1LLPENR_SPDIFRXLPEN_Msk = 0x10000
RCC_APB1LLPENR_SPDIFRXLPEN = 0x10000
RCC_APB1LLPENR_USART2LPEN_Pos = 0x11
RCC_APB1LLPENR_USART2LPEN_Msk = 0x20000
RCC_APB1LLPENR_USART2LPEN = 0x20000
RCC_APB1LLPENR_USART3LPEN_Pos = 0x12
RCC_APB1LLPENR_USART3LPEN_Msk = 0x40000
RCC_APB1LLPENR_USART3LPEN = 0x40000
RCC_APB1LLPENR_UART4LPEN_Pos = 0x13
RCC_APB1LLPENR_UART4LPEN_Msk = 0x80000
RCC_APB1LLPENR_UART4LPEN = 0x80000
RCC_APB1LLPENR_UART5LPEN_Pos = 0x14
RCC_APB1LLPENR_UART5LPEN_Msk = 0x100000
RCC_APB1LLPENR_UART5LPEN = 0x100000
RCC_APB1LLPENR_I2C1LPEN_Pos = 0x15
RCC_APB1LLPENR_I2C1LPEN_Msk = 0x200000
RCC_APB1LLPENR_I2C1LPEN = 0x200000
RCC_APB1LLPENR_I2C2LPEN_Pos = 0x16
RCC_APB1LLPENR_I2C2LPEN_Msk = 0x400000
RCC_APB1LLPENR_I2C2LPEN = 0x400000
RCC_APB1LLPENR_I2C3LPEN_Pos = 0x17
RCC_APB1LLPENR_I2C3LPEN_Msk = 0x800000
RCC_APB1LLPENR_I2C3LPEN = 0x800000
RCC_APB1LLPENR_CECLPEN_Pos = 0x1B
RCC_APB1LLPENR_CECLPEN_Msk = 0x8000000
RCC_APB1LLPENR_CECLPEN = 0x8000000
RCC_APB1LLPENR_DAC12LPEN_Pos = 0x1D
RCC_APB1LLPENR_DAC12LPEN_Msk = 0x20000000
RCC_APB1LLPENR_DAC12LPEN = 0x20000000
RCC_APB1LLPENR_UART7LPEN_Pos = 0x1E
RCC_APB1LLPENR_UART7LPEN_Msk = 0x40000000
RCC_APB1LLPENR_UART7LPEN = 0x40000000
RCC_APB1LLPENR_UART8LPEN_Pos = 0x1F
RCC_APB1LLPENR_UART8LPEN_Msk = 0x80000000
RCC_APB1LLPENR_UART8LPEN = 0x80000000
RCC_APB1LLPENR_HDMICECEN_Pos = 0x1B
RCC_APB1LLPENR_HDMICECEN_Msk = 0x8000000
RCC_APB1LLPENR_HDMICECEN = 0x8000000
RCC_APB1HLPENR_CRSLPEN_Pos = 0x1
RCC_APB1HLPENR_CRSLPEN_Msk = 0x2
RCC_APB1HLPENR_CRSLPEN = 0x2
RCC_APB1HLPENR_SWPMILPEN_Pos = 0x2
RCC_APB1HLPENR_SWPMILPEN_Msk = 0x4
RCC_APB1HLPENR_SWPMILPEN = 0x4
RCC_APB1HLPENR_OPAMPLPEN_Pos = 0x4
RCC_APB1HLPENR_OPAMPLPEN_Msk = 0x10
RCC_APB1HLPENR_OPAMPLPEN = 0x10
RCC_APB1HLPENR_MDIOSLPEN_Pos = 0x5
RCC_APB1HLPENR_MDIOSLPEN_Msk = 0x20
RCC_APB1HLPENR_MDIOSLPEN = 0x20
RCC_APB1HLPENR_FDCANLPEN_Pos = 0x8
RCC_APB1HLPENR_FDCANLPEN_Msk = 0x100
RCC_APB1HLPENR_FDCANLPEN = 0x100
RCC_APB2LPENR_TIM1LPEN_Pos = 0x0
RCC_APB2LPENR_TIM1LPEN_Msk = 0x1
RCC_APB2LPENR_TIM1LPEN = 0x1
RCC_APB2LPENR_TIM8LPEN_Pos = 0x1
RCC_APB2LPENR_TIM8LPEN_Msk = 0x2
RCC_APB2LPENR_TIM8LPEN = 0x2
RCC_APB2LPENR_USART1LPEN_Pos = 0x4
RCC_APB2LPENR_USART1LPEN_Msk = 0x10
RCC_APB2LPENR_USART1LPEN = 0x10
RCC_APB2LPENR_USART6LPEN_Pos = 0x5
RCC_APB2LPENR_USART6LPEN_Msk = 0x20
RCC_APB2LPENR_USART6LPEN = 0x20
RCC_APB2LPENR_SPI1LPEN_Pos = 0xC
RCC_APB2LPENR_SPI1LPEN_Msk = 0x1000
RCC_APB2LPENR_SPI1LPEN = 0x1000
RCC_APB2LPENR_SPI4LPEN_Pos = 0xD
RCC_APB2LPENR_SPI4LPEN_Msk = 0x2000
RCC_APB2LPENR_SPI4LPEN = 0x2000
RCC_APB2LPENR_TIM15LPEN_Pos = 0x10
RCC_APB2LPENR_TIM15LPEN_Msk = 0x10000
RCC_APB2LPENR_TIM15LPEN = 0x10000
RCC_APB2LPENR_TIM16LPEN_Pos = 0x11
RCC_APB2LPENR_TIM16LPEN_Msk = 0x20000
RCC_APB2LPENR_TIM16LPEN = 0x20000
RCC_APB2LPENR_TIM17LPEN_Pos = 0x12
RCC_APB2LPENR_TIM17LPEN_Msk = 0x40000
RCC_APB2LPENR_TIM17LPEN = 0x40000
RCC_APB2LPENR_SPI5LPEN_Pos = 0x14
RCC_APB2LPENR_SPI5LPEN_Msk = 0x100000
RCC_APB2LPENR_SPI5LPEN = 0x100000
RCC_APB2LPENR_SAI1LPEN_Pos = 0x16
RCC_APB2LPENR_SAI1LPEN_Msk = 0x400000
RCC_APB2LPENR_SAI1LPEN = 0x400000
RCC_APB2LPENR_SAI2LPEN_Pos = 0x17
RCC_APB2LPENR_SAI2LPEN_Msk = 0x800000
RCC_APB2LPENR_SAI2LPEN = 0x800000
RCC_APB2LPENR_SAI3LPEN_Pos = 0x18
RCC_APB2LPENR_SAI3LPEN_Msk = 0x1000000
RCC_APB2LPENR_SAI3LPEN = 0x1000000
RCC_APB2LPENR_DFSDM1LPEN_Pos = 0x1C
RCC_APB2LPENR_DFSDM1LPEN_Msk = 0x10000000
RCC_APB2LPENR_DFSDM1LPEN = 0x10000000
RCC_APB2LPENR_HRTIMLPEN_Pos = 0x1D
RCC_APB2LPENR_HRTIMLPEN_Msk = 0x20000000
RCC_APB2LPENR_HRTIMLPEN = 0x20000000
RCC_APB4LPENR_SYSCFGLPEN_Pos = 0x1
RCC_APB4LPENR_SYSCFGLPEN_Msk = 0x2
RCC_APB4LPENR_SYSCFGLPEN = 0x2
RCC_APB4LPENR_LPUART1LPEN_Pos = 0x3
RCC_APB4LPENR_LPUART1LPEN_Msk = 0x8
RCC_APB4LPENR_LPUART1LPEN = 0x8
RCC_APB4LPENR_SPI6LPEN_Pos = 0x5
RCC_APB4LPENR_SPI6LPEN_Msk = 0x20
RCC_APB4LPENR_SPI6LPEN = 0x20
RCC_APB4LPENR_I2C4LPEN_Pos = 0x7
RCC_APB4LPENR_I2C4LPEN_Msk = 0x80
RCC_APB4LPENR_I2C4LPEN = 0x80
RCC_APB4LPENR_LPTIM2LPEN_Pos = 0x9
RCC_APB4LPENR_LPTIM2LPEN_Msk = 0x200
RCC_APB4LPENR_LPTIM2LPEN = 0x200
RCC_APB4LPENR_LPTIM3LPEN_Pos = 0xA
RCC_APB4LPENR_LPTIM3LPEN_Msk = 0x400
RCC_APB4LPENR_LPTIM3LPEN = 0x400
RCC_APB4LPENR_LPTIM4LPEN_Pos = 0xB
RCC_APB4LPENR_LPTIM4LPEN_Msk = 0x800
RCC_APB4LPENR_LPTIM4LPEN = 0x800
RCC_APB4LPENR_LPTIM5LPEN_Pos = 0xC
RCC_APB4LPENR_LPTIM5LPEN_Msk = 0x1000
RCC_APB4LPENR_LPTIM5LPEN = 0x1000
RCC_APB4LPENR_COMP12LPEN_Pos = 0xE
RCC_APB4LPENR_COMP12LPEN_Msk = 0x4000
RCC_APB4LPENR_COMP12LPEN = 0x4000
RCC_APB4LPENR_VREFLPEN_Pos = 0xF
RCC_APB4LPENR_VREFLPEN_Msk = 0x8000
RCC_APB4LPENR_VREFLPEN = 0x8000
RCC_APB4LPENR_RTCAPBLPEN_Pos = 0x10
RCC_APB4LPENR_RTCAPBLPEN_Msk = 0x10000
RCC_APB4LPENR_RTCAPBLPEN = 0x10000
RCC_APB4LPENR_SAI4LPEN_Pos = 0x15
RCC_APB4LPENR_SAI4LPEN_Msk = 0x200000
RCC_APB4LPENR_SAI4LPEN = 0x200000
RCC_RSR_RMVF_Pos = 0x10
RCC_RSR_RMVF_Msk = 0x10000
RCC_RSR_RMVF = 0x10000
RCC_RSR_CPURSTF_Pos = 0x11
RCC_RSR_CPURSTF_Msk = 0x20000
RCC_RSR_CPURSTF = 0x20000
RCC_RSR_D1RSTF_Pos = 0x13
RCC_RSR_D1RSTF_Msk = 0x80000
RCC_RSR_D1RSTF = 0x80000
RCC_RSR_D2RSTF_Pos = 0x14
RCC_RSR_D2RSTF_Msk = 0x100000
RCC_RSR_D2RSTF = 0x100000
RCC_RSR_BORRSTF_Pos = 0x15
RCC_RSR_BORRSTF_Msk = 0x200000
RCC_RSR_BORRSTF = 0x200000
RCC_RSR_PINRSTF_Pos = 0x16
RCC_RSR_PINRSTF_Msk = 0x400000
RCC_RSR_PINRSTF = 0x400000
RCC_RSR_PORRSTF_Pos = 0x17
RCC_RSR_PORRSTF_Msk = 0x800000
RCC_RSR_PORRSTF = 0x800000
RCC_RSR_SFTRSTF_Pos = 0x18
RCC_RSR_SFTRSTF_Msk = 0x1000000
RCC_RSR_SFTRSTF = 0x1000000
RCC_RSR_IWDG1RSTF_Pos = 0x1A
RCC_RSR_IWDG1RSTF_Msk = 0x4000000
RCC_RSR_IWDG1RSTF = 0x4000000
RCC_RSR_WWDG1RSTF_Pos = 0x1C
RCC_RSR_WWDG1RSTF_Msk = 0x10000000
RCC_RSR_WWDG1RSTF = 0x10000000
RCC_RSR_LPWRRSTF_Pos = 0x1E
RCC_RSR_LPWRRSTF_Msk = 0x40000000
RCC_RSR_LPWRRSTF = 0x40000000
RNG_CR_RNGEN_Pos = 0x2
RNG_CR_RNGEN_Msk = 0x4
RNG_CR_RNGEN = 0x4
RNG_CR_IE_Pos = 0x3
RNG_CR_IE_Msk = 0x8
RNG_CR_IE = 0x8
RNG_CR_CED_Pos = 0x5
RNG_CR_CED_Msk = 0x20
RNG_CR_CED = 0x20
RNG_SR_DRDY_Pos = 0x0
RNG_SR_DRDY_Msk = 0x1
RNG_SR_DRDY = 0x1
RNG_SR_CECS_Pos = 0x1
RNG_SR_CECS_Msk = 0x2
RNG_SR_CECS = 0x2
RNG_SR_SECS_Pos = 0x2
RNG_SR_SECS_Msk = 0x4
RNG_SR_SECS = 0x4
RNG_SR_CEIS_Pos = 0x5
RNG_SR_CEIS_Msk = 0x20
RNG_SR_CEIS = 0x20
RNG_SR_SEIS_Pos = 0x6
RNG_SR_SEIS_Msk = 0x40
RNG_SR_SEIS = 0x40
RTC_TR_PM_Pos = 0x16
RTC_TR_PM_Msk = 0x400000
RTC_TR_PM = 0x400000
RTC_TR_HT_Pos = 0x14
RTC_TR_HT_Msk = 0x300000
RTC_TR_HT = 0x300000
RTC_TR_HT_0 = 0x100000
RTC_TR_HT_1 = 0x200000
RTC_TR_HU_Pos = 0x10
RTC_TR_HU_Msk = 0xF0000
RTC_TR_HU = 0xF0000
RTC_TR_HU_0 = 0x10000
RTC_TR_HU_1 = 0x20000
RTC_TR_HU_2 = 0x40000
RTC_TR_HU_3 = 0x80000
RTC_TR_MNT_Pos = 0xC
RTC_TR_MNT_Msk = 0x7000
RTC_TR_MNT = 0x7000
RTC_TR_MNT_0 = 0x1000
RTC_TR_MNT_1 = 0x2000
RTC_TR_MNT_2 = 0x4000
RTC_TR_MNU_Pos = 0x8
RTC_TR_MNU_Msk = 0xF00
RTC_TR_MNU = 0xF00
RTC_TR_MNU_0 = 0x100
RTC_TR_MNU_1 = 0x200
RTC_TR_MNU_2 = 0x400
RTC_TR_MNU_3 = 0x800
RTC_TR_ST_Pos = 0x4
RTC_TR_ST_Msk = 0x70
RTC_TR_ST = 0x70
RTC_TR_ST_0 = 0x10
RTC_TR_ST_1 = 0x20
RTC_TR_ST_2 = 0x40
RTC_TR_SU_Pos = 0x0
RTC_TR_SU_Msk = 0xF
RTC_TR_SU = 0xF
RTC_TR_SU_0 = 0x1
RTC_TR_SU_1 = 0x2
RTC_TR_SU_2 = 0x4
RTC_TR_SU_3 = 0x8
RTC_DR_YT_Pos = 0x14
RTC_DR_YT_Msk = 0xF00000
RTC_DR_YT = 0xF00000
RTC_DR_YT_0 = 0x100000
RTC_DR_YT_1 = 0x200000
RTC_DR_YT_2 = 0x400000
RTC_DR_YT_3 = 0x800000
RTC_DR_YU_Pos = 0x10
RTC_DR_YU_Msk = 0xF0000
RTC_DR_YU = 0xF0000
RTC_DR_YU_0 = 0x10000
RTC_DR_YU_1 = 0x20000
RTC_DR_YU_2 = 0x40000
RTC_DR_YU_3 = 0x80000
RTC_DR_WDU_Pos = 0xD
RTC_DR_WDU_Msk = 0xE000
RTC_DR_WDU = 0xE000
RTC_DR_WDU_0 = 0x2000
RTC_DR_WDU_1 = 0x4000
RTC_DR_WDU_2 = 0x8000
RTC_DR_MT_Pos = 0xC
RTC_DR_MT_Msk = 0x1000
RTC_DR_MT = 0x1000
RTC_DR_MU_Pos = 0x8
RTC_DR_MU_Msk = 0xF00
RTC_DR_MU = 0xF00
RTC_DR_MU_0 = 0x100
RTC_DR_MU_1 = 0x200
RTC_DR_MU_2 = 0x400
RTC_DR_MU_3 = 0x800
RTC_DR_DT_Pos = 0x4
RTC_DR_DT_Msk = 0x30
RTC_DR_DT = 0x30
RTC_DR_DT_0 = 0x10
RTC_DR_DT_1 = 0x20
RTC_DR_DU_Pos = 0x0
RTC_DR_DU_Msk = 0xF
RTC_DR_DU = 0xF
RTC_DR_DU_0 = 0x1
RTC_DR_DU_1 = 0x2
RTC_DR_DU_2 = 0x4
RTC_DR_DU_3 = 0x8
RTC_CR_ITSE_Pos = 0x18
RTC_CR_ITSE_Msk = 0x1000000
RTC_CR_ITSE = 0x1000000
RTC_CR_COE_Pos = 0x17
RTC_CR_COE_Msk = 0x800000
RTC_CR_COE = 0x800000
RTC_CR_OSEL_Pos = 0x15
RTC_CR_OSEL_Msk = 0x600000
RTC_CR_OSEL = 0x600000
RTC_CR_OSEL_0 = 0x200000
RTC_CR_OSEL_1 = 0x400000
RTC_CR_POL_Pos = 0x14
RTC_CR_POL_Msk = 0x100000
RTC_CR_POL = 0x100000
RTC_CR_COSEL_Pos = 0x13
RTC_CR_COSEL_Msk = 0x80000
RTC_CR_COSEL = 0x80000
RTC_CR_BKP_Pos = 0x12
RTC_CR_BKP_Msk = 0x40000
RTC_CR_BKP = 0x40000
RTC_CR_SUB1H_Pos = 0x11
RTC_CR_SUB1H_Msk = 0x20000
RTC_CR_SUB1H = 0x20000
RTC_CR_ADD1H_Pos = 0x10
RTC_CR_ADD1H_Msk = 0x10000
RTC_CR_ADD1H = 0x10000
RTC_CR_TSIE_Pos = 0xF
RTC_CR_TSIE_Msk = 0x8000
RTC_CR_TSIE = 0x8000
RTC_CR_WUTIE_Pos = 0xE
RTC_CR_WUTIE_Msk = 0x4000
RTC_CR_WUTIE = 0x4000
RTC_CR_ALRBIE_Pos = 0xD
RTC_CR_ALRBIE_Msk = 0x2000
RTC_CR_ALRBIE = 0x2000
RTC_CR_ALRAIE_Pos = 0xC
RTC_CR_ALRAIE_Msk = 0x1000
RTC_CR_ALRAIE = 0x1000
RTC_CR_TSE_Pos = 0xB
RTC_CR_TSE_Msk = 0x800
RTC_CR_TSE = 0x800
RTC_CR_WUTE_Pos = 0xA
RTC_CR_WUTE_Msk = 0x400
RTC_CR_WUTE = 0x400
RTC_CR_ALRBE_Pos = 0x9
RTC_CR_ALRBE_Msk = 0x200
RTC_CR_ALRBE = 0x200
RTC_CR_ALRAE_Pos = 0x8
RTC_CR_ALRAE_Msk = 0x100
RTC_CR_ALRAE = 0x100
RTC_CR_FMT_Pos = 0x6
RTC_CR_FMT_Msk = 0x40
RTC_CR_FMT = 0x40
RTC_CR_BYPSHAD_Pos = 0x5
RTC_CR_BYPSHAD_Msk = 0x20
RTC_CR_BYPSHAD = 0x20
RTC_CR_REFCKON_Pos = 0x4
RTC_CR_REFCKON_Msk = 0x10
RTC_CR_REFCKON = 0x10
RTC_CR_TSEDGE_Pos = 0x3
RTC_CR_TSEDGE_Msk = 0x8
RTC_CR_TSEDGE = 0x8
RTC_CR_WUCKSEL_Pos = 0x0
RTC_CR_WUCKSEL_Msk = 0x7
RTC_CR_WUCKSEL = 0x7
RTC_CR_WUCKSEL_0 = 0x1
RTC_CR_WUCKSEL_1 = 0x2
RTC_CR_WUCKSEL_2 = 0x4
RTC_ISR_ITSF_Pos = 0x11
RTC_ISR_ITSF_Msk = 0x20000
RTC_ISR_ITSF = 0x20000
RTC_ISR_RECALPF_Pos = 0x10
RTC_ISR_RECALPF_Msk = 0x10000
RTC_ISR_RECALPF = 0x10000
RTC_ISR_TAMP3F_Pos = 0xF
RTC_ISR_TAMP3F_Msk = 0x8000
RTC_ISR_TAMP3F = 0x8000
RTC_ISR_TAMP2F_Pos = 0xE
RTC_ISR_TAMP2F_Msk = 0x4000
RTC_ISR_TAMP2F = 0x4000
RTC_ISR_TAMP1F_Pos = 0xD
RTC_ISR_TAMP1F_Msk = 0x2000
RTC_ISR_TAMP1F = 0x2000
RTC_ISR_TSOVF_Pos = 0xC
RTC_ISR_TSOVF_Msk = 0x1000
RTC_ISR_TSOVF = 0x1000
RTC_ISR_TSF_Pos = 0xB
RTC_ISR_TSF_Msk = 0x800
RTC_ISR_TSF = 0x800
RTC_ISR_WUTF_Pos = 0xA
RTC_ISR_WUTF_Msk = 0x400
RTC_ISR_WUTF = 0x400
RTC_ISR_ALRBF_Pos = 0x9
RTC_ISR_ALRBF_Msk = 0x200
RTC_ISR_ALRBF = 0x200
RTC_ISR_ALRAF_Pos = 0x8
RTC_ISR_ALRAF_Msk = 0x100
RTC_ISR_ALRAF = 0x100
RTC_ISR_INIT_Pos = 0x7
RTC_ISR_INIT_Msk = 0x80
RTC_ISR_INIT = 0x80
RTC_ISR_INITF_Pos = 0x6
RTC_ISR_INITF_Msk = 0x40
RTC_ISR_INITF = 0x40
RTC_ISR_RSF_Pos = 0x5
RTC_ISR_RSF_Msk = 0x20
RTC_ISR_RSF = 0x20
RTC_ISR_INITS_Pos = 0x4
RTC_ISR_INITS_Msk = 0x10
RTC_ISR_INITS = 0x10
RTC_ISR_SHPF_Pos = 0x3
RTC_ISR_SHPF_Msk = 0x8
RTC_ISR_SHPF = 0x8
RTC_ISR_WUTWF_Pos = 0x2
RTC_ISR_WUTWF_Msk = 0x4
RTC_ISR_WUTWF = 0x4
RTC_ISR_ALRBWF_Pos = 0x1
RTC_ISR_ALRBWF_Msk = 0x2
RTC_ISR_ALRBWF = 0x2
RTC_ISR_ALRAWF_Pos = 0x0
RTC_ISR_ALRAWF_Msk = 0x1
RTC_ISR_ALRAWF = 0x1
RTC_PRER_PREDIV_A_Pos = 0x10
RTC_PRER_PREDIV_A_Msk = 0x7F0000
RTC_PRER_PREDIV_A = 0x7F0000
RTC_PRER_PREDIV_S_Pos = 0x0
RTC_PRER_PREDIV_S_Msk = 0x7FFF
RTC_PRER_PREDIV_S = 0x7FFF
RTC_WUTR_WUT_Pos = 0x0
RTC_WUTR_WUT_Msk = 0xFFFF
RTC_WUTR_WUT = 0xFFFF
RTC_ALRMAR_MSK4_Pos = 0x1F
RTC_ALRMAR_MSK4_Msk = 0x80000000
RTC_ALRMAR_MSK4 = 0x80000000
RTC_ALRMAR_WDSEL_Pos = 0x1E
RTC_ALRMAR_WDSEL_Msk = 0x40000000
RTC_ALRMAR_WDSEL = 0x40000000
RTC_ALRMAR_DT_Pos = 0x1C
RTC_ALRMAR_DT_Msk = 0x30000000
RTC_ALRMAR_DT = 0x30000000
RTC_ALRMAR_DT_0 = 0x10000000
RTC_ALRMAR_DT_1 = 0x20000000
RTC_ALRMAR_DU_Pos = 0x18
RTC_ALRMAR_DU_Msk = 0xF000000
RTC_ALRMAR_DU = 0xF000000
RTC_ALRMAR_DU_0 = 0x1000000
RTC_ALRMAR_DU_1 = 0x2000000
RTC_ALRMAR_DU_2 = 0x4000000
RTC_ALRMAR_DU_3 = 0x8000000
RTC_ALRMAR_MSK3_Pos = 0x17
RTC_ALRMAR_MSK3_Msk = 0x800000
RTC_ALRMAR_MSK3 = 0x800000
RTC_ALRMAR_PM_Pos = 0x16
RTC_ALRMAR_PM_Msk = 0x400000
RTC_ALRMAR_PM = 0x400000
RTC_ALRMAR_HT_Pos = 0x14
RTC_ALRMAR_HT_Msk = 0x300000
RTC_ALRMAR_HT = 0x300000
RTC_ALRMAR_HT_0 = 0x100000
RTC_ALRMAR_HT_1 = 0x200000
RTC_ALRMAR_HU_Pos = 0x10
RTC_ALRMAR_HU_Msk = 0xF0000
RTC_ALRMAR_HU = 0xF0000
RTC_ALRMAR_HU_0 = 0x10000
RTC_ALRMAR_HU_1 = 0x20000
RTC_ALRMAR_HU_2 = 0x40000
RTC_ALRMAR_HU_3 = 0x80000
RTC_ALRMAR_MSK2_Pos = 0xF
RTC_ALRMAR_MSK2_Msk = 0x8000
RTC_ALRMAR_MSK2 = 0x8000
RTC_ALRMAR_MNT_Pos = 0xC
RTC_ALRMAR_MNT_Msk = 0x7000
RTC_ALRMAR_MNT = 0x7000
RTC_ALRMAR_MNT_0 = 0x1000
RTC_ALRMAR_MNT_1 = 0x2000
RTC_ALRMAR_MNT_2 = 0x4000
RTC_ALRMAR_MNU_Pos = 0x8
RTC_ALRMAR_MNU_Msk = 0xF00
RTC_ALRMAR_MNU = 0xF00
RTC_ALRMAR_MNU_0 = 0x100
RTC_ALRMAR_MNU_1 = 0x200
RTC_ALRMAR_MNU_2 = 0x400
RTC_ALRMAR_MNU_3 = 0x800
RTC_ALRMAR_MSK1_Pos = 0x7
RTC_ALRMAR_MSK1_Msk = 0x80
RTC_ALRMAR_MSK1 = 0x80
RTC_ALRMAR_ST_Pos = 0x4
RTC_ALRMAR_ST_Msk = 0x70
RTC_ALRMAR_ST = 0x70
RTC_ALRMAR_ST_0 = 0x10
RTC_ALRMAR_ST_1 = 0x20
RTC_ALRMAR_ST_2 = 0x40
RTC_ALRMAR_SU_Pos = 0x0
RTC_ALRMAR_SU_Msk = 0xF
RTC_ALRMAR_SU = 0xF
RTC_ALRMAR_SU_0 = 0x1
RTC_ALRMAR_SU_1 = 0x2
RTC_ALRMAR_SU_2 = 0x4
RTC_ALRMAR_SU_3 = 0x8
RTC_ALRMBR_MSK4_Pos = 0x1F
RTC_ALRMBR_MSK4_Msk = 0x80000000
RTC_ALRMBR_MSK4 = 0x80000000
RTC_ALRMBR_WDSEL_Pos = 0x1E
RTC_ALRMBR_WDSEL_Msk = 0x40000000
RTC_ALRMBR_WDSEL = 0x40000000
RTC_ALRMBR_DT_Pos = 0x1C
RTC_ALRMBR_DT_Msk = 0x30000000
RTC_ALRMBR_DT = 0x30000000
RTC_ALRMBR_DT_0 = 0x10000000
RTC_ALRMBR_DT_1 = 0x20000000
RTC_ALRMBR_DU_Pos = 0x18
RTC_ALRMBR_DU_Msk = 0xF000000
RTC_ALRMBR_DU = 0xF000000
RTC_ALRMBR_DU_0 = 0x1000000
RTC_ALRMBR_DU_1 = 0x2000000
RTC_ALRMBR_DU_2 = 0x4000000
RTC_ALRMBR_DU_3 = 0x8000000
RTC_ALRMBR_MSK3_Pos = 0x17
RTC_ALRMBR_MSK3_Msk = 0x800000
RTC_ALRMBR_MSK3 = 0x800000
RTC_ALRMBR_PM_Pos = 0x16
RTC_ALRMBR_PM_Msk = 0x400000
RTC_ALRMBR_PM = 0x400000
RTC_ALRMBR_HT_Pos = 0x14
RTC_ALRMBR_HT_Msk = 0x300000
RTC_ALRMBR_HT = 0x300000
RTC_ALRMBR_HT_0 = 0x100000
RTC_ALRMBR_HT_1 = 0x200000
RTC_ALRMBR_HU_Pos = 0x10
RTC_ALRMBR_HU_Msk = 0xF0000
RTC_ALRMBR_HU = 0xF0000
RTC_ALRMBR_HU_0 = 0x10000
RTC_ALRMBR_HU_1 = 0x20000
RTC_ALRMBR_HU_2 = 0x40000
RTC_ALRMBR_HU_3 = 0x80000
RTC_ALRMBR_MSK2_Pos = 0xF
RTC_ALRMBR_MSK2_Msk = 0x8000
RTC_ALRMBR_MSK2 = 0x8000
RTC_ALRMBR_MNT_Pos = 0xC
RTC_ALRMBR_MNT_Msk = 0x7000
RTC_ALRMBR_MNT = 0x7000
RTC_ALRMBR_MNT_0 = 0x1000
RTC_ALRMBR_MNT_1 = 0x2000
RTC_ALRMBR_MNT_2 = 0x4000
RTC_ALRMBR_MNU_Pos = 0x8
RTC_ALRMBR_MNU_Msk = 0xF00
RTC_ALRMBR_MNU = 0xF00
RTC_ALRMBR_MNU_0 = 0x100
RTC_ALRMBR_MNU_1 = 0x200
RTC_ALRMBR_MNU_2 = 0x400
RTC_ALRMBR_MNU_3 = 0x800
RTC_ALRMBR_MSK1_Pos = 0x7
RTC_ALRMBR_MSK1_Msk = 0x80
RTC_ALRMBR_MSK1 = 0x80
RTC_ALRMBR_ST_Pos = 0x4
RTC_ALRMBR_ST_Msk = 0x70
RTC_ALRMBR_ST = 0x70
RTC_ALRMBR_ST_0 = 0x10
RTC_ALRMBR_ST_1 = 0x20
RTC_ALRMBR_ST_2 = 0x40
RTC_ALRMBR_SU_Pos = 0x0
RTC_ALRMBR_SU_Msk = 0xF
RTC_ALRMBR_SU = 0xF
RTC_ALRMBR_SU_0 = 0x1
RTC_ALRMBR_SU_1 = 0x2
RTC_ALRMBR_SU_2 = 0x4
RTC_ALRMBR_SU_3 = 0x8
RTC_WPR_KEY_Pos = 0x0
RTC_WPR_KEY_Msk = 0xFF
RTC_WPR_KEY = 0xFF
RTC_SSR_SS_Pos = 0x0
RTC_SSR_SS_Msk = 0xFFFF
RTC_SSR_SS = 0xFFFF
RTC_SHIFTR_SUBFS_Pos = 0x0
RTC_SHIFTR_SUBFS_Msk = 0x7FFF
RTC_SHIFTR_SUBFS = 0x7FFF
RTC_SHIFTR_ADD1S_Pos = 0x1F
RTC_SHIFTR_ADD1S_Msk = 0x80000000
RTC_SHIFTR_ADD1S = 0x80000000
RTC_TSTR_PM_Pos = 0x16
RTC_TSTR_PM_Msk = 0x400000
RTC_TSTR_PM = 0x400000
RTC_TSTR_HT_Pos = 0x14
RTC_TSTR_HT_Msk = 0x300000
RTC_TSTR_HT = 0x300000
RTC_TSTR_HT_0 = 0x100000
RTC_TSTR_HT_1 = 0x200000
RTC_TSTR_HU_Pos = 0x10
RTC_TSTR_HU_Msk = 0xF0000
RTC_TSTR_HU = 0xF0000
RTC_TSTR_HU_0 = 0x10000
RTC_TSTR_HU_1 = 0x20000
RTC_TSTR_HU_2 = 0x40000
RTC_TSTR_HU_3 = 0x80000
RTC_TSTR_MNT_Pos = 0xC
RTC_TSTR_MNT_Msk = 0x7000
RTC_TSTR_MNT = 0x7000
RTC_TSTR_MNT_0 = 0x1000
RTC_TSTR_MNT_1 = 0x2000
RTC_TSTR_MNT_2 = 0x4000
RTC_TSTR_MNU_Pos = 0x8
RTC_TSTR_MNU_Msk = 0xF00
RTC_TSTR_MNU = 0xF00
RTC_TSTR_MNU_0 = 0x100
RTC_TSTR_MNU_1 = 0x200
RTC_TSTR_MNU_2 = 0x400
RTC_TSTR_MNU_3 = 0x800
RTC_TSTR_ST_Pos = 0x4
RTC_TSTR_ST_Msk = 0x70
RTC_TSTR_ST = 0x70
RTC_TSTR_ST_0 = 0x10
RTC_TSTR_ST_1 = 0x20
RTC_TSTR_ST_2 = 0x40
RTC_TSTR_SU_Pos = 0x0
RTC_TSTR_SU_Msk = 0xF
RTC_TSTR_SU = 0xF
RTC_TSTR_SU_0 = 0x1
RTC_TSTR_SU_1 = 0x2
RTC_TSTR_SU_2 = 0x4
RTC_TSTR_SU_3 = 0x8
RTC_TSDR_WDU_Pos = 0xD
RTC_TSDR_WDU_Msk = 0xE000
RTC_TSDR_WDU = 0xE000
RTC_TSDR_WDU_0 = 0x2000
RTC_TSDR_WDU_1 = 0x4000
RTC_TSDR_WDU_2 = 0x8000
RTC_TSDR_MT_Pos = 0xC
RTC_TSDR_MT_Msk = 0x1000
RTC_TSDR_MT = 0x1000
RTC_TSDR_MU_Pos = 0x8
RTC_TSDR_MU_Msk = 0xF00
RTC_TSDR_MU = 0xF00
RTC_TSDR_MU_0 = 0x100
RTC_TSDR_MU_1 = 0x200
RTC_TSDR_MU_2 = 0x400
RTC_TSDR_MU_3 = 0x800
RTC_TSDR_DT_Pos = 0x4
RTC_TSDR_DT_Msk = 0x30
RTC_TSDR_DT = 0x30
RTC_TSDR_DT_0 = 0x10
RTC_TSDR_DT_1 = 0x20
RTC_TSDR_DU_Pos = 0x0
RTC_TSDR_DU_Msk = 0xF
RTC_TSDR_DU = 0xF
RTC_TSDR_DU_0 = 0x1
RTC_TSDR_DU_1 = 0x2
RTC_TSDR_DU_2 = 0x4
RTC_TSDR_DU_3 = 0x8
RTC_TSSSR_SS_Pos = 0x0
RTC_TSSSR_SS_Msk = 0xFFFF
RTC_TSSSR_SS = 0xFFFF
RTC_CALR_CALP_Pos = 0xF
RTC_CALR_CALP_Msk = 0x8000
RTC_CALR_CALP = 0x8000
RTC_CALR_CALW8_Pos = 0xE
RTC_CALR_CALW8_Msk = 0x4000
RTC_CALR_CALW8 = 0x4000
RTC_CALR_CALW16_Pos = 0xD
RTC_CALR_CALW16_Msk = 0x2000
RTC_CALR_CALW16 = 0x2000
RTC_CALR_CALM_Pos = 0x0
RTC_CALR_CALM_Msk = 0x1FF
RTC_CALR_CALM = 0x1FF
RTC_CALR_CALM_0 = 0x1
RTC_CALR_CALM_1 = 0x2
RTC_CALR_CALM_2 = 0x4
RTC_CALR_CALM_3 = 0x8
RTC_CALR_CALM_4 = 0x10
RTC_CALR_CALM_5 = 0x20
RTC_CALR_CALM_6 = 0x40
RTC_CALR_CALM_7 = 0x80
RTC_CALR_CALM_8 = 0x100
RTC_TAMPCR_TAMP3MF_Pos = 0x18
RTC_TAMPCR_TAMP3MF_Msk = 0x1000000
RTC_TAMPCR_TAMP3MF = 0x1000000
RTC_TAMPCR_TAMP3NOERASE_Pos = 0x17
RTC_TAMPCR_TAMP3NOERASE_Msk = 0x800000
RTC_TAMPCR_TAMP3NOERASE = 0x800000
RTC_TAMPCR_TAMP3IE_Pos = 0x16
RTC_TAMPCR_TAMP3IE_Msk = 0x400000
RTC_TAMPCR_TAMP3IE = 0x400000
RTC_TAMPCR_TAMP2MF_Pos = 0x15
RTC_TAMPCR_TAMP2MF_Msk = 0x200000
RTC_TAMPCR_TAMP2MF = 0x200000
RTC_TAMPCR_TAMP2NOERASE_Pos = 0x14
RTC_TAMPCR_TAMP2NOERASE_Msk = 0x100000
RTC_TAMPCR_TAMP2NOERASE = 0x100000
RTC_TAMPCR_TAMP2IE_Pos = 0x13
RTC_TAMPCR_TAMP2IE_Msk = 0x80000
RTC_TAMPCR_TAMP2IE = 0x80000
RTC_TAMPCR_TAMP1MF_Pos = 0x12
RTC_TAMPCR_TAMP1MF_Msk = 0x40000
RTC_TAMPCR_TAMP1MF = 0x40000
RTC_TAMPCR_TAMP1NOERASE_Pos = 0x11
RTC_TAMPCR_TAMP1NOERASE_Msk = 0x20000
RTC_TAMPCR_TAMP1NOERASE = 0x20000
RTC_TAMPCR_TAMP1IE_Pos = 0x10
RTC_TAMPCR_TAMP1IE_Msk = 0x10000
RTC_TAMPCR_TAMP1IE = 0x10000
RTC_TAMPCR_TAMPPUDIS_Pos = 0xF
RTC_TAMPCR_TAMPPUDIS_Msk = 0x8000
RTC_TAMPCR_TAMPPUDIS = 0x8000
RTC_TAMPCR_TAMPPRCH_Pos = 0xD
RTC_TAMPCR_TAMPPRCH_Msk = 0x6000
RTC_TAMPCR_TAMPPRCH = 0x6000
RTC_TAMPCR_TAMPPRCH_0 = 0x2000
RTC_TAMPCR_TAMPPRCH_1 = 0x4000
RTC_TAMPCR_TAMPFLT_Pos = 0xB
RTC_TAMPCR_TAMPFLT_Msk = 0x1800
RTC_TAMPCR_TAMPFLT = 0x1800
RTC_TAMPCR_TAMPFLT_0 = 0x800
RTC_TAMPCR_TAMPFLT_1 = 0x1000
RTC_TAMPCR_TAMPFREQ_Pos = 0x8
RTC_TAMPCR_TAMPFREQ_Msk = 0x700
RTC_TAMPCR_TAMPFREQ = 0x700
RTC_TAMPCR_TAMPFREQ_0 = 0x100
RTC_TAMPCR_TAMPFREQ_1 = 0x200
RTC_TAMPCR_TAMPFREQ_2 = 0x400
RTC_TAMPCR_TAMPTS_Pos = 0x7
RTC_TAMPCR_TAMPTS_Msk = 0x80
RTC_TAMPCR_TAMPTS = 0x80
RTC_TAMPCR_TAMP3TRG_Pos = 0x6
RTC_TAMPCR_TAMP3TRG_Msk = 0x40
RTC_TAMPCR_TAMP3TRG = 0x40
RTC_TAMPCR_TAMP3E_Pos = 0x5
RTC_TAMPCR_TAMP3E_Msk = 0x20
RTC_TAMPCR_TAMP3E = 0x20
RTC_TAMPCR_TAMP2TRG_Pos = 0x4
RTC_TAMPCR_TAMP2TRG_Msk = 0x10
RTC_TAMPCR_TAMP2TRG = 0x10
RTC_TAMPCR_TAMP2E_Pos = 0x3
RTC_TAMPCR_TAMP2E_Msk = 0x8
RTC_TAMPCR_TAMP2E = 0x8
RTC_TAMPCR_TAMPIE_Pos = 0x2
RTC_TAMPCR_TAMPIE_Msk = 0x4
RTC_TAMPCR_TAMPIE = 0x4
RTC_TAMPCR_TAMP1TRG_Pos = 0x1
RTC_TAMPCR_TAMP1TRG_Msk = 0x2
RTC_TAMPCR_TAMP1TRG = 0x2
RTC_TAMPCR_TAMP1E_Pos = 0x0
RTC_TAMPCR_TAMP1E_Msk = 0x1
RTC_TAMPCR_TAMP1E = 0x1
RTC_ALRMASSR_MASKSS_Pos = 0x18
RTC_ALRMASSR_MASKSS_Msk = 0xF000000
RTC_ALRMASSR_MASKSS = 0xF000000
RTC_ALRMASSR_MASKSS_0 = 0x1000000
RTC_ALRMASSR_MASKSS_1 = 0x2000000
RTC_ALRMASSR_MASKSS_2 = 0x4000000
RTC_ALRMASSR_MASKSS_3 = 0x8000000
RTC_ALRMASSR_SS_Pos = 0x0
RTC_ALRMASSR_SS_Msk = 0x7FFF
RTC_ALRMASSR_SS = 0x7FFF
RTC_ALRMBSSR_MASKSS_Pos = 0x18
RTC_ALRMBSSR_MASKSS_Msk = 0xF000000
RTC_ALRMBSSR_MASKSS = 0xF000000
RTC_ALRMBSSR_MASKSS_0 = 0x1000000
RTC_ALRMBSSR_MASKSS_1 = 0x2000000
RTC_ALRMBSSR_MASKSS_2 = 0x4000000
RTC_ALRMBSSR_MASKSS_3 = 0x8000000
RTC_ALRMBSSR_SS_Pos = 0x0
RTC_ALRMBSSR_SS_Msk = 0x7FFF
RTC_ALRMBSSR_SS = 0x7FFF
RTC_OR_OUT_RMP_Pos = 0x1
RTC_OR_OUT_RMP_Msk = 0x2
RTC_OR_OUT_RMP = 0x2
RTC_OR_ALARMOUTTYPE_Pos = 0x0
RTC_OR_ALARMOUTTYPE_Msk = 0x1
RTC_OR_ALARMOUTTYPE = 0x1
RTC_BKP0R_Pos = 0x0
RTC_BKP0R_Msk = 0xFFFFFFFF
RTC_BKP0R = 0xFFFFFFFF
RTC_BKP1R_Pos = 0x0
RTC_BKP1R_Msk = 0xFFFFFFFF
RTC_BKP1R = 0xFFFFFFFF
RTC_BKP2R_Pos = 0x0
RTC_BKP2R_Msk = 0xFFFFFFFF
RTC_BKP2R = 0xFFFFFFFF
RTC_BKP3R_Pos = 0x0
RTC_BKP3R_Msk = 0xFFFFFFFF
RTC_BKP3R = 0xFFFFFFFF
RTC_BKP4R_Pos = 0x0
RTC_BKP4R_Msk = 0xFFFFFFFF
RTC_BKP4R = 0xFFFFFFFF
RTC_BKP5R_Pos = 0x0
RTC_BKP5R_Msk = 0xFFFFFFFF
RTC_BKP5R = 0xFFFFFFFF
RTC_BKP6R_Pos = 0x0
RTC_BKP6R_Msk = 0xFFFFFFFF
RTC_BKP6R = 0xFFFFFFFF
RTC_BKP7R_Pos = 0x0
RTC_BKP7R_Msk = 0xFFFFFFFF
RTC_BKP7R = 0xFFFFFFFF
RTC_BKP8R_Pos = 0x0
RTC_BKP8R_Msk = 0xFFFFFFFF
RTC_BKP8R = 0xFFFFFFFF
RTC_BKP9R_Pos = 0x0
RTC_BKP9R_Msk = 0xFFFFFFFF
RTC_BKP9R = 0xFFFFFFFF
RTC_BKP10R_Pos = 0x0
RTC_BKP10R_Msk = 0xFFFFFFFF
RTC_BKP10R = 0xFFFFFFFF
RTC_BKP11R_Pos = 0x0
RTC_BKP11R_Msk = 0xFFFFFFFF
RTC_BKP11R = 0xFFFFFFFF
RTC_BKP12R_Pos = 0x0
RTC_BKP12R_Msk = 0xFFFFFFFF
RTC_BKP12R = 0xFFFFFFFF
RTC_BKP13R_Pos = 0x0
RTC_BKP13R_Msk = 0xFFFFFFFF
RTC_BKP13R = 0xFFFFFFFF
RTC_BKP14R_Pos = 0x0
RTC_BKP14R_Msk = 0xFFFFFFFF
RTC_BKP14R = 0xFFFFFFFF
RTC_BKP15R_Pos = 0x0
RTC_BKP15R_Msk = 0xFFFFFFFF
RTC_BKP15R = 0xFFFFFFFF
RTC_BKP16R_Pos = 0x0
RTC_BKP16R_Msk = 0xFFFFFFFF
RTC_BKP16R = 0xFFFFFFFF
RTC_BKP17R_Pos = 0x0
RTC_BKP17R_Msk = 0xFFFFFFFF
RTC_BKP17R = 0xFFFFFFFF
RTC_BKP18R_Pos = 0x0
RTC_BKP18R_Msk = 0xFFFFFFFF
RTC_BKP18R = 0xFFFFFFFF
RTC_BKP19R_Pos = 0x0
RTC_BKP19R_Msk = 0xFFFFFFFF
RTC_BKP19R = 0xFFFFFFFF
RTC_BKP20R_Pos = 0x0
RTC_BKP20R_Msk = 0xFFFFFFFF
RTC_BKP20R = 0xFFFFFFFF
RTC_BKP21R_Pos = 0x0
RTC_BKP21R_Msk = 0xFFFFFFFF
RTC_BKP21R = 0xFFFFFFFF
RTC_BKP22R_Pos = 0x0
RTC_BKP22R_Msk = 0xFFFFFFFF
RTC_BKP22R = 0xFFFFFFFF
RTC_BKP23R_Pos = 0x0
RTC_BKP23R_Msk = 0xFFFFFFFF
RTC_BKP23R = 0xFFFFFFFF
RTC_BKP24R_Pos = 0x0
RTC_BKP24R_Msk = 0xFFFFFFFF
RTC_BKP24R = 0xFFFFFFFF
RTC_BKP25R_Pos = 0x0
RTC_BKP25R_Msk = 0xFFFFFFFF
RTC_BKP25R = 0xFFFFFFFF
RTC_BKP26R_Pos = 0x0
RTC_BKP26R_Msk = 0xFFFFFFFF
RTC_BKP26R = 0xFFFFFFFF
RTC_BKP27R_Pos = 0x0
RTC_BKP27R_Msk = 0xFFFFFFFF
RTC_BKP27R = 0xFFFFFFFF
RTC_BKP28R_Pos = 0x0
RTC_BKP28R_Msk = 0xFFFFFFFF
RTC_BKP28R = 0xFFFFFFFF
RTC_BKP29R_Pos = 0x0
RTC_BKP29R_Msk = 0xFFFFFFFF
RTC_BKP29R = 0xFFFFFFFF
RTC_BKP30R_Pos = 0x0
RTC_BKP30R_Msk = 0xFFFFFFFF
RTC_BKP30R = 0xFFFFFFFF
RTC_BKP31R_Pos = 0x0
RTC_BKP31R_Msk = 0xFFFFFFFF
RTC_BKP31R = 0xFFFFFFFF
RTC_BKP_NUMBER_Pos = 0x5
RTC_BKP_NUMBER_Msk = 0x20
RTC_BKP_NUMBER = 0x20
SPDIFRX_CR_SPDIFEN_Pos = 0x0
SPDIFRX_CR_SPDIFEN_Msk = 0x3
SPDIFRX_CR_SPDIFEN = 0x3
SPDIFRX_CR_RXDMAEN_Pos = 0x2
SPDIFRX_CR_RXDMAEN_Msk = 0x4
SPDIFRX_CR_RXDMAEN = 0x4
SPDIFRX_CR_RXSTEO_Pos = 0x3
SPDIFRX_CR_RXSTEO_Msk = 0x8
SPDIFRX_CR_RXSTEO = 0x8
SPDIFRX_CR_DRFMT_Pos = 0x4
SPDIFRX_CR_DRFMT_Msk = 0x30
SPDIFRX_CR_DRFMT = 0x30
SPDIFRX_CR_PMSK_Pos = 0x6
SPDIFRX_CR_PMSK_Msk = 0x40
SPDIFRX_CR_PMSK = 0x40
SPDIFRX_CR_VMSK_Pos = 0x7
SPDIFRX_CR_VMSK_Msk = 0x80
SPDIFRX_CR_VMSK = 0x80
SPDIFRX_CR_CUMSK_Pos = 0x8
SPDIFRX_CR_CUMSK_Msk = 0x100
SPDIFRX_CR_CUMSK = 0x100
SPDIFRX_CR_PTMSK_Pos = 0x9
SPDIFRX_CR_PTMSK_Msk = 0x200
SPDIFRX_CR_PTMSK = 0x200
SPDIFRX_CR_CBDMAEN_Pos = 0xA
SPDIFRX_CR_CBDMAEN_Msk = 0x400
SPDIFRX_CR_CBDMAEN = 0x400
SPDIFRX_CR_CHSEL_Pos = 0xB
SPDIFRX_CR_CHSEL_Msk = 0x800
SPDIFRX_CR_CHSEL = 0x800
SPDIFRX_CR_NBTR_Pos = 0xC
SPDIFRX_CR_NBTR_Msk = 0x3000
SPDIFRX_CR_NBTR = 0x3000
SPDIFRX_CR_WFA_Pos = 0xE
SPDIFRX_CR_WFA_Msk = 0x4000
SPDIFRX_CR_WFA = 0x4000
SPDIFRX_CR_INSEL_Pos = 0x10
SPDIFRX_CR_INSEL_Msk = 0x70000
SPDIFRX_CR_INSEL = 0x70000
SPDIFRX_CR_CKSEN_Pos = 0x14
SPDIFRX_CR_CKSEN_Msk = 0x100000
SPDIFRX_CR_CKSEN = 0x100000
SPDIFRX_CR_CKSBKPEN_Pos = 0x15
SPDIFRX_CR_CKSBKPEN_Msk = 0x200000
SPDIFRX_CR_CKSBKPEN = 0x200000
SPDIFRX_IMR_RXNEIE_Pos = 0x0
SPDIFRX_IMR_RXNEIE_Msk = 0x1
SPDIFRX_IMR_RXNEIE = 0x1
SPDIFRX_IMR_CSRNEIE_Pos = 0x1
SPDIFRX_IMR_CSRNEIE_Msk = 0x2
SPDIFRX_IMR_CSRNEIE = 0x2
SPDIFRX_IMR_PERRIE_Pos = 0x2
SPDIFRX_IMR_PERRIE_Msk = 0x4
SPDIFRX_IMR_PERRIE = 0x4
SPDIFRX_IMR_OVRIE_Pos = 0x3
SPDIFRX_IMR_OVRIE_Msk = 0x8
SPDIFRX_IMR_OVRIE = 0x8
SPDIFRX_IMR_SBLKIE_Pos = 0x4
SPDIFRX_IMR_SBLKIE_Msk = 0x10
SPDIFRX_IMR_SBLKIE = 0x10
SPDIFRX_IMR_SYNCDIE_Pos = 0x5
SPDIFRX_IMR_SYNCDIE_Msk = 0x20
SPDIFRX_IMR_SYNCDIE = 0x20
SPDIFRX_IMR_IFEIE_Pos = 0x6
SPDIFRX_IMR_IFEIE_Msk = 0x40
SPDIFRX_IMR_IFEIE = 0x40
SPDIFRX_SR_RXNE_Pos = 0x0
SPDIFRX_SR_RXNE_Msk = 0x1
SPDIFRX_SR_RXNE = 0x1
SPDIFRX_SR_CSRNE_Pos = 0x1
SPDIFRX_SR_CSRNE_Msk = 0x2
SPDIFRX_SR_CSRNE = 0x2
SPDIFRX_SR_PERR_Pos = 0x2
SPDIFRX_SR_PERR_Msk = 0x4
SPDIFRX_SR_PERR = 0x4
SPDIFRX_SR_OVR_Pos = 0x3
SPDIFRX_SR_OVR_Msk = 0x8
SPDIFRX_SR_OVR = 0x8
SPDIFRX_SR_SBD_Pos = 0x4
SPDIFRX_SR_SBD_Msk = 0x10
SPDIFRX_SR_SBD = 0x10
SPDIFRX_SR_SYNCD_Pos = 0x5
SPDIFRX_SR_SYNCD_Msk = 0x20
SPDIFRX_SR_SYNCD = 0x20
SPDIFRX_SR_FERR_Pos = 0x6
SPDIFRX_SR_FERR_Msk = 0x40
SPDIFRX_SR_FERR = 0x40
SPDIFRX_SR_SERR_Pos = 0x7
SPDIFRX_SR_SERR_Msk = 0x80
SPDIFRX_SR_SERR = 0x80
SPDIFRX_SR_TERR_Pos = 0x8
SPDIFRX_SR_TERR_Msk = 0x100
SPDIFRX_SR_TERR = 0x100
SPDIFRX_SR_WIDTH5_Pos = 0x10
SPDIFRX_SR_WIDTH5_Msk = 0x7FFF0000
SPDIFRX_SR_WIDTH5 = 0x7FFF0000
SPDIFRX_IFCR_PERRCF_Pos = 0x2
SPDIFRX_IFCR_PERRCF_Msk = 0x4
SPDIFRX_IFCR_PERRCF = 0x4
SPDIFRX_IFCR_OVRCF_Pos = 0x3
SPDIFRX_IFCR_OVRCF_Msk = 0x8
SPDIFRX_IFCR_OVRCF = 0x8
SPDIFRX_IFCR_SBDCF_Pos = 0x4
SPDIFRX_IFCR_SBDCF_Msk = 0x10
SPDIFRX_IFCR_SBDCF = 0x10
SPDIFRX_IFCR_SYNCDCF_Pos = 0x5
SPDIFRX_IFCR_SYNCDCF_Msk = 0x20
SPDIFRX_IFCR_SYNCDCF = 0x20
SPDIFRX_DR0_DR_Pos = 0x0
SPDIFRX_DR0_DR_Msk = 0xFFFFFF
SPDIFRX_DR0_DR = 0xFFFFFF
SPDIFRX_DR0_PE_Pos = 0x18
SPDIFRX_DR0_PE_Msk = 0x1000000
SPDIFRX_DR0_PE = 0x1000000
SPDIFRX_DR0_V_Pos = 0x19
SPDIFRX_DR0_V_Msk = 0x2000000
SPDIFRX_DR0_V = 0x2000000
SPDIFRX_DR0_U_Pos = 0x1A
SPDIFRX_DR0_U_Msk = 0x4000000
SPDIFRX_DR0_U = 0x4000000
SPDIFRX_DR0_C_Pos = 0x1B
SPDIFRX_DR0_C_Msk = 0x8000000
SPDIFRX_DR0_C = 0x8000000
SPDIFRX_DR0_PT_Pos = 0x1C
SPDIFRX_DR0_PT_Msk = 0x30000000
SPDIFRX_DR0_PT = 0x30000000
SPDIFRX_DR1_DR_Pos = 0x8
SPDIFRX_DR1_DR_Msk = 0xFFFFFF00
SPDIFRX_DR1_DR = 0xFFFFFF00
SPDIFRX_DR1_PT_Pos = 0x4
SPDIFRX_DR1_PT_Msk = 0x30
SPDIFRX_DR1_PT = 0x30
SPDIFRX_DR1_C_Pos = 0x3
SPDIFRX_DR1_C_Msk = 0x8
SPDIFRX_DR1_C = 0x8
SPDIFRX_DR1_U_Pos = 0x2
SPDIFRX_DR1_U_Msk = 0x4
SPDIFRX_DR1_U = 0x4
SPDIFRX_DR1_V_Pos = 0x1
SPDIFRX_DR1_V_Msk = 0x2
SPDIFRX_DR1_V = 0x2
SPDIFRX_DR1_PE_Pos = 0x0
SPDIFRX_DR1_PE_Msk = 0x1
SPDIFRX_DR1_PE = 0x1
SPDIFRX_DR1_DRNL1_Pos = 0x10
SPDIFRX_DR1_DRNL1_Msk = 0xFFFF0000
SPDIFRX_DR1_DRNL1 = 0xFFFF0000
SPDIFRX_DR1_DRNL2_Pos = 0x0
SPDIFRX_DR1_DRNL2_Msk = 0xFFFF
SPDIFRX_DR1_DRNL2 = 0xFFFF
SPDIFRX_CSR_USR_Pos = 0x0
SPDIFRX_CSR_USR_Msk = 0xFFFF
SPDIFRX_CSR_USR = 0xFFFF
SPDIFRX_CSR_CS_Pos = 0x10
SPDIFRX_CSR_CS_Msk = 0xFF0000
SPDIFRX_CSR_CS = 0xFF0000
SPDIFRX_CSR_SOB_Pos = 0x18
SPDIFRX_CSR_SOB_Msk = 0x1000000
SPDIFRX_CSR_SOB = 0x1000000
SPDIFRX_DIR_THI_Pos = 0x0
SPDIFRX_DIR_THI_Msk = 0x1FFF
SPDIFRX_DIR_THI = 0x1FFF
SPDIFRX_DIR_TLO_Pos = 0x10
SPDIFRX_DIR_TLO_Msk = 0x1FFF0000
SPDIFRX_DIR_TLO = 0x1FFF0000
SPDIFRX_VERR_MINREV_Pos = 0x0
SPDIFRX_VERR_MINREV_Msk = 0xF
SPDIFRX_VERR_MINREV = 0xF
SPDIFRX_VERR_MAJREV_Pos = 0x4
SPDIFRX_VERR_MAJREV_Msk = 0xF0
SPDIFRX_VERR_MAJREV = 0xF0
SPDIFRX_IDR_ID_Pos = 0x0
SPDIFRX_IDR_ID_Msk = 0xFFFFFFFF
SPDIFRX_IDR_ID = 0xFFFFFFFF
SPDIFRX_SIDR_SID_Pos = 0x0
SPDIFRX_SIDR_SID_Msk = 0xFFFFFFFF
SPDIFRX_SIDR_SID = 0xFFFFFFFF
# empty define SAI_VER_V2_X
SAI_GCR_SYNCIN_Pos = 0x0
SAI_GCR_SYNCIN_Msk = 0x3
SAI_GCR_SYNCIN = 0x3
SAI_GCR_SYNCIN_0 = 0x1
SAI_GCR_SYNCIN_1 = 0x2
SAI_GCR_SYNCOUT_Pos = 0x4
SAI_GCR_SYNCOUT_Msk = 0x30
SAI_GCR_SYNCOUT = 0x30
SAI_GCR_SYNCOUT_0 = 0x10
SAI_GCR_SYNCOUT_1 = 0x20
SAI_xCR1_MODE_Pos = 0x0
SAI_xCR1_MODE_Msk = 0x3
SAI_xCR1_MODE = 0x3
SAI_xCR1_MODE_0 = 0x1
SAI_xCR1_MODE_1 = 0x2
SAI_xCR1_PRTCFG_Pos = 0x2
SAI_xCR1_PRTCFG_Msk = 0xC
SAI_xCR1_PRTCFG = 0xC
SAI_xCR1_PRTCFG_0 = 0x4
SAI_xCR1_PRTCFG_1 = 0x8
SAI_xCR1_DS_Pos = 0x5
SAI_xCR1_DS_Msk = 0xE0
SAI_xCR1_DS = 0xE0
SAI_xCR1_DS_0 = 0x20
SAI_xCR1_DS_1 = 0x40
SAI_xCR1_DS_2 = 0x80
SAI_xCR1_LSBFIRST_Pos = 0x8
SAI_xCR1_LSBFIRST_Msk = 0x100
SAI_xCR1_LSBFIRST = 0x100
SAI_xCR1_CKSTR_Pos = 0x9
SAI_xCR1_CKSTR_Msk = 0x200
SAI_xCR1_CKSTR = 0x200
SAI_xCR1_SYNCEN_Pos = 0xA
SAI_xCR1_SYNCEN_Msk = 0xC00
SAI_xCR1_SYNCEN = 0xC00
SAI_xCR1_SYNCEN_0 = 0x400
SAI_xCR1_SYNCEN_1 = 0x800
SAI_xCR1_MONO_Pos = 0xC
SAI_xCR1_MONO_Msk = 0x1000
SAI_xCR1_MONO = 0x1000
SAI_xCR1_OUTDRIV_Pos = 0xD
SAI_xCR1_OUTDRIV_Msk = 0x2000
SAI_xCR1_OUTDRIV = 0x2000
SAI_xCR1_SAIEN_Pos = 0x10
SAI_xCR1_SAIEN_Msk = 0x10000
SAI_xCR1_SAIEN = 0x10000
SAI_xCR1_DMAEN_Pos = 0x11
SAI_xCR1_DMAEN_Msk = 0x20000
SAI_xCR1_DMAEN = 0x20000
SAI_xCR1_NODIV_Pos = 0x13
SAI_xCR1_NODIV_Msk = 0x80000
SAI_xCR1_NODIV = 0x80000
SAI_xCR1_MCKDIV_Pos = 0x14
SAI_xCR1_MCKDIV_Msk = 0x3F00000
SAI_xCR1_MCKDIV = 0x3F00000
SAI_xCR1_MCKDIV_0 = 0x100000
SAI_xCR1_MCKDIV_1 = 0x200000
SAI_xCR1_MCKDIV_2 = 0x400000
SAI_xCR1_MCKDIV_3 = 0x800000
SAI_xCR1_MCKDIV_4 = 0x1000000
SAI_xCR1_MCKDIV_5 = 0x2000000
SAI_xCR1_MCKEN_Pos = 0x1B
SAI_xCR1_MCKEN_Msk = 0x8000000
SAI_xCR1_MCKEN = 0x8000000
SAI_xCR1_OSR_Pos = 0x1A
SAI_xCR1_OSR_Msk = 0x4000000
SAI_xCR1_OSR = 0x4000000
SAI_xCR1_NOMCK = 0x80000
SAI_xCR2_FTH_Pos = 0x0
SAI_xCR2_FTH_Msk = 0x7
SAI_xCR2_FTH = 0x7
SAI_xCR2_FTH_0 = 0x1
SAI_xCR2_FTH_1 = 0x2
SAI_xCR2_FTH_2 = 0x4
SAI_xCR2_FFLUSH_Pos = 0x3
SAI_xCR2_FFLUSH_Msk = 0x8
SAI_xCR2_FFLUSH = 0x8
SAI_xCR2_TRIS_Pos = 0x4
SAI_xCR2_TRIS_Msk = 0x10
SAI_xCR2_TRIS = 0x10
SAI_xCR2_MUTE_Pos = 0x5
SAI_xCR2_MUTE_Msk = 0x20
SAI_xCR2_MUTE = 0x20
SAI_xCR2_MUTEVAL_Pos = 0x6
SAI_xCR2_MUTEVAL_Msk = 0x40
SAI_xCR2_MUTEVAL = 0x40
SAI_xCR2_MUTECNT_Pos = 0x7
SAI_xCR2_MUTECNT_Msk = 0x1F80
SAI_xCR2_MUTECNT = 0x1F80
SAI_xCR2_MUTECNT_0 = 0x80
SAI_xCR2_MUTECNT_1 = 0x100
SAI_xCR2_MUTECNT_2 = 0x200
SAI_xCR2_MUTECNT_3 = 0x400
SAI_xCR2_MUTECNT_4 = 0x800
SAI_xCR2_MUTECNT_5 = 0x1000
SAI_xCR2_CPL_Pos = 0xD
SAI_xCR2_CPL_Msk = 0x2000
SAI_xCR2_CPL = 0x2000
SAI_xCR2_COMP_Pos = 0xE
SAI_xCR2_COMP_Msk = 0xC000
SAI_xCR2_COMP = 0xC000
SAI_xCR2_COMP_0 = 0x4000
SAI_xCR2_COMP_1 = 0x8000
SAI_xFRCR_FRL_Pos = 0x0
SAI_xFRCR_FRL_Msk = 0xFF
SAI_xFRCR_FRL = 0xFF
SAI_xFRCR_FRL_0 = 0x1
SAI_xFRCR_FRL_1 = 0x2
SAI_xFRCR_FRL_2 = 0x4
SAI_xFRCR_FRL_3 = 0x8
SAI_xFRCR_FRL_4 = 0x10
SAI_xFRCR_FRL_5 = 0x20
SAI_xFRCR_FRL_6 = 0x40
SAI_xFRCR_FRL_7 = 0x80
SAI_xFRCR_FSALL_Pos = 0x8
SAI_xFRCR_FSALL_Msk = 0x7F00
SAI_xFRCR_FSALL = 0x7F00
SAI_xFRCR_FSALL_0 = 0x100
SAI_xFRCR_FSALL_1 = 0x200
SAI_xFRCR_FSALL_2 = 0x400
SAI_xFRCR_FSALL_3 = 0x800
SAI_xFRCR_FSALL_4 = 0x1000
SAI_xFRCR_FSALL_5 = 0x2000
SAI_xFRCR_FSALL_6 = 0x4000
SAI_xFRCR_FSDEF_Pos = 0x10
SAI_xFRCR_FSDEF_Msk = 0x10000
SAI_xFRCR_FSDEF = 0x10000
SAI_xFRCR_FSPOL_Pos = 0x11
SAI_xFRCR_FSPOL_Msk = 0x20000
SAI_xFRCR_FSPOL = 0x20000
SAI_xFRCR_FSOFF_Pos = 0x12
SAI_xFRCR_FSOFF_Msk = 0x40000
SAI_xFRCR_FSOFF = 0x40000
SAI_xFRCR_FSPO = 0x20000
SAI_xSLOTR_FBOFF_Pos = 0x0
SAI_xSLOTR_FBOFF_Msk = 0x1F
SAI_xSLOTR_FBOFF = 0x1F
SAI_xSLOTR_FBOFF_0 = 0x1
SAI_xSLOTR_FBOFF_1 = 0x2
SAI_xSLOTR_FBOFF_2 = 0x4
SAI_xSLOTR_FBOFF_3 = 0x8
SAI_xSLOTR_FBOFF_4 = 0x10
SAI_xSLOTR_SLOTSZ_Pos = 0x6
SAI_xSLOTR_SLOTSZ_Msk = 0xC0
SAI_xSLOTR_SLOTSZ = 0xC0
SAI_xSLOTR_SLOTSZ_0 = 0x40
SAI_xSLOTR_SLOTSZ_1 = 0x80
SAI_xSLOTR_NBSLOT_Pos = 0x8
SAI_xSLOTR_NBSLOT_Msk = 0xF00
SAI_xSLOTR_NBSLOT = 0xF00
SAI_xSLOTR_NBSLOT_0 = 0x100
SAI_xSLOTR_NBSLOT_1 = 0x200
SAI_xSLOTR_NBSLOT_2 = 0x400
SAI_xSLOTR_NBSLOT_3 = 0x800
SAI_xSLOTR_SLOTEN_Pos = 0x10
SAI_xSLOTR_SLOTEN_Msk = 0xFFFF0000
SAI_xSLOTR_SLOTEN = 0xFFFF0000
SAI_xIMR_OVRUDRIE_Pos = 0x0
SAI_xIMR_OVRUDRIE_Msk = 0x1
SAI_xIMR_OVRUDRIE = 0x1
SAI_xIMR_MUTEDETIE_Pos = 0x1
SAI_xIMR_MUTEDETIE_Msk = 0x2
SAI_xIMR_MUTEDETIE = 0x2
SAI_xIMR_WCKCFGIE_Pos = 0x2
SAI_xIMR_WCKCFGIE_Msk = 0x4
SAI_xIMR_WCKCFGIE = 0x4
SAI_xIMR_FREQIE_Pos = 0x3
SAI_xIMR_FREQIE_Msk = 0x8
SAI_xIMR_FREQIE = 0x8
SAI_xIMR_CNRDYIE_Pos = 0x4
SAI_xIMR_CNRDYIE_Msk = 0x10
SAI_xIMR_CNRDYIE = 0x10
SAI_xIMR_AFSDETIE_Pos = 0x5
SAI_xIMR_AFSDETIE_Msk = 0x20
SAI_xIMR_AFSDETIE = 0x20
SAI_xIMR_LFSDETIE_Pos = 0x6
SAI_xIMR_LFSDETIE_Msk = 0x40
SAI_xIMR_LFSDETIE = 0x40
SAI_xSR_OVRUDR_Pos = 0x0
SAI_xSR_OVRUDR_Msk = 0x1
SAI_xSR_OVRUDR = 0x1
SAI_xSR_MUTEDET_Pos = 0x1
SAI_xSR_MUTEDET_Msk = 0x2
SAI_xSR_MUTEDET = 0x2
SAI_xSR_WCKCFG_Pos = 0x2
SAI_xSR_WCKCFG_Msk = 0x4
SAI_xSR_WCKCFG = 0x4
SAI_xSR_FREQ_Pos = 0x3
SAI_xSR_FREQ_Msk = 0x8
SAI_xSR_FREQ = 0x8
SAI_xSR_CNRDY_Pos = 0x4
SAI_xSR_CNRDY_Msk = 0x10
SAI_xSR_CNRDY = 0x10
SAI_xSR_AFSDET_Pos = 0x5
SAI_xSR_AFSDET_Msk = 0x20
SAI_xSR_AFSDET = 0x20
SAI_xSR_LFSDET_Pos = 0x6
SAI_xSR_LFSDET_Msk = 0x40
SAI_xSR_LFSDET = 0x40
SAI_xSR_FLVL_Pos = 0x10
SAI_xSR_FLVL_Msk = 0x70000
SAI_xSR_FLVL = 0x70000
SAI_xSR_FLVL_0 = 0x10000
SAI_xSR_FLVL_1 = 0x20000
SAI_xSR_FLVL_2 = 0x40000
SAI_xCLRFR_COVRUDR_Pos = 0x0
SAI_xCLRFR_COVRUDR_Msk = 0x1
SAI_xCLRFR_COVRUDR = 0x1
SAI_xCLRFR_CMUTEDET_Pos = 0x1
SAI_xCLRFR_CMUTEDET_Msk = 0x2
SAI_xCLRFR_CMUTEDET = 0x2
SAI_xCLRFR_CWCKCFG_Pos = 0x2
SAI_xCLRFR_CWCKCFG_Msk = 0x4
SAI_xCLRFR_CWCKCFG = 0x4
SAI_xCLRFR_CFREQ_Pos = 0x3
SAI_xCLRFR_CFREQ_Msk = 0x8
SAI_xCLRFR_CFREQ = 0x8
SAI_xCLRFR_CCNRDY_Pos = 0x4
SAI_xCLRFR_CCNRDY_Msk = 0x10
SAI_xCLRFR_CCNRDY = 0x10
SAI_xCLRFR_CAFSDET_Pos = 0x5
SAI_xCLRFR_CAFSDET_Msk = 0x20
SAI_xCLRFR_CAFSDET = 0x20
SAI_xCLRFR_CLFSDET_Pos = 0x6
SAI_xCLRFR_CLFSDET_Msk = 0x40
SAI_xCLRFR_CLFSDET = 0x40
SAI_xDR_DATA_Pos = 0x0
SAI_xDR_DATA_Msk = 0xFFFFFFFF
SAI_xDR_DATA = 0xFFFFFFFF
SAI_PDMCR_PDMEN_Pos = 0x0
SAI_PDMCR_PDMEN_Msk = 0x1
SAI_PDMCR_PDMEN = 0x1
SAI_PDMCR_MICNBR_Pos = 0x4
SAI_PDMCR_MICNBR_Msk = 0x30
SAI_PDMCR_MICNBR = 0x30
SAI_PDMCR_MICNBR_0 = 0x10
SAI_PDMCR_MICNBR_1 = 0x20
SAI_PDMCR_CKEN1_Pos = 0x8
SAI_PDMCR_CKEN1_Msk = 0x100
SAI_PDMCR_CKEN1 = 0x100
SAI_PDMCR_CKEN2_Pos = 0x9
SAI_PDMCR_CKEN2_Msk = 0x200
SAI_PDMCR_CKEN2 = 0x200
SAI_PDMCR_CKEN3_Pos = 0xA
SAI_PDMCR_CKEN3_Msk = 0x400
SAI_PDMCR_CKEN3 = 0x400
SAI_PDMCR_CKEN4_Pos = 0xB
SAI_PDMCR_CKEN4_Msk = 0x800
SAI_PDMCR_CKEN4 = 0x800
SAI_PDMDLY_DLYM1L_Pos = 0x0
SAI_PDMDLY_DLYM1L_Msk = 0x7
SAI_PDMDLY_DLYM1L = 0x7
SAI_PDMDLY_DLYM1L_0 = 0x1
SAI_PDMDLY_DLYM1L_1 = 0x2
SAI_PDMDLY_DLYM1L_2 = 0x4
SAI_PDMDLY_DLYM1R_Pos = 0x4
SAI_PDMDLY_DLYM1R_Msk = 0x70
SAI_PDMDLY_DLYM1R = 0x70
SAI_PDMDLY_DLYM1R_0 = 0x10
SAI_PDMDLY_DLYM1R_1 = 0x20
SAI_PDMDLY_DLYM1R_2 = 0x40
SAI_PDMDLY_DLYM2L_Pos = 0x8
SAI_PDMDLY_DLYM2L_Msk = 0x700
SAI_PDMDLY_DLYM2L = 0x700
SAI_PDMDLY_DLYM2L_0 = 0x100
SAI_PDMDLY_DLYM2L_1 = 0x200
SAI_PDMDLY_DLYM2L_2 = 0x400
SAI_PDMDLY_DLYM2R_Pos = 0xC
SAI_PDMDLY_DLYM2R_Msk = 0x7000
SAI_PDMDLY_DLYM2R = 0x7000
SAI_PDMDLY_DLYM2R_0 = 0x1000
SAI_PDMDLY_DLYM2R_1 = 0x2000
SAI_PDMDLY_DLYM2R_2 = 0x4000
SAI_PDMDLY_DLYM3L_Pos = 0x10
SAI_PDMDLY_DLYM3L_Msk = 0x70000
SAI_PDMDLY_DLYM3L = 0x70000
SAI_PDMDLY_DLYM3L_0 = 0x10000
SAI_PDMDLY_DLYM3L_1 = 0x20000
SAI_PDMDLY_DLYM3L_2 = 0x40000
SAI_PDMDLY_DLYM3R_Pos = 0x14
SAI_PDMDLY_DLYM3R_Msk = 0x700000
SAI_PDMDLY_DLYM3R = 0x700000
SAI_PDMDLY_DLYM3R_0 = 0x100000
SAI_PDMDLY_DLYM3R_1 = 0x200000
SAI_PDMDLY_DLYM3R_2 = 0x400000
SAI_PDMDLY_DLYM4L_Pos = 0x18
SAI_PDMDLY_DLYM4L_Msk = 0x7000000
SAI_PDMDLY_DLYM4L = 0x7000000
SAI_PDMDLY_DLYM4L_0 = 0x1000000
SAI_PDMDLY_DLYM4L_1 = 0x2000000
SAI_PDMDLY_DLYM4L_2 = 0x4000000
SAI_PDMDLY_DLYM4R_Pos = 0x1C
SAI_PDMDLY_DLYM4R_Msk = 0x70000000
SAI_PDMDLY_DLYM4R = 0x70000000
SAI_PDMDLY_DLYM4R_0 = 0x10000000
SAI_PDMDLY_DLYM4R_1 = 0x20000000
SAI_PDMDLY_DLYM4R_2 = 0x40000000
SDMMC_POWER_PWRCTRL_Pos = 0x0
SDMMC_POWER_PWRCTRL_Msk = 0x3
SDMMC_POWER_PWRCTRL = 0x3
SDMMC_POWER_PWRCTRL_0 = 0x1
SDMMC_POWER_PWRCTRL_1 = 0x2
SDMMC_POWER_VSWITCH_Pos = 0x2
SDMMC_POWER_VSWITCH_Msk = 0x4
SDMMC_POWER_VSWITCH = 0x4
SDMMC_POWER_VSWITCHEN_Pos = 0x3
SDMMC_POWER_VSWITCHEN_Msk = 0x8
SDMMC_POWER_VSWITCHEN = 0x8
SDMMC_POWER_DIRPOL_Pos = 0x4
SDMMC_POWER_DIRPOL_Msk = 0x10
SDMMC_POWER_DIRPOL = 0x10
SDMMC_CLKCR_CLKDIV_Pos = 0x0
SDMMC_CLKCR_CLKDIV_Msk = 0x3FF
SDMMC_CLKCR_CLKDIV = 0x3FF
SDMMC_CLKCR_PWRSAV_Pos = 0xC
SDMMC_CLKCR_PWRSAV_Msk = 0x1000
SDMMC_CLKCR_PWRSAV = 0x1000
SDMMC_CLKCR_WIDBUS_Pos = 0xE
SDMMC_CLKCR_WIDBUS_Msk = 0xC000
SDMMC_CLKCR_WIDBUS = 0xC000
SDMMC_CLKCR_WIDBUS_0 = 0x4000
SDMMC_CLKCR_WIDBUS_1 = 0x8000
SDMMC_CLKCR_NEGEDGE_Pos = 0x10
SDMMC_CLKCR_NEGEDGE_Msk = 0x10000
SDMMC_CLKCR_NEGEDGE = 0x10000
SDMMC_CLKCR_HWFC_EN_Pos = 0x11
SDMMC_CLKCR_HWFC_EN_Msk = 0x20000
SDMMC_CLKCR_HWFC_EN = 0x20000
SDMMC_CLKCR_DDR_Pos = 0x12
SDMMC_CLKCR_DDR_Msk = 0x40000
SDMMC_CLKCR_DDR = 0x40000
SDMMC_CLKCR_BUSSPEED_Pos = 0x13
SDMMC_CLKCR_BUSSPEED_Msk = 0x80000
SDMMC_CLKCR_BUSSPEED = 0x80000
SDMMC_CLKCR_SELCLKRX_Pos = 0x14
SDMMC_CLKCR_SELCLKRX_Msk = 0x300000
SDMMC_CLKCR_SELCLKRX = 0x300000
SDMMC_CLKCR_SELCLKRX_0 = 0x100000
SDMMC_CLKCR_SELCLKRX_1 = 0x200000
SDMMC_ARG_CMDARG_Pos = 0x0
SDMMC_ARG_CMDARG_Msk = 0xFFFFFFFF
SDMMC_ARG_CMDARG = 0xFFFFFFFF
SDMMC_CMD_CMDINDEX_Pos = 0x0
SDMMC_CMD_CMDINDEX_Msk = 0x3F
SDMMC_CMD_CMDINDEX = 0x3F
SDMMC_CMD_CMDTRANS_Pos = 0x6
SDMMC_CMD_CMDTRANS_Msk = 0x40
SDMMC_CMD_CMDTRANS = 0x40
SDMMC_CMD_CMDSTOP_Pos = 0x7
SDMMC_CMD_CMDSTOP_Msk = 0x80
SDMMC_CMD_CMDSTOP = 0x80
SDMMC_CMD_WAITRESP_Pos = 0x8
SDMMC_CMD_WAITRESP_Msk = 0x300
SDMMC_CMD_WAITRESP = 0x300
SDMMC_CMD_WAITRESP_0 = 0x100
SDMMC_CMD_WAITRESP_1 = 0x200
SDMMC_CMD_WAITINT_Pos = 0xA
SDMMC_CMD_WAITINT_Msk = 0x400
SDMMC_CMD_WAITINT = 0x400
SDMMC_CMD_WAITPEND_Pos = 0xB
SDMMC_CMD_WAITPEND_Msk = 0x800
SDMMC_CMD_WAITPEND = 0x800
SDMMC_CMD_CPSMEN_Pos = 0xC
SDMMC_CMD_CPSMEN_Msk = 0x1000
SDMMC_CMD_CPSMEN = 0x1000
SDMMC_CMD_DTHOLD_Pos = 0xD
SDMMC_CMD_DTHOLD_Msk = 0x2000
SDMMC_CMD_DTHOLD = 0x2000
SDMMC_CMD_BOOTMODE_Pos = 0xE
SDMMC_CMD_BOOTMODE_Msk = 0x4000
SDMMC_CMD_BOOTMODE = 0x4000
SDMMC_CMD_BOOTEN_Pos = 0xF
SDMMC_CMD_BOOTEN_Msk = 0x8000
SDMMC_CMD_BOOTEN = 0x8000
SDMMC_CMD_CMDSUSPEND_Pos = 0x10
SDMMC_CMD_CMDSUSPEND_Msk = 0x10000
SDMMC_CMD_CMDSUSPEND = 0x10000
SDMMC_RESPCMD_RESPCMD_Pos = 0x0
SDMMC_RESPCMD_RESPCMD_Msk = 0x3F
SDMMC_RESPCMD_RESPCMD = 0x3F
SDMMC_RESP0_CARDSTATUS0_Pos = 0x0
SDMMC_RESP0_CARDSTATUS0_Msk = 0xFFFFFFFF
SDMMC_RESP0_CARDSTATUS0 = 0xFFFFFFFF
SDMMC_RESP1_CARDSTATUS1_Pos = 0x0
SDMMC_RESP1_CARDSTATUS1_Msk = 0xFFFFFFFF
SDMMC_RESP1_CARDSTATUS1 = 0xFFFFFFFF
SDMMC_RESP2_CARDSTATUS2_Pos = 0x0
SDMMC_RESP2_CARDSTATUS2_Msk = 0xFFFFFFFF
SDMMC_RESP2_CARDSTATUS2 = 0xFFFFFFFF
SDMMC_RESP3_CARDSTATUS3_Pos = 0x0
SDMMC_RESP3_CARDSTATUS3_Msk = 0xFFFFFFFF
SDMMC_RESP3_CARDSTATUS3 = 0xFFFFFFFF
SDMMC_RESP4_CARDSTATUS4_Pos = 0x0
SDMMC_RESP4_CARDSTATUS4_Msk = 0xFFFFFFFF
SDMMC_RESP4_CARDSTATUS4 = 0xFFFFFFFF
SDMMC_DTIMER_DATATIME_Pos = 0x0
SDMMC_DTIMER_DATATIME_Msk = 0xFFFFFFFF
SDMMC_DTIMER_DATATIME = 0xFFFFFFFF
SDMMC_DLEN_DATALENGTH_Pos = 0x0
SDMMC_DLEN_DATALENGTH_Msk = 0x1FFFFFF
SDMMC_DLEN_DATALENGTH = 0x1FFFFFF
SDMMC_DCTRL_DTEN_Pos = 0x0
SDMMC_DCTRL_DTEN_Msk = 0x1
SDMMC_DCTRL_DTEN = 0x1
SDMMC_DCTRL_DTDIR_Pos = 0x1
SDMMC_DCTRL_DTDIR_Msk = 0x2
SDMMC_DCTRL_DTDIR = 0x2
SDMMC_DCTRL_DTMODE_Pos = 0x2
SDMMC_DCTRL_DTMODE_Msk = 0xC
SDMMC_DCTRL_DTMODE = 0xC
SDMMC_DCTRL_DTMODE_0 = 0x4
SDMMC_DCTRL_DTMODE_1 = 0x8
SDMMC_DCTRL_DBLOCKSIZE_Pos = 0x4
SDMMC_DCTRL_DBLOCKSIZE_Msk = 0xF0
SDMMC_DCTRL_DBLOCKSIZE = 0xF0
SDMMC_DCTRL_DBLOCKSIZE_0 = 0x10
SDMMC_DCTRL_DBLOCKSIZE_1 = 0x20
SDMMC_DCTRL_DBLOCKSIZE_2 = 0x40
SDMMC_DCTRL_DBLOCKSIZE_3 = 0x80
SDMMC_DCTRL_RWSTART_Pos = 0x8
SDMMC_DCTRL_RWSTART_Msk = 0x100
SDMMC_DCTRL_RWSTART = 0x100
SDMMC_DCTRL_RWSTOP_Pos = 0x9
SDMMC_DCTRL_RWSTOP_Msk = 0x200
SDMMC_DCTRL_RWSTOP = 0x200
SDMMC_DCTRL_RWMOD_Pos = 0xA
SDMMC_DCTRL_RWMOD_Msk = 0x400
SDMMC_DCTRL_RWMOD = 0x400
SDMMC_DCTRL_SDIOEN_Pos = 0xB
SDMMC_DCTRL_SDIOEN_Msk = 0x800
SDMMC_DCTRL_SDIOEN = 0x800
SDMMC_DCTRL_BOOTACKEN_Pos = 0xC
SDMMC_DCTRL_BOOTACKEN_Msk = 0x1000
SDMMC_DCTRL_BOOTACKEN = 0x1000
SDMMC_DCTRL_FIFORST_Pos = 0xD
SDMMC_DCTRL_FIFORST_Msk = 0x2000
SDMMC_DCTRL_FIFORST = 0x2000
SDMMC_DCOUNT_DATACOUNT_Pos = 0x0
SDMMC_DCOUNT_DATACOUNT_Msk = 0x1FFFFFF
SDMMC_DCOUNT_DATACOUNT = 0x1FFFFFF
SDMMC_STA_CCRCFAIL_Pos = 0x0
SDMMC_STA_CCRCFAIL_Msk = 0x1
SDMMC_STA_CCRCFAIL = 0x1
SDMMC_STA_DCRCFAIL_Pos = 0x1
SDMMC_STA_DCRCFAIL_Msk = 0x2
SDMMC_STA_DCRCFAIL = 0x2
SDMMC_STA_CTIMEOUT_Pos = 0x2
SDMMC_STA_CTIMEOUT_Msk = 0x4
SDMMC_STA_CTIMEOUT = 0x4
SDMMC_STA_DTIMEOUT_Pos = 0x3
SDMMC_STA_DTIMEOUT_Msk = 0x8
SDMMC_STA_DTIMEOUT = 0x8
SDMMC_STA_TXUNDERR_Pos = 0x4
SDMMC_STA_TXUNDERR_Msk = 0x10
SDMMC_STA_TXUNDERR = 0x10
SDMMC_STA_RXOVERR_Pos = 0x5
SDMMC_STA_RXOVERR_Msk = 0x20
SDMMC_STA_RXOVERR = 0x20
SDMMC_STA_CMDREND_Pos = 0x6
SDMMC_STA_CMDREND_Msk = 0x40
SDMMC_STA_CMDREND = 0x40
SDMMC_STA_CMDSENT_Pos = 0x7
SDMMC_STA_CMDSENT_Msk = 0x80
SDMMC_STA_CMDSENT = 0x80
SDMMC_STA_DATAEND_Pos = 0x8
SDMMC_STA_DATAEND_Msk = 0x100
SDMMC_STA_DATAEND = 0x100
SDMMC_STA_DHOLD_Pos = 0x9
SDMMC_STA_DHOLD_Msk = 0x200
SDMMC_STA_DHOLD = 0x200
SDMMC_STA_DBCKEND_Pos = 0xA
SDMMC_STA_DBCKEND_Msk = 0x400
SDMMC_STA_DBCKEND = 0x400
SDMMC_STA_DABORT_Pos = 0xB
SDMMC_STA_DABORT_Msk = 0x800
SDMMC_STA_DABORT = 0x800
SDMMC_STA_DPSMACT_Pos = 0xC
SDMMC_STA_DPSMACT_Msk = 0x1000
SDMMC_STA_DPSMACT = 0x1000
SDMMC_STA_CPSMACT_Pos = 0xD
SDMMC_STA_CPSMACT_Msk = 0x2000
SDMMC_STA_CPSMACT = 0x2000
SDMMC_STA_TXFIFOHE_Pos = 0xE
SDMMC_STA_TXFIFOHE_Msk = 0x4000
SDMMC_STA_TXFIFOHE = 0x4000
SDMMC_STA_RXFIFOHF_Pos = 0xF
SDMMC_STA_RXFIFOHF_Msk = 0x8000
SDMMC_STA_RXFIFOHF = 0x8000
SDMMC_STA_TXFIFOF_Pos = 0x10
SDMMC_STA_TXFIFOF_Msk = 0x10000
SDMMC_STA_TXFIFOF = 0x10000
SDMMC_STA_RXFIFOF_Pos = 0x11
SDMMC_STA_RXFIFOF_Msk = 0x20000
SDMMC_STA_RXFIFOF = 0x20000
SDMMC_STA_TXFIFOE_Pos = 0x12
SDMMC_STA_TXFIFOE_Msk = 0x40000
SDMMC_STA_TXFIFOE = 0x40000
SDMMC_STA_RXFIFOE_Pos = 0x13
SDMMC_STA_RXFIFOE_Msk = 0x80000
SDMMC_STA_RXFIFOE = 0x80000
SDMMC_STA_BUSYD0_Pos = 0x14
SDMMC_STA_BUSYD0_Msk = 0x100000
SDMMC_STA_BUSYD0 = 0x100000
SDMMC_STA_BUSYD0END_Pos = 0x15
SDMMC_STA_BUSYD0END_Msk = 0x200000
SDMMC_STA_BUSYD0END = 0x200000
SDMMC_STA_SDIOIT_Pos = 0x16
SDMMC_STA_SDIOIT_Msk = 0x400000
SDMMC_STA_SDIOIT = 0x400000
SDMMC_STA_ACKFAIL_Pos = 0x17
SDMMC_STA_ACKFAIL_Msk = 0x800000
SDMMC_STA_ACKFAIL = 0x800000
SDMMC_STA_ACKTIMEOUT_Pos = 0x18
SDMMC_STA_ACKTIMEOUT_Msk = 0x1000000
SDMMC_STA_ACKTIMEOUT = 0x1000000
SDMMC_STA_VSWEND_Pos = 0x19
SDMMC_STA_VSWEND_Msk = 0x2000000
SDMMC_STA_VSWEND = 0x2000000
SDMMC_STA_CKSTOP_Pos = 0x1A
SDMMC_STA_CKSTOP_Msk = 0x4000000
SDMMC_STA_CKSTOP = 0x4000000
SDMMC_STA_IDMATE_Pos = 0x1B
SDMMC_STA_IDMATE_Msk = 0x8000000
SDMMC_STA_IDMATE = 0x8000000
SDMMC_STA_IDMABTC_Pos = 0x1C
SDMMC_STA_IDMABTC_Msk = 0x10000000
SDMMC_STA_IDMABTC = 0x10000000
SDMMC_ICR_CCRCFAILC_Pos = 0x0
SDMMC_ICR_CCRCFAILC_Msk = 0x1
SDMMC_ICR_CCRCFAILC = 0x1
SDMMC_ICR_DCRCFAILC_Pos = 0x1
SDMMC_ICR_DCRCFAILC_Msk = 0x2
SDMMC_ICR_DCRCFAILC = 0x2
SDMMC_ICR_CTIMEOUTC_Pos = 0x2
SDMMC_ICR_CTIMEOUTC_Msk = 0x4
SDMMC_ICR_CTIMEOUTC = 0x4
SDMMC_ICR_DTIMEOUTC_Pos = 0x3
SDMMC_ICR_DTIMEOUTC_Msk = 0x8
SDMMC_ICR_DTIMEOUTC = 0x8
SDMMC_ICR_TXUNDERRC_Pos = 0x4
SDMMC_ICR_TXUNDERRC_Msk = 0x10
SDMMC_ICR_TXUNDERRC = 0x10
SDMMC_ICR_RXOVERRC_Pos = 0x5
SDMMC_ICR_RXOVERRC_Msk = 0x20
SDMMC_ICR_RXOVERRC = 0x20
SDMMC_ICR_CMDRENDC_Pos = 0x6
SDMMC_ICR_CMDRENDC_Msk = 0x40
SDMMC_ICR_CMDRENDC = 0x40
SDMMC_ICR_CMDSENTC_Pos = 0x7
SDMMC_ICR_CMDSENTC_Msk = 0x80
SDMMC_ICR_CMDSENTC = 0x80
SDMMC_ICR_DATAENDC_Pos = 0x8
SDMMC_ICR_DATAENDC_Msk = 0x100
SDMMC_ICR_DATAENDC = 0x100
SDMMC_ICR_DHOLDC_Pos = 0x9
SDMMC_ICR_DHOLDC_Msk = 0x200
SDMMC_ICR_DHOLDC = 0x200
SDMMC_ICR_DBCKENDC_Pos = 0xA
SDMMC_ICR_DBCKENDC_Msk = 0x400
SDMMC_ICR_DBCKENDC = 0x400
SDMMC_ICR_DABORTC_Pos = 0xB
SDMMC_ICR_DABORTC_Msk = 0x800
SDMMC_ICR_DABORTC = 0x800
SDMMC_ICR_BUSYD0ENDC_Pos = 0x15
SDMMC_ICR_BUSYD0ENDC_Msk = 0x200000
SDMMC_ICR_BUSYD0ENDC = 0x200000
SDMMC_ICR_SDIOITC_Pos = 0x16
SDMMC_ICR_SDIOITC_Msk = 0x400000
SDMMC_ICR_SDIOITC = 0x400000
SDMMC_ICR_ACKFAILC_Pos = 0x17
SDMMC_ICR_ACKFAILC_Msk = 0x800000
SDMMC_ICR_ACKFAILC = 0x800000
SDMMC_ICR_ACKTIMEOUTC_Pos = 0x18
SDMMC_ICR_ACKTIMEOUTC_Msk = 0x1000000
SDMMC_ICR_ACKTIMEOUTC = 0x1000000
SDMMC_ICR_VSWENDC_Pos = 0x19
SDMMC_ICR_VSWENDC_Msk = 0x2000000
SDMMC_ICR_VSWENDC = 0x2000000
SDMMC_ICR_CKSTOPC_Pos = 0x1A
SDMMC_ICR_CKSTOPC_Msk = 0x4000000
SDMMC_ICR_CKSTOPC = 0x4000000
SDMMC_ICR_IDMATEC_Pos = 0x1B
SDMMC_ICR_IDMATEC_Msk = 0x8000000
SDMMC_ICR_IDMATEC = 0x8000000
SDMMC_ICR_IDMABTCC_Pos = 0x1C
SDMMC_ICR_IDMABTCC_Msk = 0x10000000
SDMMC_ICR_IDMABTCC = 0x10000000
SDMMC_MASK_CCRCFAILIE_Pos = 0x0
SDMMC_MASK_CCRCFAILIE_Msk = 0x1
SDMMC_MASK_CCRCFAILIE = 0x1
SDMMC_MASK_DCRCFAILIE_Pos = 0x1
SDMMC_MASK_DCRCFAILIE_Msk = 0x2
SDMMC_MASK_DCRCFAILIE = 0x2
SDMMC_MASK_CTIMEOUTIE_Pos = 0x2
SDMMC_MASK_CTIMEOUTIE_Msk = 0x4
SDMMC_MASK_CTIMEOUTIE = 0x4
SDMMC_MASK_DTIMEOUTIE_Pos = 0x3
SDMMC_MASK_DTIMEOUTIE_Msk = 0x8
SDMMC_MASK_DTIMEOUTIE = 0x8
SDMMC_MASK_TXUNDERRIE_Pos = 0x4
SDMMC_MASK_TXUNDERRIE_Msk = 0x10
SDMMC_MASK_TXUNDERRIE = 0x10
SDMMC_MASK_RXOVERRIE_Pos = 0x5
SDMMC_MASK_RXOVERRIE_Msk = 0x20
SDMMC_MASK_RXOVERRIE = 0x20
SDMMC_MASK_CMDRENDIE_Pos = 0x6
SDMMC_MASK_CMDRENDIE_Msk = 0x40
SDMMC_MASK_CMDRENDIE = 0x40
SDMMC_MASK_CMDSENTIE_Pos = 0x7
SDMMC_MASK_CMDSENTIE_Msk = 0x80
SDMMC_MASK_CMDSENTIE = 0x80
SDMMC_MASK_DATAENDIE_Pos = 0x8
SDMMC_MASK_DATAENDIE_Msk = 0x100
SDMMC_MASK_DATAENDIE = 0x100
SDMMC_MASK_DHOLDIE_Pos = 0x9
SDMMC_MASK_DHOLDIE_Msk = 0x200
SDMMC_MASK_DHOLDIE = 0x200
SDMMC_MASK_DBCKENDIE_Pos = 0xA
SDMMC_MASK_DBCKENDIE_Msk = 0x400
SDMMC_MASK_DBCKENDIE = 0x400
SDMMC_MASK_DABORTIE_Pos = 0xB
SDMMC_MASK_DABORTIE_Msk = 0x800
SDMMC_MASK_DABORTIE = 0x800
SDMMC_MASK_TXFIFOHEIE_Pos = 0xE
SDMMC_MASK_TXFIFOHEIE_Msk = 0x4000
SDMMC_MASK_TXFIFOHEIE = 0x4000
SDMMC_MASK_RXFIFOHFIE_Pos = 0xF
SDMMC_MASK_RXFIFOHFIE_Msk = 0x8000
SDMMC_MASK_RXFIFOHFIE = 0x8000
SDMMC_MASK_RXFIFOFIE_Pos = 0x11
SDMMC_MASK_RXFIFOFIE_Msk = 0x20000
SDMMC_MASK_RXFIFOFIE = 0x20000
SDMMC_MASK_TXFIFOEIE_Pos = 0x12
SDMMC_MASK_TXFIFOEIE_Msk = 0x40000
SDMMC_MASK_TXFIFOEIE = 0x40000
SDMMC_MASK_BUSYD0ENDIE_Pos = 0x15
SDMMC_MASK_BUSYD0ENDIE_Msk = 0x200000
SDMMC_MASK_BUSYD0ENDIE = 0x200000
SDMMC_MASK_SDIOITIE_Pos = 0x16
SDMMC_MASK_SDIOITIE_Msk = 0x400000
SDMMC_MASK_SDIOITIE = 0x400000
SDMMC_MASK_ACKFAILIE_Pos = 0x17
SDMMC_MASK_ACKFAILIE_Msk = 0x800000
SDMMC_MASK_ACKFAILIE = 0x800000
SDMMC_MASK_ACKTIMEOUTIE_Pos = 0x18
SDMMC_MASK_ACKTIMEOUTIE_Msk = 0x1000000
SDMMC_MASK_ACKTIMEOUTIE = 0x1000000
SDMMC_MASK_VSWENDIE_Pos = 0x19
SDMMC_MASK_VSWENDIE_Msk = 0x2000000
SDMMC_MASK_VSWENDIE = 0x2000000
SDMMC_MASK_CKSTOPIE_Pos = 0x1A
SDMMC_MASK_CKSTOPIE_Msk = 0x4000000
SDMMC_MASK_CKSTOPIE = 0x4000000
SDMMC_MASK_IDMABTCIE_Pos = 0x1C
SDMMC_MASK_IDMABTCIE_Msk = 0x10000000
SDMMC_MASK_IDMABTCIE = 0x10000000
SDMMC_ACKTIME_ACKTIME_Pos = 0x0
SDMMC_ACKTIME_ACKTIME_Msk = 0x1FFFFFF
SDMMC_ACKTIME_ACKTIME = 0x1FFFFFF
SDMMC_FIFO_FIFODATA_Pos = 0x0
SDMMC_FIFO_FIFODATA_Msk = 0xFFFFFFFF
SDMMC_FIFO_FIFODATA = 0xFFFFFFFF
SDMMC_IDMA_IDMAEN_Pos = 0x0
SDMMC_IDMA_IDMAEN_Msk = 0x1
SDMMC_IDMA_IDMAEN = 0x1
SDMMC_IDMA_IDMABMODE_Pos = 0x1
SDMMC_IDMA_IDMABMODE_Msk = 0x2
SDMMC_IDMA_IDMABMODE = 0x2
SDMMC_IDMA_IDMABACT_Pos = 0x2
SDMMC_IDMA_IDMABACT_Msk = 0x4
SDMMC_IDMA_IDMABACT = 0x4
SDMMC_IDMABSIZE_IDMABNDT_Pos = 0x5
SDMMC_IDMABSIZE_IDMABNDT_Msk = 0x1FE0
SDMMC_IDMABSIZE_IDMABNDT = 0x1FE0
SDMMC_IDMABASE0_IDMABASE0 = 0xFFFFFFFF
SDMMC_IDMABASE1_IDMABASE1 = 0xFFFFFFFF
DLYB_CR_DEN_Pos = 0x0
DLYB_CR_DEN_Msk = 0x1
DLYB_CR_DEN = 0x1
DLYB_CR_SEN_Pos = 0x1
DLYB_CR_SEN_Msk = 0x2
DLYB_CR_SEN = 0x2
DLYB_CFGR_SEL_Pos = 0x0
DLYB_CFGR_SEL_Msk = 0xF
DLYB_CFGR_SEL = 0xF
DLYB_CFGR_SEL_0 = 0x1
DLYB_CFGR_SEL_1 = 0x2
DLYB_CFGR_SEL_2 = 0x3
DLYB_CFGR_SEL_3 = 0x8
DLYB_CFGR_UNIT_Pos = 0x8
DLYB_CFGR_UNIT_Msk = 0x7F00
DLYB_CFGR_UNIT = 0x7F00
DLYB_CFGR_UNIT_0 = 0x100
DLYB_CFGR_UNIT_1 = 0x200
DLYB_CFGR_UNIT_2 = 0x400
DLYB_CFGR_UNIT_3 = 0x800
DLYB_CFGR_UNIT_4 = 0x1000
DLYB_CFGR_UNIT_5 = 0x2000
DLYB_CFGR_UNIT_6 = 0x4000
DLYB_CFGR_LNG_Pos = 0x10
DLYB_CFGR_LNG_Msk = 0xFFF0000
DLYB_CFGR_LNG = 0xFFF0000
DLYB_CFGR_LNG_0 = 0x10000
DLYB_CFGR_LNG_1 = 0x20000
DLYB_CFGR_LNG_2 = 0x40000
DLYB_CFGR_LNG_3 = 0x80000
DLYB_CFGR_LNG_4 = 0x100000
DLYB_CFGR_LNG_5 = 0x200000
DLYB_CFGR_LNG_6 = 0x400000
DLYB_CFGR_LNG_7 = 0x800000
DLYB_CFGR_LNG_8 = 0x1000000
DLYB_CFGR_LNG_9 = 0x2000000
DLYB_CFGR_LNG_10 = 0x4000000
DLYB_CFGR_LNG_11 = 0x8000000
DLYB_CFGR_LNGF_Pos = 0x1F
DLYB_CFGR_LNGF_Msk = 0x80000000
DLYB_CFGR_LNGF = 0x80000000
SPI_CR1_SPE_Pos = 0x0
SPI_CR1_SPE_Msk = 0x1
SPI_CR1_SPE = 0x1
SPI_CR1_MASRX_Pos = 0x8
SPI_CR1_MASRX_Msk = 0x100
SPI_CR1_MASRX = 0x100
SPI_CR1_CSTART_Pos = 0x9
SPI_CR1_CSTART_Msk = 0x200
SPI_CR1_CSTART = 0x200
SPI_CR1_CSUSP_Pos = 0xA
SPI_CR1_CSUSP_Msk = 0x400
SPI_CR1_CSUSP = 0x400
SPI_CR1_HDDIR_Pos = 0xB
SPI_CR1_HDDIR_Msk = 0x800
SPI_CR1_HDDIR = 0x800
SPI_CR1_SSI_Pos = 0xC
SPI_CR1_SSI_Msk = 0x1000
SPI_CR1_SSI = 0x1000
SPI_CR1_CRC33_17_Pos = 0xD
SPI_CR1_CRC33_17_Msk = 0x2000
SPI_CR1_CRC33_17 = 0x2000
SPI_CR1_RCRCINI_Pos = 0xE
SPI_CR1_RCRCINI_Msk = 0x4000
SPI_CR1_RCRCINI = 0x4000
SPI_CR1_TCRCINI_Pos = 0xF
SPI_CR1_TCRCINI_Msk = 0x8000
SPI_CR1_TCRCINI = 0x8000
SPI_CR1_IOLOCK_Pos = 0x10
SPI_CR1_IOLOCK_Msk = 0x10000
SPI_CR1_IOLOCK = 0x10000
SPI_CR2_TSER_Pos = 0x10
SPI_CR2_TSER_Msk = 0xFFFF0000
SPI_CR2_TSER = 0xFFFF0000
SPI_CR2_TSIZE_Pos = 0x0
SPI_CR2_TSIZE_Msk = 0xFFFF
SPI_CR2_TSIZE = 0xFFFF
SPI_CFG1_DSIZE_Pos = 0x0
SPI_CFG1_DSIZE_Msk = 0x1F
SPI_CFG1_DSIZE = 0x1F
SPI_CFG1_DSIZE_0 = 0x1
SPI_CFG1_DSIZE_1 = 0x2
SPI_CFG1_DSIZE_2 = 0x4
SPI_CFG1_DSIZE_3 = 0x8
SPI_CFG1_DSIZE_4 = 0x10
SPI_CFG1_FTHLV_Pos = 0x5
SPI_CFG1_FTHLV_Msk = 0x1E0
SPI_CFG1_FTHLV = 0x1E0
SPI_CFG1_FTHLV_0 = 0x20
SPI_CFG1_FTHLV_1 = 0x40
SPI_CFG1_FTHLV_2 = 0x80
SPI_CFG1_FTHLV_3 = 0x100
SPI_CFG1_UDRCFG_Pos = 0x9
SPI_CFG1_UDRCFG_Msk = 0x600
SPI_CFG1_UDRCFG = 0x600
SPI_CFG1_UDRCFG_0 = 0x200
SPI_CFG1_UDRCFG_1 = 0x400
SPI_CFG1_UDRDET_Pos = 0xB
SPI_CFG1_UDRDET_Msk = 0x1800
SPI_CFG1_UDRDET = 0x1800
SPI_CFG1_UDRDET_0 = 0x800
SPI_CFG1_UDRDET_1 = 0x1000
SPI_CFG1_RXDMAEN_Pos = 0xE
SPI_CFG1_RXDMAEN_Msk = 0x4000
SPI_CFG1_RXDMAEN = 0x4000
SPI_CFG1_TXDMAEN_Pos = 0xF
SPI_CFG1_TXDMAEN_Msk = 0x8000
SPI_CFG1_TXDMAEN = 0x8000
SPI_CFG1_CRCSIZE_Pos = 0x10
SPI_CFG1_CRCSIZE_Msk = 0x1F0000
SPI_CFG1_CRCSIZE = 0x1F0000
SPI_CFG1_CRCSIZE_0 = 0x10000
SPI_CFG1_CRCSIZE_1 = 0x20000
SPI_CFG1_CRCSIZE_2 = 0x40000
SPI_CFG1_CRCSIZE_3 = 0x80000
SPI_CFG1_CRCSIZE_4 = 0x100000
SPI_CFG1_CRCEN_Pos = 0x16
SPI_CFG1_CRCEN_Msk = 0x400000
SPI_CFG1_CRCEN = 0x400000
SPI_CFG1_MBR_Pos = 0x1C
SPI_CFG1_MBR_Msk = 0x70000000
SPI_CFG1_MBR = 0x70000000
SPI_CFG1_MBR_0 = 0x10000000
SPI_CFG1_MBR_1 = 0x20000000
SPI_CFG1_MBR_2 = 0x40000000
SPI_CFG2_MSSI_Pos = 0x0
SPI_CFG2_MSSI_Msk = 0xF
SPI_CFG2_MSSI = 0xF
SPI_CFG2_MSSI_0 = 0x1
SPI_CFG2_MSSI_1 = 0x2
SPI_CFG2_MSSI_2 = 0x4
SPI_CFG2_MSSI_3 = 0x8
SPI_CFG2_MIDI_Pos = 0x4
SPI_CFG2_MIDI_Msk = 0xF0
SPI_CFG2_MIDI = 0xF0
SPI_CFG2_MIDI_0 = 0x10
SPI_CFG2_MIDI_1 = 0x20
SPI_CFG2_MIDI_2 = 0x40
SPI_CFG2_MIDI_3 = 0x80
SPI_CFG2_IOSWP_Pos = 0xF
SPI_CFG2_IOSWP_Msk = 0x8000
SPI_CFG2_IOSWP = 0x8000
SPI_CFG2_COMM_Pos = 0x11
SPI_CFG2_COMM_Msk = 0x60000
SPI_CFG2_COMM = 0x60000
SPI_CFG2_COMM_0 = 0x20000
SPI_CFG2_COMM_1 = 0x40000
SPI_CFG2_SP_Pos = 0x13
SPI_CFG2_SP_Msk = 0x380000
SPI_CFG2_SP = 0x380000
SPI_CFG2_SP_0 = 0x80000
SPI_CFG2_SP_1 = 0x100000
SPI_CFG2_SP_2 = 0x200000
SPI_CFG2_MASTER_Pos = 0x16
SPI_CFG2_MASTER_Msk = 0x400000
SPI_CFG2_MASTER = 0x400000
SPI_CFG2_LSBFRST_Pos = 0x17
SPI_CFG2_LSBFRST_Msk = 0x800000
SPI_CFG2_LSBFRST = 0x800000
SPI_CFG2_CPHA_Pos = 0x18
SPI_CFG2_CPHA_Msk = 0x1000000
SPI_CFG2_CPHA = 0x1000000
SPI_CFG2_CPOL_Pos = 0x19
SPI_CFG2_CPOL_Msk = 0x2000000
SPI_CFG2_CPOL = 0x2000000
SPI_CFG2_SSM_Pos = 0x1A
SPI_CFG2_SSM_Msk = 0x4000000
SPI_CFG2_SSM = 0x4000000
SPI_CFG2_SSIOP_Pos = 0x1C
SPI_CFG2_SSIOP_Msk = 0x10000000
SPI_CFG2_SSIOP = 0x10000000
SPI_CFG2_SSOE_Pos = 0x1D
SPI_CFG2_SSOE_Msk = 0x20000000
SPI_CFG2_SSOE = 0x20000000
SPI_CFG2_SSOM_Pos = 0x1E
SPI_CFG2_SSOM_Msk = 0x40000000
SPI_CFG2_SSOM = 0x40000000
SPI_CFG2_AFCNTR_Pos = 0x1F
SPI_CFG2_AFCNTR_Msk = 0x80000000
SPI_CFG2_AFCNTR = 0x80000000
SPI_IER_RXPIE_Pos = 0x0
SPI_IER_RXPIE_Msk = 0x1
SPI_IER_RXPIE = 0x1
SPI_IER_TXPIE_Pos = 0x1
SPI_IER_TXPIE_Msk = 0x2
SPI_IER_TXPIE = 0x2
SPI_IER_DXPIE_Pos = 0x2
SPI_IER_DXPIE_Msk = 0x4
SPI_IER_DXPIE = 0x4
SPI_IER_EOTIE_Pos = 0x3
SPI_IER_EOTIE_Msk = 0x8
SPI_IER_EOTIE = 0x8
SPI_IER_TXTFIE_Pos = 0x4
SPI_IER_TXTFIE_Msk = 0x10
SPI_IER_TXTFIE = 0x10
SPI_IER_UDRIE_Pos = 0x5
SPI_IER_UDRIE_Msk = 0x20
SPI_IER_UDRIE = 0x20
SPI_IER_OVRIE_Pos = 0x6
SPI_IER_OVRIE_Msk = 0x40
SPI_IER_OVRIE = 0x40
SPI_IER_CRCEIE_Pos = 0x7
SPI_IER_CRCEIE_Msk = 0x80
SPI_IER_CRCEIE = 0x80
SPI_IER_TIFREIE_Pos = 0x8
SPI_IER_TIFREIE_Msk = 0x100
SPI_IER_TIFREIE = 0x100
SPI_IER_MODFIE_Pos = 0x9
SPI_IER_MODFIE_Msk = 0x200
SPI_IER_MODFIE = 0x200
SPI_IER_TSERFIE_Pos = 0xA
SPI_IER_TSERFIE_Msk = 0x400
SPI_IER_TSERFIE = 0x400
SPI_SR_RXP_Pos = 0x0
SPI_SR_RXP_Msk = 0x1
SPI_SR_RXP = 0x1
SPI_SR_TXP_Pos = 0x1
SPI_SR_TXP_Msk = 0x2
SPI_SR_TXP = 0x2
SPI_SR_DXP_Pos = 0x2
SPI_SR_DXP_Msk = 0x4
SPI_SR_DXP = 0x4
SPI_SR_EOT_Pos = 0x3
SPI_SR_EOT_Msk = 0x8
SPI_SR_EOT = 0x8
SPI_SR_TXTF_Pos = 0x4
SPI_SR_TXTF_Msk = 0x10
SPI_SR_TXTF = 0x10
SPI_SR_UDR_Pos = 0x5
SPI_SR_UDR_Msk = 0x20
SPI_SR_UDR = 0x20
SPI_SR_OVR_Pos = 0x6
SPI_SR_OVR_Msk = 0x40
SPI_SR_OVR = 0x40
SPI_SR_CRCE_Pos = 0x7
SPI_SR_CRCE_Msk = 0x80
SPI_SR_CRCE = 0x80
SPI_SR_TIFRE_Pos = 0x8
SPI_SR_TIFRE_Msk = 0x100
SPI_SR_TIFRE = 0x100
SPI_SR_MODF_Pos = 0x9
SPI_SR_MODF_Msk = 0x200
SPI_SR_MODF = 0x200
SPI_SR_TSERF_Pos = 0xA
SPI_SR_TSERF_Msk = 0x400
SPI_SR_TSERF = 0x400
SPI_SR_SUSP_Pos = 0xB
SPI_SR_SUSP_Msk = 0x800
SPI_SR_SUSP = 0x800
SPI_SR_TXC_Pos = 0xC
SPI_SR_TXC_Msk = 0x1000
SPI_SR_TXC = 0x1000
SPI_SR_RXPLVL_Pos = 0xD
SPI_SR_RXPLVL_Msk = 0x6000
SPI_SR_RXPLVL = 0x6000
SPI_SR_RXPLVL_0 = 0x2000
SPI_SR_RXPLVL_1 = 0x4000
SPI_SR_RXWNE_Pos = 0xF
SPI_SR_RXWNE_Msk = 0x8000
SPI_SR_RXWNE = 0x8000
SPI_SR_CTSIZE_Pos = 0x10
SPI_SR_CTSIZE_Msk = 0xFFFF0000
SPI_SR_CTSIZE = 0xFFFF0000
SPI_IFCR_EOTC_Pos = 0x3
SPI_IFCR_EOTC_Msk = 0x8
SPI_IFCR_EOTC = 0x8
SPI_IFCR_TXTFC_Pos = 0x4
SPI_IFCR_TXTFC_Msk = 0x10
SPI_IFCR_TXTFC = 0x10
SPI_IFCR_UDRC_Pos = 0x5
SPI_IFCR_UDRC_Msk = 0x20
SPI_IFCR_UDRC = 0x20
SPI_IFCR_OVRC_Pos = 0x6
SPI_IFCR_OVRC_Msk = 0x40
SPI_IFCR_OVRC = 0x40
SPI_IFCR_CRCEC_Pos = 0x7
SPI_IFCR_CRCEC_Msk = 0x80
SPI_IFCR_CRCEC = 0x80
SPI_IFCR_TIFREC_Pos = 0x8
SPI_IFCR_TIFREC_Msk = 0x100
SPI_IFCR_TIFREC = 0x100
SPI_IFCR_MODFC_Pos = 0x9
SPI_IFCR_MODFC_Msk = 0x200
SPI_IFCR_MODFC = 0x200
SPI_IFCR_TSERFC_Pos = 0xA
SPI_IFCR_TSERFC_Msk = 0x400
SPI_IFCR_TSERFC = 0x400
SPI_IFCR_SUSPC_Pos = 0xB
SPI_IFCR_SUSPC_Msk = 0x800
SPI_IFCR_SUSPC = 0x800
SPI_TXDR_TXDR_Pos = 0x0
SPI_TXDR_TXDR_Msk = 0xFFFFFFFF
SPI_TXDR_TXDR = 0xFFFFFFFF
SPI_RXDR_RXDR_Pos = 0x0
SPI_RXDR_RXDR_Msk = 0xFFFFFFFF
SPI_RXDR_RXDR = 0xFFFFFFFF
SPI_CRCPOLY_CRCPOLY_Pos = 0x0
SPI_CRCPOLY_CRCPOLY_Msk = 0xFFFFFFFF
SPI_CRCPOLY_CRCPOLY = 0xFFFFFFFF
SPI_TXCRC_TXCRC_Pos = 0x0
SPI_TXCRC_TXCRC_Msk = 0xFFFFFFFF
SPI_TXCRC_TXCRC = 0xFFFFFFFF
SPI_RXCRC_RXCRC_Pos = 0x0
SPI_RXCRC_RXCRC_Msk = 0xFFFFFFFF
SPI_RXCRC_RXCRC = 0xFFFFFFFF
SPI_UDRDR_UDRDR_Pos = 0x0
SPI_UDRDR_UDRDR_Msk = 0xFFFFFFFF
SPI_UDRDR_UDRDR = 0xFFFFFFFF
SPI_I2SCFGR_I2SMOD_Pos = 0x0
SPI_I2SCFGR_I2SMOD_Msk = 0x1
SPI_I2SCFGR_I2SMOD = 0x1
SPI_I2SCFGR_I2SCFG_Pos = 0x1
SPI_I2SCFGR_I2SCFG_Msk = 0xE
SPI_I2SCFGR_I2SCFG = 0xE
SPI_I2SCFGR_I2SCFG_0 = 0x2
SPI_I2SCFGR_I2SCFG_1 = 0x4
SPI_I2SCFGR_I2SCFG_2 = 0x8
SPI_I2SCFGR_I2SSTD_Pos = 0x4
SPI_I2SCFGR_I2SSTD_Msk = 0x30
SPI_I2SCFGR_I2SSTD = 0x30
SPI_I2SCFGR_I2SSTD_0 = 0x10
SPI_I2SCFGR_I2SSTD_1 = 0x20
SPI_I2SCFGR_PCMSYNC_Pos = 0x7
SPI_I2SCFGR_PCMSYNC_Msk = 0x80
SPI_I2SCFGR_PCMSYNC = 0x80
SPI_I2SCFGR_DATLEN_Pos = 0x8
SPI_I2SCFGR_DATLEN_Msk = 0x300
SPI_I2SCFGR_DATLEN = 0x300
SPI_I2SCFGR_DATLEN_0 = 0x100
SPI_I2SCFGR_DATLEN_1 = 0x200
SPI_I2SCFGR_CHLEN_Pos = 0xA
SPI_I2SCFGR_CHLEN_Msk = 0x400
SPI_I2SCFGR_CHLEN = 0x400
SPI_I2SCFGR_CKPOL_Pos = 0xB
SPI_I2SCFGR_CKPOL_Msk = 0x800
SPI_I2SCFGR_CKPOL = 0x800
SPI_I2SCFGR_FIXCH_Pos = 0xC
SPI_I2SCFGR_FIXCH_Msk = 0x1000
SPI_I2SCFGR_FIXCH = 0x1000
SPI_I2SCFGR_WSINV_Pos = 0xD
SPI_I2SCFGR_WSINV_Msk = 0x2000
SPI_I2SCFGR_WSINV = 0x2000
SPI_I2SCFGR_DATFMT_Pos = 0xE
SPI_I2SCFGR_DATFMT_Msk = 0x4000
SPI_I2SCFGR_DATFMT = 0x4000
SPI_I2SCFGR_I2SDIV_Pos = 0x10
SPI_I2SCFGR_I2SDIV_Msk = 0xFF0000
SPI_I2SCFGR_I2SDIV = 0xFF0000
SPI_I2SCFGR_ODD_Pos = 0x18
SPI_I2SCFGR_ODD_Msk = 0x1000000
SPI_I2SCFGR_ODD = 0x1000000
SPI_I2SCFGR_MCKOE_Pos = 0x19
SPI_I2SCFGR_MCKOE_Msk = 0x2000000
SPI_I2SCFGR_MCKOE = 0x2000000
QUADSPI_CR_EN_Pos = 0x0
QUADSPI_CR_EN_Msk = 0x1
QUADSPI_CR_EN = 0x1
QUADSPI_CR_ABORT_Pos = 0x1
QUADSPI_CR_ABORT_Msk = 0x2
QUADSPI_CR_ABORT = 0x2
QUADSPI_CR_DMAEN_Pos = 0x2
QUADSPI_CR_DMAEN_Msk = 0x4
QUADSPI_CR_DMAEN = 0x4
QUADSPI_CR_TCEN_Pos = 0x3
QUADSPI_CR_TCEN_Msk = 0x8
QUADSPI_CR_TCEN = 0x8
QUADSPI_CR_SSHIFT_Pos = 0x4
QUADSPI_CR_SSHIFT_Msk = 0x10
QUADSPI_CR_SSHIFT = 0x10
QUADSPI_CR_DFM_Pos = 0x6
QUADSPI_CR_DFM_Msk = 0x40
QUADSPI_CR_DFM = 0x40
QUADSPI_CR_FSEL_Pos = 0x7
QUADSPI_CR_FSEL_Msk = 0x80
QUADSPI_CR_FSEL = 0x80
QUADSPI_CR_FTHRES_Pos = 0x8
QUADSPI_CR_FTHRES_Msk = 0xF00
QUADSPI_CR_FTHRES = 0xF00
QUADSPI_CR_FTHRES_0 = 0x100
QUADSPI_CR_FTHRES_1 = 0x200
QUADSPI_CR_FTHRES_2 = 0x400
QUADSPI_CR_FTHRES_3 = 0x800
QUADSPI_CR_TEIE_Pos = 0x10
QUADSPI_CR_TEIE_Msk = 0x10000
QUADSPI_CR_TEIE = 0x10000
QUADSPI_CR_TCIE_Pos = 0x11
QUADSPI_CR_TCIE_Msk = 0x20000
QUADSPI_CR_TCIE = 0x20000
QUADSPI_CR_FTIE_Pos = 0x12
QUADSPI_CR_FTIE_Msk = 0x40000
QUADSPI_CR_FTIE = 0x40000
QUADSPI_CR_SMIE_Pos = 0x13
QUADSPI_CR_SMIE_Msk = 0x80000
QUADSPI_CR_SMIE = 0x80000
QUADSPI_CR_TOIE_Pos = 0x14
QUADSPI_CR_TOIE_Msk = 0x100000
QUADSPI_CR_TOIE = 0x100000
QUADSPI_CR_APMS_Pos = 0x16
QUADSPI_CR_APMS_Msk = 0x400000
QUADSPI_CR_APMS = 0x400000
QUADSPI_CR_PMM_Pos = 0x17
QUADSPI_CR_PMM_Msk = 0x800000
QUADSPI_CR_PMM = 0x800000
QUADSPI_CR_PRESCALER_Pos = 0x18
QUADSPI_CR_PRESCALER_Msk = 0xFF000000
QUADSPI_CR_PRESCALER = 0xFF000000
QUADSPI_CR_PRESCALER_0 = 0x1000000
QUADSPI_CR_PRESCALER_1 = 0x2000000
QUADSPI_CR_PRESCALER_2 = 0x4000000
QUADSPI_CR_PRESCALER_3 = 0x8000000
QUADSPI_CR_PRESCALER_4 = 0x10000000
QUADSPI_CR_PRESCALER_5 = 0x20000000
QUADSPI_CR_PRESCALER_6 = 0x40000000
QUADSPI_CR_PRESCALER_7 = 0x80000000
QUADSPI_DCR_CKMODE_Pos = 0x0
QUADSPI_DCR_CKMODE_Msk = 0x1
QUADSPI_DCR_CKMODE = 0x1
QUADSPI_DCR_CSHT_Pos = 0x8
QUADSPI_DCR_CSHT_Msk = 0x700
QUADSPI_DCR_CSHT = 0x700
QUADSPI_DCR_CSHT_0 = 0x100
QUADSPI_DCR_CSHT_1 = 0x200
QUADSPI_DCR_CSHT_2 = 0x400
QUADSPI_DCR_FSIZE_Pos = 0x10
QUADSPI_DCR_FSIZE_Msk = 0x1F0000
QUADSPI_DCR_FSIZE = 0x1F0000
QUADSPI_DCR_FSIZE_0 = 0x10000
QUADSPI_DCR_FSIZE_1 = 0x20000
QUADSPI_DCR_FSIZE_2 = 0x40000
QUADSPI_DCR_FSIZE_3 = 0x80000
QUADSPI_DCR_FSIZE_4 = 0x100000
QUADSPI_SR_TEF_Pos = 0x0
QUADSPI_SR_TEF_Msk = 0x1
QUADSPI_SR_TEF = 0x1
QUADSPI_SR_TCF_Pos = 0x1
QUADSPI_SR_TCF_Msk = 0x2
QUADSPI_SR_TCF = 0x2
QUADSPI_SR_FTF_Pos = 0x2
QUADSPI_SR_FTF_Msk = 0x4
QUADSPI_SR_FTF = 0x4
QUADSPI_SR_SMF_Pos = 0x3
QUADSPI_SR_SMF_Msk = 0x8
QUADSPI_SR_SMF = 0x8
QUADSPI_SR_TOF_Pos = 0x4
QUADSPI_SR_TOF_Msk = 0x10
QUADSPI_SR_TOF = 0x10
QUADSPI_SR_BUSY_Pos = 0x5
QUADSPI_SR_BUSY_Msk = 0x20
QUADSPI_SR_BUSY = 0x20
QUADSPI_SR_FLEVEL_Pos = 0x8
QUADSPI_SR_FLEVEL_Msk = 0x3F00
QUADSPI_SR_FLEVEL = 0x3F00
QUADSPI_SR_FLEVEL_0 = 0x100
QUADSPI_SR_FLEVEL_1 = 0x200
QUADSPI_SR_FLEVEL_2 = 0x400
QUADSPI_SR_FLEVEL_3 = 0x800
QUADSPI_SR_FLEVEL_4 = 0x1000
QUADSPI_SR_FLEVEL_5 = 0x2000
QUADSPI_FCR_CTEF_Pos = 0x0
QUADSPI_FCR_CTEF_Msk = 0x1
QUADSPI_FCR_CTEF = 0x1
QUADSPI_FCR_CTCF_Pos = 0x1
QUADSPI_FCR_CTCF_Msk = 0x2
QUADSPI_FCR_CTCF = 0x2
QUADSPI_FCR_CSMF_Pos = 0x3
QUADSPI_FCR_CSMF_Msk = 0x8
QUADSPI_FCR_CSMF = 0x8
QUADSPI_FCR_CTOF_Pos = 0x4
QUADSPI_FCR_CTOF_Msk = 0x10
QUADSPI_FCR_CTOF = 0x10
QUADSPI_DLR_DL_Pos = 0x0
QUADSPI_DLR_DL_Msk = 0xFFFFFFFF
QUADSPI_DLR_DL = 0xFFFFFFFF
QUADSPI_CCR_INSTRUCTION_Pos = 0x0
QUADSPI_CCR_INSTRUCTION_Msk = 0xFF
QUADSPI_CCR_INSTRUCTION = 0xFF
QUADSPI_CCR_INSTRUCTION_0 = 0x1
QUADSPI_CCR_INSTRUCTION_1 = 0x2
QUADSPI_CCR_INSTRUCTION_2 = 0x4
QUADSPI_CCR_INSTRUCTION_3 = 0x8
QUADSPI_CCR_INSTRUCTION_4 = 0x10
QUADSPI_CCR_INSTRUCTION_5 = 0x20
QUADSPI_CCR_INSTRUCTION_6 = 0x40
QUADSPI_CCR_INSTRUCTION_7 = 0x80
QUADSPI_CCR_IMODE_Pos = 0x8
QUADSPI_CCR_IMODE_Msk = 0x300
QUADSPI_CCR_IMODE = 0x300
QUADSPI_CCR_IMODE_0 = 0x100
QUADSPI_CCR_IMODE_1 = 0x200
QUADSPI_CCR_ADMODE_Pos = 0xA
QUADSPI_CCR_ADMODE_Msk = 0xC00
QUADSPI_CCR_ADMODE = 0xC00
QUADSPI_CCR_ADMODE_0 = 0x400
QUADSPI_CCR_ADMODE_1 = 0x800
QUADSPI_CCR_ADSIZE_Pos = 0xC
QUADSPI_CCR_ADSIZE_Msk = 0x3000
QUADSPI_CCR_ADSIZE = 0x3000
QUADSPI_CCR_ADSIZE_0 = 0x1000
QUADSPI_CCR_ADSIZE_1 = 0x2000
QUADSPI_CCR_ABMODE_Pos = 0xE
QUADSPI_CCR_ABMODE_Msk = 0xC000
QUADSPI_CCR_ABMODE = 0xC000
QUADSPI_CCR_ABMODE_0 = 0x4000
QUADSPI_CCR_ABMODE_1 = 0x8000
QUADSPI_CCR_ABSIZE_Pos = 0x10
QUADSPI_CCR_ABSIZE_Msk = 0x30000
QUADSPI_CCR_ABSIZE = 0x30000
QUADSPI_CCR_ABSIZE_0 = 0x10000
QUADSPI_CCR_ABSIZE_1 = 0x20000
QUADSPI_CCR_DCYC_Pos = 0x12
QUADSPI_CCR_DCYC_Msk = 0x7C0000
QUADSPI_CCR_DCYC = 0x7C0000
QUADSPI_CCR_DCYC_0 = 0x40000
QUADSPI_CCR_DCYC_1 = 0x80000
QUADSPI_CCR_DCYC_2 = 0x100000
QUADSPI_CCR_DCYC_3 = 0x200000
QUADSPI_CCR_DCYC_4 = 0x400000
QUADSPI_CCR_DMODE_Pos = 0x18
QUADSPI_CCR_DMODE_Msk = 0x3000000
QUADSPI_CCR_DMODE = 0x3000000
QUADSPI_CCR_DMODE_0 = 0x1000000
QUADSPI_CCR_DMODE_1 = 0x2000000
QUADSPI_CCR_FMODE_Pos = 0x1A
QUADSPI_CCR_FMODE_Msk = 0xC000000
QUADSPI_CCR_FMODE = 0xC000000
QUADSPI_CCR_FMODE_0 = 0x4000000
QUADSPI_CCR_FMODE_1 = 0x8000000
QUADSPI_CCR_SIOO_Pos = 0x1C
QUADSPI_CCR_SIOO_Msk = 0x10000000
QUADSPI_CCR_SIOO = 0x10000000
QUADSPI_CCR_DHHC_Pos = 0x1E
QUADSPI_CCR_DHHC_Msk = 0x40000000
QUADSPI_CCR_DHHC = 0x40000000
QUADSPI_CCR_DDRM_Pos = 0x1F
QUADSPI_CCR_DDRM_Msk = 0x80000000
QUADSPI_CCR_DDRM = 0x80000000
QUADSPI_AR_ADDRESS_Pos = 0x0
QUADSPI_AR_ADDRESS_Msk = 0xFFFFFFFF
QUADSPI_AR_ADDRESS = 0xFFFFFFFF
QUADSPI_ABR_ALTERNATE_Pos = 0x0
QUADSPI_ABR_ALTERNATE_Msk = 0xFFFFFFFF
QUADSPI_ABR_ALTERNATE = 0xFFFFFFFF
QUADSPI_DR_DATA_Pos = 0x0
QUADSPI_DR_DATA_Msk = 0xFFFFFFFF
QUADSPI_DR_DATA = 0xFFFFFFFF
QUADSPI_PSMKR_MASK_Pos = 0x0
QUADSPI_PSMKR_MASK_Msk = 0xFFFFFFFF
QUADSPI_PSMKR_MASK = 0xFFFFFFFF
QUADSPI_PSMAR_MATCH_Pos = 0x0
QUADSPI_PSMAR_MATCH_Msk = 0xFFFFFFFF
QUADSPI_PSMAR_MATCH = 0xFFFFFFFF
QUADSPI_PIR_INTERVAL_Pos = 0x0
QUADSPI_PIR_INTERVAL_Msk = 0xFFFF
QUADSPI_PIR_INTERVAL = 0xFFFF
QUADSPI_LPTR_TIMEOUT_Pos = 0x0
QUADSPI_LPTR_TIMEOUT_Msk = 0xFFFF
QUADSPI_LPTR_TIMEOUT = 0xFFFF
SYSCFG_PMCR_I2C1_FMP_Pos = 0x0
SYSCFG_PMCR_I2C1_FMP_Msk = 0x1
SYSCFG_PMCR_I2C1_FMP = 0x1
SYSCFG_PMCR_I2C2_FMP_Pos = 0x1
SYSCFG_PMCR_I2C2_FMP_Msk = 0x2
SYSCFG_PMCR_I2C2_FMP = 0x2
SYSCFG_PMCR_I2C3_FMP_Pos = 0x2
SYSCFG_PMCR_I2C3_FMP_Msk = 0x4
SYSCFG_PMCR_I2C3_FMP = 0x4
SYSCFG_PMCR_I2C4_FMP_Pos = 0x3
SYSCFG_PMCR_I2C4_FMP_Msk = 0x8
SYSCFG_PMCR_I2C4_FMP = 0x8
SYSCFG_PMCR_I2C_PB6_FMP_Pos = 0x4
SYSCFG_PMCR_I2C_PB6_FMP_Msk = 0x10
SYSCFG_PMCR_I2C_PB6_FMP = 0x10
SYSCFG_PMCR_I2C_PB7_FMP_Pos = 0x5
SYSCFG_PMCR_I2C_PB7_FMP_Msk = 0x20
SYSCFG_PMCR_I2C_PB7_FMP = 0x20
SYSCFG_PMCR_I2C_PB8_FMP_Pos = 0x6
SYSCFG_PMCR_I2C_PB8_FMP_Msk = 0x40
SYSCFG_PMCR_I2C_PB8_FMP = 0x40
SYSCFG_PMCR_I2C_PB9_FMP_Pos = 0x7
SYSCFG_PMCR_I2C_PB9_FMP_Msk = 0x80
SYSCFG_PMCR_I2C_PB9_FMP = 0x80
SYSCFG_PMCR_BOOSTEN_Pos = 0x8
SYSCFG_PMCR_BOOSTEN_Msk = 0x100
SYSCFG_PMCR_BOOSTEN = 0x100
SYSCFG_PMCR_BOOSTVDDSEL_Pos = 0x9
SYSCFG_PMCR_BOOSTVDDSEL_Msk = 0x200
SYSCFG_PMCR_BOOSTVDDSEL = 0x200
SYSCFG_PMCR_EPIS_SEL_Pos = 0x15
SYSCFG_PMCR_EPIS_SEL_Msk = 0xE00000
SYSCFG_PMCR_EPIS_SEL = 0xE00000
SYSCFG_PMCR_EPIS_SEL_0 = 0x200000
SYSCFG_PMCR_EPIS_SEL_1 = 0x400000
SYSCFG_PMCR_EPIS_SEL_2 = 0x800000
SYSCFG_PMCR_PA0SO_Pos = 0x18
SYSCFG_PMCR_PA0SO_Msk = 0x1000000
SYSCFG_PMCR_PA0SO = 0x1000000
SYSCFG_PMCR_PA1SO_Pos = 0x19
SYSCFG_PMCR_PA1SO_Msk = 0x2000000
SYSCFG_PMCR_PA1SO = 0x2000000
SYSCFG_PMCR_PC2SO_Pos = 0x1A
SYSCFG_PMCR_PC2SO_Msk = 0x4000000
SYSCFG_PMCR_PC2SO = 0x4000000
SYSCFG_PMCR_PC3SO_Pos = 0x1B
SYSCFG_PMCR_PC3SO_Msk = 0x8000000
SYSCFG_PMCR_PC3SO = 0x8000000
SYSCFG_EXTICR1_EXTI0_Pos = 0x0
SYSCFG_EXTICR1_EXTI0_Msk = 0xF
SYSCFG_EXTICR1_EXTI0 = 0xF
SYSCFG_EXTICR1_EXTI1_Pos = 0x4
SYSCFG_EXTICR1_EXTI1_Msk = 0xF0
SYSCFG_EXTICR1_EXTI1 = 0xF0
SYSCFG_EXTICR1_EXTI2_Pos = 0x8
SYSCFG_EXTICR1_EXTI2_Msk = 0xF00
SYSCFG_EXTICR1_EXTI2 = 0xF00
SYSCFG_EXTICR1_EXTI3_Pos = 0xC
SYSCFG_EXTICR1_EXTI3_Msk = 0xF000
SYSCFG_EXTICR1_EXTI3 = 0xF000
SYSCFG_EXTICR1_EXTI0_PA = 0x0
SYSCFG_EXTICR1_EXTI0_PB = 0x1
SYSCFG_EXTICR1_EXTI0_PC = 0x2
SYSCFG_EXTICR1_EXTI0_PD = 0x3
SYSCFG_EXTICR1_EXTI0_PE = 0x4
SYSCFG_EXTICR1_EXTI0_PF = 0x5
SYSCFG_EXTICR1_EXTI0_PG = 0x6
SYSCFG_EXTICR1_EXTI0_PH = 0x7
SYSCFG_EXTICR1_EXTI0_PI = 0x8
SYSCFG_EXTICR1_EXTI0_PJ = 0x9
SYSCFG_EXTICR1_EXTI0_PK = 0xA
SYSCFG_EXTICR1_EXTI1_PA = 0x0
SYSCFG_EXTICR1_EXTI1_PB = 0x10
SYSCFG_EXTICR1_EXTI1_PC = 0x20
SYSCFG_EXTICR1_EXTI1_PD = 0x30
SYSCFG_EXTICR1_EXTI1_PE = 0x40
SYSCFG_EXTICR1_EXTI1_PF = 0x50
SYSCFG_EXTICR1_EXTI1_PG = 0x60
SYSCFG_EXTICR1_EXTI1_PH = 0x70
SYSCFG_EXTICR1_EXTI1_PI = 0x80
SYSCFG_EXTICR1_EXTI1_PJ = 0x90
SYSCFG_EXTICR1_EXTI1_PK = 0xA0
SYSCFG_EXTICR1_EXTI2_PA = 0x0
SYSCFG_EXTICR1_EXTI2_PB = 0x100
SYSCFG_EXTICR1_EXTI2_PC = 0x200
SYSCFG_EXTICR1_EXTI2_PD = 0x300
SYSCFG_EXTICR1_EXTI2_PE = 0x400
SYSCFG_EXTICR1_EXTI2_PF = 0x500
SYSCFG_EXTICR1_EXTI2_PG = 0x600
SYSCFG_EXTICR1_EXTI2_PH = 0x700
SYSCFG_EXTICR1_EXTI2_PI = 0x800
SYSCFG_EXTICR1_EXTI2_PJ = 0x900
SYSCFG_EXTICR1_EXTI2_PK = 0xA00
SYSCFG_EXTICR1_EXTI3_PA = 0x0
SYSCFG_EXTICR1_EXTI3_PB = 0x1000
SYSCFG_EXTICR1_EXTI3_PC = 0x2000
SYSCFG_EXTICR1_EXTI3_PD = 0x3000
SYSCFG_EXTICR1_EXTI3_PE = 0x4000
SYSCFG_EXTICR1_EXTI3_PF = 0x5000
SYSCFG_EXTICR1_EXTI3_PG = 0x6000
SYSCFG_EXTICR1_EXTI3_PH = 0x7000
SYSCFG_EXTICR1_EXTI3_PI = 0x8000
SYSCFG_EXTICR1_EXTI3_PJ = 0x9000
SYSCFG_EXTICR1_EXTI3_PK = 0xA000
SYSCFG_EXTICR2_EXTI4_Pos = 0x0
SYSCFG_EXTICR2_EXTI4_Msk = 0xF
SYSCFG_EXTICR2_EXTI4 = 0xF
SYSCFG_EXTICR2_EXTI5_Pos = 0x4
SYSCFG_EXTICR2_EXTI5_Msk = 0xF0
SYSCFG_EXTICR2_EXTI5 = 0xF0
SYSCFG_EXTICR2_EXTI6_Pos = 0x8
SYSCFG_EXTICR2_EXTI6_Msk = 0xF00
SYSCFG_EXTICR2_EXTI6 = 0xF00
SYSCFG_EXTICR2_EXTI7_Pos = 0xC
SYSCFG_EXTICR2_EXTI7_Msk = 0xF000
SYSCFG_EXTICR2_EXTI7 = 0xF000
SYSCFG_EXTICR2_EXTI4_PA = 0x0
SYSCFG_EXTICR2_EXTI4_PB = 0x1
SYSCFG_EXTICR2_EXTI4_PC = 0x2
SYSCFG_EXTICR2_EXTI4_PD = 0x3
SYSCFG_EXTICR2_EXTI4_PE = 0x4
SYSCFG_EXTICR2_EXTI4_PF = 0x5
SYSCFG_EXTICR2_EXTI4_PG = 0x6
SYSCFG_EXTICR2_EXTI4_PH = 0x7
SYSCFG_EXTICR2_EXTI4_PI = 0x8
SYSCFG_EXTICR2_EXTI4_PJ = 0x9
SYSCFG_EXTICR2_EXTI4_PK = 0xA
SYSCFG_EXTICR2_EXTI5_PA = 0x0
SYSCFG_EXTICR2_EXTI5_PB = 0x10
SYSCFG_EXTICR2_EXTI5_PC = 0x20
SYSCFG_EXTICR2_EXTI5_PD = 0x30
SYSCFG_EXTICR2_EXTI5_PE = 0x40
SYSCFG_EXTICR2_EXTI5_PF = 0x50
SYSCFG_EXTICR2_EXTI5_PG = 0x60
SYSCFG_EXTICR2_EXTI5_PH = 0x70
SYSCFG_EXTICR2_EXTI5_PI = 0x80
SYSCFG_EXTICR2_EXTI5_PJ = 0x90
SYSCFG_EXTICR2_EXTI5_PK = 0xA0
SYSCFG_EXTICR2_EXTI6_PA = 0x0
SYSCFG_EXTICR2_EXTI6_PB = 0x100
SYSCFG_EXTICR2_EXTI6_PC = 0x200
SYSCFG_EXTICR2_EXTI6_PD = 0x300
SYSCFG_EXTICR2_EXTI6_PE = 0x400
SYSCFG_EXTICR2_EXTI6_PF = 0x500
SYSCFG_EXTICR2_EXTI6_PG = 0x600
SYSCFG_EXTICR2_EXTI6_PH = 0x700
SYSCFG_EXTICR2_EXTI6_PI = 0x800
SYSCFG_EXTICR2_EXTI6_PJ = 0x900
SYSCFG_EXTICR2_EXTI6_PK = 0xA00
SYSCFG_EXTICR2_EXTI7_PA = 0x0
SYSCFG_EXTICR2_EXTI7_PB = 0x1000
SYSCFG_EXTICR2_EXTI7_PC = 0x2000
SYSCFG_EXTICR2_EXTI7_PD = 0x3000
SYSCFG_EXTICR2_EXTI7_PE = 0x4000
SYSCFG_EXTICR2_EXTI7_PF = 0x5000
SYSCFG_EXTICR2_EXTI7_PG = 0x6000
SYSCFG_EXTICR2_EXTI7_PH = 0x7000
SYSCFG_EXTICR2_EXTI7_PI = 0x8000
SYSCFG_EXTICR2_EXTI7_PJ = 0x9000
SYSCFG_EXTICR2_EXTI7_PK = 0xA000
SYSCFG_EXTICR3_EXTI8_Pos = 0x0
SYSCFG_EXTICR3_EXTI8_Msk = 0xF
SYSCFG_EXTICR3_EXTI8 = 0xF
SYSCFG_EXTICR3_EXTI9_Pos = 0x4
SYSCFG_EXTICR3_EXTI9_Msk = 0xF0
SYSCFG_EXTICR3_EXTI9 = 0xF0
SYSCFG_EXTICR3_EXTI10_Pos = 0x8
SYSCFG_EXTICR3_EXTI10_Msk = 0xF00
SYSCFG_EXTICR3_EXTI10 = 0xF00
SYSCFG_EXTICR3_EXTI11_Pos = 0xC
SYSCFG_EXTICR3_EXTI11_Msk = 0xF000
SYSCFG_EXTICR3_EXTI11 = 0xF000
SYSCFG_EXTICR3_EXTI8_PA = 0x0
SYSCFG_EXTICR3_EXTI8_PB = 0x1
SYSCFG_EXTICR3_EXTI8_PC = 0x2
SYSCFG_EXTICR3_EXTI8_PD = 0x3
SYSCFG_EXTICR3_EXTI8_PE = 0x4
SYSCFG_EXTICR3_EXTI8_PF = 0x5
SYSCFG_EXTICR3_EXTI8_PG = 0x6
SYSCFG_EXTICR3_EXTI8_PH = 0x7
SYSCFG_EXTICR3_EXTI8_PI = 0x8
SYSCFG_EXTICR3_EXTI8_PJ = 0x9
SYSCFG_EXTICR3_EXTI8_PK = 0xA
SYSCFG_EXTICR3_EXTI9_PA = 0x0
SYSCFG_EXTICR3_EXTI9_PB = 0x10
SYSCFG_EXTICR3_EXTI9_PC = 0x20
SYSCFG_EXTICR3_EXTI9_PD = 0x30
SYSCFG_EXTICR3_EXTI9_PE = 0x40
SYSCFG_EXTICR3_EXTI9_PF = 0x50
SYSCFG_EXTICR3_EXTI9_PG = 0x60
SYSCFG_EXTICR3_EXTI9_PH = 0x70
SYSCFG_EXTICR3_EXTI9_PI = 0x80
SYSCFG_EXTICR3_EXTI9_PJ = 0x90
SYSCFG_EXTICR3_EXTI9_PK = 0xA0
SYSCFG_EXTICR3_EXTI10_PA = 0x0
SYSCFG_EXTICR3_EXTI10_PB = 0x100
SYSCFG_EXTICR3_EXTI10_PC = 0x200
SYSCFG_EXTICR3_EXTI10_PD = 0x300
SYSCFG_EXTICR3_EXTI10_PE = 0x400
SYSCFG_EXTICR3_EXTI10_PF = 0x500
SYSCFG_EXTICR3_EXTI10_PG = 0x600
SYSCFG_EXTICR3_EXTI10_PH = 0x700
SYSCFG_EXTICR3_EXTI10_PI = 0x800
SYSCFG_EXTICR3_EXTI10_PJ = 0x900
SYSCFG_EXTICR3_EXTI10_PK = 0xA00
SYSCFG_EXTICR3_EXTI11_PA = 0x0
SYSCFG_EXTICR3_EXTI11_PB = 0x1000
SYSCFG_EXTICR3_EXTI11_PC = 0x2000
SYSCFG_EXTICR3_EXTI11_PD = 0x3000
SYSCFG_EXTICR3_EXTI11_PE = 0x4000
SYSCFG_EXTICR3_EXTI11_PF = 0x5000
SYSCFG_EXTICR3_EXTI11_PG = 0x6000
SYSCFG_EXTICR3_EXTI11_PH = 0x7000
SYSCFG_EXTICR3_EXTI11_PI = 0x8000
SYSCFG_EXTICR3_EXTI11_PJ = 0x9000
SYSCFG_EXTICR3_EXTI11_PK = 0xA000
SYSCFG_EXTICR4_EXTI12_Pos = 0x0
SYSCFG_EXTICR4_EXTI12_Msk = 0xF
SYSCFG_EXTICR4_EXTI12 = 0xF
SYSCFG_EXTICR4_EXTI13_Pos = 0x4
SYSCFG_EXTICR4_EXTI13_Msk = 0xF0
SYSCFG_EXTICR4_EXTI13 = 0xF0
SYSCFG_EXTICR4_EXTI14_Pos = 0x8
SYSCFG_EXTICR4_EXTI14_Msk = 0xF00
SYSCFG_EXTICR4_EXTI14 = 0xF00
SYSCFG_EXTICR4_EXTI15_Pos = 0xC
SYSCFG_EXTICR4_EXTI15_Msk = 0xF000
SYSCFG_EXTICR4_EXTI15 = 0xF000
SYSCFG_EXTICR4_EXTI12_PA = 0x0
SYSCFG_EXTICR4_EXTI12_PB = 0x1
SYSCFG_EXTICR4_EXTI12_PC = 0x2
SYSCFG_EXTICR4_EXTI12_PD = 0x3
SYSCFG_EXTICR4_EXTI12_PE = 0x4
SYSCFG_EXTICR4_EXTI12_PF = 0x5
SYSCFG_EXTICR4_EXTI12_PG = 0x6
SYSCFG_EXTICR4_EXTI12_PH = 0x7
SYSCFG_EXTICR4_EXTI12_PI = 0x8
SYSCFG_EXTICR4_EXTI12_PJ = 0x9
SYSCFG_EXTICR4_EXTI12_PK = 0xA
SYSCFG_EXTICR4_EXTI13_PA = 0x0
SYSCFG_EXTICR4_EXTI13_PB = 0x10
SYSCFG_EXTICR4_EXTI13_PC = 0x20
SYSCFG_EXTICR4_EXTI13_PD = 0x30
SYSCFG_EXTICR4_EXTI13_PE = 0x40
SYSCFG_EXTICR4_EXTI13_PF = 0x50
SYSCFG_EXTICR4_EXTI13_PG = 0x60
SYSCFG_EXTICR4_EXTI13_PH = 0x70
SYSCFG_EXTICR4_EXTI13_PI = 0x80
SYSCFG_EXTICR4_EXTI13_PJ = 0x90
SYSCFG_EXTICR4_EXTI13_PK = 0xA0
SYSCFG_EXTICR4_EXTI14_PA = 0x0
SYSCFG_EXTICR4_EXTI14_PB = 0x100
SYSCFG_EXTICR4_EXTI14_PC = 0x200
SYSCFG_EXTICR4_EXTI14_PD = 0x300
SYSCFG_EXTICR4_EXTI14_PE = 0x400
SYSCFG_EXTICR4_EXTI14_PF = 0x500
SYSCFG_EXTICR4_EXTI14_PG = 0x600
SYSCFG_EXTICR4_EXTI14_PH = 0x700
SYSCFG_EXTICR4_EXTI14_PI = 0x800
SYSCFG_EXTICR4_EXTI14_PJ = 0x900
SYSCFG_EXTICR4_EXTI14_PK = 0xA00
SYSCFG_EXTICR4_EXTI15_PA = 0x0
SYSCFG_EXTICR4_EXTI15_PB = 0x1000
SYSCFG_EXTICR4_EXTI15_PC = 0x2000
SYSCFG_EXTICR4_EXTI15_PD = 0x3000
SYSCFG_EXTICR4_EXTI15_PE = 0x4000
SYSCFG_EXTICR4_EXTI15_PF = 0x5000
SYSCFG_EXTICR4_EXTI15_PG = 0x6000
SYSCFG_EXTICR4_EXTI15_PH = 0x7000
SYSCFG_EXTICR4_EXTI15_PI = 0x8000
SYSCFG_EXTICR4_EXTI15_PJ = 0x9000
SYSCFG_EXTICR4_EXTI15_PK = 0xA000
SYSCFG_CFGR_PVDL_Pos = 0x2
SYSCFG_CFGR_PVDL_Msk = 0x4
SYSCFG_CFGR_PVDL = 0x4
SYSCFG_CFGR_FLASHL_Pos = 0x3
SYSCFG_CFGR_FLASHL_Msk = 0x8
SYSCFG_CFGR_FLASHL = 0x8
SYSCFG_CFGR_CM7L_Pos = 0x6
SYSCFG_CFGR_CM7L_Msk = 0x40
SYSCFG_CFGR_CM7L = 0x40
SYSCFG_CFGR_BKRAML_Pos = 0x7
SYSCFG_CFGR_BKRAML_Msk = 0x80
SYSCFG_CFGR_BKRAML = 0x80
SYSCFG_CFGR_SRAM4L_Pos = 0x9
SYSCFG_CFGR_SRAM4L_Msk = 0x200
SYSCFG_CFGR_SRAM4L = 0x200
SYSCFG_CFGR_SRAM3L_Pos = 0xA
SYSCFG_CFGR_SRAM3L_Msk = 0x400
SYSCFG_CFGR_SRAM3L = 0x400
SYSCFG_CFGR_SRAM2L_Pos = 0xB
SYSCFG_CFGR_SRAM2L_Msk = 0x800
SYSCFG_CFGR_SRAM2L = 0x800
SYSCFG_CFGR_SRAM1L_Pos = 0xC
SYSCFG_CFGR_SRAM1L_Msk = 0x1000
SYSCFG_CFGR_SRAM1L = 0x1000
SYSCFG_CFGR_DTCML_Pos = 0xD
SYSCFG_CFGR_DTCML_Msk = 0x2000
SYSCFG_CFGR_DTCML = 0x2000
SYSCFG_CFGR_ITCML_Pos = 0xE
SYSCFG_CFGR_ITCML_Msk = 0x4000
SYSCFG_CFGR_ITCML = 0x4000
SYSCFG_CFGR_AXISRAML_Pos = 0xF
SYSCFG_CFGR_AXISRAML_Msk = 0x8000
SYSCFG_CFGR_AXISRAML = 0x8000
SYSCFG_CCCSR_EN_Pos = 0x0
SYSCFG_CCCSR_EN_Msk = 0x1
SYSCFG_CCCSR_EN = 0x1
SYSCFG_CCCSR_CS_Pos = 0x1
SYSCFG_CCCSR_CS_Msk = 0x2
SYSCFG_CCCSR_CS = 0x2
SYSCFG_CCCSR_READY_Pos = 0x8
SYSCFG_CCCSR_READY_Msk = 0x100
SYSCFG_CCCSR_READY = 0x100
SYSCFG_CCCSR_HSLV_Pos = 0x10
SYSCFG_CCCSR_HSLV_Msk = 0x10000
SYSCFG_CCCSR_HSLV = 0x10000
SYSCFG_CCVR_NCV_Pos = 0x0
SYSCFG_CCVR_NCV_Msk = 0xF
SYSCFG_CCVR_NCV = 0xF
SYSCFG_CCVR_PCV_Pos = 0x4
SYSCFG_CCVR_PCV_Msk = 0xF0
SYSCFG_CCVR_PCV = 0xF0
SYSCFG_CCCR_NCC_Pos = 0x0
SYSCFG_CCCR_NCC_Msk = 0xF
SYSCFG_CCCR_NCC = 0xF
SYSCFG_CCCR_PCC_Pos = 0x4
SYSCFG_CCCR_PCC_Msk = 0xF0
SYSCFG_CCCR_PCC = 0xF0
SYSCFG_PWRCR_ODEN_Pos = 0x0
SYSCFG_PWRCR_ODEN_Msk = 0x1
SYSCFG_PWRCR_ODEN = 0x1
SYSCFG_PKGR_PKG_Pos = 0x0
SYSCFG_PKGR_PKG_Msk = 0xF
SYSCFG_PKGR_PKG = 0xF
SYSCFG_UR0_BKS_Pos = 0x0
SYSCFG_UR0_BKS_Msk = 0x1
SYSCFG_UR0_BKS = 0x1
SYSCFG_UR0_RDP_Pos = 0x10
SYSCFG_UR0_RDP_Msk = 0xFF0000
SYSCFG_UR0_RDP = 0xFF0000
SYSCFG_UR2_BORH_Pos = 0x0
SYSCFG_UR2_BORH_Msk = 0x3
SYSCFG_UR2_BORH = 0x3
SYSCFG_UR2_BORH_0 = 0x1
SYSCFG_UR2_BORH_1 = 0x2
SYSCFG_UR2_BOOT_ADD0_Pos = 0x10
SYSCFG_UR2_BOOT_ADD0_Msk = 0xFFFF0000
SYSCFG_UR2_BOOT_ADD0 = 0xFFFF0000
SYSCFG_UR3_BOOT_ADD1_Pos = 0x0
SYSCFG_UR3_BOOT_ADD1_Msk = 0xFFFF
SYSCFG_UR3_BOOT_ADD1 = 0xFFFF
SYSCFG_UR4_MEPAD_BANK1_Pos = 0x10
SYSCFG_UR4_MEPAD_BANK1_Msk = 0x10000
SYSCFG_UR4_MEPAD_BANK1 = 0x10000
SYSCFG_UR5_MESAD_BANK1_Pos = 0x0
SYSCFG_UR5_MESAD_BANK1_Msk = 0x1
SYSCFG_UR5_MESAD_BANK1 = 0x1
SYSCFG_UR5_WRPN_BANK1_Pos = 0x10
SYSCFG_UR5_WRPN_BANK1_Msk = 0xFF0000
SYSCFG_UR5_WRPN_BANK1 = 0xFF0000
SYSCFG_UR6_PABEG_BANK1_Pos = 0x0
SYSCFG_UR6_PABEG_BANK1_Msk = 0xFFF
SYSCFG_UR6_PABEG_BANK1 = 0xFFF
SYSCFG_UR6_PAEND_BANK1_Pos = 0x10
SYSCFG_UR6_PAEND_BANK1_Msk = 0xFFF0000
SYSCFG_UR6_PAEND_BANK1 = 0xFFF0000
SYSCFG_UR7_SABEG_BANK1_Pos = 0x0
SYSCFG_UR7_SABEG_BANK1_Msk = 0xFFF
SYSCFG_UR7_SABEG_BANK1 = 0xFFF
SYSCFG_UR7_SAEND_BANK1_Pos = 0x10
SYSCFG_UR7_SAEND_BANK1_Msk = 0xFFF0000
SYSCFG_UR7_SAEND_BANK1 = 0xFFF0000
SYSCFG_UR8_MEPAD_BANK2_Pos = 0x0
SYSCFG_UR8_MEPAD_BANK2_Msk = 0x1
SYSCFG_UR8_MEPAD_BANK2 = 0x1
SYSCFG_UR8_MESAD_BANK2_Pos = 0x10
SYSCFG_UR8_MESAD_BANK2_Msk = 0x10000
SYSCFG_UR8_MESAD_BANK2 = 0x10000
SYSCFG_UR9_WRPN_BANK2_Pos = 0x0
SYSCFG_UR9_WRPN_BANK2_Msk = 0xFF
SYSCFG_UR9_WRPN_BANK2 = 0xFF
SYSCFG_UR9_PABEG_BANK2_Pos = 0x10
SYSCFG_UR9_PABEG_BANK2_Msk = 0xFFF0000
SYSCFG_UR9_PABEG_BANK2 = 0xFFF0000
SYSCFG_UR10_PAEND_BANK2_Pos = 0x0
SYSCFG_UR10_PAEND_BANK2_Msk = 0xFFF
SYSCFG_UR10_PAEND_BANK2 = 0xFFF
SYSCFG_UR10_SABEG_BANK2_Pos = 0x10
SYSCFG_UR10_SABEG_BANK2_Msk = 0xFFF0000
SYSCFG_UR10_SABEG_BANK2 = 0xFFF0000
SYSCFG_UR11_SAEND_BANK2_Pos = 0x0
SYSCFG_UR11_SAEND_BANK2_Msk = 0xFFF
SYSCFG_UR11_SAEND_BANK2 = 0xFFF
SYSCFG_UR11_IWDG1M_Pos = 0x10
SYSCFG_UR11_IWDG1M_Msk = 0x10000
SYSCFG_UR11_IWDG1M = 0x10000
SYSCFG_UR12_SECURE_Pos = 0x10
SYSCFG_UR12_SECURE_Msk = 0x10000
SYSCFG_UR12_SECURE = 0x10000
SYSCFG_UR13_SDRS_Pos = 0x0
SYSCFG_UR13_SDRS_Msk = 0x3
SYSCFG_UR13_SDRS = 0x3
SYSCFG_UR13_D1SBRST_Pos = 0x10
SYSCFG_UR13_D1SBRST_Msk = 0x10000
SYSCFG_UR13_D1SBRST = 0x10000
SYSCFG_UR14_D1STPRST_Pos = 0x0
SYSCFG_UR14_D1STPRST_Msk = 0x1
SYSCFG_UR14_D1STPRST = 0x1
SYSCFG_UR15_FZIWDGSTB_Pos = 0x10
SYSCFG_UR15_FZIWDGSTB_Msk = 0x10000
SYSCFG_UR15_FZIWDGSTB = 0x10000
SYSCFG_UR16_FZIWDGSTP_Pos = 0x0
SYSCFG_UR16_FZIWDGSTP_Msk = 0x1
SYSCFG_UR16_FZIWDGSTP = 0x1
SYSCFG_UR16_PKP_Pos = 0x10
SYSCFG_UR16_PKP_Msk = 0x10000
SYSCFG_UR16_PKP = 0x10000
SYSCFG_UR17_IOHSLV_Pos = 0x0
SYSCFG_UR17_IOHSLV_Msk = 0x1
SYSCFG_UR17_IOHSLV = 0x1
# Skip TIM_BREAK_INPUT_SUPPORT : no need parse
TIM_CR1_CEN_Pos = 0x0
TIM_CR1_CEN_Msk = 0x1
TIM_CR1_CEN = 0x1
TIM_CR1_UDIS_Pos = 0x1
TIM_CR1_UDIS_Msk = 0x2
TIM_CR1_UDIS = 0x2
TIM_CR1_URS_Pos = 0x2
TIM_CR1_URS_Msk = 0x4
TIM_CR1_URS = 0x4
TIM_CR1_OPM_Pos = 0x3
TIM_CR1_OPM_Msk = 0x8
TIM_CR1_OPM = 0x8
TIM_CR1_DIR_Pos = 0x4
TIM_CR1_DIR_Msk = 0x10
TIM_CR1_DIR = 0x10
TIM_CR1_CMS_Pos = 0x5
TIM_CR1_CMS_Msk = 0x60
TIM_CR1_CMS = 0x60
TIM_CR1_CMS_0 = 0x20
TIM_CR1_CMS_1 = 0x40
TIM_CR1_ARPE_Pos = 0x7
TIM_CR1_ARPE_Msk = 0x80
TIM_CR1_ARPE = 0x80
TIM_CR1_CKD_Pos = 0x8
TIM_CR1_CKD_Msk = 0x300
TIM_CR1_CKD = 0x300
TIM_CR1_CKD_0 = 0x100
TIM_CR1_CKD_1 = 0x200
TIM_CR1_UIFREMAP_Pos = 0xB
TIM_CR1_UIFREMAP_Msk = 0x800
TIM_CR1_UIFREMAP = 0x800
TIM_CR2_CCPC_Pos = 0x0
TIM_CR2_CCPC_Msk = 0x1
TIM_CR2_CCPC = 0x1
TIM_CR2_CCUS_Pos = 0x2
TIM_CR2_CCUS_Msk = 0x4
TIM_CR2_CCUS = 0x4
TIM_CR2_CCDS_Pos = 0x3
TIM_CR2_CCDS_Msk = 0x8
TIM_CR2_CCDS = 0x8
TIM_CR2_MMS_Pos = 0x4
TIM_CR2_MMS_Msk = 0x70
TIM_CR2_MMS = 0x70
TIM_CR2_MMS_0 = 0x10
TIM_CR2_MMS_1 = 0x20
TIM_CR2_MMS_2 = 0x40
TIM_CR2_TI1S_Pos = 0x7
TIM_CR2_TI1S_Msk = 0x80
TIM_CR2_TI1S = 0x80
TIM_CR2_OIS1_Pos = 0x8
TIM_CR2_OIS1_Msk = 0x100
TIM_CR2_OIS1 = 0x100
TIM_CR2_OIS1N_Pos = 0x9
TIM_CR2_OIS1N_Msk = 0x200
TIM_CR2_OIS1N = 0x200
TIM_CR2_OIS2_Pos = 0xA
TIM_CR2_OIS2_Msk = 0x400
TIM_CR2_OIS2 = 0x400
TIM_CR2_OIS2N_Pos = 0xB
TIM_CR2_OIS2N_Msk = 0x800
TIM_CR2_OIS2N = 0x800
TIM_CR2_OIS3_Pos = 0xC
TIM_CR2_OIS3_Msk = 0x1000
TIM_CR2_OIS3 = 0x1000
TIM_CR2_OIS3N_Pos = 0xD
TIM_CR2_OIS3N_Msk = 0x2000
TIM_CR2_OIS3N = 0x2000
TIM_CR2_OIS4_Pos = 0xE
TIM_CR2_OIS4_Msk = 0x4000
TIM_CR2_OIS4 = 0x4000
TIM_CR2_OIS5_Pos = 0x10
TIM_CR2_OIS5_Msk = 0x10000
TIM_CR2_OIS5 = 0x10000
TIM_CR2_OIS6_Pos = 0x11
TIM_CR2_OIS6_Msk = 0x20000
TIM_CR2_OIS6 = 0x20000
TIM_CR2_MMS2_Pos = 0x14
TIM_CR2_MMS2_Msk = 0xF00000
TIM_CR2_MMS2 = 0xF00000
TIM_CR2_MMS2_0 = 0x100000
TIM_CR2_MMS2_1 = 0x200000
TIM_CR2_MMS2_2 = 0x400000
TIM_CR2_MMS2_3 = 0x800000
TIM_SMCR_SMS_Pos = 0x0
TIM_SMCR_SMS_Msk = 0x10007
TIM_SMCR_SMS = 0x10007
TIM_SMCR_SMS_0 = 0x1
TIM_SMCR_SMS_1 = 0x2
TIM_SMCR_SMS_2 = 0x4
TIM_SMCR_SMS_3 = 0x10000
TIM_SMCR_TS_Pos = 0x4
TIM_SMCR_TS_Msk = 0x300070
TIM_SMCR_TS = 0x300070
TIM_SMCR_TS_0 = 0x10
TIM_SMCR_TS_1 = 0x20
TIM_SMCR_TS_2 = 0x40
TIM_SMCR_TS_3 = 0x100000
TIM_SMCR_TS_4 = 0x200000
TIM_SMCR_MSM_Pos = 0x7
TIM_SMCR_MSM_Msk = 0x80
TIM_SMCR_MSM = 0x80
TIM_SMCR_ETF_Pos = 0x8
TIM_SMCR_ETF_Msk = 0xF00
TIM_SMCR_ETF = 0xF00
TIM_SMCR_ETF_0 = 0x100
TIM_SMCR_ETF_1 = 0x200
TIM_SMCR_ETF_2 = 0x400
TIM_SMCR_ETF_3 = 0x800
TIM_SMCR_ETPS_Pos = 0xC
TIM_SMCR_ETPS_Msk = 0x3000
TIM_SMCR_ETPS = 0x3000
TIM_SMCR_ETPS_0 = 0x1000
TIM_SMCR_ETPS_1 = 0x2000
TIM_SMCR_ECE_Pos = 0xE
TIM_SMCR_ECE_Msk = 0x4000
TIM_SMCR_ECE = 0x4000
TIM_SMCR_ETP_Pos = 0xF
TIM_SMCR_ETP_Msk = 0x8000
TIM_SMCR_ETP = 0x8000
TIM_DIER_UIE_Pos = 0x0
TIM_DIER_UIE_Msk = 0x1
TIM_DIER_UIE = 0x1
TIM_DIER_CC1IE_Pos = 0x1
TIM_DIER_CC1IE_Msk = 0x2
TIM_DIER_CC1IE = 0x2
TIM_DIER_CC2IE_Pos = 0x2
TIM_DIER_CC2IE_Msk = 0x4
TIM_DIER_CC2IE = 0x4
TIM_DIER_CC3IE_Pos = 0x3
TIM_DIER_CC3IE_Msk = 0x8
TIM_DIER_CC3IE = 0x8
TIM_DIER_CC4IE_Pos = 0x4
TIM_DIER_CC4IE_Msk = 0x10
TIM_DIER_CC4IE = 0x10
TIM_DIER_COMIE_Pos = 0x5
TIM_DIER_COMIE_Msk = 0x20
TIM_DIER_COMIE = 0x20
TIM_DIER_TIE_Pos = 0x6
TIM_DIER_TIE_Msk = 0x40
TIM_DIER_TIE = 0x40
TIM_DIER_BIE_Pos = 0x7
TIM_DIER_BIE_Msk = 0x80
TIM_DIER_BIE = 0x80
TIM_DIER_UDE_Pos = 0x8
TIM_DIER_UDE_Msk = 0x100
TIM_DIER_UDE = 0x100
TIM_DIER_CC1DE_Pos = 0x9
TIM_DIER_CC1DE_Msk = 0x200
TIM_DIER_CC1DE = 0x200
TIM_DIER_CC2DE_Pos = 0xA
TIM_DIER_CC2DE_Msk = 0x400
TIM_DIER_CC2DE = 0x400
TIM_DIER_CC3DE_Pos = 0xB
TIM_DIER_CC3DE_Msk = 0x800
TIM_DIER_CC3DE = 0x800
TIM_DIER_CC4DE_Pos = 0xC
TIM_DIER_CC4DE_Msk = 0x1000
TIM_DIER_CC4DE = 0x1000
TIM_DIER_COMDE_Pos = 0xD
TIM_DIER_COMDE_Msk = 0x2000
TIM_DIER_COMDE = 0x2000
TIM_DIER_TDE_Pos = 0xE
TIM_DIER_TDE_Msk = 0x4000
TIM_DIER_TDE = 0x4000
TIM_SR_UIF_Pos = 0x0
TIM_SR_UIF_Msk = 0x1
TIM_SR_UIF = 0x1
TIM_SR_CC1IF_Pos = 0x1
TIM_SR_CC1IF_Msk = 0x2
TIM_SR_CC1IF = 0x2
TIM_SR_CC2IF_Pos = 0x2
TIM_SR_CC2IF_Msk = 0x4
TIM_SR_CC2IF = 0x4
TIM_SR_CC3IF_Pos = 0x3
TIM_SR_CC3IF_Msk = 0x8
TIM_SR_CC3IF = 0x8
TIM_SR_CC4IF_Pos = 0x4
TIM_SR_CC4IF_Msk = 0x10
TIM_SR_CC4IF = 0x10
TIM_SR_COMIF_Pos = 0x5
TIM_SR_COMIF_Msk = 0x20
TIM_SR_COMIF = 0x20
TIM_SR_TIF_Pos = 0x6
TIM_SR_TIF_Msk = 0x40
TIM_SR_TIF = 0x40
TIM_SR_BIF_Pos = 0x7
TIM_SR_BIF_Msk = 0x80
TIM_SR_BIF = 0x80
TIM_SR_B2IF_Pos = 0x8
TIM_SR_B2IF_Msk = 0x100
TIM_SR_B2IF = 0x100
TIM_SR_CC1OF_Pos = 0x9
TIM_SR_CC1OF_Msk = 0x200
TIM_SR_CC1OF = 0x200
TIM_SR_CC2OF_Pos = 0xA
TIM_SR_CC2OF_Msk = 0x400
TIM_SR_CC2OF = 0x400
TIM_SR_CC3OF_Pos = 0xB
TIM_SR_CC3OF_Msk = 0x800
TIM_SR_CC3OF = 0x800
TIM_SR_CC4OF_Pos = 0xC
TIM_SR_CC4OF_Msk = 0x1000
TIM_SR_CC4OF = 0x1000
TIM_SR_CC5IF_Pos = 0x10
TIM_SR_CC5IF_Msk = 0x10000
TIM_SR_CC5IF = 0x10000
TIM_SR_CC6IF_Pos = 0x11
TIM_SR_CC6IF_Msk = 0x20000
TIM_SR_CC6IF = 0x20000
TIM_SR_SBIF_Pos = 0xD
TIM_SR_SBIF_Msk = 0x2000
TIM_SR_SBIF = 0x2000
TIM_EGR_UG_Pos = 0x0
TIM_EGR_UG_Msk = 0x1
TIM_EGR_UG = 0x1
TIM_EGR_CC1G_Pos = 0x1
TIM_EGR_CC1G_Msk = 0x2
TIM_EGR_CC1G = 0x2
TIM_EGR_CC2G_Pos = 0x2
TIM_EGR_CC2G_Msk = 0x4
TIM_EGR_CC2G = 0x4
TIM_EGR_CC3G_Pos = 0x3
TIM_EGR_CC3G_Msk = 0x8
TIM_EGR_CC3G = 0x8
TIM_EGR_CC4G_Pos = 0x4
TIM_EGR_CC4G_Msk = 0x10
TIM_EGR_CC4G = 0x10
TIM_EGR_COMG_Pos = 0x5
TIM_EGR_COMG_Msk = 0x20
TIM_EGR_COMG = 0x20
TIM_EGR_TG_Pos = 0x6
TIM_EGR_TG_Msk = 0x40
TIM_EGR_TG = 0x40
TIM_EGR_BG_Pos = 0x7
TIM_EGR_BG_Msk = 0x80
TIM_EGR_BG = 0x80
TIM_EGR_B2G_Pos = 0x8
TIM_EGR_B2G_Msk = 0x100
TIM_EGR_B2G = 0x100
TIM_CCMR1_CC1S_Pos = 0x0
TIM_CCMR1_CC1S_Msk = 0x3
TIM_CCMR1_CC1S = 0x3
TIM_CCMR1_CC1S_0 = 0x1
TIM_CCMR1_CC1S_1 = 0x2
TIM_CCMR1_OC1FE_Pos = 0x2
TIM_CCMR1_OC1FE_Msk = 0x4
TIM_CCMR1_OC1FE = 0x4
TIM_CCMR1_OC1PE_Pos = 0x3
TIM_CCMR1_OC1PE_Msk = 0x8
TIM_CCMR1_OC1PE = 0x8
TIM_CCMR1_OC1M_Pos = 0x4
TIM_CCMR1_OC1M_Msk = 0x10070
TIM_CCMR1_OC1M = 0x10070
TIM_CCMR1_OC1M_0 = 0x10
TIM_CCMR1_OC1M_1 = 0x20
TIM_CCMR1_OC1M_2 = 0x40
TIM_CCMR1_OC1M_3 = 0x10000
TIM_CCMR1_OC1CE_Pos = 0x7
TIM_CCMR1_OC1CE_Msk = 0x80
TIM_CCMR1_OC1CE = 0x80
TIM_CCMR1_CC2S_Pos = 0x8
TIM_CCMR1_CC2S_Msk = 0x300
TIM_CCMR1_CC2S = 0x300
TIM_CCMR1_CC2S_0 = 0x100
TIM_CCMR1_CC2S_1 = 0x200
TIM_CCMR1_OC2FE_Pos = 0xA
TIM_CCMR1_OC2FE_Msk = 0x400
TIM_CCMR1_OC2FE = 0x400
TIM_CCMR1_OC2PE_Pos = 0xB
TIM_CCMR1_OC2PE_Msk = 0x800
TIM_CCMR1_OC2PE = 0x800
TIM_CCMR1_OC2M_Pos = 0xC
TIM_CCMR1_OC2M_Msk = 0x1007000
TIM_CCMR1_OC2M = 0x1007000
TIM_CCMR1_OC2M_0 = 0x1000
TIM_CCMR1_OC2M_1 = 0x2000
TIM_CCMR1_OC2M_2 = 0x4000
TIM_CCMR1_OC2M_3 = 0x1000000
TIM_CCMR1_OC2CE_Pos = 0xF
TIM_CCMR1_OC2CE_Msk = 0x8000
TIM_CCMR1_OC2CE = 0x8000
TIM_CCMR1_IC1PSC_Pos = 0x2
TIM_CCMR1_IC1PSC_Msk = 0xC
TIM_CCMR1_IC1PSC = 0xC
TIM_CCMR1_IC1PSC_0 = 0x4
TIM_CCMR1_IC1PSC_1 = 0x8
TIM_CCMR1_IC1F_Pos = 0x4
TIM_CCMR1_IC1F_Msk = 0xF0
TIM_CCMR1_IC1F = 0xF0
TIM_CCMR1_IC1F_0 = 0x10
TIM_CCMR1_IC1F_1 = 0x20
TIM_CCMR1_IC1F_2 = 0x40
TIM_CCMR1_IC1F_3 = 0x80
TIM_CCMR1_IC2PSC_Pos = 0xA
TIM_CCMR1_IC2PSC_Msk = 0xC00
TIM_CCMR1_IC2PSC = 0xC00
TIM_CCMR1_IC2PSC_0 = 0x400
TIM_CCMR1_IC2PSC_1 = 0x800
TIM_CCMR1_IC2F_Pos = 0xC
TIM_CCMR1_IC2F_Msk = 0xF000
TIM_CCMR1_IC2F = 0xF000
TIM_CCMR1_IC2F_0 = 0x1000
TIM_CCMR1_IC2F_1 = 0x2000
TIM_CCMR1_IC2F_2 = 0x4000
TIM_CCMR1_IC2F_3 = 0x8000
TIM_CCMR2_CC3S_Pos = 0x0
TIM_CCMR2_CC3S_Msk = 0x3
TIM_CCMR2_CC3S = 0x3
TIM_CCMR2_CC3S_0 = 0x1
TIM_CCMR2_CC3S_1 = 0x2
TIM_CCMR2_OC3FE_Pos = 0x2
TIM_CCMR2_OC3FE_Msk = 0x4
TIM_CCMR2_OC3FE = 0x4
TIM_CCMR2_OC3PE_Pos = 0x3
TIM_CCMR2_OC3PE_Msk = 0x8
TIM_CCMR2_OC3PE = 0x8
TIM_CCMR2_OC3M_Pos = 0x4
TIM_CCMR2_OC3M_Msk = 0x70
TIM_CCMR2_OC3M = 0x70
TIM_CCMR2_OC3M_0 = 0x10
TIM_CCMR2_OC3M_1 = 0x20
TIM_CCMR2_OC3M_2 = 0x40
TIM_CCMR2_OC3M_3 = 0x10000
TIM_CCMR2_OC3CE_Pos = 0x7
TIM_CCMR2_OC3CE_Msk = 0x80
TIM_CCMR2_OC3CE = 0x80
TIM_CCMR2_CC4S_Pos = 0x8
TIM_CCMR2_CC4S_Msk = 0x300
TIM_CCMR2_CC4S = 0x300
TIM_CCMR2_CC4S_0 = 0x100
TIM_CCMR2_CC4S_1 = 0x200
TIM_CCMR2_OC4FE_Pos = 0xA
TIM_CCMR2_OC4FE_Msk = 0x400
TIM_CCMR2_OC4FE = 0x400
TIM_CCMR2_OC4PE_Pos = 0xB
TIM_CCMR2_OC4PE_Msk = 0x800
TIM_CCMR2_OC4PE = 0x800
TIM_CCMR2_OC4M_Pos = 0xC
TIM_CCMR2_OC4M_Msk = 0x7000
TIM_CCMR2_OC4M = 0x7000
TIM_CCMR2_OC4M_0 = 0x1000
TIM_CCMR2_OC4M_1 = 0x2000
TIM_CCMR2_OC4M_2 = 0x4000
TIM_CCMR2_OC4M_3 = 0x100000
TIM_CCMR2_OC4CE_Pos = 0xF
TIM_CCMR2_OC4CE_Msk = 0x8000
TIM_CCMR2_OC4CE = 0x8000
TIM_CCMR2_IC3PSC_Pos = 0x2
TIM_CCMR2_IC3PSC_Msk = 0xC
TIM_CCMR2_IC3PSC = 0xC
TIM_CCMR2_IC3PSC_0 = 0x4
TIM_CCMR2_IC3PSC_1 = 0x8
TIM_CCMR2_IC3F_Pos = 0x4
TIM_CCMR2_IC3F_Msk = 0xF0
TIM_CCMR2_IC3F = 0xF0
TIM_CCMR2_IC3F_0 = 0x10
TIM_CCMR2_IC3F_1 = 0x20
TIM_CCMR2_IC3F_2 = 0x40
TIM_CCMR2_IC3F_3 = 0x80
TIM_CCMR2_IC4PSC_Pos = 0xA
TIM_CCMR2_IC4PSC_Msk = 0xC00
TIM_CCMR2_IC4PSC = 0xC00
TIM_CCMR2_IC4PSC_0 = 0x400
TIM_CCMR2_IC4PSC_1 = 0x800
TIM_CCMR2_IC4F_Pos = 0xC
TIM_CCMR2_IC4F_Msk = 0xF000
TIM_CCMR2_IC4F = 0xF000
TIM_CCMR2_IC4F_0 = 0x1000
TIM_CCMR2_IC4F_1 = 0x2000
TIM_CCMR2_IC4F_2 = 0x4000
TIM_CCMR2_IC4F_3 = 0x8000
TIM_CCER_CC1E_Pos = 0x0
TIM_CCER_CC1E_Msk = 0x1
TIM_CCER_CC1E = 0x1
TIM_CCER_CC1P_Pos = 0x1
TIM_CCER_CC1P_Msk = 0x2
TIM_CCER_CC1P = 0x2
TIM_CCER_CC1NE_Pos = 0x2
TIM_CCER_CC1NE_Msk = 0x4
TIM_CCER_CC1NE = 0x4
TIM_CCER_CC1NP_Pos = 0x3
TIM_CCER_CC1NP_Msk = 0x8
TIM_CCER_CC1NP = 0x8
TIM_CCER_CC2E_Pos = 0x4
TIM_CCER_CC2E_Msk = 0x10
TIM_CCER_CC2E = 0x10
TIM_CCER_CC2P_Pos = 0x5
TIM_CCER_CC2P_Msk = 0x20
TIM_CCER_CC2P = 0x20
TIM_CCER_CC2NE_Pos = 0x6
TIM_CCER_CC2NE_Msk = 0x40
TIM_CCER_CC2NE = 0x40
TIM_CCER_CC2NP_Pos = 0x7
TIM_CCER_CC2NP_Msk = 0x80
TIM_CCER_CC2NP = 0x80
TIM_CCER_CC3E_Pos = 0x8
TIM_CCER_CC3E_Msk = 0x100
TIM_CCER_CC3E = 0x100
TIM_CCER_CC3P_Pos = 0x9
TIM_CCER_CC3P_Msk = 0x200
TIM_CCER_CC3P = 0x200
TIM_CCER_CC3NE_Pos = 0xA
TIM_CCER_CC3NE_Msk = 0x400
TIM_CCER_CC3NE = 0x400
TIM_CCER_CC3NP_Pos = 0xB
TIM_CCER_CC3NP_Msk = 0x800
TIM_CCER_CC3NP = 0x800
TIM_CCER_CC4E_Pos = 0xC
TIM_CCER_CC4E_Msk = 0x1000
TIM_CCER_CC4E = 0x1000
TIM_CCER_CC4P_Pos = 0xD
TIM_CCER_CC4P_Msk = 0x2000
TIM_CCER_CC4P = 0x2000
TIM_CCER_CC4NP_Pos = 0xF
TIM_CCER_CC4NP_Msk = 0x8000
TIM_CCER_CC4NP = 0x8000
TIM_CCER_CC5E_Pos = 0x10
TIM_CCER_CC5E_Msk = 0x10000
TIM_CCER_CC5E = 0x10000
TIM_CCER_CC5P_Pos = 0x11
TIM_CCER_CC5P_Msk = 0x20000
TIM_CCER_CC5P = 0x20000
TIM_CCER_CC6E_Pos = 0x14
TIM_CCER_CC6E_Msk = 0x100000
TIM_CCER_CC6E = 0x100000
TIM_CCER_CC6P_Pos = 0x15
TIM_CCER_CC6P_Msk = 0x200000
TIM_CCER_CC6P = 0x200000
TIM_CNT_CNT_Pos = 0x0
TIM_CNT_CNT_Msk = 0xFFFFFFFF
TIM_CNT_CNT = 0xFFFFFFFF
TIM_CNT_UIFCPY_Pos = 0x1F
TIM_CNT_UIFCPY_Msk = 0x80000000
TIM_CNT_UIFCPY = 0x80000000
TIM_PSC_PSC_Pos = 0x0
TIM_PSC_PSC_Msk = 0xFFFF
TIM_PSC_PSC = 0xFFFF
TIM_ARR_ARR_Pos = 0x0
TIM_ARR_ARR_Msk = 0xFFFFFFFF
TIM_ARR_ARR = 0xFFFFFFFF
TIM_RCR_REP_Pos = 0x0
TIM_RCR_REP_Msk = 0xFF
TIM_RCR_REP = 0xFF
TIM_CCR1_CCR1_Pos = 0x0
TIM_CCR1_CCR1_Msk = 0xFFFF
TIM_CCR1_CCR1 = 0xFFFF
TIM_CCR2_CCR2_Pos = 0x0
TIM_CCR2_CCR2_Msk = 0xFFFF
TIM_CCR2_CCR2 = 0xFFFF
TIM_CCR3_CCR3_Pos = 0x0
TIM_CCR3_CCR3_Msk = 0xFFFF
TIM_CCR3_CCR3 = 0xFFFF
TIM_CCR4_CCR4_Pos = 0x0
TIM_CCR4_CCR4_Msk = 0xFFFF
TIM_CCR4_CCR4 = 0xFFFF
TIM_CCR5_CCR5_Pos = 0x0
TIM_CCR5_CCR5_Msk = 0xFFFFFFFF
TIM_CCR5_CCR5 = 0xFFFFFFFF
TIM_CCR5_GC5C1_Pos = 0x1D
TIM_CCR5_GC5C1_Msk = 0x20000000
TIM_CCR5_GC5C1 = 0x20000000
TIM_CCR5_GC5C2_Pos = 0x1E
TIM_CCR5_GC5C2_Msk = 0x40000000
TIM_CCR5_GC5C2 = 0x40000000
TIM_CCR5_GC5C3_Pos = 0x1F
TIM_CCR5_GC5C3_Msk = 0x80000000
TIM_CCR5_GC5C3 = 0x80000000
TIM_CCR6_CCR6_Pos = 0x0
TIM_CCR6_CCR6_Msk = 0xFFFF
TIM_CCR6_CCR6 = 0xFFFF
TIM_BDTR_DTG_Pos = 0x0
TIM_BDTR_DTG_Msk = 0xFF
TIM_BDTR_DTG = 0xFF
TIM_BDTR_DTG_0 = 0x1
TIM_BDTR_DTG_1 = 0x2
TIM_BDTR_DTG_2 = 0x4
TIM_BDTR_DTG_3 = 0x8
TIM_BDTR_DTG_4 = 0x10
TIM_BDTR_DTG_5 = 0x20
TIM_BDTR_DTG_6 = 0x40
TIM_BDTR_DTG_7 = 0x80
TIM_BDTR_LOCK_Pos = 0x8
TIM_BDTR_LOCK_Msk = 0x300
TIM_BDTR_LOCK = 0x300
TIM_BDTR_LOCK_0 = 0x100
TIM_BDTR_LOCK_1 = 0x200
TIM_BDTR_OSSI_Pos = 0xA
TIM_BDTR_OSSI_Msk = 0x400
TIM_BDTR_OSSI = 0x400
TIM_BDTR_OSSR_Pos = 0xB
TIM_BDTR_OSSR_Msk = 0x800
TIM_BDTR_OSSR = 0x800
TIM_BDTR_BKE_Pos = 0xC
TIM_BDTR_BKE_Msk = 0x1000
TIM_BDTR_BKE = 0x1000
TIM_BDTR_BKP_Pos = 0xD
TIM_BDTR_BKP_Msk = 0x2000
TIM_BDTR_BKP = 0x2000
TIM_BDTR_AOE_Pos = 0xE
TIM_BDTR_AOE_Msk = 0x4000
TIM_BDTR_AOE = 0x4000
TIM_BDTR_MOE_Pos = 0xF
TIM_BDTR_MOE_Msk = 0x8000
TIM_BDTR_MOE = 0x8000
TIM_BDTR_BKF_Pos = 0x10
TIM_BDTR_BKF_Msk = 0xF0000
TIM_BDTR_BKF = 0xF0000
TIM_BDTR_BK2F_Pos = 0x14
TIM_BDTR_BK2F_Msk = 0xF00000
TIM_BDTR_BK2F = 0xF00000
TIM_BDTR_BK2E_Pos = 0x18
TIM_BDTR_BK2E_Msk = 0x1000000
TIM_BDTR_BK2E = 0x1000000
TIM_BDTR_BK2P_Pos = 0x19
TIM_BDTR_BK2P_Msk = 0x2000000
TIM_BDTR_BK2P = 0x2000000
TIM_DCR_DBA_Pos = 0x0
TIM_DCR_DBA_Msk = 0x1F
TIM_DCR_DBA = 0x1F
TIM_DCR_DBA_0 = 0x1
TIM_DCR_DBA_1 = 0x2
TIM_DCR_DBA_2 = 0x4
TIM_DCR_DBA_3 = 0x8
TIM_DCR_DBA_4 = 0x10
TIM_DCR_DBL_Pos = 0x8
TIM_DCR_DBL_Msk = 0x1F00
TIM_DCR_DBL = 0x1F00
TIM_DCR_DBL_0 = 0x100
TIM_DCR_DBL_1 = 0x200
TIM_DCR_DBL_2 = 0x400
TIM_DCR_DBL_3 = 0x800
TIM_DCR_DBL_4 = 0x1000
TIM_DMAR_DMAB_Pos = 0x0
TIM_DMAR_DMAB_Msk = 0xFFFF
TIM_DMAR_DMAB = 0xFFFF
TIM_CCMR3_OC5FE_Pos = 0x2
TIM_CCMR3_OC5FE_Msk = 0x4
TIM_CCMR3_OC5FE = 0x4
TIM_CCMR3_OC5PE_Pos = 0x3
TIM_CCMR3_OC5PE_Msk = 0x8
TIM_CCMR3_OC5PE = 0x8
TIM_CCMR3_OC5M_Pos = 0x4
TIM_CCMR3_OC5M_Msk = 0x70
TIM_CCMR3_OC5M = 0x70
TIM_CCMR3_OC5M_0 = 0x10
TIM_CCMR3_OC5M_1 = 0x20
TIM_CCMR3_OC5M_2 = 0x40
TIM_CCMR3_OC5M_3 = 0x10000
TIM_CCMR3_OC5CE_Pos = 0x7
TIM_CCMR3_OC5CE_Msk = 0x80
TIM_CCMR3_OC5CE = 0x80
TIM_CCMR3_OC6FE_Pos = 0xA
TIM_CCMR3_OC6FE_Msk = 0x400
TIM_CCMR3_OC6FE = 0x400
TIM_CCMR3_OC6PE_Pos = 0xB
TIM_CCMR3_OC6PE_Msk = 0x800
TIM_CCMR3_OC6PE = 0x800
TIM_CCMR3_OC6M_Pos = 0xC
TIM_CCMR3_OC6M_Msk = 0x7000
TIM_CCMR3_OC6M = 0x7000
TIM_CCMR3_OC6M_0 = 0x1000
TIM_CCMR3_OC6M_1 = 0x2000
TIM_CCMR3_OC6M_2 = 0x4000
TIM_CCMR3_OC6M_3 = 0x100000
TIM_CCMR3_OC6CE_Pos = 0xF
TIM_CCMR3_OC6CE_Msk = 0x8000
TIM_CCMR3_OC6CE = 0x8000
TIM1_AF1_BKINE_Pos = 0x0
TIM1_AF1_BKINE_Msk = 0x1
TIM1_AF1_BKINE = 0x1
TIM1_AF1_BKCMP1E_Pos = 0x1
TIM1_AF1_BKCMP1E_Msk = 0x2
TIM1_AF1_BKCMP1E = 0x2
TIM1_AF1_BKCMP2E_Pos = 0x2
TIM1_AF1_BKCMP2E_Msk = 0x4
TIM1_AF1_BKCMP2E = 0x4
TIM1_AF1_BKDF1BK0E_Pos = 0x8
TIM1_AF1_BKDF1BK0E_Msk = 0x100
TIM1_AF1_BKDF1BK0E = 0x100
TIM1_AF1_BKINP_Pos = 0x9
TIM1_AF1_BKINP_Msk = 0x200
TIM1_AF1_BKINP = 0x200
TIM1_AF1_BKCMP1P_Pos = 0xA
TIM1_AF1_BKCMP1P_Msk = 0x400
TIM1_AF1_BKCMP1P = 0x400
TIM1_AF1_BKCMP2P_Pos = 0xB
TIM1_AF1_BKCMP2P_Msk = 0x800
TIM1_AF1_BKCMP2P = 0x800
TIM1_AF1_ETRSEL_Pos = 0xE
TIM1_AF1_ETRSEL_Msk = 0x3C000
TIM1_AF1_ETRSEL = 0x3C000
TIM1_AF1_ETRSEL_0 = 0x4000
TIM1_AF1_ETRSEL_1 = 0x8000
TIM1_AF1_ETRSEL_2 = 0x10000
TIM1_AF1_ETRSEL_3 = 0x20000
TIM1_AF2_BK2INE_Pos = 0x0
TIM1_AF2_BK2INE_Msk = 0x1
TIM1_AF2_BK2INE = 0x1
TIM1_AF2_BK2CMP1E_Pos = 0x1
TIM1_AF2_BK2CMP1E_Msk = 0x2
TIM1_AF2_BK2CMP1E = 0x2
TIM1_AF2_BK2CMP2E_Pos = 0x2
TIM1_AF2_BK2CMP2E_Msk = 0x4
TIM1_AF2_BK2CMP2E = 0x4
TIM1_AF2_BK2DFBK1E_Pos = 0x8
TIM1_AF2_BK2DFBK1E_Msk = 0x100
TIM1_AF2_BK2DFBK1E = 0x100
TIM1_AF2_BK2INP_Pos = 0x9
TIM1_AF2_BK2INP_Msk = 0x200
TIM1_AF2_BK2INP = 0x200
TIM1_AF2_BK2CMP1P_Pos = 0xA
TIM1_AF2_BK2CMP1P_Msk = 0x400
TIM1_AF2_BK2CMP1P = 0x400
TIM1_AF2_BK2CMP2P_Pos = 0xB
TIM1_AF2_BK2CMP2P_Msk = 0x800
TIM1_AF2_BK2CMP2P = 0x800
TIM_TISEL_TI1SEL_Pos = 0x0
TIM_TISEL_TI1SEL_Msk = 0xF
TIM_TISEL_TI1SEL = 0xF
TIM_TISEL_TI1SEL_0 = 0x1
TIM_TISEL_TI1SEL_1 = 0x2
TIM_TISEL_TI1SEL_2 = 0x4
TIM_TISEL_TI1SEL_3 = 0x8
TIM_TISEL_TI2SEL_Pos = 0x8
TIM_TISEL_TI2SEL_Msk = 0xF00
TIM_TISEL_TI2SEL = 0xF00
TIM_TISEL_TI2SEL_0 = 0x100
TIM_TISEL_TI2SEL_1 = 0x200
TIM_TISEL_TI2SEL_2 = 0x400
TIM_TISEL_TI2SEL_3 = 0x800
TIM_TISEL_TI3SEL_Pos = 0x10
TIM_TISEL_TI3SEL_Msk = 0xF0000
TIM_TISEL_TI3SEL = 0xF0000
TIM_TISEL_TI3SEL_0 = 0x10000
TIM_TISEL_TI3SEL_1 = 0x20000
TIM_TISEL_TI3SEL_2 = 0x40000
TIM_TISEL_TI3SEL_3 = 0x80000
TIM_TISEL_TI4SEL_Pos = 0x18
TIM_TISEL_TI4SEL_Msk = 0xF000000
TIM_TISEL_TI4SEL = 0xF000000
TIM_TISEL_TI4SEL_0 = 0x1000000
TIM_TISEL_TI4SEL_1 = 0x2000000
TIM_TISEL_TI4SEL_2 = 0x4000000
TIM_TISEL_TI4SEL_3 = 0x8000000
TIM8_AF1_BKINE_Pos = 0x0
TIM8_AF1_BKINE_Msk = 0x1
TIM8_AF1_BKINE = 0x1
TIM8_AF1_BKCMP1E_Pos = 0x1
TIM8_AF1_BKCMP1E_Msk = 0x2
TIM8_AF1_BKCMP1E = 0x2
TIM8_AF1_BKCMP2E_Pos = 0x2
TIM8_AF1_BKCMP2E_Msk = 0x4
TIM8_AF1_BKCMP2E = 0x4
TIM8_AF1_BKDFBK2E_Pos = 0x8
TIM8_AF1_BKDFBK2E_Msk = 0x100
TIM8_AF1_BKDFBK2E = 0x100
TIM8_AF1_BKINP_Pos = 0x9
TIM8_AF1_BKINP_Msk = 0x200
TIM8_AF1_BKINP = 0x200
TIM8_AF1_BKCMP1P_Pos = 0xA
TIM8_AF1_BKCMP1P_Msk = 0x400
TIM8_AF1_BKCMP1P = 0x400
TIM8_AF1_BKCMP2P_Pos = 0xB
TIM8_AF1_BKCMP2P_Msk = 0x800
TIM8_AF1_BKCMP2P = 0x800
TIM8_AF1_ETRSEL_Pos = 0xE
TIM8_AF1_ETRSEL_Msk = 0x3C000
TIM8_AF1_ETRSEL = 0x3C000
TIM8_AF1_ETRSEL_0 = 0x4000
TIM8_AF1_ETRSEL_1 = 0x8000
TIM8_AF1_ETRSEL_2 = 0x10000
TIM8_AF1_ETRSEL_3 = 0x20000
TIM8_AF2_BK2INE_Pos = 0x0
TIM8_AF2_BK2INE_Msk = 0x1
TIM8_AF2_BK2INE = 0x1
TIM8_AF2_BK2CMP1E_Pos = 0x1
TIM8_AF2_BK2CMP1E_Msk = 0x2
TIM8_AF2_BK2CMP1E = 0x2
TIM8_AF2_BK2CMP2E_Pos = 0x2
TIM8_AF2_BK2CMP2E_Msk = 0x4
TIM8_AF2_BK2CMP2E = 0x4
TIM8_AF2_BK2DFBK3E_Pos = 0x8
TIM8_AF2_BK2DFBK3E_Msk = 0x100
TIM8_AF2_BK2DFBK3E = 0x100
TIM8_AF2_BK2INP_Pos = 0x9
TIM8_AF2_BK2INP_Msk = 0x200
TIM8_AF2_BK2INP = 0x200
TIM8_AF2_BK2CMP1P_Pos = 0xA
TIM8_AF2_BK2CMP1P_Msk = 0x400
TIM8_AF2_BK2CMP1P = 0x400
TIM8_AF2_BK2CMP2P_Pos = 0xB
TIM8_AF2_BK2CMP2P_Msk = 0x800
TIM8_AF2_BK2CMP2P = 0x800
TIM2_AF1_ETRSEL_Pos = 0xE
TIM2_AF1_ETRSEL_Msk = 0x3C000
TIM2_AF1_ETRSEL = 0x3C000
TIM2_AF1_ETRSEL_0 = 0x4000
TIM2_AF1_ETRSEL_1 = 0x8000
TIM2_AF1_ETRSEL_2 = 0x10000
TIM2_AF1_ETRSEL_3 = 0x20000
TIM3_AF1_ETRSEL_Pos = 0xE
TIM3_AF1_ETRSEL_Msk = 0x3C000
TIM3_AF1_ETRSEL = 0x3C000
TIM3_AF1_ETRSEL_0 = 0x4000
TIM3_AF1_ETRSEL_1 = 0x8000
TIM3_AF1_ETRSEL_2 = 0x10000
TIM3_AF1_ETRSEL_3 = 0x20000
TIM5_AF1_ETRSEL_Pos = 0xE
TIM5_AF1_ETRSEL_Msk = 0x3C000
TIM5_AF1_ETRSEL = 0x3C000
TIM5_AF1_ETRSEL_0 = 0x4000
TIM5_AF1_ETRSEL_1 = 0x8000
TIM5_AF1_ETRSEL_2 = 0x10000
TIM5_AF1_ETRSEL_3 = 0x20000
TIM15_AF1_BKINE_Pos = 0x0
TIM15_AF1_BKINE_Msk = 0x1
TIM15_AF1_BKINE = 0x1
TIM15_AF1_BKCMP1E_Pos = 0x1
TIM15_AF1_BKCMP1E_Msk = 0x2
TIM15_AF1_BKCMP1E = 0x2
TIM15_AF1_BKCMP2E_Pos = 0x2
TIM15_AF1_BKCMP2E_Msk = 0x4
TIM15_AF1_BKCMP2E = 0x4
TIM15_AF1_BKDF1BK2E_Pos = 0x8
TIM15_AF1_BKDF1BK2E_Msk = 0x100
TIM15_AF1_BKDF1BK2E = 0x100
TIM15_AF1_BKINP_Pos = 0x9
TIM15_AF1_BKINP_Msk = 0x200
TIM15_AF1_BKINP = 0x200
TIM15_AF1_BKCMP1P_Pos = 0xA
TIM15_AF1_BKCMP1P_Msk = 0x400
TIM15_AF1_BKCMP1P = 0x400
TIM15_AF1_BKCMP2P_Pos = 0xB
TIM15_AF1_BKCMP2P_Msk = 0x800
TIM15_AF1_BKCMP2P = 0x800
TIM16_AF1_BKINE_Pos = 0x0
TIM16_AF1_BKINE_Msk = 0x1
TIM16_AF1_BKINE = 0x1
TIM16_AF1_BKCMP1E_Pos = 0x1
TIM16_AF1_BKCMP1E_Msk = 0x2
TIM16_AF1_BKCMP1E = 0x2
TIM16_AF1_BKCMP2E_Pos = 0x2
TIM16_AF1_BKCMP2E_Msk = 0x4
TIM16_AF1_BKCMP2E = 0x4
TIM16_AF1_BKDF1BK2E_Pos = 0x8
TIM16_AF1_BKDF1BK2E_Msk = 0x100
TIM16_AF1_BKDF1BK2E = 0x100
TIM16_AF1_BKINP_Pos = 0x9
TIM16_AF1_BKINP_Msk = 0x200
TIM16_AF1_BKINP = 0x200
TIM16_AF1_BKCMP1P_Pos = 0xA
TIM16_AF1_BKCMP1P_Msk = 0x400
TIM16_AF1_BKCMP1P = 0x400
TIM16_AF1_BKCMP2P_Pos = 0xB
TIM16_AF1_BKCMP2P_Msk = 0x800
TIM16_AF1_BKCMP2P = 0x800
TIM17_AF1_BKINE_Pos = 0x0
TIM17_AF1_BKINE_Msk = 0x1
TIM17_AF1_BKINE = 0x1
TIM17_AF1_BKCMP1E_Pos = 0x1
TIM17_AF1_BKCMP1E_Msk = 0x2
TIM17_AF1_BKCMP1E = 0x2
TIM17_AF1_BKCMP2E_Pos = 0x2
TIM17_AF1_BKCMP2E_Msk = 0x4
TIM17_AF1_BKCMP2E = 0x4
TIM17_AF1_BKDF1BK2E_Pos = 0x8
TIM17_AF1_BKDF1BK2E_Msk = 0x100
TIM17_AF1_BKDF1BK2E = 0x100
TIM17_AF1_BKINP_Pos = 0x9
TIM17_AF1_BKINP_Msk = 0x200
TIM17_AF1_BKINP = 0x200
TIM17_AF1_BKCMP1P_Pos = 0xA
TIM17_AF1_BKCMP1P_Msk = 0x400
TIM17_AF1_BKCMP1P = 0x400
TIM17_AF1_BKCMP2P_Pos = 0xB
TIM17_AF1_BKCMP2P_Msk = 0x800
TIM17_AF1_BKCMP2P = 0x800
LPTIM_ISR_CMPM_Pos = 0x0
LPTIM_ISR_CMPM_Msk = 0x1
LPTIM_ISR_CMPM = 0x1
LPTIM_ISR_ARRM_Pos = 0x1
LPTIM_ISR_ARRM_Msk = 0x2
LPTIM_ISR_ARRM = 0x2
LPTIM_ISR_EXTTRIG_Pos = 0x2
LPTIM_ISR_EXTTRIG_Msk = 0x4
LPTIM_ISR_EXTTRIG = 0x4
LPTIM_ISR_CMPOK_Pos = 0x3
LPTIM_ISR_CMPOK_Msk = 0x8
LPTIM_ISR_CMPOK = 0x8
LPTIM_ISR_ARROK_Pos = 0x4
LPTIM_ISR_ARROK_Msk = 0x10
LPTIM_ISR_ARROK = 0x10
LPTIM_ISR_UP_Pos = 0x5
LPTIM_ISR_UP_Msk = 0x20
LPTIM_ISR_UP = 0x20
LPTIM_ISR_DOWN_Pos = 0x6
LPTIM_ISR_DOWN_Msk = 0x40
LPTIM_ISR_DOWN = 0x40
LPTIM_ICR_CMPMCF_Pos = 0x0
LPTIM_ICR_CMPMCF_Msk = 0x1
LPTIM_ICR_CMPMCF = 0x1
LPTIM_ICR_ARRMCF_Pos = 0x1
LPTIM_ICR_ARRMCF_Msk = 0x2
LPTIM_ICR_ARRMCF = 0x2
LPTIM_ICR_EXTTRIGCF_Pos = 0x2
LPTIM_ICR_EXTTRIGCF_Msk = 0x4
LPTIM_ICR_EXTTRIGCF = 0x4
LPTIM_ICR_CMPOKCF_Pos = 0x3
LPTIM_ICR_CMPOKCF_Msk = 0x8
LPTIM_ICR_CMPOKCF = 0x8
LPTIM_ICR_ARROKCF_Pos = 0x4
LPTIM_ICR_ARROKCF_Msk = 0x10
LPTIM_ICR_ARROKCF = 0x10
LPTIM_ICR_UPCF_Pos = 0x5
LPTIM_ICR_UPCF_Msk = 0x20
LPTIM_ICR_UPCF = 0x20
LPTIM_ICR_DOWNCF_Pos = 0x6
LPTIM_ICR_DOWNCF_Msk = 0x40
LPTIM_ICR_DOWNCF = 0x40
LPTIM_IER_CMPMIE_Pos = 0x0
LPTIM_IER_CMPMIE_Msk = 0x1
LPTIM_IER_CMPMIE = 0x1
LPTIM_IER_ARRMIE_Pos = 0x1
LPTIM_IER_ARRMIE_Msk = 0x2
LPTIM_IER_ARRMIE = 0x2
LPTIM_IER_EXTTRIGIE_Pos = 0x2
LPTIM_IER_EXTTRIGIE_Msk = 0x4
LPTIM_IER_EXTTRIGIE = 0x4
LPTIM_IER_CMPOKIE_Pos = 0x3
LPTIM_IER_CMPOKIE_Msk = 0x8
LPTIM_IER_CMPOKIE = 0x8
LPTIM_IER_ARROKIE_Pos = 0x4
LPTIM_IER_ARROKIE_Msk = 0x10
LPTIM_IER_ARROKIE = 0x10
LPTIM_IER_UPIE_Pos = 0x5
LPTIM_IER_UPIE_Msk = 0x20
LPTIM_IER_UPIE = 0x20
LPTIM_IER_DOWNIE_Pos = 0x6
LPTIM_IER_DOWNIE_Msk = 0x40
LPTIM_IER_DOWNIE = 0x40
LPTIM_CFGR_CKSEL_Pos = 0x0
LPTIM_CFGR_CKSEL_Msk = 0x1
LPTIM_CFGR_CKSEL = 0x1
LPTIM_CFGR_CKPOL_Pos = 0x1
LPTIM_CFGR_CKPOL_Msk = 0x6
LPTIM_CFGR_CKPOL = 0x6
LPTIM_CFGR_CKPOL_0 = 0x2
LPTIM_CFGR_CKPOL_1 = 0x4
LPTIM_CFGR_CKFLT_Pos = 0x3
LPTIM_CFGR_CKFLT_Msk = 0x18
LPTIM_CFGR_CKFLT = 0x18
LPTIM_CFGR_CKFLT_0 = 0x8
LPTIM_CFGR_CKFLT_1 = 0x10
LPTIM_CFGR_TRGFLT_Pos = 0x6
LPTIM_CFGR_TRGFLT_Msk = 0xC0
LPTIM_CFGR_TRGFLT = 0xC0
LPTIM_CFGR_TRGFLT_0 = 0x40
LPTIM_CFGR_TRGFLT_1 = 0x80
LPTIM_CFGR_PRESC_Pos = 0x9
LPTIM_CFGR_PRESC_Msk = 0xE00
LPTIM_CFGR_PRESC = 0xE00
LPTIM_CFGR_PRESC_0 = 0x200
LPTIM_CFGR_PRESC_1 = 0x400
LPTIM_CFGR_PRESC_2 = 0x800
LPTIM_CFGR_TRIGSEL_Pos = 0xD
LPTIM_CFGR_TRIGSEL_Msk = 0xE000
LPTIM_CFGR_TRIGSEL = 0xE000
LPTIM_CFGR_TRIGSEL_0 = 0x2000
LPTIM_CFGR_TRIGSEL_1 = 0x4000
LPTIM_CFGR_TRIGSEL_2 = 0x8000
LPTIM_CFGR_TRIGEN_Pos = 0x11
LPTIM_CFGR_TRIGEN_Msk = 0x60000
LPTIM_CFGR_TRIGEN = 0x60000
LPTIM_CFGR_TRIGEN_0 = 0x20000
LPTIM_CFGR_TRIGEN_1 = 0x40000
LPTIM_CFGR_TIMOUT_Pos = 0x13
LPTIM_CFGR_TIMOUT_Msk = 0x80000
LPTIM_CFGR_TIMOUT = 0x80000
LPTIM_CFGR_WAVE_Pos = 0x14
LPTIM_CFGR_WAVE_Msk = 0x100000
LPTIM_CFGR_WAVE = 0x100000
LPTIM_CFGR_WAVPOL_Pos = 0x15
LPTIM_CFGR_WAVPOL_Msk = 0x200000
LPTIM_CFGR_WAVPOL = 0x200000
LPTIM_CFGR_PRELOAD_Pos = 0x16
LPTIM_CFGR_PRELOAD_Msk = 0x400000
LPTIM_CFGR_PRELOAD = 0x400000
LPTIM_CFGR_COUNTMODE_Pos = 0x17
LPTIM_CFGR_COUNTMODE_Msk = 0x800000
LPTIM_CFGR_COUNTMODE = 0x800000
LPTIM_CFGR_ENC_Pos = 0x18
LPTIM_CFGR_ENC_Msk = 0x1000000
LPTIM_CFGR_ENC = 0x1000000
LPTIM_CR_ENABLE_Pos = 0x0
LPTIM_CR_ENABLE_Msk = 0x1
LPTIM_CR_ENABLE = 0x1
LPTIM_CR_SNGSTRT_Pos = 0x1
LPTIM_CR_SNGSTRT_Msk = 0x80002
LPTIM_CR_SNGSTRT = 0x80002
LPTIM_CR_CNTSTRT_Pos = 0x2
LPTIM_CR_CNTSTRT_Msk = 0x4
LPTIM_CR_CNTSTRT = 0x4
LPTIM_CR_COUNTRST_Pos = 0x3
LPTIM_CR_COUNTRST_Msk = 0x8
LPTIM_CR_COUNTRST = 0x8
LPTIM_CR_RSTARE_Pos = 0x4
LPTIM_CR_RSTARE_Msk = 0x10
LPTIM_CR_RSTARE = 0x10
LPTIM_CMP_CMP_Pos = 0x0
LPTIM_CMP_CMP_Msk = 0xFFFF
LPTIM_CMP_CMP = 0xFFFF
LPTIM_ARR_ARR_Pos = 0x0
LPTIM_ARR_ARR_Msk = 0xFFFF
LPTIM_ARR_ARR = 0xFFFF
LPTIM_CNT_CNT_Pos = 0x0
LPTIM_CNT_CNT_Msk = 0xFFFF
LPTIM_CNT_CNT = 0xFFFF
LPTIM_CFGR2_IN1SEL_Pos = 0x0
LPTIM_CFGR2_IN1SEL_Msk = 0x3
LPTIM_CFGR2_IN1SEL = 0x3
LPTIM_CFGR2_IN1SEL_0 = 0x1
LPTIM_CFGR2_IN1SEL_1 = 0x2
LPTIM_CFGR2_IN2SEL_Pos = 0x4
LPTIM_CFGR2_IN2SEL_Msk = 0x30
LPTIM_CFGR2_IN2SEL = 0x30
LPTIM_CFGR2_IN2SEL_0 = 0x10
LPTIM_CFGR2_IN2SEL_1 = 0x20
COMP_SR_C1VAL_Pos = 0x0
COMP_SR_C1VAL_Msk = 0x1
COMP_SR_C1VAL = 0x1
COMP_SR_C2VAL_Pos = 0x1
COMP_SR_C2VAL_Msk = 0x2
COMP_SR_C2VAL = 0x2
COMP_SR_C1IF_Pos = 0x10
COMP_SR_C1IF_Msk = 0x10000
COMP_SR_C1IF = 0x10000
COMP_SR_C2IF_Pos = 0x11
COMP_SR_C2IF_Msk = 0x20000
COMP_SR_C2IF = 0x20000
COMP_ICFR_C1IF_Pos = 0x10
COMP_ICFR_C1IF_Msk = 0x10000
COMP_ICFR_C1IF = 0x10000
COMP_ICFR_C2IF_Pos = 0x11
COMP_ICFR_C2IF_Msk = 0x20000
COMP_ICFR_C2IF = 0x20000
COMP_OR_AFOPA6_Pos = 0x0
COMP_OR_AFOPA6_Msk = 0x1
COMP_OR_AFOPA6 = 0x1
COMP_OR_AFOPA8_Pos = 0x1
COMP_OR_AFOPA8_Msk = 0x2
COMP_OR_AFOPA8 = 0x2
COMP_OR_AFOPB12_Pos = 0x2
COMP_OR_AFOPB12_Msk = 0x4
COMP_OR_AFOPB12 = 0x4
COMP_OR_AFOPE6_Pos = 0x3
COMP_OR_AFOPE6_Msk = 0x8
COMP_OR_AFOPE6 = 0x8
COMP_OR_AFOPE15_Pos = 0x4
COMP_OR_AFOPE15_Msk = 0x10
COMP_OR_AFOPE15 = 0x10
COMP_OR_AFOPG2_Pos = 0x5
COMP_OR_AFOPG2_Msk = 0x20
COMP_OR_AFOPG2 = 0x20
COMP_OR_AFOPG3_Pos = 0x6
COMP_OR_AFOPG3_Msk = 0x40
COMP_OR_AFOPG3 = 0x40
COMP_OR_AFOPG4_Pos = 0x7
COMP_OR_AFOPG4_Msk = 0x80
COMP_OR_AFOPG4 = 0x80
COMP_OR_AFOPI1_Pos = 0x8
COMP_OR_AFOPI1_Msk = 0x100
COMP_OR_AFOPI1 = 0x100
COMP_OR_AFOPI4_Pos = 0x9
COMP_OR_AFOPI4_Msk = 0x200
COMP_OR_AFOPI4 = 0x200
COMP_OR_AFOPK2_Pos = 0xA
COMP_OR_AFOPK2_Msk = 0x400
COMP_OR_AFOPK2 = 0x400
COMP_CFGRx_EN_Pos = 0x0
COMP_CFGRx_EN_Msk = 0x1
COMP_CFGRx_EN = 0x1
COMP_CFGRx_BRGEN_Pos = 0x1
COMP_CFGRx_BRGEN_Msk = 0x2
COMP_CFGRx_BRGEN = 0x2
COMP_CFGRx_SCALEN_Pos = 0x2
COMP_CFGRx_SCALEN_Msk = 0x4
COMP_CFGRx_SCALEN = 0x4
COMP_CFGRx_POLARITY_Pos = 0x3
COMP_CFGRx_POLARITY_Msk = 0x8
COMP_CFGRx_POLARITY = 0x8
COMP_CFGRx_WINMODE_Pos = 0x4
COMP_CFGRx_WINMODE_Msk = 0x10
COMP_CFGRx_WINMODE = 0x10
COMP_CFGRx_ITEN_Pos = 0x6
COMP_CFGRx_ITEN_Msk = 0x40
COMP_CFGRx_ITEN = 0x40
COMP_CFGRx_HYST_Pos = 0x8
COMP_CFGRx_HYST_Msk = 0x300
COMP_CFGRx_HYST = 0x300
COMP_CFGRx_HYST_0 = 0x100
COMP_CFGRx_HYST_1 = 0x200
COMP_CFGRx_PWRMODE_Pos = 0xC
COMP_CFGRx_PWRMODE_Msk = 0x3000
COMP_CFGRx_PWRMODE = 0x3000
COMP_CFGRx_PWRMODE_0 = 0x1000
COMP_CFGRx_PWRMODE_1 = 0x2000
COMP_CFGRx_INMSEL_Pos = 0x10
COMP_CFGRx_INMSEL_Msk = 0x70000
COMP_CFGRx_INMSEL = 0x70000
COMP_CFGRx_INMSEL_0 = 0x10000
COMP_CFGRx_INMSEL_1 = 0x20000
COMP_CFGRx_INMSEL_2 = 0x40000
COMP_CFGRx_INPSEL_Pos = 0x14
COMP_CFGRx_INPSEL_Msk = 0x100000
COMP_CFGRx_INPSEL = 0x100000
COMP_CFGRx_BLANKING_Pos = 0x18
COMP_CFGRx_BLANKING_Msk = 0xF000000
COMP_CFGRx_BLANKING = 0xF000000
COMP_CFGRx_BLANKING_0 = 0x1000000
COMP_CFGRx_BLANKING_1 = 0x2000000
COMP_CFGRx_BLANKING_2 = 0x4000000
COMP_CFGRx_LOCK_Pos = 0x1F
COMP_CFGRx_LOCK_Msk = 0x80000000
COMP_CFGRx_LOCK = 0x80000000
USART_CR1_UE_Pos = 0x0
USART_CR1_UE_Msk = 0x1
USART_CR1_UE = 0x1
USART_CR1_UESM_Pos = 0x1
USART_CR1_UESM_Msk = 0x2
USART_CR1_UESM = 0x2
USART_CR1_RE_Pos = 0x2
USART_CR1_RE_Msk = 0x4
USART_CR1_RE = 0x4
USART_CR1_TE_Pos = 0x3
USART_CR1_TE_Msk = 0x8
USART_CR1_TE = 0x8
USART_CR1_IDLEIE_Pos = 0x4
USART_CR1_IDLEIE_Msk = 0x10
USART_CR1_IDLEIE = 0x10
USART_CR1_RXNEIE_RXFNEIE_Pos = 0x5
USART_CR1_RXNEIE_RXFNEIE_Msk = 0x20
USART_CR1_RXNEIE_RXFNEIE = 0x20
USART_CR1_TCIE_Pos = 0x6
USART_CR1_TCIE_Msk = 0x40
USART_CR1_TCIE = 0x40
USART_CR1_TXEIE_TXFNFIE_Pos = 0x7
USART_CR1_TXEIE_TXFNFIE_Msk = 0x80
USART_CR1_TXEIE_TXFNFIE = 0x80
USART_CR1_PEIE_Pos = 0x8
USART_CR1_PEIE_Msk = 0x100
USART_CR1_PEIE = 0x100
USART_CR1_PS_Pos = 0x9
USART_CR1_PS_Msk = 0x200
USART_CR1_PS = 0x200
USART_CR1_PCE_Pos = 0xA
USART_CR1_PCE_Msk = 0x400
USART_CR1_PCE = 0x400
USART_CR1_WAKE_Pos = 0xB
USART_CR1_WAKE_Msk = 0x800
USART_CR1_WAKE = 0x800
USART_CR1_M_Pos = 0xC
USART_CR1_M_Msk = 0x10001000
USART_CR1_M = 0x10001000
USART_CR1_M0_Pos = 0xC
USART_CR1_M0_Msk = 0x1000
USART_CR1_M0 = 0x1000
USART_CR1_MME_Pos = 0xD
USART_CR1_MME_Msk = 0x2000
USART_CR1_MME = 0x2000
USART_CR1_CMIE_Pos = 0xE
USART_CR1_CMIE_Msk = 0x4000
USART_CR1_CMIE = 0x4000
USART_CR1_OVER8_Pos = 0xF
USART_CR1_OVER8_Msk = 0x8000
USART_CR1_OVER8 = 0x8000
USART_CR1_DEDT_Pos = 0x10
USART_CR1_DEDT_Msk = 0x1F0000
USART_CR1_DEDT = 0x1F0000
USART_CR1_DEDT_0 = 0x10000
USART_CR1_DEDT_1 = 0x20000
USART_CR1_DEDT_2 = 0x40000
USART_CR1_DEDT_3 = 0x80000
USART_CR1_DEDT_4 = 0x100000
USART_CR1_DEAT_Pos = 0x15
USART_CR1_DEAT_Msk = 0x3E00000
USART_CR1_DEAT = 0x3E00000
USART_CR1_DEAT_0 = 0x200000
USART_CR1_DEAT_1 = 0x400000
USART_CR1_DEAT_2 = 0x800000
USART_CR1_DEAT_3 = 0x1000000
USART_CR1_DEAT_4 = 0x2000000
USART_CR1_RTOIE_Pos = 0x1A
USART_CR1_RTOIE_Msk = 0x4000000
USART_CR1_RTOIE = 0x4000000
USART_CR1_EOBIE_Pos = 0x1B
USART_CR1_EOBIE_Msk = 0x8000000
USART_CR1_EOBIE = 0x8000000
USART_CR1_M1_Pos = 0x1C
USART_CR1_M1_Msk = 0x10000000
USART_CR1_M1 = 0x10000000
USART_CR1_FIFOEN_Pos = 0x1D
USART_CR1_FIFOEN_Msk = 0x20000000
USART_CR1_FIFOEN = 0x20000000
USART_CR1_TXFEIE_Pos = 0x1E
USART_CR1_TXFEIE_Msk = 0x40000000
USART_CR1_TXFEIE = 0x40000000
USART_CR1_RXFFIE_Pos = 0x1F
USART_CR1_RXFFIE_Msk = 0x80000000
USART_CR1_RXFFIE = 0x80000000
USART_CR1_RXNEIE = 0x20
USART_CR1_TXEIE = 0x80
USART_CR2_SLVEN_Pos = 0x0
USART_CR2_SLVEN_Msk = 0x1
USART_CR2_SLVEN = 0x1
USART_CR2_DIS_NSS_Pos = 0x3
USART_CR2_DIS_NSS_Msk = 0x8
USART_CR2_DIS_NSS = 0x8
USART_CR2_ADDM7_Pos = 0x4
USART_CR2_ADDM7_Msk = 0x10
USART_CR2_ADDM7 = 0x10
USART_CR2_LBDL_Pos = 0x5
USART_CR2_LBDL_Msk = 0x20
USART_CR2_LBDL = 0x20
USART_CR2_LBDIE_Pos = 0x6
USART_CR2_LBDIE_Msk = 0x40
USART_CR2_LBDIE = 0x40
USART_CR2_LBCL_Pos = 0x8
USART_CR2_LBCL_Msk = 0x100
USART_CR2_LBCL = 0x100
USART_CR2_CPHA_Pos = 0x9
USART_CR2_CPHA_Msk = 0x200
USART_CR2_CPHA = 0x200
USART_CR2_CPOL_Pos = 0xA
USART_CR2_CPOL_Msk = 0x400
USART_CR2_CPOL = 0x400
USART_CR2_CLKEN_Pos = 0xB
USART_CR2_CLKEN_Msk = 0x800
USART_CR2_CLKEN = 0x800
USART_CR2_STOP_Pos = 0xC
USART_CR2_STOP_Msk = 0x3000
USART_CR2_STOP = 0x3000
USART_CR2_STOP_0 = 0x1000
USART_CR2_STOP_1 = 0x2000
USART_CR2_LINEN_Pos = 0xE
USART_CR2_LINEN_Msk = 0x4000
USART_CR2_LINEN = 0x4000
USART_CR2_SWAP_Pos = 0xF
USART_CR2_SWAP_Msk = 0x8000
USART_CR2_SWAP = 0x8000
USART_CR2_RXINV_Pos = 0x10
USART_CR2_RXINV_Msk = 0x10000
USART_CR2_RXINV = 0x10000
USART_CR2_TXINV_Pos = 0x11
USART_CR2_TXINV_Msk = 0x20000
USART_CR2_TXINV = 0x20000
USART_CR2_DATAINV_Pos = 0x12
USART_CR2_DATAINV_Msk = 0x40000
USART_CR2_DATAINV = 0x40000
USART_CR2_MSBFIRST_Pos = 0x13
USART_CR2_MSBFIRST_Msk = 0x80000
USART_CR2_MSBFIRST = 0x80000
USART_CR2_ABREN_Pos = 0x14
USART_CR2_ABREN_Msk = 0x100000
USART_CR2_ABREN = 0x100000
USART_CR2_ABRMODE_Pos = 0x15
USART_CR2_ABRMODE_Msk = 0x600000
USART_CR2_ABRMODE = 0x600000
USART_CR2_ABRMODE_0 = 0x200000
USART_CR2_ABRMODE_1 = 0x400000
USART_CR2_RTOEN_Pos = 0x17
USART_CR2_RTOEN_Msk = 0x800000
USART_CR2_RTOEN = 0x800000
USART_CR2_ADD_Pos = 0x18
USART_CR2_ADD_Msk = 0xFF000000
USART_CR2_ADD = 0xFF000000
USART_CR3_EIE_Pos = 0x0
USART_CR3_EIE_Msk = 0x1
USART_CR3_EIE = 0x1
USART_CR3_IREN_Pos = 0x1
USART_CR3_IREN_Msk = 0x2
USART_CR3_IREN = 0x2
USART_CR3_IRLP_Pos = 0x2
USART_CR3_IRLP_Msk = 0x4
USART_CR3_IRLP = 0x4
USART_CR3_HDSEL_Pos = 0x3
USART_CR3_HDSEL_Msk = 0x8
USART_CR3_HDSEL = 0x8
USART_CR3_NACK_Pos = 0x4
USART_CR3_NACK_Msk = 0x10
USART_CR3_NACK = 0x10
USART_CR3_SCEN_Pos = 0x5
USART_CR3_SCEN_Msk = 0x20
USART_CR3_SCEN = 0x20
USART_CR3_DMAR_Pos = 0x6
USART_CR3_DMAR_Msk = 0x40
USART_CR3_DMAR = 0x40
USART_CR3_DMAT_Pos = 0x7
USART_CR3_DMAT_Msk = 0x80
USART_CR3_DMAT = 0x80
USART_CR3_RTSE_Pos = 0x8
USART_CR3_RTSE_Msk = 0x100
USART_CR3_RTSE = 0x100
USART_CR3_CTSE_Pos = 0x9
USART_CR3_CTSE_Msk = 0x200
USART_CR3_CTSE = 0x200
USART_CR3_CTSIE_Pos = 0xA
USART_CR3_CTSIE_Msk = 0x400
USART_CR3_CTSIE = 0x400
USART_CR3_ONEBIT_Pos = 0xB
USART_CR3_ONEBIT_Msk = 0x800
USART_CR3_ONEBIT = 0x800
USART_CR3_OVRDIS_Pos = 0xC
USART_CR3_OVRDIS_Msk = 0x1000
USART_CR3_OVRDIS = 0x1000
USART_CR3_DDRE_Pos = 0xD
USART_CR3_DDRE_Msk = 0x2000
USART_CR3_DDRE = 0x2000
USART_CR3_DEM_Pos = 0xE
USART_CR3_DEM_Msk = 0x4000
USART_CR3_DEM = 0x4000
USART_CR3_DEP_Pos = 0xF
USART_CR3_DEP_Msk = 0x8000
USART_CR3_DEP = 0x8000
USART_CR3_SCARCNT_Pos = 0x11
USART_CR3_SCARCNT_Msk = 0xE0000
USART_CR3_SCARCNT = 0xE0000
USART_CR3_SCARCNT_0 = 0x20000
USART_CR3_SCARCNT_1 = 0x40000
USART_CR3_SCARCNT_2 = 0x80000
USART_CR3_WUS_Pos = 0x14
USART_CR3_WUS_Msk = 0x300000
USART_CR3_WUS = 0x300000
USART_CR3_WUS_0 = 0x100000
USART_CR3_WUS_1 = 0x200000
USART_CR3_WUFIE_Pos = 0x16
USART_CR3_WUFIE_Msk = 0x400000
USART_CR3_WUFIE = 0x400000
USART_CR3_TXFTIE_Pos = 0x17
USART_CR3_TXFTIE_Msk = 0x800000
USART_CR3_TXFTIE = 0x800000
USART_CR3_TCBGTIE_Pos = 0x18
USART_CR3_TCBGTIE_Msk = 0x1000000
USART_CR3_TCBGTIE = 0x1000000
USART_CR3_RXFTCFG_Pos = 0x19
USART_CR3_RXFTCFG_Msk = 0xE000000
USART_CR3_RXFTCFG = 0xE000000
USART_CR3_RXFTCFG_0 = 0x2000000
USART_CR3_RXFTCFG_1 = 0x4000000
USART_CR3_RXFTCFG_2 = 0x8000000
USART_CR3_RXFTIE_Pos = 0x1C
USART_CR3_RXFTIE_Msk = 0x10000000
USART_CR3_RXFTIE = 0x10000000
USART_CR3_TXFTCFG_Pos = 0x1D
USART_CR3_TXFTCFG_Msk = 0xE0000000
USART_CR3_TXFTCFG = 0xE0000000
USART_CR3_TXFTCFG_0 = 0x20000000
USART_CR3_TXFTCFG_1 = 0x40000000
USART_CR3_TXFTCFG_2 = 0x80000000
USART_BRR_DIV_FRACTION_Pos = 0x0
USART_BRR_DIV_FRACTION_Msk = 0xF
USART_BRR_DIV_FRACTION = 0xF
USART_BRR_DIV_MANTISSA_Pos = 0x4
USART_BRR_DIV_MANTISSA_Msk = 0xFFF0
USART_BRR_DIV_MANTISSA = 0xFFF0
USART_GTPR_PSC_Pos = 0x0
USART_GTPR_PSC_Msk = 0xFF
USART_GTPR_PSC = 0xFF
USART_GTPR_GT_Pos = 0x8
USART_GTPR_GT_Msk = 0xFF00
USART_GTPR_GT = 0xFF00
USART_RTOR_RTO_Pos = 0x0
USART_RTOR_RTO_Msk = 0xFFFFFF
USART_RTOR_RTO = 0xFFFFFF
USART_RTOR_BLEN_Pos = 0x18
USART_RTOR_BLEN_Msk = 0xFF000000
USART_RTOR_BLEN = 0xFF000000
USART_RQR_ABRRQ_Pos = 0x0
USART_RQR_ABRRQ_Msk = 0x1
USART_RQR_ABRRQ = 0x1
USART_RQR_SBKRQ_Pos = 0x1
USART_RQR_SBKRQ_Msk = 0x2
USART_RQR_SBKRQ = 0x2
USART_RQR_MMRQ_Pos = 0x2
USART_RQR_MMRQ_Msk = 0x4
USART_RQR_MMRQ = 0x4
USART_RQR_RXFRQ_Pos = 0x3
USART_RQR_RXFRQ_Msk = 0x8
USART_RQR_RXFRQ = 0x8
USART_RQR_TXFRQ_Pos = 0x4
USART_RQR_TXFRQ_Msk = 0x10
USART_RQR_TXFRQ = 0x10
USART_ISR_PE_Pos = 0x0
USART_ISR_PE_Msk = 0x1
USART_ISR_PE = 0x1
USART_ISR_FE_Pos = 0x1
USART_ISR_FE_Msk = 0x2
USART_ISR_FE = 0x2
USART_ISR_NE_Pos = 0x2
USART_ISR_NE_Msk = 0x4
USART_ISR_NE = 0x4
USART_ISR_ORE_Pos = 0x3
USART_ISR_ORE_Msk = 0x8
USART_ISR_ORE = 0x8
USART_ISR_IDLE_Pos = 0x4
USART_ISR_IDLE_Msk = 0x10
USART_ISR_IDLE = 0x10
USART_ISR_RXNE_RXFNE_Pos = 0x5
USART_ISR_RXNE_RXFNE_Msk = 0x20
USART_ISR_RXNE_RXFNE = 0x20
USART_ISR_TC_Pos = 0x6
USART_ISR_TC_Msk = 0x40
USART_ISR_TC = 0x40
USART_ISR_TXE_TXFNF_Pos = 0x7
USART_ISR_TXE_TXFNF_Msk = 0x80
USART_ISR_TXE_TXFNF = 0x80
USART_ISR_LBDF_Pos = 0x8
USART_ISR_LBDF_Msk = 0x100
USART_ISR_LBDF = 0x100
USART_ISR_CTSIF_Pos = 0x9
USART_ISR_CTSIF_Msk = 0x200
USART_ISR_CTSIF = 0x200
USART_ISR_CTS_Pos = 0xA
USART_ISR_CTS_Msk = 0x400
USART_ISR_CTS = 0x400
USART_ISR_RTOF_Pos = 0xB
USART_ISR_RTOF_Msk = 0x800
USART_ISR_RTOF = 0x800
USART_ISR_EOBF_Pos = 0xC
USART_ISR_EOBF_Msk = 0x1000
USART_ISR_EOBF = 0x1000
USART_ISR_UDR_Pos = 0xD
USART_ISR_UDR_Msk = 0x2000
USART_ISR_UDR = 0x2000
USART_ISR_ABRE_Pos = 0xE
USART_ISR_ABRE_Msk = 0x4000
USART_ISR_ABRE = 0x4000
USART_ISR_ABRF_Pos = 0xF
USART_ISR_ABRF_Msk = 0x8000
USART_ISR_ABRF = 0x8000
USART_ISR_BUSY_Pos = 0x10
USART_ISR_BUSY_Msk = 0x10000
USART_ISR_BUSY = 0x10000
USART_ISR_CMF_Pos = 0x11
USART_ISR_CMF_Msk = 0x20000
USART_ISR_CMF = 0x20000
USART_ISR_SBKF_Pos = 0x12
USART_ISR_SBKF_Msk = 0x40000
USART_ISR_SBKF = 0x40000
USART_ISR_RWU_Pos = 0x13
USART_ISR_RWU_Msk = 0x80000
USART_ISR_RWU = 0x80000
USART_ISR_WUF_Pos = 0x14
USART_ISR_WUF_Msk = 0x100000
USART_ISR_WUF = 0x100000
USART_ISR_TEACK_Pos = 0x15
USART_ISR_TEACK_Msk = 0x200000
USART_ISR_TEACK = 0x200000
USART_ISR_REACK_Pos = 0x16
USART_ISR_REACK_Msk = 0x400000
USART_ISR_REACK = 0x400000
USART_ISR_TXFE_Pos = 0x17
USART_ISR_TXFE_Msk = 0x800000
USART_ISR_TXFE = 0x800000
USART_ISR_RXFF_Pos = 0x18
USART_ISR_RXFF_Msk = 0x1000000
USART_ISR_RXFF = 0x1000000
USART_ISR_TCBGT_Pos = 0x19
USART_ISR_TCBGT_Msk = 0x2000000
USART_ISR_TCBGT = 0x2000000
USART_ISR_RXFT_Pos = 0x1A
USART_ISR_RXFT_Msk = 0x4000000
USART_ISR_RXFT = 0x4000000
USART_ISR_TXFT_Pos = 0x1B
USART_ISR_TXFT_Msk = 0x8000000
USART_ISR_TXFT = 0x8000000
USART_ICR_PECF_Pos = 0x0
USART_ICR_PECF_Msk = 0x1
USART_ICR_PECF = 0x1
USART_ICR_FECF_Pos = 0x1
USART_ICR_FECF_Msk = 0x2
USART_ICR_FECF = 0x2
USART_ICR_NECF_Pos = 0x2
USART_ICR_NECF_Msk = 0x4
USART_ICR_NECF = 0x4
USART_ICR_ORECF_Pos = 0x3
USART_ICR_ORECF_Msk = 0x8
USART_ICR_ORECF = 0x8
USART_ICR_IDLECF_Pos = 0x4
USART_ICR_IDLECF_Msk = 0x10
USART_ICR_IDLECF = 0x10
USART_ICR_TXFECF_Pos = 0x5
USART_ICR_TXFECF_Msk = 0x20
USART_ICR_TXFECF = 0x20
USART_ICR_TCCF_Pos = 0x6
USART_ICR_TCCF_Msk = 0x40
USART_ICR_TCCF = 0x40
USART_ICR_TCBGTCF_Pos = 0x7
USART_ICR_TCBGTCF_Msk = 0x80
USART_ICR_TCBGTCF = 0x80
USART_ICR_LBDCF_Pos = 0x8
USART_ICR_LBDCF_Msk = 0x100
USART_ICR_LBDCF = 0x100
USART_ICR_CTSCF_Pos = 0x9
USART_ICR_CTSCF_Msk = 0x200
USART_ICR_CTSCF = 0x200
USART_ICR_RTOCF_Pos = 0xB
USART_ICR_RTOCF_Msk = 0x800
USART_ICR_RTOCF = 0x800
USART_ICR_EOBCF_Pos = 0xC
USART_ICR_EOBCF_Msk = 0x1000
USART_ICR_EOBCF = 0x1000
USART_ICR_UDRCF_Pos = 0xD
USART_ICR_UDRCF_Msk = 0x2000
USART_ICR_UDRCF = 0x2000
USART_ICR_CMCF_Pos = 0x11
USART_ICR_CMCF_Msk = 0x20000
USART_ICR_CMCF = 0x20000
USART_ICR_WUCF_Pos = 0x14
USART_ICR_WUCF_Msk = 0x100000
USART_ICR_WUCF = 0x100000
USART_RDR_RDR_Pos = 0x0
USART_RDR_RDR_Msk = 0x1FF
USART_RDR_RDR = 0x1FF
USART_TDR_TDR_Pos = 0x0
USART_TDR_TDR_Msk = 0x1FF
USART_TDR_TDR = 0x1FF
USART_PRESC_PRESCALER_Pos = 0x0
USART_PRESC_PRESCALER_Msk = 0xF
USART_PRESC_PRESCALER = 0xF
USART_PRESC_PRESCALER_0 = 0x1
USART_PRESC_PRESCALER_1 = 0x2
USART_PRESC_PRESCALER_2 = 0x4
USART_PRESC_PRESCALER_3 = 0x8
SWPMI_CR_RXDMA_Pos = 0x0
SWPMI_CR_RXDMA_Msk = 0x1
SWPMI_CR_RXDMA = 0x1
SWPMI_CR_TXDMA_Pos = 0x1
SWPMI_CR_TXDMA_Msk = 0x2
SWPMI_CR_TXDMA = 0x2
SWPMI_CR_RXMODE_Pos = 0x2
SWPMI_CR_RXMODE_Msk = 0x4
SWPMI_CR_RXMODE = 0x4
SWPMI_CR_TXMODE_Pos = 0x3
SWPMI_CR_TXMODE_Msk = 0x8
SWPMI_CR_TXMODE = 0x8
SWPMI_CR_LPBK_Pos = 0x4
SWPMI_CR_LPBK_Msk = 0x10
SWPMI_CR_LPBK = 0x10
SWPMI_CR_SWPACT_Pos = 0x5
SWPMI_CR_SWPACT_Msk = 0x20
SWPMI_CR_SWPACT = 0x20
SWPMI_CR_DEACT_Pos = 0xA
SWPMI_CR_DEACT_Msk = 0x400
SWPMI_CR_DEACT = 0x400
SWPMI_CR_SWPEN_Pos = 0xB
SWPMI_CR_SWPEN_Msk = 0x800
SWPMI_CR_SWPEN = 0x800
SWPMI_BRR_BR_Pos = 0x0
SWPMI_BRR_BR_Msk = 0xFF
SWPMI_BRR_BR = 0xFF
SWPMI_ISR_RXBFF_Pos = 0x0
SWPMI_ISR_RXBFF_Msk = 0x1
SWPMI_ISR_RXBFF = 0x1
SWPMI_ISR_TXBEF_Pos = 0x1
SWPMI_ISR_TXBEF_Msk = 0x2
SWPMI_ISR_TXBEF = 0x2
SWPMI_ISR_RXBERF_Pos = 0x2
SWPMI_ISR_RXBERF_Msk = 0x4
SWPMI_ISR_RXBERF = 0x4
SWPMI_ISR_RXOVRF_Pos = 0x3
SWPMI_ISR_RXOVRF_Msk = 0x8
SWPMI_ISR_RXOVRF = 0x8
SWPMI_ISR_TXUNRF_Pos = 0x4
SWPMI_ISR_TXUNRF_Msk = 0x10
SWPMI_ISR_TXUNRF = 0x10
SWPMI_ISR_RXNE_Pos = 0x5
SWPMI_ISR_RXNE_Msk = 0x20
SWPMI_ISR_RXNE = 0x20
SWPMI_ISR_TXE_Pos = 0x6
SWPMI_ISR_TXE_Msk = 0x40
SWPMI_ISR_TXE = 0x40
SWPMI_ISR_TCF_Pos = 0x7
SWPMI_ISR_TCF_Msk = 0x80
SWPMI_ISR_TCF = 0x80
SWPMI_ISR_SRF_Pos = 0x8
SWPMI_ISR_SRF_Msk = 0x100
SWPMI_ISR_SRF = 0x100
SWPMI_ISR_SUSP_Pos = 0x9
SWPMI_ISR_SUSP_Msk = 0x200
SWPMI_ISR_SUSP = 0x200
SWPMI_ISR_DEACTF_Pos = 0xA
SWPMI_ISR_DEACTF_Msk = 0x400
SWPMI_ISR_DEACTF = 0x400
SWPMI_ISR_RDYF_Pos = 0xB
SWPMI_ISR_RDYF_Msk = 0x800
SWPMI_ISR_RDYF = 0x800
SWPMI_ICR_CRXBFF_Pos = 0x0
SWPMI_ICR_CRXBFF_Msk = 0x1
SWPMI_ICR_CRXBFF = 0x1
SWPMI_ICR_CTXBEF_Pos = 0x1
SWPMI_ICR_CTXBEF_Msk = 0x2
SWPMI_ICR_CTXBEF = 0x2
SWPMI_ICR_CRXBERF_Pos = 0x2
SWPMI_ICR_CRXBERF_Msk = 0x4
SWPMI_ICR_CRXBERF = 0x4
SWPMI_ICR_CRXOVRF_Pos = 0x3
SWPMI_ICR_CRXOVRF_Msk = 0x8
SWPMI_ICR_CRXOVRF = 0x8
SWPMI_ICR_CTXUNRF_Pos = 0x4
SWPMI_ICR_CTXUNRF_Msk = 0x10
SWPMI_ICR_CTXUNRF = 0x10
SWPMI_ICR_CTCF_Pos = 0x7
SWPMI_ICR_CTCF_Msk = 0x80
SWPMI_ICR_CTCF = 0x80
SWPMI_ICR_CSRF_Pos = 0x8
SWPMI_ICR_CSRF_Msk = 0x100
SWPMI_ICR_CSRF = 0x100
SWPMI_ICR_CRDYF_Pos = 0xB
SWPMI_ICR_CRDYF_Msk = 0x800
SWPMI_ICR_CRDYF = 0x800
SWPMI_IER_RXBFIE_Pos = 0x0
SWPMI_IER_RXBFIE_Msk = 0x1
SWPMI_IER_RXBFIE = 0x1
SWPMI_IER_TXBEIE_Pos = 0x1
SWPMI_IER_TXBEIE_Msk = 0x2
SWPMI_IER_TXBEIE = 0x2
SWPMI_IER_RXBERIE_Pos = 0x2
SWPMI_IER_RXBERIE_Msk = 0x4
SWPMI_IER_RXBERIE = 0x4
SWPMI_IER_RXOVRIE_Pos = 0x3
SWPMI_IER_RXOVRIE_Msk = 0x8
SWPMI_IER_RXOVRIE = 0x8
SWPMI_IER_TXUNRIE_Pos = 0x4
SWPMI_IER_TXUNRIE_Msk = 0x10
SWPMI_IER_TXUNRIE = 0x10
SWPMI_IER_RIE_Pos = 0x5
SWPMI_IER_RIE_Msk = 0x20
SWPMI_IER_RIE = 0x20
SWPMI_IER_TIE_Pos = 0x6
SWPMI_IER_TIE_Msk = 0x40
SWPMI_IER_TIE = 0x40
SWPMI_IER_TCIE_Pos = 0x7
SWPMI_IER_TCIE_Msk = 0x80
SWPMI_IER_TCIE = 0x80
SWPMI_IER_SRIE_Pos = 0x8
SWPMI_IER_SRIE_Msk = 0x100
SWPMI_IER_SRIE = 0x100
SWPMI_IER_RDYIE_Pos = 0xB
SWPMI_IER_RDYIE_Msk = 0x800
SWPMI_IER_RDYIE = 0x800
SWPMI_RFL_RFL_Pos = 0x0
SWPMI_RFL_RFL_Msk = 0x1F
SWPMI_RFL_RFL = 0x1F
SWPMI_RFL_RFL_0_1 = 0x3
SWPMI_TDR_TD_Pos = 0x0
SWPMI_TDR_TD_Msk = 0xFFFFFFFF
SWPMI_TDR_TD = 0xFFFFFFFF
SWPMI_RDR_RD_Pos = 0x0
SWPMI_RDR_RD_Msk = 0xFFFFFFFF
SWPMI_RDR_RD = 0xFFFFFFFF
SWPMI_OR_TBYP_Pos = 0x0
SWPMI_OR_TBYP_Msk = 0x1
SWPMI_OR_TBYP = 0x1
SWPMI_OR_CLASS_Pos = 0x1
SWPMI_OR_CLASS_Msk = 0x2
SWPMI_OR_CLASS = 0x2
WWDG_CR_T_Pos = 0x0
WWDG_CR_T_Msk = 0x7F
WWDG_CR_T = 0x7F
WWDG_CR_T_0 = 0x1
WWDG_CR_T_1 = 0x2
WWDG_CR_T_2 = 0x4
WWDG_CR_T_3 = 0x8
WWDG_CR_T_4 = 0x10
WWDG_CR_T_5 = 0x20
WWDG_CR_T_6 = 0x40
WWDG_CR_WDGA_Pos = 0x7
WWDG_CR_WDGA_Msk = 0x80
WWDG_CR_WDGA = 0x80
WWDG_CFR_W_Pos = 0x0
WWDG_CFR_W_Msk = 0x7F
WWDG_CFR_W = 0x7F
WWDG_CFR_W_0 = 0x1
WWDG_CFR_W_1 = 0x2
WWDG_CFR_W_2 = 0x4
WWDG_CFR_W_3 = 0x8
WWDG_CFR_W_4 = 0x10
WWDG_CFR_W_5 = 0x20
WWDG_CFR_W_6 = 0x40
WWDG_CFR_EWI_Pos = 0x9
WWDG_CFR_EWI_Msk = 0x200
WWDG_CFR_EWI = 0x200
WWDG_CFR_WDGTB_Pos = 0xB
WWDG_CFR_WDGTB_Msk = 0x3800
WWDG_CFR_WDGTB = 0x3800
WWDG_CFR_WDGTB_0 = 0x800
WWDG_CFR_WDGTB_1 = 0x1000
WWDG_CFR_WDGTB_2 = 0x2000
WWDG_SR_EWIF_Pos = 0x0
WWDG_SR_EWIF_Msk = 0x1
WWDG_SR_EWIF = 0x1
STM32H7_DEV_ID = 0x450
DBGMCU_IDCODE_DEV_ID_Pos = 0x0
DBGMCU_IDCODE_DEV_ID_Msk = 0xFFF
DBGMCU_IDCODE_DEV_ID = 0xFFF
DBGMCU_IDCODE_REV_ID_Pos = 0x10
DBGMCU_IDCODE_REV_ID_Msk = 0xFFFF0000
DBGMCU_IDCODE_REV_ID = 0xFFFF0000
DBGMCU_CR_DBG_SLEEPD1_Pos = 0x0
DBGMCU_CR_DBG_SLEEPD1_Msk = 0x1
DBGMCU_CR_DBG_SLEEPD1 = 0x1
DBGMCU_CR_DBG_STOPD1_Pos = 0x1
DBGMCU_CR_DBG_STOPD1_Msk = 0x2
DBGMCU_CR_DBG_STOPD1 = 0x2
DBGMCU_CR_DBG_STANDBYD1_Pos = 0x2
DBGMCU_CR_DBG_STANDBYD1_Msk = 0x4
DBGMCU_CR_DBG_STANDBYD1 = 0x4
DBGMCU_CR_DBG_STOPD3_Pos = 0x7
DBGMCU_CR_DBG_STOPD3_Msk = 0x80
DBGMCU_CR_DBG_STOPD3 = 0x80
DBGMCU_CR_DBG_STANDBYD3_Pos = 0x8
DBGMCU_CR_DBG_STANDBYD3_Msk = 0x100
DBGMCU_CR_DBG_STANDBYD3 = 0x100
DBGMCU_CR_DBG_TRACECKEN_Pos = 0x14
DBGMCU_CR_DBG_TRACECKEN_Msk = 0x100000
DBGMCU_CR_DBG_TRACECKEN = 0x100000
DBGMCU_CR_DBG_CKD1EN_Pos = 0x15
DBGMCU_CR_DBG_CKD1EN_Msk = 0x200000
DBGMCU_CR_DBG_CKD1EN = 0x200000
DBGMCU_CR_DBG_CKD3EN_Pos = 0x16
DBGMCU_CR_DBG_CKD3EN_Msk = 0x400000
DBGMCU_CR_DBG_CKD3EN = 0x400000
DBGMCU_CR_DBG_TRGOEN_Pos = 0x1C
DBGMCU_CR_DBG_TRGOEN_Msk = 0x10000000
DBGMCU_CR_DBG_TRGOEN = 0x10000000
DBGMCU_APB3FZ1_DBG_WWDG1_Pos = 0x6
DBGMCU_APB3FZ1_DBG_WWDG1_Msk = 0x40
DBGMCU_APB3FZ1_DBG_WWDG1 = 0x40
DBGMCU_APB1LFZ1_DBG_TIM2_Pos = 0x0
DBGMCU_APB1LFZ1_DBG_TIM2_Msk = 0x1
DBGMCU_APB1LFZ1_DBG_TIM2 = 0x1
DBGMCU_APB1LFZ1_DBG_TIM3_Pos = 0x1
DBGMCU_APB1LFZ1_DBG_TIM3_Msk = 0x2
DBGMCU_APB1LFZ1_DBG_TIM3 = 0x2
DBGMCU_APB1LFZ1_DBG_TIM4_Pos = 0x2
DBGMCU_APB1LFZ1_DBG_TIM4_Msk = 0x4
DBGMCU_APB1LFZ1_DBG_TIM4 = 0x4
DBGMCU_APB1LFZ1_DBG_TIM5_Pos = 0x3
DBGMCU_APB1LFZ1_DBG_TIM5_Msk = 0x8
DBGMCU_APB1LFZ1_DBG_TIM5 = 0x8
DBGMCU_APB1LFZ1_DBG_TIM6_Pos = 0x4
DBGMCU_APB1LFZ1_DBG_TIM6_Msk = 0x10
DBGMCU_APB1LFZ1_DBG_TIM6 = 0x10
DBGMCU_APB1LFZ1_DBG_TIM7_Pos = 0x5
DBGMCU_APB1LFZ1_DBG_TIM7_Msk = 0x20
DBGMCU_APB1LFZ1_DBG_TIM7 = 0x20
DBGMCU_APB1LFZ1_DBG_TIM12_Pos = 0x6
DBGMCU_APB1LFZ1_DBG_TIM12_Msk = 0x40
DBGMCU_APB1LFZ1_DBG_TIM12 = 0x40
DBGMCU_APB1LFZ1_DBG_TIM13_Pos = 0x7
DBGMCU_APB1LFZ1_DBG_TIM13_Msk = 0x80
DBGMCU_APB1LFZ1_DBG_TIM13 = 0x80
DBGMCU_APB1LFZ1_DBG_TIM14_Pos = 0x8
DBGMCU_APB1LFZ1_DBG_TIM14_Msk = 0x100
DBGMCU_APB1LFZ1_DBG_TIM14 = 0x100
DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos = 0x9
DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk = 0x200
DBGMCU_APB1LFZ1_DBG_LPTIM1 = 0x200
DBGMCU_APB1LFZ1_DBG_I2C1_Pos = 0x15
DBGMCU_APB1LFZ1_DBG_I2C1_Msk = 0x200000
DBGMCU_APB1LFZ1_DBG_I2C1 = 0x200000
DBGMCU_APB1LFZ1_DBG_I2C2_Pos = 0x16
DBGMCU_APB1LFZ1_DBG_I2C2_Msk = 0x400000
DBGMCU_APB1LFZ1_DBG_I2C2 = 0x400000
DBGMCU_APB1LFZ1_DBG_I2C3_Pos = 0x17
DBGMCU_APB1LFZ1_DBG_I2C3_Msk = 0x800000
DBGMCU_APB1LFZ1_DBG_I2C3 = 0x800000
DBGMCU_APB1HFZ1_DBG_FDCAN_Pos = 0x8
DBGMCU_APB1HFZ1_DBG_FDCAN_Msk = 0x100
DBGMCU_APB1HFZ1_DBG_FDCAN = 0x100
DBGMCU_APB2FZ1_DBG_TIM1_Pos = 0x0
DBGMCU_APB2FZ1_DBG_TIM1_Msk = 0x1
DBGMCU_APB2FZ1_DBG_TIM1 = 0x1
DBGMCU_APB2FZ1_DBG_TIM8_Pos = 0x1
DBGMCU_APB2FZ1_DBG_TIM8_Msk = 0x2
DBGMCU_APB2FZ1_DBG_TIM8 = 0x2
DBGMCU_APB2FZ1_DBG_TIM15_Pos = 0x10
DBGMCU_APB2FZ1_DBG_TIM15_Msk = 0x10000
DBGMCU_APB2FZ1_DBG_TIM15 = 0x10000
DBGMCU_APB2FZ1_DBG_TIM16_Pos = 0x11
DBGMCU_APB2FZ1_DBG_TIM16_Msk = 0x20000
DBGMCU_APB2FZ1_DBG_TIM16 = 0x20000
DBGMCU_APB2FZ1_DBG_TIM17_Pos = 0x12
DBGMCU_APB2FZ1_DBG_TIM17_Msk = 0x40000
DBGMCU_APB2FZ1_DBG_TIM17 = 0x40000
DBGMCU_APB2FZ1_DBG_HRTIM_Pos = 0x1D
DBGMCU_APB2FZ1_DBG_HRTIM_Msk = 0x20000000
DBGMCU_APB2FZ1_DBG_HRTIM = 0x20000000
DBGMCU_APB4FZ1_DBG_I2C4_Pos = 0x7
DBGMCU_APB4FZ1_DBG_I2C4_Msk = 0x80
DBGMCU_APB4FZ1_DBG_I2C4 = 0x80
DBGMCU_APB4FZ1_DBG_LPTIM2_Pos = 0x9
DBGMCU_APB4FZ1_DBG_LPTIM2_Msk = 0x200
DBGMCU_APB4FZ1_DBG_LPTIM2 = 0x200
DBGMCU_APB4FZ1_DBG_LPTIM3_Pos = 0xA
DBGMCU_APB4FZ1_DBG_LPTIM3_Msk = 0x400
DBGMCU_APB4FZ1_DBG_LPTIM3 = 0x400
DBGMCU_APB4FZ1_DBG_LPTIM4_Pos = 0xB
DBGMCU_APB4FZ1_DBG_LPTIM4_Msk = 0x800
DBGMCU_APB4FZ1_DBG_LPTIM4 = 0x800
DBGMCU_APB4FZ1_DBG_LPTIM5_Pos = 0xC
DBGMCU_APB4FZ1_DBG_LPTIM5_Msk = 0x1000
DBGMCU_APB4FZ1_DBG_LPTIM5 = 0x1000
DBGMCU_APB4FZ1_DBG_RTC_Pos = 0x10
DBGMCU_APB4FZ1_DBG_RTC_Msk = 0x10000
DBGMCU_APB4FZ1_DBG_RTC = 0x10000
DBGMCU_APB4FZ1_DBG_IWDG1_Pos = 0x12
DBGMCU_APB4FZ1_DBG_IWDG1_Msk = 0x40000
DBGMCU_APB4FZ1_DBG_IWDG1 = 0x40000
HRTIM_MCR_CK_PSC_Pos = 0x0
HRTIM_MCR_CK_PSC_Msk = 0x7
HRTIM_MCR_CK_PSC = 0x7
HRTIM_MCR_CK_PSC_0 = 0x1
HRTIM_MCR_CK_PSC_1 = 0x2
HRTIM_MCR_CK_PSC_2 = 0x4
HRTIM_MCR_CONT_Pos = 0x3
HRTIM_MCR_CONT_Msk = 0x8
HRTIM_MCR_CONT = 0x8
HRTIM_MCR_RETRIG_Pos = 0x4
HRTIM_MCR_RETRIG_Msk = 0x10
HRTIM_MCR_RETRIG = 0x10
HRTIM_MCR_HALF_Pos = 0x5
HRTIM_MCR_HALF_Msk = 0x20
HRTIM_MCR_HALF = 0x20
HRTIM_MCR_SYNC_IN_Pos = 0x8
HRTIM_MCR_SYNC_IN_Msk = 0x300
HRTIM_MCR_SYNC_IN = 0x300
HRTIM_MCR_SYNC_IN_0 = 0x100
HRTIM_MCR_SYNC_IN_1 = 0x200
HRTIM_MCR_SYNCRSTM_Pos = 0xA
HRTIM_MCR_SYNCRSTM_Msk = 0x400
HRTIM_MCR_SYNCRSTM = 0x400
HRTIM_MCR_SYNCSTRTM_Pos = 0xB
HRTIM_MCR_SYNCSTRTM_Msk = 0x800
HRTIM_MCR_SYNCSTRTM = 0x800
HRTIM_MCR_SYNC_OUT_Pos = 0xC
HRTIM_MCR_SYNC_OUT_Msk = 0x3000
HRTIM_MCR_SYNC_OUT = 0x3000
HRTIM_MCR_SYNC_OUT_0 = 0x1000
HRTIM_MCR_SYNC_OUT_1 = 0x2000
HRTIM_MCR_SYNC_SRC_Pos = 0xE
HRTIM_MCR_SYNC_SRC_Msk = 0xC000
HRTIM_MCR_SYNC_SRC = 0xC000
HRTIM_MCR_SYNC_SRC_0 = 0x4000
HRTIM_MCR_SYNC_SRC_1 = 0x8000
HRTIM_MCR_MCEN_Pos = 0x10
HRTIM_MCR_MCEN_Msk = 0x10000
HRTIM_MCR_MCEN = 0x10000
HRTIM_MCR_TACEN_Pos = 0x11
HRTIM_MCR_TACEN_Msk = 0x20000
HRTIM_MCR_TACEN = 0x20000
HRTIM_MCR_TBCEN_Pos = 0x12
HRTIM_MCR_TBCEN_Msk = 0x40000
HRTIM_MCR_TBCEN = 0x40000
HRTIM_MCR_TCCEN_Pos = 0x13
HRTIM_MCR_TCCEN_Msk = 0x80000
HRTIM_MCR_TCCEN = 0x80000
HRTIM_MCR_TDCEN_Pos = 0x14
HRTIM_MCR_TDCEN_Msk = 0x100000
HRTIM_MCR_TDCEN = 0x100000
HRTIM_MCR_TECEN_Pos = 0x15
HRTIM_MCR_TECEN_Msk = 0x200000
HRTIM_MCR_TECEN = 0x200000
HRTIM_MCR_DACSYNC_Pos = 0x19
HRTIM_MCR_DACSYNC_Msk = 0x6000000
HRTIM_MCR_DACSYNC = 0x6000000
HRTIM_MCR_DACSYNC_0 = 0x2000000
HRTIM_MCR_DACSYNC_1 = 0x4000000
HRTIM_MCR_PREEN_Pos = 0x1B
HRTIM_MCR_PREEN_Msk = 0x8000000
HRTIM_MCR_PREEN = 0x8000000
HRTIM_MCR_MREPU_Pos = 0x1D
HRTIM_MCR_MREPU_Msk = 0x20000000
HRTIM_MCR_MREPU = 0x20000000
HRTIM_MCR_BRSTDMA_Pos = 0x1E
HRTIM_MCR_BRSTDMA_Msk = 0xC0000000
HRTIM_MCR_BRSTDMA = 0xC0000000
HRTIM_MCR_BRSTDMA_0 = 0x40000000
HRTIM_MCR_BRSTDMA_1 = 0x80000000
HRTIM_MISR_MCMP1_Pos = 0x0
HRTIM_MISR_MCMP1_Msk = 0x1
HRTIM_MISR_MCMP1 = 0x1
HRTIM_MISR_MCMP2_Pos = 0x1
HRTIM_MISR_MCMP2_Msk = 0x2
HRTIM_MISR_MCMP2 = 0x2
HRTIM_MISR_MCMP3_Pos = 0x2
HRTIM_MISR_MCMP3_Msk = 0x4
HRTIM_MISR_MCMP3 = 0x4
HRTIM_MISR_MCMP4_Pos = 0x3
HRTIM_MISR_MCMP4_Msk = 0x8
HRTIM_MISR_MCMP4 = 0x8
HRTIM_MISR_MREP_Pos = 0x4
HRTIM_MISR_MREP_Msk = 0x10
HRTIM_MISR_MREP = 0x10
HRTIM_MISR_SYNC_Pos = 0x5
HRTIM_MISR_SYNC_Msk = 0x20
HRTIM_MISR_SYNC = 0x20
HRTIM_MISR_MUPD_Pos = 0x6
HRTIM_MISR_MUPD_Msk = 0x40
HRTIM_MISR_MUPD = 0x40
HRTIM_MICR_MCMP1_Pos = 0x0
HRTIM_MICR_MCMP1_Msk = 0x1
HRTIM_MICR_MCMP1 = 0x1
HRTIM_MICR_MCMP2_Pos = 0x1
HRTIM_MICR_MCMP2_Msk = 0x2
HRTIM_MICR_MCMP2 = 0x2
HRTIM_MICR_MCMP3_Pos = 0x2
HRTIM_MICR_MCMP3_Msk = 0x4
HRTIM_MICR_MCMP3 = 0x4
HRTIM_MICR_MCMP4_Pos = 0x3
HRTIM_MICR_MCMP4_Msk = 0x8
HRTIM_MICR_MCMP4 = 0x8
HRTIM_MICR_MREP_Pos = 0x4
HRTIM_MICR_MREP_Msk = 0x10
HRTIM_MICR_MREP = 0x10
HRTIM_MICR_SYNC_Pos = 0x5
HRTIM_MICR_SYNC_Msk = 0x20
HRTIM_MICR_SYNC = 0x20
HRTIM_MICR_MUPD_Pos = 0x6
HRTIM_MICR_MUPD_Msk = 0x40
HRTIM_MICR_MUPD = 0x40
HRTIM_MDIER_MCMP1IE_Pos = 0x0
HRTIM_MDIER_MCMP1IE_Msk = 0x1
HRTIM_MDIER_MCMP1IE = 0x1
HRTIM_MDIER_MCMP2IE_Pos = 0x1
HRTIM_MDIER_MCMP2IE_Msk = 0x2
HRTIM_MDIER_MCMP2IE = 0x2
HRTIM_MDIER_MCMP3IE_Pos = 0x2
HRTIM_MDIER_MCMP3IE_Msk = 0x4
HRTIM_MDIER_MCMP3IE = 0x4
HRTIM_MDIER_MCMP4IE_Pos = 0x3
HRTIM_MDIER_MCMP4IE_Msk = 0x8
HRTIM_MDIER_MCMP4IE = 0x8
HRTIM_MDIER_MREPIE_Pos = 0x4
HRTIM_MDIER_MREPIE_Msk = 0x10
HRTIM_MDIER_MREPIE = 0x10
HRTIM_MDIER_SYNCIE_Pos = 0x5
HRTIM_MDIER_SYNCIE_Msk = 0x20
HRTIM_MDIER_SYNCIE = 0x20
HRTIM_MDIER_MUPDIE_Pos = 0x6
HRTIM_MDIER_MUPDIE_Msk = 0x40
HRTIM_MDIER_MUPDIE = 0x40
HRTIM_MDIER_MCMP1DE_Pos = 0x10
HRTIM_MDIER_MCMP1DE_Msk = 0x10000
HRTIM_MDIER_MCMP1DE = 0x10000
HRTIM_MDIER_MCMP2DE_Pos = 0x11
HRTIM_MDIER_MCMP2DE_Msk = 0x20000
HRTIM_MDIER_MCMP2DE = 0x20000
HRTIM_MDIER_MCMP3DE_Pos = 0x12
HRTIM_MDIER_MCMP3DE_Msk = 0x40000
HRTIM_MDIER_MCMP3DE = 0x40000
HRTIM_MDIER_MCMP4DE_Pos = 0x13
HRTIM_MDIER_MCMP4DE_Msk = 0x80000
HRTIM_MDIER_MCMP4DE = 0x80000
HRTIM_MDIER_MREPDE_Pos = 0x14
HRTIM_MDIER_MREPDE_Msk = 0x100000
HRTIM_MDIER_MREPDE = 0x100000
HRTIM_MDIER_SYNCDE_Pos = 0x15
HRTIM_MDIER_SYNCDE_Msk = 0x200000
HRTIM_MDIER_SYNCDE = 0x200000
HRTIM_MDIER_MUPDDE_Pos = 0x16
HRTIM_MDIER_MUPDDE_Msk = 0x400000
HRTIM_MDIER_MUPDDE = 0x400000
HRTIM_MCNTR_MCNTR_Pos = 0x0
HRTIM_MCNTR_MCNTR_Msk = 0xFFFF
HRTIM_MCNTR_MCNTR = 0xFFFF
HRTIM_MPER_MPER_Pos = 0x0
HRTIM_MPER_MPER_Msk = 0xFFFF
HRTIM_MPER_MPER = 0xFFFF
HRTIM_MREP_MREP_Pos = 0x0
HRTIM_MREP_MREP_Msk = 0xFF
HRTIM_MREP_MREP = 0xFF
HRTIM_MCMP1R_MCMP1R_Pos = 0x0
HRTIM_MCMP1R_MCMP1R_Msk = 0xFFFF
HRTIM_MCMP1R_MCMP1R = 0xFFFF
HRTIM_MCMP1R_MCMP2R_Pos = 0x0
HRTIM_MCMP1R_MCMP2R_Msk = 0xFFFF
HRTIM_MCMP1R_MCMP2R = 0xFFFF
HRTIM_MCMP1R_MCMP3R_Pos = 0x0
HRTIM_MCMP1R_MCMP3R_Msk = 0xFFFF
HRTIM_MCMP1R_MCMP3R = 0xFFFF
HRTIM_MCMP1R_MCMP4R_Pos = 0x0
HRTIM_MCMP1R_MCMP4R_Msk = 0xFFFF
HRTIM_MCMP1R_MCMP4R = 0xFFFF
HRTIM_TIMCR_CK_PSC_Pos = 0x0
HRTIM_TIMCR_CK_PSC_Msk = 0x7
HRTIM_TIMCR_CK_PSC = 0x7
HRTIM_TIMCR_CK_PSC_0 = 0x1
HRTIM_TIMCR_CK_PSC_1 = 0x2
HRTIM_TIMCR_CK_PSC_2 = 0x4
HRTIM_TIMCR_CONT_Pos = 0x3
HRTIM_TIMCR_CONT_Msk = 0x8
HRTIM_TIMCR_CONT = 0x8
HRTIM_TIMCR_RETRIG_Pos = 0x4
HRTIM_TIMCR_RETRIG_Msk = 0x10
HRTIM_TIMCR_RETRIG = 0x10
HRTIM_TIMCR_HALF_Pos = 0x5
HRTIM_TIMCR_HALF_Msk = 0x20
HRTIM_TIMCR_HALF = 0x20
HRTIM_TIMCR_PSHPLL_Pos = 0x6
HRTIM_TIMCR_PSHPLL_Msk = 0x40
HRTIM_TIMCR_PSHPLL = 0x40
HRTIM_TIMCR_SYNCRST_Pos = 0xA
HRTIM_TIMCR_SYNCRST_Msk = 0x400
HRTIM_TIMCR_SYNCRST = 0x400
HRTIM_TIMCR_SYNCSTRT_Pos = 0xB
HRTIM_TIMCR_SYNCSTRT_Msk = 0x800
HRTIM_TIMCR_SYNCSTRT = 0x800
HRTIM_TIMCR_DELCMP2_Pos = 0xC
HRTIM_TIMCR_DELCMP2_Msk = 0x3000
HRTIM_TIMCR_DELCMP2 = 0x3000
HRTIM_TIMCR_DELCMP2_0 = 0x1000
HRTIM_TIMCR_DELCMP2_1 = 0x2000
HRTIM_TIMCR_DELCMP4_Pos = 0xE
HRTIM_TIMCR_DELCMP4_Msk = 0xC000
HRTIM_TIMCR_DELCMP4 = 0xC000
HRTIM_TIMCR_DELCMP4_0 = 0x4000
HRTIM_TIMCR_DELCMP4_1 = 0x8000
HRTIM_TIMCR_TREPU_Pos = 0x11
HRTIM_TIMCR_TREPU_Msk = 0x20000
HRTIM_TIMCR_TREPU = 0x20000
HRTIM_TIMCR_TRSTU_Pos = 0x12
HRTIM_TIMCR_TRSTU_Msk = 0x40000
HRTIM_TIMCR_TRSTU = 0x40000
HRTIM_TIMCR_TAU_Pos = 0x13
HRTIM_TIMCR_TAU_Msk = 0x80000
HRTIM_TIMCR_TAU = 0x80000
HRTIM_TIMCR_TBU_Pos = 0x14
HRTIM_TIMCR_TBU_Msk = 0x100000
HRTIM_TIMCR_TBU = 0x100000
HRTIM_TIMCR_TCU_Pos = 0x15
HRTIM_TIMCR_TCU_Msk = 0x200000
HRTIM_TIMCR_TCU = 0x200000
HRTIM_TIMCR_TDU_Pos = 0x16
HRTIM_TIMCR_TDU_Msk = 0x400000
HRTIM_TIMCR_TDU = 0x400000
HRTIM_TIMCR_TEU_Pos = 0x17
HRTIM_TIMCR_TEU_Msk = 0x800000
HRTIM_TIMCR_TEU = 0x800000
HRTIM_TIMCR_MSTU_Pos = 0x18
HRTIM_TIMCR_MSTU_Msk = 0x1000000
HRTIM_TIMCR_MSTU = 0x1000000
HRTIM_TIMCR_DACSYNC_Pos = 0x19
HRTIM_TIMCR_DACSYNC_Msk = 0x6000000
HRTIM_TIMCR_DACSYNC = 0x6000000
HRTIM_TIMCR_DACSYNC_0 = 0x2000000
HRTIM_TIMCR_DACSYNC_1 = 0x4000000
HRTIM_TIMCR_PREEN_Pos = 0x1B
HRTIM_TIMCR_PREEN_Msk = 0x8000000
HRTIM_TIMCR_PREEN = 0x8000000
HRTIM_TIMCR_UPDGAT_Pos = 0x1C
HRTIM_TIMCR_UPDGAT_Msk = 0xF0000000
HRTIM_TIMCR_UPDGAT = 0xF0000000
HRTIM_TIMCR_UPDGAT_0 = 0x10000000
HRTIM_TIMCR_UPDGAT_1 = 0x20000000
HRTIM_TIMCR_UPDGAT_2 = 0x40000000
HRTIM_TIMCR_UPDGAT_3 = 0x80000000
HRTIM_TIMISR_CMP1_Pos = 0x0
HRTIM_TIMISR_CMP1_Msk = 0x1
HRTIM_TIMISR_CMP1 = 0x1
HRTIM_TIMISR_CMP2_Pos = 0x1
HRTIM_TIMISR_CMP2_Msk = 0x2
HRTIM_TIMISR_CMP2 = 0x2
HRTIM_TIMISR_CMP3_Pos = 0x2
HRTIM_TIMISR_CMP3_Msk = 0x4
HRTIM_TIMISR_CMP3 = 0x4
HRTIM_TIMISR_CMP4_Pos = 0x3
HRTIM_TIMISR_CMP4_Msk = 0x8
HRTIM_TIMISR_CMP4 = 0x8
HRTIM_TIMISR_REP_Pos = 0x4
HRTIM_TIMISR_REP_Msk = 0x10
HRTIM_TIMISR_REP = 0x10
HRTIM_TIMISR_UPD_Pos = 0x6
HRTIM_TIMISR_UPD_Msk = 0x40
HRTIM_TIMISR_UPD = 0x40
HRTIM_TIMISR_CPT1_Pos = 0x7
HRTIM_TIMISR_CPT1_Msk = 0x80
HRTIM_TIMISR_CPT1 = 0x80
HRTIM_TIMISR_CPT2_Pos = 0x8
HRTIM_TIMISR_CPT2_Msk = 0x100
HRTIM_TIMISR_CPT2 = 0x100
HRTIM_TIMISR_SET1_Pos = 0x9
HRTIM_TIMISR_SET1_Msk = 0x200
HRTIM_TIMISR_SET1 = 0x200
HRTIM_TIMISR_RST1_Pos = 0xA
HRTIM_TIMISR_RST1_Msk = 0x400
HRTIM_TIMISR_RST1 = 0x400
HRTIM_TIMISR_SET2_Pos = 0xB
HRTIM_TIMISR_SET2_Msk = 0x800
HRTIM_TIMISR_SET2 = 0x800
HRTIM_TIMISR_RST2_Pos = 0xC
HRTIM_TIMISR_RST2_Msk = 0x1000
HRTIM_TIMISR_RST2 = 0x1000
HRTIM_TIMISR_RST_Pos = 0xD
HRTIM_TIMISR_RST_Msk = 0x2000
HRTIM_TIMISR_RST = 0x2000
HRTIM_TIMISR_DLYPRT_Pos = 0xE
HRTIM_TIMISR_DLYPRT_Msk = 0x4000
HRTIM_TIMISR_DLYPRT = 0x4000
HRTIM_TIMISR_CPPSTAT_Pos = 0x10
HRTIM_TIMISR_CPPSTAT_Msk = 0x10000
HRTIM_TIMISR_CPPSTAT = 0x10000
HRTIM_TIMISR_IPPSTAT_Pos = 0x11
HRTIM_TIMISR_IPPSTAT_Msk = 0x20000
HRTIM_TIMISR_IPPSTAT = 0x20000
HRTIM_TIMISR_O1STAT_Pos = 0x12
HRTIM_TIMISR_O1STAT_Msk = 0x40000
HRTIM_TIMISR_O1STAT = 0x40000
HRTIM_TIMISR_O2STAT_Pos = 0x13
HRTIM_TIMISR_O2STAT_Msk = 0x80000
HRTIM_TIMISR_O2STAT = 0x80000
HRTIM_TIMISR_O1CPY_Pos = 0x14
HRTIM_TIMISR_O1CPY_Msk = 0x100000
HRTIM_TIMISR_O1CPY = 0x100000
HRTIM_TIMISR_O2CPY_Pos = 0x15
HRTIM_TIMISR_O2CPY_Msk = 0x200000
HRTIM_TIMISR_O2CPY = 0x200000
HRTIM_TIMICR_CMP1C_Pos = 0x0
HRTIM_TIMICR_CMP1C_Msk = 0x1
HRTIM_TIMICR_CMP1C = 0x1
HRTIM_TIMICR_CMP2C_Pos = 0x1
HRTIM_TIMICR_CMP2C_Msk = 0x2
HRTIM_TIMICR_CMP2C = 0x2
HRTIM_TIMICR_CMP3C_Pos = 0x2
HRTIM_TIMICR_CMP3C_Msk = 0x4
HRTIM_TIMICR_CMP3C = 0x4
HRTIM_TIMICR_CMP4C_Pos = 0x3
HRTIM_TIMICR_CMP4C_Msk = 0x8
HRTIM_TIMICR_CMP4C = 0x8
HRTIM_TIMICR_REPC_Pos = 0x4
HRTIM_TIMICR_REPC_Msk = 0x10
HRTIM_TIMICR_REPC = 0x10
HRTIM_TIMICR_UPDC_Pos = 0x6
HRTIM_TIMICR_UPDC_Msk = 0x40
HRTIM_TIMICR_UPDC = 0x40
HRTIM_TIMICR_CPT1C_Pos = 0x7
HRTIM_TIMICR_CPT1C_Msk = 0x80
HRTIM_TIMICR_CPT1C = 0x80
HRTIM_TIMICR_CPT2C_Pos = 0x8
HRTIM_TIMICR_CPT2C_Msk = 0x100
HRTIM_TIMICR_CPT2C = 0x100
HRTIM_TIMICR_SET1C_Pos = 0x9
HRTIM_TIMICR_SET1C_Msk = 0x200
HRTIM_TIMICR_SET1C = 0x200
HRTIM_TIMICR_RST1C_Pos = 0xA
HRTIM_TIMICR_RST1C_Msk = 0x400
HRTIM_TIMICR_RST1C = 0x400
HRTIM_TIMICR_SET2C_Pos = 0xB
HRTIM_TIMICR_SET2C_Msk = 0x800
HRTIM_TIMICR_SET2C = 0x800
HRTIM_TIMICR_RST2C_Pos = 0xC
HRTIM_TIMICR_RST2C_Msk = 0x1000
HRTIM_TIMICR_RST2C = 0x1000
HRTIM_TIMICR_RSTC_Pos = 0xD
HRTIM_TIMICR_RSTC_Msk = 0x2000
HRTIM_TIMICR_RSTC = 0x2000
HRTIM_TIMICR_DLYPRTC_Pos = 0xE
HRTIM_TIMICR_DLYPRTC_Msk = 0x4000
HRTIM_TIMICR_DLYPRTC = 0x4000
HRTIM_TIMDIER_CMP1IE_Pos = 0x0
HRTIM_TIMDIER_CMP1IE_Msk = 0x1
HRTIM_TIMDIER_CMP1IE = 0x1
HRTIM_TIMDIER_CMP2IE_Pos = 0x1
HRTIM_TIMDIER_CMP2IE_Msk = 0x2
HRTIM_TIMDIER_CMP2IE = 0x2
HRTIM_TIMDIER_CMP3IE_Pos = 0x2
HRTIM_TIMDIER_CMP3IE_Msk = 0x4
HRTIM_TIMDIER_CMP3IE = 0x4
HRTIM_TIMDIER_CMP4IE_Pos = 0x3
HRTIM_TIMDIER_CMP4IE_Msk = 0x8
HRTIM_TIMDIER_CMP4IE = 0x8
HRTIM_TIMDIER_REPIE_Pos = 0x4
HRTIM_TIMDIER_REPIE_Msk = 0x10
HRTIM_TIMDIER_REPIE = 0x10
HRTIM_TIMDIER_UPDIE_Pos = 0x6
HRTIM_TIMDIER_UPDIE_Msk = 0x40
HRTIM_TIMDIER_UPDIE = 0x40
HRTIM_TIMDIER_CPT1IE_Pos = 0x7
HRTIM_TIMDIER_CPT1IE_Msk = 0x80
HRTIM_TIMDIER_CPT1IE = 0x80
HRTIM_TIMDIER_CPT2IE_Pos = 0x8
HRTIM_TIMDIER_CPT2IE_Msk = 0x100
HRTIM_TIMDIER_CPT2IE = 0x100
HRTIM_TIMDIER_SET1IE_Pos = 0x9
HRTIM_TIMDIER_SET1IE_Msk = 0x200
HRTIM_TIMDIER_SET1IE = 0x200
HRTIM_TIMDIER_RST1IE_Pos = 0xA
HRTIM_TIMDIER_RST1IE_Msk = 0x400
HRTIM_TIMDIER_RST1IE = 0x400
HRTIM_TIMDIER_SET2IE_Pos = 0xB
HRTIM_TIMDIER_SET2IE_Msk = 0x800
HRTIM_TIMDIER_SET2IE = 0x800
HRTIM_TIMDIER_RST2IE_Pos = 0xC
HRTIM_TIMDIER_RST2IE_Msk = 0x1000
HRTIM_TIMDIER_RST2IE = 0x1000
HRTIM_TIMDIER_RSTIE_Pos = 0xD
HRTIM_TIMDIER_RSTIE_Msk = 0x2000
HRTIM_TIMDIER_RSTIE = 0x2000
HRTIM_TIMDIER_DLYPRTIE_Pos = 0xE
HRTIM_TIMDIER_DLYPRTIE_Msk = 0x4000
HRTIM_TIMDIER_DLYPRTIE = 0x4000
HRTIM_TIMDIER_CMP1DE_Pos = 0x10
HRTIM_TIMDIER_CMP1DE_Msk = 0x10000
HRTIM_TIMDIER_CMP1DE = 0x10000
HRTIM_TIMDIER_CMP2DE_Pos = 0x11
HRTIM_TIMDIER_CMP2DE_Msk = 0x20000
HRTIM_TIMDIER_CMP2DE = 0x20000
HRTIM_TIMDIER_CMP3DE_Pos = 0x12
HRTIM_TIMDIER_CMP3DE_Msk = 0x40000
HRTIM_TIMDIER_CMP3DE = 0x40000
HRTIM_TIMDIER_CMP4DE_Pos = 0x13
HRTIM_TIMDIER_CMP4DE_Msk = 0x80000
HRTIM_TIMDIER_CMP4DE = 0x80000
HRTIM_TIMDIER_REPDE_Pos = 0x14
HRTIM_TIMDIER_REPDE_Msk = 0x100000
HRTIM_TIMDIER_REPDE = 0x100000
HRTIM_TIMDIER_UPDDE_Pos = 0x16
HRTIM_TIMDIER_UPDDE_Msk = 0x400000
HRTIM_TIMDIER_UPDDE = 0x400000
HRTIM_TIMDIER_CPT1DE_Pos = 0x17
HRTIM_TIMDIER_CPT1DE_Msk = 0x800000
HRTIM_TIMDIER_CPT1DE = 0x800000
HRTIM_TIMDIER_CPT2DE_Pos = 0x18
HRTIM_TIMDIER_CPT2DE_Msk = 0x1000000
HRTIM_TIMDIER_CPT2DE = 0x1000000
HRTIM_TIMDIER_SET1DE_Pos = 0x19
HRTIM_TIMDIER_SET1DE_Msk = 0x2000000
HRTIM_TIMDIER_SET1DE = 0x2000000
HRTIM_TIMDIER_RST1DE_Pos = 0x1A
HRTIM_TIMDIER_RST1DE_Msk = 0x4000000
HRTIM_TIMDIER_RST1DE = 0x4000000
HRTIM_TIMDIER_SET2DE_Pos = 0x1B
HRTIM_TIMDIER_SET2DE_Msk = 0x8000000
HRTIM_TIMDIER_SET2DE = 0x8000000
HRTIM_TIMDIER_RST2DE_Pos = 0x1C
HRTIM_TIMDIER_RST2DE_Msk = 0x10000000
HRTIM_TIMDIER_RST2DE = 0x10000000
HRTIM_TIMDIER_RSTDE_Pos = 0x1D
HRTIM_TIMDIER_RSTDE_Msk = 0x20000000
HRTIM_TIMDIER_RSTDE = 0x20000000
HRTIM_TIMDIER_DLYPRTDE_Pos = 0x1E
HRTIM_TIMDIER_DLYPRTDE_Msk = 0x40000000
HRTIM_TIMDIER_DLYPRTDE = 0x40000000
HRTIM_CNTR_CNTR_Pos = 0x0
HRTIM_CNTR_CNTR_Msk = 0xFFFF
HRTIM_CNTR_CNTR = 0xFFFF
HRTIM_PER_PER_Pos = 0x0
HRTIM_PER_PER_Msk = 0xFFFF
HRTIM_PER_PER = 0xFFFF
HRTIM_REP_REP_Pos = 0x0
HRTIM_REP_REP_Msk = 0xFF
HRTIM_REP_REP = 0xFF
HRTIM_CMP1R_CMP1R_Pos = 0x0
HRTIM_CMP1R_CMP1R_Msk = 0xFFFF
HRTIM_CMP1R_CMP1R = 0xFFFF
HRTIM_CMP1CR_CMP1CR_Pos = 0x0
HRTIM_CMP1CR_CMP1CR_Msk = 0xFFFFFFFF
HRTIM_CMP1CR_CMP1CR = 0xFFFFFFFF
HRTIM_CMP2R_CMP2R_Pos = 0x0
HRTIM_CMP2R_CMP2R_Msk = 0xFFFF
HRTIM_CMP2R_CMP2R = 0xFFFF
HRTIM_CMP3R_CMP3R_Pos = 0x0
HRTIM_CMP3R_CMP3R_Msk = 0xFFFF
HRTIM_CMP3R_CMP3R = 0xFFFF
HRTIM_CMP4R_CMP4R_Pos = 0x0
HRTIM_CMP4R_CMP4R_Msk = 0xFFFF
HRTIM_CMP4R_CMP4R = 0xFFFF
HRTIM_CPT1R_CPT1R_Pos = 0x0
HRTIM_CPT1R_CPT1R_Msk = 0xFFFF
HRTIM_CPT1R_CPT1R = 0xFFFF
HRTIM_CPT2R_CPT2R_Pos = 0x0
HRTIM_CPT2R_CPT2R_Msk = 0xFFFF
HRTIM_CPT2R_CPT2R = 0xFFFF
HRTIM_DTR_DTR_Pos = 0x0
HRTIM_DTR_DTR_Msk = 0x1FF
HRTIM_DTR_DTR = 0x1FF
HRTIM_DTR_DTR_0 = 0x1
HRTIM_DTR_DTR_1 = 0x2
HRTIM_DTR_DTR_2 = 0x4
HRTIM_DTR_DTR_3 = 0x8
HRTIM_DTR_DTR_4 = 0x10
HRTIM_DTR_DTR_5 = 0x20
HRTIM_DTR_DTR_6 = 0x40
HRTIM_DTR_DTR_7 = 0x80
HRTIM_DTR_DTR_8 = 0x100
HRTIM_DTR_SDTR_Pos = 0x9
HRTIM_DTR_SDTR_Msk = 0x200
HRTIM_DTR_SDTR = 0x200
HRTIM_DTR_DTPRSC_Pos = 0xA
HRTIM_DTR_DTPRSC_Msk = 0x1C00
HRTIM_DTR_DTPRSC = 0x1C00
HRTIM_DTR_DTPRSC_0 = 0x400
HRTIM_DTR_DTPRSC_1 = 0x800
HRTIM_DTR_DTPRSC_2 = 0x1000
HRTIM_DTR_DTRSLK_Pos = 0xE
HRTIM_DTR_DTRSLK_Msk = 0x4000
HRTIM_DTR_DTRSLK = 0x4000
HRTIM_DTR_DTRLK_Pos = 0xF
HRTIM_DTR_DTRLK_Msk = 0x8000
HRTIM_DTR_DTRLK = 0x8000
HRTIM_DTR_DTF_Pos = 0x10
HRTIM_DTR_DTF_Msk = 0x1FF0000
HRTIM_DTR_DTF = 0x1FF0000
HRTIM_DTR_DTF_0 = 0x10000
HRTIM_DTR_DTF_1 = 0x20000
HRTIM_DTR_DTF_2 = 0x40000
HRTIM_DTR_DTF_3 = 0x80000
HRTIM_DTR_DTF_4 = 0x100000
HRTIM_DTR_DTF_5 = 0x200000
HRTIM_DTR_DTF_6 = 0x400000
HRTIM_DTR_DTF_7 = 0x800000
HRTIM_DTR_DTF_8 = 0x1000000
HRTIM_DTR_SDTF_Pos = 0x19
HRTIM_DTR_SDTF_Msk = 0x2000000
HRTIM_DTR_SDTF = 0x2000000
HRTIM_DTR_DTFSLK_Pos = 0x1E
HRTIM_DTR_DTFSLK_Msk = 0x40000000
HRTIM_DTR_DTFSLK = 0x40000000
HRTIM_DTR_DTFLK_Pos = 0x1F
HRTIM_DTR_DTFLK_Msk = 0x80000000
HRTIM_DTR_DTFLK = 0x80000000
HRTIM_SET1R_SST_Pos = 0x0
HRTIM_SET1R_SST_Msk = 0x1
HRTIM_SET1R_SST = 0x1
HRTIM_SET1R_RESYNC_Pos = 0x1
HRTIM_SET1R_RESYNC_Msk = 0x2
HRTIM_SET1R_RESYNC = 0x2
HRTIM_SET1R_PER_Pos = 0x2
HRTIM_SET1R_PER_Msk = 0x4
HRTIM_SET1R_PER = 0x4
HRTIM_SET1R_CMP1_Pos = 0x3
HRTIM_SET1R_CMP1_Msk = 0x8
HRTIM_SET1R_CMP1 = 0x8
HRTIM_SET1R_CMP2_Pos = 0x4
HRTIM_SET1R_CMP2_Msk = 0x10
HRTIM_SET1R_CMP2 = 0x10
HRTIM_SET1R_CMP3_Pos = 0x5
HRTIM_SET1R_CMP3_Msk = 0x20
HRTIM_SET1R_CMP3 = 0x20
HRTIM_SET1R_CMP4_Pos = 0x6
HRTIM_SET1R_CMP4_Msk = 0x40
HRTIM_SET1R_CMP4 = 0x40
HRTIM_SET1R_MSTPER_Pos = 0x7
HRTIM_SET1R_MSTPER_Msk = 0x80
HRTIM_SET1R_MSTPER = 0x80
HRTIM_SET1R_MSTCMP1_Pos = 0x8
HRTIM_SET1R_MSTCMP1_Msk = 0x100
HRTIM_SET1R_MSTCMP1 = 0x100
HRTIM_SET1R_MSTCMP2_Pos = 0x9
HRTIM_SET1R_MSTCMP2_Msk = 0x200
HRTIM_SET1R_MSTCMP2 = 0x200
HRTIM_SET1R_MSTCMP3_Pos = 0xA
HRTIM_SET1R_MSTCMP3_Msk = 0x400
HRTIM_SET1R_MSTCMP3 = 0x400
HRTIM_SET1R_MSTCMP4_Pos = 0xB
HRTIM_SET1R_MSTCMP4_Msk = 0x800
HRTIM_SET1R_MSTCMP4 = 0x800
HRTIM_SET1R_TIMEVNT1_Pos = 0xC
HRTIM_SET1R_TIMEVNT1_Msk = 0x1000
HRTIM_SET1R_TIMEVNT1 = 0x1000
HRTIM_SET1R_TIMEVNT2_Pos = 0xD
HRTIM_SET1R_TIMEVNT2_Msk = 0x2000
HRTIM_SET1R_TIMEVNT2 = 0x2000
HRTIM_SET1R_TIMEVNT3_Pos = 0xE
HRTIM_SET1R_TIMEVNT3_Msk = 0x4000
HRTIM_SET1R_TIMEVNT3 = 0x4000
HRTIM_SET1R_TIMEVNT4_Pos = 0xF
HRTIM_SET1R_TIMEVNT4_Msk = 0x8000
HRTIM_SET1R_TIMEVNT4 = 0x8000
HRTIM_SET1R_TIMEVNT5_Pos = 0x10
HRTIM_SET1R_TIMEVNT5_Msk = 0x10000
HRTIM_SET1R_TIMEVNT5 = 0x10000
HRTIM_SET1R_TIMEVNT6_Pos = 0x11
HRTIM_SET1R_TIMEVNT6_Msk = 0x20000
HRTIM_SET1R_TIMEVNT6 = 0x20000
HRTIM_SET1R_TIMEVNT7_Pos = 0x12
HRTIM_SET1R_TIMEVNT7_Msk = 0x40000
HRTIM_SET1R_TIMEVNT7 = 0x40000
HRTIM_SET1R_TIMEVNT8_Pos = 0x13
HRTIM_SET1R_TIMEVNT8_Msk = 0x80000
HRTIM_SET1R_TIMEVNT8 = 0x80000
HRTIM_SET1R_TIMEVNT9_Pos = 0x14
HRTIM_SET1R_TIMEVNT9_Msk = 0x100000
HRTIM_SET1R_TIMEVNT9 = 0x100000
HRTIM_SET1R_EXTVNT1_Pos = 0x15
HRTIM_SET1R_EXTVNT1_Msk = 0x200000
HRTIM_SET1R_EXTVNT1 = 0x200000
HRTIM_SET1R_EXTVNT2_Pos = 0x16
HRTIM_SET1R_EXTVNT2_Msk = 0x400000
HRTIM_SET1R_EXTVNT2 = 0x400000
HRTIM_SET1R_EXTVNT3_Pos = 0x17
HRTIM_SET1R_EXTVNT3_Msk = 0x800000
HRTIM_SET1R_EXTVNT3 = 0x800000
HRTIM_SET1R_EXTVNT4_Pos = 0x18
HRTIM_SET1R_EXTVNT4_Msk = 0x1000000
HRTIM_SET1R_EXTVNT4 = 0x1000000
HRTIM_SET1R_EXTVNT5_Pos = 0x19
HRTIM_SET1R_EXTVNT5_Msk = 0x2000000
HRTIM_SET1R_EXTVNT5 = 0x2000000
HRTIM_SET1R_EXTVNT6_Pos = 0x1A
HRTIM_SET1R_EXTVNT6_Msk = 0x4000000
HRTIM_SET1R_EXTVNT6 = 0x4000000
HRTIM_SET1R_EXTVNT7_Pos = 0x1B
HRTIM_SET1R_EXTVNT7_Msk = 0x8000000
HRTIM_SET1R_EXTVNT7 = 0x8000000
HRTIM_SET1R_EXTVNT8_Pos = 0x1C
HRTIM_SET1R_EXTVNT8_Msk = 0x10000000
HRTIM_SET1R_EXTVNT8 = 0x10000000
HRTIM_SET1R_EXTVNT9_Pos = 0x1D
HRTIM_SET1R_EXTVNT9_Msk = 0x20000000
HRTIM_SET1R_EXTVNT9 = 0x20000000
HRTIM_SET1R_EXTVNT10_Pos = 0x1E
HRTIM_SET1R_EXTVNT10_Msk = 0x40000000
HRTIM_SET1R_EXTVNT10 = 0x40000000
HRTIM_SET1R_UPDATE_Pos = 0x1F
HRTIM_SET1R_UPDATE_Msk = 0x80000000
HRTIM_SET1R_UPDATE = 0x80000000
HRTIM_RST1R_SRT_Pos = 0x0
HRTIM_RST1R_SRT_Msk = 0x1
HRTIM_RST1R_SRT = 0x1
HRTIM_RST1R_RESYNC_Pos = 0x1
HRTIM_RST1R_RESYNC_Msk = 0x2
HRTIM_RST1R_RESYNC = 0x2
HRTIM_RST1R_PER_Pos = 0x2
HRTIM_RST1R_PER_Msk = 0x4
HRTIM_RST1R_PER = 0x4
HRTIM_RST1R_CMP1_Pos = 0x3
HRTIM_RST1R_CMP1_Msk = 0x8
HRTIM_RST1R_CMP1 = 0x8
HRTIM_RST1R_CMP2_Pos = 0x4
HRTIM_RST1R_CMP2_Msk = 0x10
HRTIM_RST1R_CMP2 = 0x10
HRTIM_RST1R_CMP3_Pos = 0x5
HRTIM_RST1R_CMP3_Msk = 0x20
HRTIM_RST1R_CMP3 = 0x20
HRTIM_RST1R_CMP4_Pos = 0x6
HRTIM_RST1R_CMP4_Msk = 0x40
HRTIM_RST1R_CMP4 = 0x40
HRTIM_RST1R_MSTPER_Pos = 0x7
HRTIM_RST1R_MSTPER_Msk = 0x80
HRTIM_RST1R_MSTPER = 0x80
HRTIM_RST1R_MSTCMP1_Pos = 0x8
HRTIM_RST1R_MSTCMP1_Msk = 0x100
HRTIM_RST1R_MSTCMP1 = 0x100
HRTIM_RST1R_MSTCMP2_Pos = 0x9
HRTIM_RST1R_MSTCMP2_Msk = 0x200
HRTIM_RST1R_MSTCMP2 = 0x200
HRTIM_RST1R_MSTCMP3_Pos = 0xA
HRTIM_RST1R_MSTCMP3_Msk = 0x400
HRTIM_RST1R_MSTCMP3 = 0x400
HRTIM_RST1R_MSTCMP4_Pos = 0xB
HRTIM_RST1R_MSTCMP4_Msk = 0x800
HRTIM_RST1R_MSTCMP4 = 0x800
HRTIM_RST1R_TIMEVNT1_Pos = 0xC
HRTIM_RST1R_TIMEVNT1_Msk = 0x1000
HRTIM_RST1R_TIMEVNT1 = 0x1000
HRTIM_RST1R_TIMEVNT2_Pos = 0xD
HRTIM_RST1R_TIMEVNT2_Msk = 0x2000
HRTIM_RST1R_TIMEVNT2 = 0x2000
HRTIM_RST1R_TIMEVNT3_Pos = 0xE
HRTIM_RST1R_TIMEVNT3_Msk = 0x4000
HRTIM_RST1R_TIMEVNT3 = 0x4000
HRTIM_RST1R_TIMEVNT4_Pos = 0xF
HRTIM_RST1R_TIMEVNT4_Msk = 0x8000
HRTIM_RST1R_TIMEVNT4 = 0x8000
HRTIM_RST1R_TIMEVNT5_Pos = 0x10
HRTIM_RST1R_TIMEVNT5_Msk = 0x10000
HRTIM_RST1R_TIMEVNT5 = 0x10000
HRTIM_RST1R_TIMEVNT6_Pos = 0x11
HRTIM_RST1R_TIMEVNT6_Msk = 0x20000
HRTIM_RST1R_TIMEVNT6 = 0x20000
HRTIM_RST1R_TIMEVNT7_Pos = 0x12
HRTIM_RST1R_TIMEVNT7_Msk = 0x40000
HRTIM_RST1R_TIMEVNT7 = 0x40000
HRTIM_RST1R_TIMEVNT8_Pos = 0x13
HRTIM_RST1R_TIMEVNT8_Msk = 0x80000
HRTIM_RST1R_TIMEVNT8 = 0x80000
HRTIM_RST1R_TIMEVNT9_Pos = 0x14
HRTIM_RST1R_TIMEVNT9_Msk = 0x100000
HRTIM_RST1R_TIMEVNT9 = 0x100000
HRTIM_RST1R_EXTVNT1_Pos = 0x15
HRTIM_RST1R_EXTVNT1_Msk = 0x200000
HRTIM_RST1R_EXTVNT1 = 0x200000
HRTIM_RST1R_EXTVNT2_Pos = 0x16
HRTIM_RST1R_EXTVNT2_Msk = 0x400000
HRTIM_RST1R_EXTVNT2 = 0x400000
HRTIM_RST1R_EXTVNT3_Pos = 0x17
HRTIM_RST1R_EXTVNT3_Msk = 0x800000
HRTIM_RST1R_EXTVNT3 = 0x800000
HRTIM_RST1R_EXTVNT4_Pos = 0x18
HRTIM_RST1R_EXTVNT4_Msk = 0x1000000
HRTIM_RST1R_EXTVNT4 = 0x1000000
HRTIM_RST1R_EXTVNT5_Pos = 0x19
HRTIM_RST1R_EXTVNT5_Msk = 0x2000000
HRTIM_RST1R_EXTVNT5 = 0x2000000
HRTIM_RST1R_EXTVNT6_Pos = 0x1A
HRTIM_RST1R_EXTVNT6_Msk = 0x4000000
HRTIM_RST1R_EXTVNT6 = 0x4000000
HRTIM_RST1R_EXTVNT7_Pos = 0x1B
HRTIM_RST1R_EXTVNT7_Msk = 0x8000000
HRTIM_RST1R_EXTVNT7 = 0x8000000
HRTIM_RST1R_EXTVNT8_Pos = 0x1C
HRTIM_RST1R_EXTVNT8_Msk = 0x10000000
HRTIM_RST1R_EXTVNT8 = 0x10000000
HRTIM_RST1R_EXTVNT9_Pos = 0x1D
HRTIM_RST1R_EXTVNT9_Msk = 0x20000000
HRTIM_RST1R_EXTVNT9 = 0x20000000
HRTIM_RST1R_EXTVNT10_Pos = 0x1E
HRTIM_RST1R_EXTVNT10_Msk = 0x40000000
HRTIM_RST1R_EXTVNT10 = 0x40000000
HRTIM_RST1R_UPDATE_Pos = 0x1F
HRTIM_RST1R_UPDATE_Msk = 0x80000000
HRTIM_RST1R_UPDATE = 0x80000000
HRTIM_SET2R_SST_Pos = 0x0
HRTIM_SET2R_SST_Msk = 0x1
HRTIM_SET2R_SST = 0x1
HRTIM_SET2R_RESYNC_Pos = 0x1
HRTIM_SET2R_RESYNC_Msk = 0x2
HRTIM_SET2R_RESYNC = 0x2
HRTIM_SET2R_PER_Pos = 0x2
HRTIM_SET2R_PER_Msk = 0x4
HRTIM_SET2R_PER = 0x4
HRTIM_SET2R_CMP1_Pos = 0x3
HRTIM_SET2R_CMP1_Msk = 0x8
HRTIM_SET2R_CMP1 = 0x8
HRTIM_SET2R_CMP2_Pos = 0x4
HRTIM_SET2R_CMP2_Msk = 0x10
HRTIM_SET2R_CMP2 = 0x10
HRTIM_SET2R_CMP3_Pos = 0x5
HRTIM_SET2R_CMP3_Msk = 0x20
HRTIM_SET2R_CMP3 = 0x20
HRTIM_SET2R_CMP4_Pos = 0x6
HRTIM_SET2R_CMP4_Msk = 0x40
HRTIM_SET2R_CMP4 = 0x40
HRTIM_SET2R_MSTPER_Pos = 0x7
HRTIM_SET2R_MSTPER_Msk = 0x80
HRTIM_SET2R_MSTPER = 0x80
HRTIM_SET2R_MSTCMP1_Pos = 0x8
HRTIM_SET2R_MSTCMP1_Msk = 0x100
HRTIM_SET2R_MSTCMP1 = 0x100
HRTIM_SET2R_MSTCMP2_Pos = 0x9
HRTIM_SET2R_MSTCMP2_Msk = 0x200
HRTIM_SET2R_MSTCMP2 = 0x200
HRTIM_SET2R_MSTCMP3_Pos = 0xA
HRTIM_SET2R_MSTCMP3_Msk = 0x400
HRTIM_SET2R_MSTCMP3 = 0x400
HRTIM_SET2R_MSTCMP4_Pos = 0xB
HRTIM_SET2R_MSTCMP4_Msk = 0x800
HRTIM_SET2R_MSTCMP4 = 0x800
HRTIM_SET2R_TIMEVNT1_Pos = 0xC
HRTIM_SET2R_TIMEVNT1_Msk = 0x1000
HRTIM_SET2R_TIMEVNT1 = 0x1000
HRTIM_SET2R_TIMEVNT2_Pos = 0xD
HRTIM_SET2R_TIMEVNT2_Msk = 0x2000
HRTIM_SET2R_TIMEVNT2 = 0x2000
HRTIM_SET2R_TIMEVNT3_Pos = 0xE
HRTIM_SET2R_TIMEVNT3_Msk = 0x4000
HRTIM_SET2R_TIMEVNT3 = 0x4000
HRTIM_SET2R_TIMEVNT4_Pos = 0xF
HRTIM_SET2R_TIMEVNT4_Msk = 0x8000
HRTIM_SET2R_TIMEVNT4 = 0x8000
HRTIM_SET2R_TIMEVNT5_Pos = 0x10
HRTIM_SET2R_TIMEVNT5_Msk = 0x10000
HRTIM_SET2R_TIMEVNT5 = 0x10000
HRTIM_SET2R_TIMEVNT6_Pos = 0x11
HRTIM_SET2R_TIMEVNT6_Msk = 0x20000
HRTIM_SET2R_TIMEVNT6 = 0x20000
HRTIM_SET2R_TIMEVNT7_Pos = 0x12
HRTIM_SET2R_TIMEVNT7_Msk = 0x40000
HRTIM_SET2R_TIMEVNT7 = 0x40000
HRTIM_SET2R_TIMEVNT8_Pos = 0x13
HRTIM_SET2R_TIMEVNT8_Msk = 0x80000
HRTIM_SET2R_TIMEVNT8 = 0x80000
HRTIM_SET2R_TIMEVNT9_Pos = 0x14
HRTIM_SET2R_TIMEVNT9_Msk = 0x100000
HRTIM_SET2R_TIMEVNT9 = 0x100000
HRTIM_SET2R_EXTVNT1_Pos = 0x15
HRTIM_SET2R_EXTVNT1_Msk = 0x200000
HRTIM_SET2R_EXTVNT1 = 0x200000
HRTIM_SET2R_EXTVNT2_Pos = 0x16
HRTIM_SET2R_EXTVNT2_Msk = 0x400000
HRTIM_SET2R_EXTVNT2 = 0x400000
HRTIM_SET2R_EXTVNT3_Pos = 0x17
HRTIM_SET2R_EXTVNT3_Msk = 0x800000
HRTIM_SET2R_EXTVNT3 = 0x800000
HRTIM_SET2R_EXTVNT4_Pos = 0x18
HRTIM_SET2R_EXTVNT4_Msk = 0x1000000
HRTIM_SET2R_EXTVNT4 = 0x1000000
HRTIM_SET2R_EXTVNT5_Pos = 0x19
HRTIM_SET2R_EXTVNT5_Msk = 0x2000000
HRTIM_SET2R_EXTVNT5 = 0x2000000
HRTIM_SET2R_EXTVNT6_Pos = 0x1A
HRTIM_SET2R_EXTVNT6_Msk = 0x4000000
HRTIM_SET2R_EXTVNT6 = 0x4000000
HRTIM_SET2R_EXTVNT7_Pos = 0x1B
HRTIM_SET2R_EXTVNT7_Msk = 0x8000000
HRTIM_SET2R_EXTVNT7 = 0x8000000
HRTIM_SET2R_EXTVNT8_Pos = 0x1C
HRTIM_SET2R_EXTVNT8_Msk = 0x10000000
HRTIM_SET2R_EXTVNT8 = 0x10000000
HRTIM_SET2R_EXTVNT9_Pos = 0x1D
HRTIM_SET2R_EXTVNT9_Msk = 0x20000000
HRTIM_SET2R_EXTVNT9 = 0x20000000
HRTIM_SET2R_EXTVNT10_Pos = 0x1E
HRTIM_SET2R_EXTVNT10_Msk = 0x40000000
HRTIM_SET2R_EXTVNT10 = 0x40000000
HRTIM_SET2R_UPDATE_Pos = 0x1F
HRTIM_SET2R_UPDATE_Msk = 0x80000000
HRTIM_SET2R_UPDATE = 0x80000000
HRTIM_RST2R_SRT_Pos = 0x0
HRTIM_RST2R_SRT_Msk = 0x1
HRTIM_RST2R_SRT = 0x1
HRTIM_RST2R_RESYNC_Pos = 0x1
HRTIM_RST2R_RESYNC_Msk = 0x2
HRTIM_RST2R_RESYNC = 0x2
HRTIM_RST2R_PER_Pos = 0x2
HRTIM_RST2R_PER_Msk = 0x4
HRTIM_RST2R_PER = 0x4
HRTIM_RST2R_CMP1_Pos = 0x3
HRTIM_RST2R_CMP1_Msk = 0x8
HRTIM_RST2R_CMP1 = 0x8
HRTIM_RST2R_CMP2_Pos = 0x4
HRTIM_RST2R_CMP2_Msk = 0x10
HRTIM_RST2R_CMP2 = 0x10
HRTIM_RST2R_CMP3_Pos = 0x5
HRTIM_RST2R_CMP3_Msk = 0x20
HRTIM_RST2R_CMP3 = 0x20
HRTIM_RST2R_CMP4_Pos = 0x6
HRTIM_RST2R_CMP4_Msk = 0x40
HRTIM_RST2R_CMP4 = 0x40
HRTIM_RST2R_MSTPER_Pos = 0x7
HRTIM_RST2R_MSTPER_Msk = 0x80
HRTIM_RST2R_MSTPER = 0x80
HRTIM_RST2R_MSTCMP1_Pos = 0x8
HRTIM_RST2R_MSTCMP1_Msk = 0x100
HRTIM_RST2R_MSTCMP1 = 0x100
HRTIM_RST2R_MSTCMP2_Pos = 0x9
HRTIM_RST2R_MSTCMP2_Msk = 0x200
HRTIM_RST2R_MSTCMP2 = 0x200
HRTIM_RST2R_MSTCMP3_Pos = 0xA
HRTIM_RST2R_MSTCMP3_Msk = 0x400
HRTIM_RST2R_MSTCMP3 = 0x400
HRTIM_RST2R_MSTCMP4_Pos = 0xB
HRTIM_RST2R_MSTCMP4_Msk = 0x800
HRTIM_RST2R_MSTCMP4 = 0x800
HRTIM_RST2R_TIMEVNT1_Pos = 0xC
HRTIM_RST2R_TIMEVNT1_Msk = 0x1000
HRTIM_RST2R_TIMEVNT1 = 0x1000
HRTIM_RST2R_TIMEVNT2_Pos = 0xD
HRTIM_RST2R_TIMEVNT2_Msk = 0x2000
HRTIM_RST2R_TIMEVNT2 = 0x2000
HRTIM_RST2R_TIMEVNT3_Pos = 0xE
HRTIM_RST2R_TIMEVNT3_Msk = 0x4000
HRTIM_RST2R_TIMEVNT3 = 0x4000
HRTIM_RST2R_TIMEVNT4_Pos = 0xF
HRTIM_RST2R_TIMEVNT4_Msk = 0x8000
HRTIM_RST2R_TIMEVNT4 = 0x8000
HRTIM_RST2R_TIMEVNT5_Pos = 0x10
HRTIM_RST2R_TIMEVNT5_Msk = 0x10000
HRTIM_RST2R_TIMEVNT5 = 0x10000
HRTIM_RST2R_TIMEVNT6_Pos = 0x11
HRTIM_RST2R_TIMEVNT6_Msk = 0x20000
HRTIM_RST2R_TIMEVNT6 = 0x20000
HRTIM_RST2R_TIMEVNT7_Pos = 0x12
HRTIM_RST2R_TIMEVNT7_Msk = 0x40000
HRTIM_RST2R_TIMEVNT7 = 0x40000
HRTIM_RST2R_TIMEVNT8_Pos = 0x13
HRTIM_RST2R_TIMEVNT8_Msk = 0x80000
HRTIM_RST2R_TIMEVNT8 = 0x80000
HRTIM_RST2R_TIMEVNT9_Pos = 0x14
HRTIM_RST2R_TIMEVNT9_Msk = 0x100000
HRTIM_RST2R_TIMEVNT9 = 0x100000
HRTIM_RST2R_EXTVNT1_Pos = 0x15
HRTIM_RST2R_EXTVNT1_Msk = 0x200000
HRTIM_RST2R_EXTVNT1 = 0x200000
HRTIM_RST2R_EXTVNT2_Pos = 0x16
HRTIM_RST2R_EXTVNT2_Msk = 0x400000
HRTIM_RST2R_EXTVNT2 = 0x400000
HRTIM_RST2R_EXTVNT3_Pos = 0x17
HRTIM_RST2R_EXTVNT3_Msk = 0x800000
HRTIM_RST2R_EXTVNT3 = 0x800000
HRTIM_RST2R_EXTVNT4_Pos = 0x18
HRTIM_RST2R_EXTVNT4_Msk = 0x1000000
HRTIM_RST2R_EXTVNT4 = 0x1000000
HRTIM_RST2R_EXTVNT5_Pos = 0x19
HRTIM_RST2R_EXTVNT5_Msk = 0x2000000
HRTIM_RST2R_EXTVNT5 = 0x2000000
HRTIM_RST2R_EXTVNT6_Pos = 0x1A
HRTIM_RST2R_EXTVNT6_Msk = 0x4000000
HRTIM_RST2R_EXTVNT6 = 0x4000000
HRTIM_RST2R_EXTVNT7_Pos = 0x1B
HRTIM_RST2R_EXTVNT7_Msk = 0x8000000
HRTIM_RST2R_EXTVNT7 = 0x8000000
HRTIM_RST2R_EXTVNT8_Pos = 0x1C
HRTIM_RST2R_EXTVNT8_Msk = 0x10000000
HRTIM_RST2R_EXTVNT8 = 0x10000000
HRTIM_RST2R_EXTVNT9_Pos = 0x1D
HRTIM_RST2R_EXTVNT9_Msk = 0x20000000
HRTIM_RST2R_EXTVNT9 = 0x20000000
HRTIM_RST2R_EXTVNT10_Pos = 0x1E
HRTIM_RST2R_EXTVNT10_Msk = 0x40000000
HRTIM_RST2R_EXTVNT10 = 0x40000000
HRTIM_RST2R_UPDATE_Pos = 0x1F
HRTIM_RST2R_UPDATE_Msk = 0x80000000
HRTIM_RST2R_UPDATE = 0x80000000
HRTIM_EEFR1_EE1LTCH_Pos = 0x0
HRTIM_EEFR1_EE1LTCH_Msk = 0x1
HRTIM_EEFR1_EE1LTCH = 0x1
HRTIM_EEFR1_EE1FLTR_Pos = 0x1
HRTIM_EEFR1_EE1FLTR_Msk = 0x1E
HRTIM_EEFR1_EE1FLTR = 0x1E
HRTIM_EEFR1_EE1FLTR_0 = 0x2
HRTIM_EEFR1_EE1FLTR_1 = 0x4
HRTIM_EEFR1_EE1FLTR_2 = 0x8
HRTIM_EEFR1_EE1FLTR_3 = 0x10
HRTIM_EEFR1_EE2LTCH_Pos = 0x6
HRTIM_EEFR1_EE2LTCH_Msk = 0x40
HRTIM_EEFR1_EE2LTCH = 0x40
HRTIM_EEFR1_EE2FLTR_Pos = 0x7
HRTIM_EEFR1_EE2FLTR_Msk = 0x780
HRTIM_EEFR1_EE2FLTR = 0x780
HRTIM_EEFR1_EE2FLTR_0 = 0x80
HRTIM_EEFR1_EE2FLTR_1 = 0x100
HRTIM_EEFR1_EE2FLTR_2 = 0x200
HRTIM_EEFR1_EE2FLTR_3 = 0x400
HRTIM_EEFR1_EE3LTCH_Pos = 0xC
HRTIM_EEFR1_EE3LTCH_Msk = 0x1000
HRTIM_EEFR1_EE3LTCH = 0x1000
HRTIM_EEFR1_EE3FLTR_Pos = 0xD
HRTIM_EEFR1_EE3FLTR_Msk = 0x1E000
HRTIM_EEFR1_EE3FLTR = 0x1E000
HRTIM_EEFR1_EE3FLTR_0 = 0x2000
HRTIM_EEFR1_EE3FLTR_1 = 0x4000
HRTIM_EEFR1_EE3FLTR_2 = 0x8000
HRTIM_EEFR1_EE3FLTR_3 = 0x10000
HRTIM_EEFR1_EE4LTCH_Pos = 0x12
HRTIM_EEFR1_EE4LTCH_Msk = 0x40000
HRTIM_EEFR1_EE4LTCH = 0x40000
HRTIM_EEFR1_EE4FLTR_Pos = 0x13
HRTIM_EEFR1_EE4FLTR_Msk = 0x780000
HRTIM_EEFR1_EE4FLTR = 0x780000
HRTIM_EEFR1_EE4FLTR_0 = 0x80000
HRTIM_EEFR1_EE4FLTR_1 = 0x100000
HRTIM_EEFR1_EE4FLTR_2 = 0x200000
HRTIM_EEFR1_EE4FLTR_3 = 0x400000
HRTIM_EEFR1_EE5LTCH_Pos = 0x18
HRTIM_EEFR1_EE5LTCH_Msk = 0x1000000
HRTIM_EEFR1_EE5LTCH = 0x1000000
HRTIM_EEFR1_EE5FLTR_Pos = 0x19
HRTIM_EEFR1_EE5FLTR_Msk = 0x1E000000
HRTIM_EEFR1_EE5FLTR = 0x1E000000
HRTIM_EEFR1_EE5FLTR_0 = 0x2000000
HRTIM_EEFR1_EE5FLTR_1 = 0x4000000
HRTIM_EEFR1_EE5FLTR_2 = 0x8000000
HRTIM_EEFR1_EE5FLTR_3 = 0x10000000
HRTIM_EEFR2_EE6LTCH_Pos = 0x0
HRTIM_EEFR2_EE6LTCH_Msk = 0x1
HRTIM_EEFR2_EE6LTCH = 0x1
HRTIM_EEFR2_EE6FLTR_Pos = 0x1
HRTIM_EEFR2_EE6FLTR_Msk = 0x1E
HRTIM_EEFR2_EE6FLTR = 0x1E
HRTIM_EEFR2_EE6FLTR_0 = 0x2
HRTIM_EEFR2_EE6FLTR_1 = 0x4
HRTIM_EEFR2_EE6FLTR_2 = 0x8
HRTIM_EEFR2_EE6FLTR_3 = 0x10
HRTIM_EEFR2_EE7LTCH_Pos = 0x6
HRTIM_EEFR2_EE7LTCH_Msk = 0x40
HRTIM_EEFR2_EE7LTCH = 0x40
HRTIM_EEFR2_EE7FLTR_Pos = 0x7
HRTIM_EEFR2_EE7FLTR_Msk = 0x780
HRTIM_EEFR2_EE7FLTR = 0x780
HRTIM_EEFR2_EE7FLTR_0 = 0x80
HRTIM_EEFR2_EE7FLTR_1 = 0x100
HRTIM_EEFR2_EE7FLTR_2 = 0x200
HRTIM_EEFR2_EE7FLTR_3 = 0x400
HRTIM_EEFR2_EE8LTCH_Pos = 0xC
HRTIM_EEFR2_EE8LTCH_Msk = 0x1000
HRTIM_EEFR2_EE8LTCH = 0x1000
HRTIM_EEFR2_EE8FLTR_Pos = 0xD
HRTIM_EEFR2_EE8FLTR_Msk = 0x1E000
HRTIM_EEFR2_EE8FLTR = 0x1E000
HRTIM_EEFR2_EE8FLTR_0 = 0x2000
HRTIM_EEFR2_EE8FLTR_1 = 0x4000
HRTIM_EEFR2_EE8FLTR_2 = 0x8000
HRTIM_EEFR2_EE8FLTR_3 = 0x10000
HRTIM_EEFR2_EE9LTCH_Pos = 0x12
HRTIM_EEFR2_EE9LTCH_Msk = 0x40000
HRTIM_EEFR2_EE9LTCH = 0x40000
HRTIM_EEFR2_EE9FLTR_Pos = 0x13
HRTIM_EEFR2_EE9FLTR_Msk = 0x780000
HRTIM_EEFR2_EE9FLTR = 0x780000
HRTIM_EEFR2_EE9FLTR_0 = 0x80000
HRTIM_EEFR2_EE9FLTR_1 = 0x100000
HRTIM_EEFR2_EE9FLTR_2 = 0x200000
HRTIM_EEFR2_EE9FLTR_3 = 0x400000
HRTIM_EEFR2_EE10LTCH_Pos = 0x18
HRTIM_EEFR2_EE10LTCH_Msk = 0x1000000
HRTIM_EEFR2_EE10LTCH = 0x1000000
HRTIM_EEFR2_EE10FLTR_Pos = 0x19
HRTIM_EEFR2_EE10FLTR_Msk = 0x1E000000
HRTIM_EEFR2_EE10FLTR = 0x1E000000
HRTIM_EEFR2_EE10FLTR_0 = 0x2000000
HRTIM_EEFR2_EE10FLTR_1 = 0x4000000
HRTIM_EEFR2_EE10FLTR_2 = 0x8000000
HRTIM_EEFR2_EE10FLTR_3 = 0x10000000
HRTIM_RSTR_UPDATE_Pos = 0x1
HRTIM_RSTR_UPDATE_Msk = 0x2
HRTIM_RSTR_UPDATE = 0x2
HRTIM_RSTR_CMP2_Pos = 0x2
HRTIM_RSTR_CMP2_Msk = 0x4
HRTIM_RSTR_CMP2 = 0x4
HRTIM_RSTR_CMP4_Pos = 0x3
HRTIM_RSTR_CMP4_Msk = 0x8
HRTIM_RSTR_CMP4 = 0x8
HRTIM_RSTR_MSTPER_Pos = 0x4
HRTIM_RSTR_MSTPER_Msk = 0x10
HRTIM_RSTR_MSTPER = 0x10
HRTIM_RSTR_MSTCMP1_Pos = 0x5
HRTIM_RSTR_MSTCMP1_Msk = 0x20
HRTIM_RSTR_MSTCMP1 = 0x20
HRTIM_RSTR_MSTCMP2_Pos = 0x6
HRTIM_RSTR_MSTCMP2_Msk = 0x40
HRTIM_RSTR_MSTCMP2 = 0x40
HRTIM_RSTR_MSTCMP3_Pos = 0x7
HRTIM_RSTR_MSTCMP3_Msk = 0x80
HRTIM_RSTR_MSTCMP3 = 0x80
HRTIM_RSTR_MSTCMP4_Pos = 0x8
HRTIM_RSTR_MSTCMP4_Msk = 0x100
HRTIM_RSTR_MSTCMP4 = 0x100
HRTIM_RSTR_EXTEVNT1_Pos = 0x9
HRTIM_RSTR_EXTEVNT1_Msk = 0x200
HRTIM_RSTR_EXTEVNT1 = 0x200
HRTIM_RSTR_EXTEVNT2_Pos = 0xA
HRTIM_RSTR_EXTEVNT2_Msk = 0x400
HRTIM_RSTR_EXTEVNT2 = 0x400
HRTIM_RSTR_EXTEVNT3_Pos = 0xB
HRTIM_RSTR_EXTEVNT3_Msk = 0x800
HRTIM_RSTR_EXTEVNT3 = 0x800
HRTIM_RSTR_EXTEVNT4_Pos = 0xC
HRTIM_RSTR_EXTEVNT4_Msk = 0x1000
HRTIM_RSTR_EXTEVNT4 = 0x1000
HRTIM_RSTR_EXTEVNT5_Pos = 0xD
HRTIM_RSTR_EXTEVNT5_Msk = 0x2000
HRTIM_RSTR_EXTEVNT5 = 0x2000
HRTIM_RSTR_EXTEVNT6_Pos = 0xE
HRTIM_RSTR_EXTEVNT6_Msk = 0x4000
HRTIM_RSTR_EXTEVNT6 = 0x4000
HRTIM_RSTR_EXTEVNT7_Pos = 0xF
HRTIM_RSTR_EXTEVNT7_Msk = 0x8000
HRTIM_RSTR_EXTEVNT7 = 0x8000
HRTIM_RSTR_EXTEVNT8_Pos = 0x10
HRTIM_RSTR_EXTEVNT8_Msk = 0x10000
HRTIM_RSTR_EXTEVNT8 = 0x10000
HRTIM_RSTR_EXTEVNT9_Pos = 0x11
HRTIM_RSTR_EXTEVNT9_Msk = 0x20000
HRTIM_RSTR_EXTEVNT9 = 0x20000
HRTIM_RSTR_EXTEVNT10_Pos = 0x12
HRTIM_RSTR_EXTEVNT10_Msk = 0x40000
HRTIM_RSTR_EXTEVNT10 = 0x40000
HRTIM_RSTR_TIMBCMP1_Pos = 0x13
HRTIM_RSTR_TIMBCMP1_Msk = 0x80000
HRTIM_RSTR_TIMBCMP1 = 0x80000
HRTIM_RSTR_TIMBCMP2_Pos = 0x14
HRTIM_RSTR_TIMBCMP2_Msk = 0x100000
HRTIM_RSTR_TIMBCMP2 = 0x100000
HRTIM_RSTR_TIMBCMP4_Pos = 0x15
HRTIM_RSTR_TIMBCMP4_Msk = 0x200000
HRTIM_RSTR_TIMBCMP4 = 0x200000
HRTIM_RSTR_TIMCCMP1_Pos = 0x16
HRTIM_RSTR_TIMCCMP1_Msk = 0x400000
HRTIM_RSTR_TIMCCMP1 = 0x400000
HRTIM_RSTR_TIMCCMP2_Pos = 0x17
HRTIM_RSTR_TIMCCMP2_Msk = 0x800000
HRTIM_RSTR_TIMCCMP2 = 0x800000
HRTIM_RSTR_TIMCCMP4_Pos = 0x18
HRTIM_RSTR_TIMCCMP4_Msk = 0x1000000
HRTIM_RSTR_TIMCCMP4 = 0x1000000
HRTIM_RSTR_TIMDCMP1_Pos = 0x19
HRTIM_RSTR_TIMDCMP1_Msk = 0x2000000
HRTIM_RSTR_TIMDCMP1 = 0x2000000
HRTIM_RSTR_TIMDCMP2_Pos = 0x1A
HRTIM_RSTR_TIMDCMP2_Msk = 0x4000000
HRTIM_RSTR_TIMDCMP2 = 0x4000000
HRTIM_RSTR_TIMDCMP4_Pos = 0x1B
HRTIM_RSTR_TIMDCMP4_Msk = 0x8000000
HRTIM_RSTR_TIMDCMP4 = 0x8000000
HRTIM_RSTR_TIMECMP1_Pos = 0x1C
HRTIM_RSTR_TIMECMP1_Msk = 0x10000000
HRTIM_RSTR_TIMECMP1 = 0x10000000
HRTIM_RSTR_TIMECMP2_Pos = 0x1D
HRTIM_RSTR_TIMECMP2_Msk = 0x20000000
HRTIM_RSTR_TIMECMP2 = 0x20000000
HRTIM_RSTR_TIMECMP4_Pos = 0x1E
HRTIM_RSTR_TIMECMP4_Msk = 0x40000000
HRTIM_RSTR_TIMECMP4 = 0x40000000
HRTIM_CHPR_CARFRQ_Pos = 0x0
HRTIM_CHPR_CARFRQ_Msk = 0xF
HRTIM_CHPR_CARFRQ = 0xF
HRTIM_CHPR_CARFRQ_0 = 0x1
HRTIM_CHPR_CARFRQ_1 = 0x2
HRTIM_CHPR_CARFRQ_2 = 0x4
HRTIM_CHPR_CARFRQ_3 = 0x8
HRTIM_CHPR_CARDTY_Pos = 0x4
HRTIM_CHPR_CARDTY_Msk = 0x70
HRTIM_CHPR_CARDTY = 0x70
HRTIM_CHPR_CARDTY_0 = 0x10
HRTIM_CHPR_CARDTY_1 = 0x20
HRTIM_CHPR_CARDTY_2 = 0x40
HRTIM_CHPR_STRPW_Pos = 0x7
HRTIM_CHPR_STRPW_Msk = 0x780
HRTIM_CHPR_STRPW = 0x780
HRTIM_CHPR_STRPW_0 = 0x80
HRTIM_CHPR_STRPW_1 = 0x100
HRTIM_CHPR_STRPW_2 = 0x200
HRTIM_CHPR_STRPW_3 = 0x400
HRTIM_CPT1CR_SWCPT_Pos = 0x0
HRTIM_CPT1CR_SWCPT_Msk = 0x1
HRTIM_CPT1CR_SWCPT = 0x1
HRTIM_CPT1CR_UPDCPT_Pos = 0x1
HRTIM_CPT1CR_UPDCPT_Msk = 0x2
HRTIM_CPT1CR_UPDCPT = 0x2
HRTIM_CPT1CR_EXEV1CPT_Pos = 0x2
HRTIM_CPT1CR_EXEV1CPT_Msk = 0x4
HRTIM_CPT1CR_EXEV1CPT = 0x4
HRTIM_CPT1CR_EXEV2CPT_Pos = 0x3
HRTIM_CPT1CR_EXEV2CPT_Msk = 0x8
HRTIM_CPT1CR_EXEV2CPT = 0x8
HRTIM_CPT1CR_EXEV3CPT_Pos = 0x4
HRTIM_CPT1CR_EXEV3CPT_Msk = 0x10
HRTIM_CPT1CR_EXEV3CPT = 0x10
HRTIM_CPT1CR_EXEV4CPT_Pos = 0x5
HRTIM_CPT1CR_EXEV4CPT_Msk = 0x20
HRTIM_CPT1CR_EXEV4CPT = 0x20
HRTIM_CPT1CR_EXEV5CPT_Pos = 0x6
HRTIM_CPT1CR_EXEV5CPT_Msk = 0x40
HRTIM_CPT1CR_EXEV5CPT = 0x40
HRTIM_CPT1CR_EXEV6CPT_Pos = 0x7
HRTIM_CPT1CR_EXEV6CPT_Msk = 0x80
HRTIM_CPT1CR_EXEV6CPT = 0x80
HRTIM_CPT1CR_EXEV7CPT_Pos = 0x8
HRTIM_CPT1CR_EXEV7CPT_Msk = 0x100
HRTIM_CPT1CR_EXEV7CPT = 0x100
HRTIM_CPT1CR_EXEV8CPT_Pos = 0x9
HRTIM_CPT1CR_EXEV8CPT_Msk = 0x200
HRTIM_CPT1CR_EXEV8CPT = 0x200
HRTIM_CPT1CR_EXEV9CPT_Pos = 0xA
HRTIM_CPT1CR_EXEV9CPT_Msk = 0x400
HRTIM_CPT1CR_EXEV9CPT = 0x400
HRTIM_CPT1CR_EXEV10CPT_Pos = 0xB
HRTIM_CPT1CR_EXEV10CPT_Msk = 0x800
HRTIM_CPT1CR_EXEV10CPT = 0x800
HRTIM_CPT1CR_TA1SET_Pos = 0xC
HRTIM_CPT1CR_TA1SET_Msk = 0x1000
HRTIM_CPT1CR_TA1SET = 0x1000
HRTIM_CPT1CR_TA1RST_Pos = 0xD
HRTIM_CPT1CR_TA1RST_Msk = 0x2000
HRTIM_CPT1CR_TA1RST = 0x2000
HRTIM_CPT1CR_TIMACMP1_Pos = 0xE
HRTIM_CPT1CR_TIMACMP1_Msk = 0x4000
HRTIM_CPT1CR_TIMACMP1 = 0x4000
HRTIM_CPT1CR_TIMACMP2_Pos = 0xF
HRTIM_CPT1CR_TIMACMP2_Msk = 0x8000
HRTIM_CPT1CR_TIMACMP2 = 0x8000
HRTIM_CPT1CR_TB1SET_Pos = 0x10
HRTIM_CPT1CR_TB1SET_Msk = 0x10000
HRTIM_CPT1CR_TB1SET = 0x10000
HRTIM_CPT1CR_TB1RST_Pos = 0x11
HRTIM_CPT1CR_TB1RST_Msk = 0x20000
HRTIM_CPT1CR_TB1RST = 0x20000
HRTIM_CPT1CR_TIMBCMP1_Pos = 0x12
HRTIM_CPT1CR_TIMBCMP1_Msk = 0x40000
HRTIM_CPT1CR_TIMBCMP1 = 0x40000
HRTIM_CPT1CR_TIMBCMP2_Pos = 0x13
HRTIM_CPT1CR_TIMBCMP2_Msk = 0x80000
HRTIM_CPT1CR_TIMBCMP2 = 0x80000
HRTIM_CPT1CR_TC1SET_Pos = 0x14
HRTIM_CPT1CR_TC1SET_Msk = 0x100000
HRTIM_CPT1CR_TC1SET = 0x100000
HRTIM_CPT1CR_TC1RST_Pos = 0x15
HRTIM_CPT1CR_TC1RST_Msk = 0x200000
HRTIM_CPT1CR_TC1RST = 0x200000
HRTIM_CPT1CR_TIMCCMP1_Pos = 0x16
HRTIM_CPT1CR_TIMCCMP1_Msk = 0x400000
HRTIM_CPT1CR_TIMCCMP1 = 0x400000
HRTIM_CPT1CR_TIMCCMP2_Pos = 0x17
HRTIM_CPT1CR_TIMCCMP2_Msk = 0x800000
HRTIM_CPT1CR_TIMCCMP2 = 0x800000
HRTIM_CPT1CR_TD1SET_Pos = 0x18
HRTIM_CPT1CR_TD1SET_Msk = 0x1000000
HRTIM_CPT1CR_TD1SET = 0x1000000
HRTIM_CPT1CR_TD1RST_Pos = 0x19
HRTIM_CPT1CR_TD1RST_Msk = 0x2000000
HRTIM_CPT1CR_TD1RST = 0x2000000
HRTIM_CPT1CR_TIMDCMP1_Pos = 0x1A
HRTIM_CPT1CR_TIMDCMP1_Msk = 0x4000000
HRTIM_CPT1CR_TIMDCMP1 = 0x4000000
HRTIM_CPT1CR_TIMDCMP2_Pos = 0x1B
HRTIM_CPT1CR_TIMDCMP2_Msk = 0x8000000
HRTIM_CPT1CR_TIMDCMP2 = 0x8000000
HRTIM_CPT1CR_TE1SET_Pos = 0x1C
HRTIM_CPT1CR_TE1SET_Msk = 0x10000000
HRTIM_CPT1CR_TE1SET = 0x10000000
HRTIM_CPT1CR_TE1RST_Pos = 0x1D
HRTIM_CPT1CR_TE1RST_Msk = 0x20000000
HRTIM_CPT1CR_TE1RST = 0x20000000
HRTIM_CPT1CR_TIMECMP1_Pos = 0x1E
HRTIM_CPT1CR_TIMECMP1_Msk = 0x40000000
HRTIM_CPT1CR_TIMECMP1 = 0x40000000
HRTIM_CPT1CR_TIMECMP2_Pos = 0x1F
HRTIM_CPT1CR_TIMECMP2_Msk = 0x80000000
HRTIM_CPT1CR_TIMECMP2 = 0x80000000
HRTIM_CPT2CR_SWCPT_Pos = 0x0
HRTIM_CPT2CR_SWCPT_Msk = 0x1
HRTIM_CPT2CR_SWCPT = 0x1
HRTIM_CPT2CR_UPDCPT_Pos = 0x1
HRTIM_CPT2CR_UPDCPT_Msk = 0x2
HRTIM_CPT2CR_UPDCPT = 0x2
HRTIM_CPT2CR_EXEV1CPT_Pos = 0x2
HRTIM_CPT2CR_EXEV1CPT_Msk = 0x4
HRTIM_CPT2CR_EXEV1CPT = 0x4
HRTIM_CPT2CR_EXEV2CPT_Pos = 0x3
HRTIM_CPT2CR_EXEV2CPT_Msk = 0x8
HRTIM_CPT2CR_EXEV2CPT = 0x8
HRTIM_CPT2CR_EXEV3CPT_Pos = 0x4
HRTIM_CPT2CR_EXEV3CPT_Msk = 0x10
HRTIM_CPT2CR_EXEV3CPT = 0x10
HRTIM_CPT2CR_EXEV4CPT_Pos = 0x5
HRTIM_CPT2CR_EXEV4CPT_Msk = 0x20
HRTIM_CPT2CR_EXEV4CPT = 0x20
HRTIM_CPT2CR_EXEV5CPT_Pos = 0x6
HRTIM_CPT2CR_EXEV5CPT_Msk = 0x40
HRTIM_CPT2CR_EXEV5CPT = 0x40
HRTIM_CPT2CR_EXEV6CPT_Pos = 0x7
HRTIM_CPT2CR_EXEV6CPT_Msk = 0x80
HRTIM_CPT2CR_EXEV6CPT = 0x80
HRTIM_CPT2CR_EXEV7CPT_Pos = 0x8
HRTIM_CPT2CR_EXEV7CPT_Msk = 0x100
HRTIM_CPT2CR_EXEV7CPT = 0x100
HRTIM_CPT2CR_EXEV8CPT_Pos = 0x9
HRTIM_CPT2CR_EXEV8CPT_Msk = 0x200
HRTIM_CPT2CR_EXEV8CPT = 0x200
HRTIM_CPT2CR_EXEV9CPT_Pos = 0xA
HRTIM_CPT2CR_EXEV9CPT_Msk = 0x400
HRTIM_CPT2CR_EXEV9CPT = 0x400
HRTIM_CPT2CR_EXEV10CPT_Pos = 0xB
HRTIM_CPT2CR_EXEV10CPT_Msk = 0x800
HRTIM_CPT2CR_EXEV10CPT = 0x800
HRTIM_CPT2CR_TA1SET_Pos = 0xC
HRTIM_CPT2CR_TA1SET_Msk = 0x1000
HRTIM_CPT2CR_TA1SET = 0x1000
HRTIM_CPT2CR_TA1RST_Pos = 0xD
HRTIM_CPT2CR_TA1RST_Msk = 0x2000
HRTIM_CPT2CR_TA1RST = 0x2000
HRTIM_CPT2CR_TIMACMP1_Pos = 0xE
HRTIM_CPT2CR_TIMACMP1_Msk = 0x4000
HRTIM_CPT2CR_TIMACMP1 = 0x4000
HRTIM_CPT2CR_TIMACMP2_Pos = 0xF
HRTIM_CPT2CR_TIMACMP2_Msk = 0x8000
HRTIM_CPT2CR_TIMACMP2 = 0x8000
HRTIM_CPT2CR_TB1SET_Pos = 0x10
HRTIM_CPT2CR_TB1SET_Msk = 0x10000
HRTIM_CPT2CR_TB1SET = 0x10000
HRTIM_CPT2CR_TB1RST_Pos = 0x11
HRTIM_CPT2CR_TB1RST_Msk = 0x20000
HRTIM_CPT2CR_TB1RST = 0x20000
HRTIM_CPT2CR_TIMBCMP1_Pos = 0x12
HRTIM_CPT2CR_TIMBCMP1_Msk = 0x40000
HRTIM_CPT2CR_TIMBCMP1 = 0x40000
HRTIM_CPT2CR_TIMBCMP2_Pos = 0x13
HRTIM_CPT2CR_TIMBCMP2_Msk = 0x80000
HRTIM_CPT2CR_TIMBCMP2 = 0x80000
HRTIM_CPT2CR_TC1SET_Pos = 0x14
HRTIM_CPT2CR_TC1SET_Msk = 0x100000
HRTIM_CPT2CR_TC1SET = 0x100000
HRTIM_CPT2CR_TC1RST_Pos = 0x15
HRTIM_CPT2CR_TC1RST_Msk = 0x200000
HRTIM_CPT2CR_TC1RST = 0x200000
HRTIM_CPT2CR_TIMCCMP1_Pos = 0x16
HRTIM_CPT2CR_TIMCCMP1_Msk = 0x400000
HRTIM_CPT2CR_TIMCCMP1 = 0x400000
HRTIM_CPT2CR_TIMCCMP2_Pos = 0x17
HRTIM_CPT2CR_TIMCCMP2_Msk = 0x800000
HRTIM_CPT2CR_TIMCCMP2 = 0x800000
HRTIM_CPT2CR_TD1SET_Pos = 0x18
HRTIM_CPT2CR_TD1SET_Msk = 0x1000000
HRTIM_CPT2CR_TD1SET = 0x1000000
HRTIM_CPT2CR_TD1RST_Pos = 0x19
HRTIM_CPT2CR_TD1RST_Msk = 0x2000000
HRTIM_CPT2CR_TD1RST = 0x2000000
HRTIM_CPT2CR_TIMDCMP1_Pos = 0x1A
HRTIM_CPT2CR_TIMDCMP1_Msk = 0x4000000
HRTIM_CPT2CR_TIMDCMP1 = 0x4000000
HRTIM_CPT2CR_TIMDCMP2_Pos = 0x1B
HRTIM_CPT2CR_TIMDCMP2_Msk = 0x8000000
HRTIM_CPT2CR_TIMDCMP2 = 0x8000000
HRTIM_CPT2CR_TE1SET_Pos = 0x1C
HRTIM_CPT2CR_TE1SET_Msk = 0x10000000
HRTIM_CPT2CR_TE1SET = 0x10000000
HRTIM_CPT2CR_TE1RST_Pos = 0x1D
HRTIM_CPT2CR_TE1RST_Msk = 0x20000000
HRTIM_CPT2CR_TE1RST = 0x20000000
HRTIM_CPT2CR_TIMECMP1_Pos = 0x1E
HRTIM_CPT2CR_TIMECMP1_Msk = 0x40000000
HRTIM_CPT2CR_TIMECMP1 = 0x40000000
HRTIM_CPT2CR_TIMECMP2_Pos = 0x1F
HRTIM_CPT2CR_TIMECMP2_Msk = 0x80000000
HRTIM_CPT2CR_TIMECMP2 = 0x80000000
HRTIM_OUTR_POL1_Pos = 0x1
HRTIM_OUTR_POL1_Msk = 0x2
HRTIM_OUTR_POL1 = 0x2
HRTIM_OUTR_IDLM1_Pos = 0x2
HRTIM_OUTR_IDLM1_Msk = 0x4
HRTIM_OUTR_IDLM1 = 0x4
HRTIM_OUTR_IDLES1_Pos = 0x3
HRTIM_OUTR_IDLES1_Msk = 0x8
HRTIM_OUTR_IDLES1 = 0x8
HRTIM_OUTR_FAULT1_Pos = 0x4
HRTIM_OUTR_FAULT1_Msk = 0x30
HRTIM_OUTR_FAULT1 = 0x30
HRTIM_OUTR_FAULT1_0 = 0x10
HRTIM_OUTR_FAULT1_1 = 0x20
HRTIM_OUTR_CHP1_Pos = 0x6
HRTIM_OUTR_CHP1_Msk = 0x40
HRTIM_OUTR_CHP1 = 0x40
HRTIM_OUTR_DIDL1_Pos = 0x7
HRTIM_OUTR_DIDL1_Msk = 0x80
HRTIM_OUTR_DIDL1 = 0x80
HRTIM_OUTR_DTEN_Pos = 0x8
HRTIM_OUTR_DTEN_Msk = 0x100
HRTIM_OUTR_DTEN = 0x100
HRTIM_OUTR_DLYPRTEN_Pos = 0x9
HRTIM_OUTR_DLYPRTEN_Msk = 0x200
HRTIM_OUTR_DLYPRTEN = 0x200
HRTIM_OUTR_DLYPRT_Pos = 0xA
HRTIM_OUTR_DLYPRT_Msk = 0x1C00
HRTIM_OUTR_DLYPRT = 0x1C00
HRTIM_OUTR_DLYPRT_0 = 0x400
HRTIM_OUTR_DLYPRT_1 = 0x800
HRTIM_OUTR_DLYPRT_2 = 0x1000
HRTIM_OUTR_POL2_Pos = 0x11
HRTIM_OUTR_POL2_Msk = 0x20000
HRTIM_OUTR_POL2 = 0x20000
HRTIM_OUTR_IDLM2_Pos = 0x12
HRTIM_OUTR_IDLM2_Msk = 0x40000
HRTIM_OUTR_IDLM2 = 0x40000
HRTIM_OUTR_IDLES2_Pos = 0x13
HRTIM_OUTR_IDLES2_Msk = 0x80000
HRTIM_OUTR_IDLES2 = 0x80000
HRTIM_OUTR_FAULT2_Pos = 0x14
HRTIM_OUTR_FAULT2_Msk = 0x300000
HRTIM_OUTR_FAULT2 = 0x300000
HRTIM_OUTR_FAULT2_0 = 0x100000
HRTIM_OUTR_FAULT2_1 = 0x200000
HRTIM_OUTR_CHP2_Pos = 0x16
HRTIM_OUTR_CHP2_Msk = 0x400000
HRTIM_OUTR_CHP2 = 0x400000
HRTIM_OUTR_DIDL2_Pos = 0x17
HRTIM_OUTR_DIDL2_Msk = 0x800000
HRTIM_OUTR_DIDL2 = 0x800000
HRTIM_FLTR_FLT1EN_Pos = 0x0
HRTIM_FLTR_FLT1EN_Msk = 0x1
HRTIM_FLTR_FLT1EN = 0x1
HRTIM_FLTR_FLT2EN_Pos = 0x1
HRTIM_FLTR_FLT2EN_Msk = 0x2
HRTIM_FLTR_FLT2EN = 0x2
HRTIM_FLTR_FLT3EN_Pos = 0x2
HRTIM_FLTR_FLT3EN_Msk = 0x4
HRTIM_FLTR_FLT3EN = 0x4
HRTIM_FLTR_FLT4EN_Pos = 0x3
HRTIM_FLTR_FLT4EN_Msk = 0x8
HRTIM_FLTR_FLT4EN = 0x8
HRTIM_FLTR_FLT5EN_Pos = 0x4
HRTIM_FLTR_FLT5EN_Msk = 0x10
HRTIM_FLTR_FLT5EN = 0x10
HRTIM_FLTR_FLTLCK_Pos = 0x1F
HRTIM_FLTR_FLTLCK_Msk = 0x80000000
HRTIM_FLTR_FLTLCK = 0x80000000
HRTIM_CR1_MUDIS_Pos = 0x0
HRTIM_CR1_MUDIS_Msk = 0x1
HRTIM_CR1_MUDIS = 0x1
HRTIM_CR1_TAUDIS_Pos = 0x1
HRTIM_CR1_TAUDIS_Msk = 0x2
HRTIM_CR1_TAUDIS = 0x2
HRTIM_CR1_TBUDIS_Pos = 0x2
HRTIM_CR1_TBUDIS_Msk = 0x4
HRTIM_CR1_TBUDIS = 0x4
HRTIM_CR1_TCUDIS_Pos = 0x3
HRTIM_CR1_TCUDIS_Msk = 0x8
HRTIM_CR1_TCUDIS = 0x8
HRTIM_CR1_TDUDIS_Pos = 0x4
HRTIM_CR1_TDUDIS_Msk = 0x10
HRTIM_CR1_TDUDIS = 0x10
HRTIM_CR1_TEUDIS_Pos = 0x5
HRTIM_CR1_TEUDIS_Msk = 0x20
HRTIM_CR1_TEUDIS = 0x20
HRTIM_CR1_ADC1USRC_Pos = 0x10
HRTIM_CR1_ADC1USRC_Msk = 0x70000
HRTIM_CR1_ADC1USRC = 0x70000
HRTIM_CR1_ADC1USRC_0 = 0x10000
HRTIM_CR1_ADC1USRC_1 = 0x20000
HRTIM_CR1_ADC1USRC_2 = 0x40000
HRTIM_CR1_ADC2USRC_Pos = 0x13
HRTIM_CR1_ADC2USRC_Msk = 0x380000
HRTIM_CR1_ADC2USRC = 0x380000
HRTIM_CR1_ADC2USRC_0 = 0x80000
HRTIM_CR1_ADC2USRC_1 = 0x100000
HRTIM_CR1_ADC2USRC_2 = 0x200000
HRTIM_CR1_ADC3USRC_Pos = 0x16
HRTIM_CR1_ADC3USRC_Msk = 0x1C00000
HRTIM_CR1_ADC3USRC = 0x1C00000
HRTIM_CR1_ADC3USRC_0 = 0x400000
HRTIM_CR1_ADC3USRC_1 = 0x800000
HRTIM_CR1_ADC3USRC_2 = 0x1000000
HRTIM_CR1_ADC4USRC_Pos = 0x19
HRTIM_CR1_ADC4USRC_Msk = 0xE000000
HRTIM_CR1_ADC4USRC = 0xE000000
HRTIM_CR1_ADC4USRC_0 = 0x2000000
HRTIM_CR1_ADC4USRC_1 = 0x4000000
HRTIM_CR1_ADC4USRC_2 = 0x0
HRTIM_CR2_MSWU_Pos = 0x0
HRTIM_CR2_MSWU_Msk = 0x1
HRTIM_CR2_MSWU = 0x1
HRTIM_CR2_TASWU_Pos = 0x1
HRTIM_CR2_TASWU_Msk = 0x2
HRTIM_CR2_TASWU = 0x2
HRTIM_CR2_TBSWU_Pos = 0x2
HRTIM_CR2_TBSWU_Msk = 0x4
HRTIM_CR2_TBSWU = 0x4
HRTIM_CR2_TCSWU_Pos = 0x3
HRTIM_CR2_TCSWU_Msk = 0x8
HRTIM_CR2_TCSWU = 0x8
HRTIM_CR2_TDSWU_Pos = 0x4
HRTIM_CR2_TDSWU_Msk = 0x10
HRTIM_CR2_TDSWU = 0x10
HRTIM_CR2_TESWU_Pos = 0x5
HRTIM_CR2_TESWU_Msk = 0x20
HRTIM_CR2_TESWU = 0x20
HRTIM_CR2_MRST_Pos = 0x8
HRTIM_CR2_MRST_Msk = 0x100
HRTIM_CR2_MRST = 0x100
HRTIM_CR2_TARST_Pos = 0x9
HRTIM_CR2_TARST_Msk = 0x200
HRTIM_CR2_TARST = 0x200
HRTIM_CR2_TBRST_Pos = 0xA
HRTIM_CR2_TBRST_Msk = 0x400
HRTIM_CR2_TBRST = 0x400
HRTIM_CR2_TCRST_Pos = 0xB
HRTIM_CR2_TCRST_Msk = 0x800
HRTIM_CR2_TCRST = 0x800
HRTIM_CR2_TDRST_Pos = 0xC
HRTIM_CR2_TDRST_Msk = 0x1000
HRTIM_CR2_TDRST = 0x1000
HRTIM_CR2_TERST_Pos = 0xD
HRTIM_CR2_TERST_Msk = 0x2000
HRTIM_CR2_TERST = 0x2000
HRTIM_ISR_FLT1_Pos = 0x0
HRTIM_ISR_FLT1_Msk = 0x1
HRTIM_ISR_FLT1 = 0x1
HRTIM_ISR_FLT2_Pos = 0x1
HRTIM_ISR_FLT2_Msk = 0x2
HRTIM_ISR_FLT2 = 0x2
HRTIM_ISR_FLT3_Pos = 0x2
HRTIM_ISR_FLT3_Msk = 0x4
HRTIM_ISR_FLT3 = 0x4
HRTIM_ISR_FLT4_Pos = 0x3
HRTIM_ISR_FLT4_Msk = 0x8
HRTIM_ISR_FLT4 = 0x8
HRTIM_ISR_FLT5_Pos = 0x4
HRTIM_ISR_FLT5_Msk = 0x10
HRTIM_ISR_FLT5 = 0x10
HRTIM_ISR_SYSFLT_Pos = 0x5
HRTIM_ISR_SYSFLT_Msk = 0x20
HRTIM_ISR_SYSFLT = 0x20
HRTIM_ISR_BMPER_Pos = 0x11
HRTIM_ISR_BMPER_Msk = 0x20000
HRTIM_ISR_BMPER = 0x20000
HRTIM_ICR_FLT1C_Pos = 0x0
HRTIM_ICR_FLT1C_Msk = 0x1
HRTIM_ICR_FLT1C = 0x1
HRTIM_ICR_FLT2C_Pos = 0x1
HRTIM_ICR_FLT2C_Msk = 0x2
HRTIM_ICR_FLT2C = 0x2
HRTIM_ICR_FLT3C_Pos = 0x2
HRTIM_ICR_FLT3C_Msk = 0x4
HRTIM_ICR_FLT3C = 0x4
HRTIM_ICR_FLT4C_Pos = 0x3
HRTIM_ICR_FLT4C_Msk = 0x8
HRTIM_ICR_FLT4C = 0x8
HRTIM_ICR_FLT5C_Pos = 0x4
HRTIM_ICR_FLT5C_Msk = 0x10
HRTIM_ICR_FLT5C = 0x10
HRTIM_ICR_SYSFLTC_Pos = 0x5
HRTIM_ICR_SYSFLTC_Msk = 0x20
HRTIM_ICR_SYSFLTC = 0x20
HRTIM_ICR_BMPERC_Pos = 0x11
HRTIM_ICR_BMPERC_Msk = 0x20000
HRTIM_ICR_BMPERC = 0x20000
HRTIM_IER_FLT1_Pos = 0x0
HRTIM_IER_FLT1_Msk = 0x1
HRTIM_IER_FLT1 = 0x1
HRTIM_IER_FLT2_Pos = 0x1
HRTIM_IER_FLT2_Msk = 0x2
HRTIM_IER_FLT2 = 0x2
HRTIM_IER_FLT3_Pos = 0x2
HRTIM_IER_FLT3_Msk = 0x4
HRTIM_IER_FLT3 = 0x4
HRTIM_IER_FLT4_Pos = 0x3
HRTIM_IER_FLT4_Msk = 0x8
HRTIM_IER_FLT4 = 0x8
HRTIM_IER_FLT5_Pos = 0x4
HRTIM_IER_FLT5_Msk = 0x10
HRTIM_IER_FLT5 = 0x10
HRTIM_IER_SYSFLT_Pos = 0x5
HRTIM_IER_SYSFLT_Msk = 0x20
HRTIM_IER_SYSFLT = 0x20
HRTIM_IER_BMPER_Pos = 0x11
HRTIM_IER_BMPER_Msk = 0x20000
HRTIM_IER_BMPER = 0x20000
HRTIM_OENR_TA1OEN_Pos = 0x0
HRTIM_OENR_TA1OEN_Msk = 0x1
HRTIM_OENR_TA1OEN = 0x1
HRTIM_OENR_TA2OEN_Pos = 0x1
HRTIM_OENR_TA2OEN_Msk = 0x2
HRTIM_OENR_TA2OEN = 0x2
HRTIM_OENR_TB1OEN_Pos = 0x2
HRTIM_OENR_TB1OEN_Msk = 0x4
HRTIM_OENR_TB1OEN = 0x4
HRTIM_OENR_TB2OEN_Pos = 0x3
HRTIM_OENR_TB2OEN_Msk = 0x8
HRTIM_OENR_TB2OEN = 0x8
HRTIM_OENR_TC1OEN_Pos = 0x4
HRTIM_OENR_TC1OEN_Msk = 0x10
HRTIM_OENR_TC1OEN = 0x10
HRTIM_OENR_TC2OEN_Pos = 0x5
HRTIM_OENR_TC2OEN_Msk = 0x20
HRTIM_OENR_TC2OEN = 0x20
HRTIM_OENR_TD1OEN_Pos = 0x6
HRTIM_OENR_TD1OEN_Msk = 0x40
HRTIM_OENR_TD1OEN = 0x40
HRTIM_OENR_TD2OEN_Pos = 0x7
HRTIM_OENR_TD2OEN_Msk = 0x80
HRTIM_OENR_TD2OEN = 0x80
HRTIM_OENR_TE1OEN_Pos = 0x8
HRTIM_OENR_TE1OEN_Msk = 0x100
HRTIM_OENR_TE1OEN = 0x100
HRTIM_OENR_TE2OEN_Pos = 0x9
HRTIM_OENR_TE2OEN_Msk = 0x200
HRTIM_OENR_TE2OEN = 0x200
HRTIM_ODISR_TA1ODIS_Pos = 0x0
HRTIM_ODISR_TA1ODIS_Msk = 0x1
HRTIM_ODISR_TA1ODIS = 0x1
HRTIM_ODISR_TA2ODIS_Pos = 0x1
HRTIM_ODISR_TA2ODIS_Msk = 0x2
HRTIM_ODISR_TA2ODIS = 0x2
HRTIM_ODISR_TB1ODIS_Pos = 0x2
HRTIM_ODISR_TB1ODIS_Msk = 0x4
HRTIM_ODISR_TB1ODIS = 0x4
HRTIM_ODISR_TB2ODIS_Pos = 0x3
HRTIM_ODISR_TB2ODIS_Msk = 0x8
HRTIM_ODISR_TB2ODIS = 0x8
HRTIM_ODISR_TC1ODIS_Pos = 0x4
HRTIM_ODISR_TC1ODIS_Msk = 0x10
HRTIM_ODISR_TC1ODIS = 0x10
HRTIM_ODISR_TC2ODIS_Pos = 0x5
HRTIM_ODISR_TC2ODIS_Msk = 0x20
HRTIM_ODISR_TC2ODIS = 0x20
HRTIM_ODISR_TD1ODIS_Pos = 0x6
HRTIM_ODISR_TD1ODIS_Msk = 0x40
HRTIM_ODISR_TD1ODIS = 0x40
HRTIM_ODISR_TD2ODIS_Pos = 0x7
HRTIM_ODISR_TD2ODIS_Msk = 0x80
HRTIM_ODISR_TD2ODIS = 0x80
HRTIM_ODISR_TE1ODIS_Pos = 0x8
HRTIM_ODISR_TE1ODIS_Msk = 0x100
HRTIM_ODISR_TE1ODIS = 0x100
HRTIM_ODISR_TE2ODIS_Pos = 0x9
HRTIM_ODISR_TE2ODIS_Msk = 0x200
HRTIM_ODISR_TE2ODIS = 0x200
HRTIM_ODSR_TA1ODS_Pos = 0x0
HRTIM_ODSR_TA1ODS_Msk = 0x1
HRTIM_ODSR_TA1ODS = 0x1
HRTIM_ODSR_TA2ODS_Pos = 0x1
HRTIM_ODSR_TA2ODS_Msk = 0x2
HRTIM_ODSR_TA2ODS = 0x2
HRTIM_ODSR_TB1ODS_Pos = 0x2
HRTIM_ODSR_TB1ODS_Msk = 0x4
HRTIM_ODSR_TB1ODS = 0x4
HRTIM_ODSR_TB2ODS_Pos = 0x3
HRTIM_ODSR_TB2ODS_Msk = 0x8
HRTIM_ODSR_TB2ODS = 0x8
HRTIM_ODSR_TC1ODS_Pos = 0x4
HRTIM_ODSR_TC1ODS_Msk = 0x10
HRTIM_ODSR_TC1ODS = 0x10
HRTIM_ODSR_TC2ODS_Pos = 0x5
HRTIM_ODSR_TC2ODS_Msk = 0x20
HRTIM_ODSR_TC2ODS = 0x20
HRTIM_ODSR_TD1ODS_Pos = 0x6
HRTIM_ODSR_TD1ODS_Msk = 0x40
HRTIM_ODSR_TD1ODS = 0x40
HRTIM_ODSR_TD2ODS_Pos = 0x7
HRTIM_ODSR_TD2ODS_Msk = 0x80
HRTIM_ODSR_TD2ODS = 0x80
HRTIM_ODSR_TE1ODS_Pos = 0x8
HRTIM_ODSR_TE1ODS_Msk = 0x100
HRTIM_ODSR_TE1ODS = 0x100
HRTIM_ODSR_TE2ODS_Pos = 0x9
HRTIM_ODSR_TE2ODS_Msk = 0x200
HRTIM_ODSR_TE2ODS = 0x200
HRTIM_BMCR_BME_Pos = 0x0
HRTIM_BMCR_BME_Msk = 0x1
HRTIM_BMCR_BME = 0x1
HRTIM_BMCR_BMOM_Pos = 0x1
HRTIM_BMCR_BMOM_Msk = 0x2
HRTIM_BMCR_BMOM = 0x2
HRTIM_BMCR_BMCLK_Pos = 0x2
HRTIM_BMCR_BMCLK_Msk = 0x3C
HRTIM_BMCR_BMCLK = 0x3C
HRTIM_BMCR_BMCLK_0 = 0x4
HRTIM_BMCR_BMCLK_1 = 0x8
HRTIM_BMCR_BMCLK_2 = 0x10
HRTIM_BMCR_BMCLK_3 = 0x20
HRTIM_BMCR_BMPRSC_Pos = 0x6
HRTIM_BMCR_BMPRSC_Msk = 0x3C0
HRTIM_BMCR_BMPRSC = 0x3C0
HRTIM_BMCR_BMPRSC_0 = 0x40
HRTIM_BMCR_BMPRSC_1 = 0x80
HRTIM_BMCR_BMPRSC_2 = 0x100
HRTIM_BMCR_BMPRSC_3 = 0x200
HRTIM_BMCR_BMPREN_Pos = 0xA
HRTIM_BMCR_BMPREN_Msk = 0x400
HRTIM_BMCR_BMPREN = 0x400
HRTIM_BMCR_MTBM_Pos = 0x10
HRTIM_BMCR_MTBM_Msk = 0x10000
HRTIM_BMCR_MTBM = 0x10000
HRTIM_BMCR_TABM_Pos = 0x11
HRTIM_BMCR_TABM_Msk = 0x20000
HRTIM_BMCR_TABM = 0x20000
HRTIM_BMCR_TBBM_Pos = 0x12
HRTIM_BMCR_TBBM_Msk = 0x40000
HRTIM_BMCR_TBBM = 0x40000
HRTIM_BMCR_TCBM_Pos = 0x13
HRTIM_BMCR_TCBM_Msk = 0x80000
HRTIM_BMCR_TCBM = 0x80000
HRTIM_BMCR_TDBM_Pos = 0x14
HRTIM_BMCR_TDBM_Msk = 0x100000
HRTIM_BMCR_TDBM = 0x100000
HRTIM_BMCR_TEBM_Pos = 0x15
HRTIM_BMCR_TEBM_Msk = 0x200000
HRTIM_BMCR_TEBM = 0x200000
HRTIM_BMCR_BMSTAT_Pos = 0x1F
HRTIM_BMCR_BMSTAT_Msk = 0x80000000
HRTIM_BMCR_BMSTAT = 0x80000000
HRTIM_BMTRGR_SW_Pos = 0x0
HRTIM_BMTRGR_SW_Msk = 0x1
HRTIM_BMTRGR_SW = 0x1
HRTIM_BMTRGR_MSTRST_Pos = 0x1
HRTIM_BMTRGR_MSTRST_Msk = 0x2
HRTIM_BMTRGR_MSTRST = 0x2
HRTIM_BMTRGR_MSTREP_Pos = 0x2
HRTIM_BMTRGR_MSTREP_Msk = 0x4
HRTIM_BMTRGR_MSTREP = 0x4
HRTIM_BMTRGR_MSTCMP1_Pos = 0x3
HRTIM_BMTRGR_MSTCMP1_Msk = 0x8
HRTIM_BMTRGR_MSTCMP1 = 0x8
HRTIM_BMTRGR_MSTCMP2_Pos = 0x4
HRTIM_BMTRGR_MSTCMP2_Msk = 0x10
HRTIM_BMTRGR_MSTCMP2 = 0x10
HRTIM_BMTRGR_MSTCMP3_Pos = 0x5
HRTIM_BMTRGR_MSTCMP3_Msk = 0x20
HRTIM_BMTRGR_MSTCMP3 = 0x20
HRTIM_BMTRGR_MSTCMP4_Pos = 0x6
HRTIM_BMTRGR_MSTCMP4_Msk = 0x40
HRTIM_BMTRGR_MSTCMP4 = 0x40
HRTIM_BMTRGR_TARST_Pos = 0x7
HRTIM_BMTRGR_TARST_Msk = 0x80
HRTIM_BMTRGR_TARST = 0x80
HRTIM_BMTRGR_TAREP_Pos = 0x8
HRTIM_BMTRGR_TAREP_Msk = 0x100
HRTIM_BMTRGR_TAREP = 0x100
HRTIM_BMTRGR_TACMP1_Pos = 0x9
HRTIM_BMTRGR_TACMP1_Msk = 0x200
HRTIM_BMTRGR_TACMP1 = 0x200
HRTIM_BMTRGR_TACMP2_Pos = 0xA
HRTIM_BMTRGR_TACMP2_Msk = 0x400
HRTIM_BMTRGR_TACMP2 = 0x400
HRTIM_BMTRGR_TBRST_Pos = 0xB
HRTIM_BMTRGR_TBRST_Msk = 0x800
HRTIM_BMTRGR_TBRST = 0x800
HRTIM_BMTRGR_TBREP_Pos = 0xC
HRTIM_BMTRGR_TBREP_Msk = 0x1000
HRTIM_BMTRGR_TBREP = 0x1000
HRTIM_BMTRGR_TBCMP1_Pos = 0xD
HRTIM_BMTRGR_TBCMP1_Msk = 0x2000
HRTIM_BMTRGR_TBCMP1 = 0x2000
HRTIM_BMTRGR_TBCMP2_Pos = 0xE
HRTIM_BMTRGR_TBCMP2_Msk = 0x4000
HRTIM_BMTRGR_TBCMP2 = 0x4000
HRTIM_BMTRGR_TCRST_Pos = 0xF
HRTIM_BMTRGR_TCRST_Msk = 0x8000
HRTIM_BMTRGR_TCRST = 0x8000
HRTIM_BMTRGR_TCREP_Pos = 0x10
HRTIM_BMTRGR_TCREP_Msk = 0x10000
HRTIM_BMTRGR_TCREP = 0x10000
HRTIM_BMTRGR_TCCMP1_Pos = 0x11
HRTIM_BMTRGR_TCCMP1_Msk = 0x20000
HRTIM_BMTRGR_TCCMP1 = 0x20000
HRTIM_BMTRGR_TCCMP2_Pos = 0x12
HRTIM_BMTRGR_TCCMP2_Msk = 0x40000
HRTIM_BMTRGR_TCCMP2 = 0x40000
HRTIM_BMTRGR_TDRST_Pos = 0x13
HRTIM_BMTRGR_TDRST_Msk = 0x80000
HRTIM_BMTRGR_TDRST = 0x80000
HRTIM_BMTRGR_TDREP_Pos = 0x14
HRTIM_BMTRGR_TDREP_Msk = 0x100000
HRTIM_BMTRGR_TDREP = 0x100000
HRTIM_BMTRGR_TDCMP1_Pos = 0x15
HRTIM_BMTRGR_TDCMP1_Msk = 0x200000
HRTIM_BMTRGR_TDCMP1 = 0x200000
HRTIM_BMTRGR_TDCMP2_Pos = 0x16
HRTIM_BMTRGR_TDCMP2_Msk = 0x400000
HRTIM_BMTRGR_TDCMP2 = 0x400000
HRTIM_BMTRGR_TERST_Pos = 0x17
HRTIM_BMTRGR_TERST_Msk = 0x800000
HRTIM_BMTRGR_TERST = 0x800000
HRTIM_BMTRGR_TEREP_Pos = 0x18
HRTIM_BMTRGR_TEREP_Msk = 0x1000000
HRTIM_BMTRGR_TEREP = 0x1000000
HRTIM_BMTRGR_TECMP1_Pos = 0x19
HRTIM_BMTRGR_TECMP1_Msk = 0x2000000
HRTIM_BMTRGR_TECMP1 = 0x2000000
HRTIM_BMTRGR_TECMP2_Pos = 0x1A
HRTIM_BMTRGR_TECMP2_Msk = 0x4000000
HRTIM_BMTRGR_TECMP2 = 0x4000000
HRTIM_BMTRGR_TAEEV7_Pos = 0x1B
HRTIM_BMTRGR_TAEEV7_Msk = 0x8000000
HRTIM_BMTRGR_TAEEV7 = 0x8000000
HRTIM_BMTRGR_TDEEV8_Pos = 0x1C
HRTIM_BMTRGR_TDEEV8_Msk = 0x10000000
HRTIM_BMTRGR_TDEEV8 = 0x10000000
HRTIM_BMTRGR_EEV7_Pos = 0x1D
HRTIM_BMTRGR_EEV7_Msk = 0x20000000
HRTIM_BMTRGR_EEV7 = 0x20000000
HRTIM_BMTRGR_EEV8_Pos = 0x1E
HRTIM_BMTRGR_EEV8_Msk = 0x40000000
HRTIM_BMTRGR_EEV8 = 0x40000000
HRTIM_BMTRGR_OCHPEV_Pos = 0x1F
HRTIM_BMTRGR_OCHPEV_Msk = 0x80000000
HRTIM_BMTRGR_OCHPEV = 0x80000000
HRTIM_BMCMPR_BMCMPR_Pos = 0x0
HRTIM_BMCMPR_BMCMPR_Msk = 0xFFFF
HRTIM_BMCMPR_BMCMPR = 0xFFFF
HRTIM_BMPER_BMPER_Pos = 0x0
HRTIM_BMPER_BMPER_Msk = 0xFFFF
HRTIM_BMPER_BMPER = 0xFFFF
HRTIM_EECR1_EE1SRC_Pos = 0x0
HRTIM_EECR1_EE1SRC_Msk = 0x3
HRTIM_EECR1_EE1SRC = 0x3
HRTIM_EECR1_EE1SRC_0 = 0x1
HRTIM_EECR1_EE1SRC_1 = 0x2
HRTIM_EECR1_EE1POL_Pos = 0x2
HRTIM_EECR1_EE1POL_Msk = 0x4
HRTIM_EECR1_EE1POL = 0x4
HRTIM_EECR1_EE1SNS_Pos = 0x3
HRTIM_EECR1_EE1SNS_Msk = 0x18
HRTIM_EECR1_EE1SNS = 0x18
HRTIM_EECR1_EE1SNS_0 = 0x8
HRTIM_EECR1_EE1SNS_1 = 0x10
HRTIM_EECR1_EE1FAST_Pos = 0x5
HRTIM_EECR1_EE1FAST_Msk = 0x20
HRTIM_EECR1_EE1FAST = 0x20
HRTIM_EECR1_EE2SRC_Pos = 0x6
HRTIM_EECR1_EE2SRC_Msk = 0xC0
HRTIM_EECR1_EE2SRC = 0xC0
HRTIM_EECR1_EE2SRC_0 = 0x40
HRTIM_EECR1_EE2SRC_1 = 0x80
HRTIM_EECR1_EE2POL_Pos = 0x8
HRTIM_EECR1_EE2POL_Msk = 0x100
HRTIM_EECR1_EE2POL = 0x100
HRTIM_EECR1_EE2SNS_Pos = 0x9
HRTIM_EECR1_EE2SNS_Msk = 0x600
HRTIM_EECR1_EE2SNS = 0x600
HRTIM_EECR1_EE2SNS_0 = 0x200
HRTIM_EECR1_EE2SNS_1 = 0x400
HRTIM_EECR1_EE2FAST_Pos = 0xB
HRTIM_EECR1_EE2FAST_Msk = 0x800
HRTIM_EECR1_EE2FAST = 0x800
HRTIM_EECR1_EE3SRC_Pos = 0xC
HRTIM_EECR1_EE3SRC_Msk = 0x3000
HRTIM_EECR1_EE3SRC = 0x3000
HRTIM_EECR1_EE3SRC_0 = 0x1000
HRTIM_EECR1_EE3SRC_1 = 0x2000
HRTIM_EECR1_EE3POL_Pos = 0xE
HRTIM_EECR1_EE3POL_Msk = 0x4000
HRTIM_EECR1_EE3POL = 0x4000
HRTIM_EECR1_EE3SNS_Pos = 0xF
HRTIM_EECR1_EE3SNS_Msk = 0x18000
HRTIM_EECR1_EE3SNS = 0x18000
HRTIM_EECR1_EE3SNS_0 = 0x8000
HRTIM_EECR1_EE3SNS_1 = 0x10000
HRTIM_EECR1_EE3FAST_Pos = 0x11
HRTIM_EECR1_EE3FAST_Msk = 0x20000
HRTIM_EECR1_EE3FAST = 0x20000
HRTIM_EECR1_EE4SRC_Pos = 0x12
HRTIM_EECR1_EE4SRC_Msk = 0xC0000
HRTIM_EECR1_EE4SRC = 0xC0000
HRTIM_EECR1_EE4SRC_0 = 0x40000
HRTIM_EECR1_EE4SRC_1 = 0x80000
HRTIM_EECR1_EE4POL_Pos = 0x14
HRTIM_EECR1_EE4POL_Msk = 0x100000
HRTIM_EECR1_EE4POL = 0x100000
HRTIM_EECR1_EE4SNS_Pos = 0x15
HRTIM_EECR1_EE4SNS_Msk = 0x600000
HRTIM_EECR1_EE4SNS = 0x600000
HRTIM_EECR1_EE4SNS_0 = 0x200000
HRTIM_EECR1_EE4SNS_1 = 0x400000
HRTIM_EECR1_EE4FAST_Pos = 0x17
HRTIM_EECR1_EE4FAST_Msk = 0x800000
HRTIM_EECR1_EE4FAST = 0x800000
HRTIM_EECR1_EE5SRC_Pos = 0x18
HRTIM_EECR1_EE5SRC_Msk = 0x3000000
HRTIM_EECR1_EE5SRC = 0x3000000
HRTIM_EECR1_EE5SRC_0 = 0x1000000
HRTIM_EECR1_EE5SRC_1 = 0x2000000
HRTIM_EECR1_EE5POL_Pos = 0x1A
HRTIM_EECR1_EE5POL_Msk = 0x4000000
HRTIM_EECR1_EE5POL = 0x4000000
HRTIM_EECR1_EE5SNS_Pos = 0x1B
HRTIM_EECR1_EE5SNS_Msk = 0x18000000
HRTIM_EECR1_EE5SNS = 0x18000000
HRTIM_EECR1_EE5SNS_0 = 0x8000000
HRTIM_EECR1_EE5SNS_1 = 0x10000000
HRTIM_EECR1_EE5FAST_Pos = 0x1D
HRTIM_EECR1_EE5FAST_Msk = 0x20000000
HRTIM_EECR1_EE5FAST = 0x20000000
HRTIM_EECR2_EE6SRC_Pos = 0x0
HRTIM_EECR2_EE6SRC_Msk = 0x3
HRTIM_EECR2_EE6SRC = 0x3
HRTIM_EECR2_EE6SRC_0 = 0x1
HRTIM_EECR2_EE6SRC_1 = 0x2
HRTIM_EECR2_EE6POL_Pos = 0x2
HRTIM_EECR2_EE6POL_Msk = 0x4
HRTIM_EECR2_EE6POL = 0x4
HRTIM_EECR2_EE6SNS_Pos = 0x3
HRTIM_EECR2_EE6SNS_Msk = 0x18
HRTIM_EECR2_EE6SNS = 0x18
HRTIM_EECR2_EE6SNS_0 = 0x8
HRTIM_EECR2_EE6SNS_1 = 0x10
HRTIM_EECR2_EE7SRC_Pos = 0x6
HRTIM_EECR2_EE7SRC_Msk = 0xC0
HRTIM_EECR2_EE7SRC = 0xC0
HRTIM_EECR2_EE7SRC_0 = 0x40
HRTIM_EECR2_EE7SRC_1 = 0x80
HRTIM_EECR2_EE7POL_Pos = 0x8
HRTIM_EECR2_EE7POL_Msk = 0x100
HRTIM_EECR2_EE7POL = 0x100
HRTIM_EECR2_EE7SNS_Pos = 0x9
HRTIM_EECR2_EE7SNS_Msk = 0x600
HRTIM_EECR2_EE7SNS = 0x600
HRTIM_EECR2_EE7SNS_0 = 0x200
HRTIM_EECR2_EE7SNS_1 = 0x400
HRTIM_EECR2_EE8SRC_Pos = 0xC
HRTIM_EECR2_EE8SRC_Msk = 0x3000
HRTIM_EECR2_EE8SRC = 0x3000
HRTIM_EECR2_EE8SRC_0 = 0x1000
HRTIM_EECR2_EE8SRC_1 = 0x2000
HRTIM_EECR2_EE8POL_Pos = 0xE
HRTIM_EECR2_EE8POL_Msk = 0x4000
HRTIM_EECR2_EE8POL = 0x4000
HRTIM_EECR2_EE8SNS_Pos = 0xF
HRTIM_EECR2_EE8SNS_Msk = 0x18000
HRTIM_EECR2_EE8SNS = 0x18000
HRTIM_EECR2_EE8SNS_0 = 0x8000
HRTIM_EECR2_EE8SNS_1 = 0x10000
HRTIM_EECR2_EE9SRC_Pos = 0x12
HRTIM_EECR2_EE9SRC_Msk = 0xC0000
HRTIM_EECR2_EE9SRC = 0xC0000
HRTIM_EECR2_EE9SRC_0 = 0x40000
HRTIM_EECR2_EE9SRC_1 = 0x80000
HRTIM_EECR2_EE9POL_Pos = 0x14
HRTIM_EECR2_EE9POL_Msk = 0x100000
HRTIM_EECR2_EE9POL = 0x100000
HRTIM_EECR2_EE9SNS_Pos = 0x15
HRTIM_EECR2_EE9SNS_Msk = 0x600000
HRTIM_EECR2_EE9SNS = 0x600000
HRTIM_EECR2_EE9SNS_0 = 0x200000
HRTIM_EECR2_EE9SNS_1 = 0x400000
HRTIM_EECR2_EE10SRC_Pos = 0x18
HRTIM_EECR2_EE10SRC_Msk = 0x3000000
HRTIM_EECR2_EE10SRC = 0x3000000
HRTIM_EECR2_EE10SRC_0 = 0x1000000
HRTIM_EECR2_EE10SRC_1 = 0x2000000
HRTIM_EECR2_EE10POL_Pos = 0x1A
HRTIM_EECR2_EE10POL_Msk = 0x4000000
HRTIM_EECR2_EE10POL = 0x4000000
HRTIM_EECR2_EE10SNS_Pos = 0x1B
HRTIM_EECR2_EE10SNS_Msk = 0x18000000
HRTIM_EECR2_EE10SNS = 0x18000000
HRTIM_EECR2_EE10SNS_0 = 0x8000000
HRTIM_EECR2_EE10SNS_1 = 0x10000000
HRTIM_EECR3_EE6F_Pos = 0x0
HRTIM_EECR3_EE6F_Msk = 0xF
HRTIM_EECR3_EE6F = 0xF
HRTIM_EECR3_EE6F_0 = 0x1
HRTIM_EECR3_EE6F_1 = 0x2
HRTIM_EECR3_EE6F_2 = 0x4
HRTIM_EECR3_EE6F_3 = 0x8
HRTIM_EECR3_EE7F_Pos = 0x6
HRTIM_EECR3_EE7F_Msk = 0x3C0
HRTIM_EECR3_EE7F = 0x3C0
HRTIM_EECR3_EE7F_0 = 0x40
HRTIM_EECR3_EE7F_1 = 0x80
HRTIM_EECR3_EE7F_2 = 0x100
HRTIM_EECR3_EE7F_3 = 0x200
HRTIM_EECR3_EE8F_Pos = 0xC
HRTIM_EECR3_EE8F_Msk = 0xF000
HRTIM_EECR3_EE8F = 0xF000
HRTIM_EECR3_EE8F_0 = 0x1000
HRTIM_EECR3_EE8F_1 = 0x2000
HRTIM_EECR3_EE8F_2 = 0x4000
HRTIM_EECR3_EE8F_3 = 0x8000
HRTIM_EECR3_EE9F_Pos = 0x12
HRTIM_EECR3_EE9F_Msk = 0x3C0000
HRTIM_EECR3_EE9F = 0x3C0000
HRTIM_EECR3_EE9F_0 = 0x40000
HRTIM_EECR3_EE9F_1 = 0x80000
HRTIM_EECR3_EE9F_2 = 0x100000
HRTIM_EECR3_EE9F_3 = 0x200000
HRTIM_EECR3_EE10F_Pos = 0x18
HRTIM_EECR3_EE10F_Msk = 0xF000000
HRTIM_EECR3_EE10F = 0xF000000
HRTIM_EECR3_EE10F_0 = 0x1000000
HRTIM_EECR3_EE10F_1 = 0x2000000
HRTIM_EECR3_EE10F_2 = 0x4000000
HRTIM_EECR3_EE10F_3 = 0x8000000
HRTIM_EECR3_EEVSD_Pos = 0x1E
HRTIM_EECR3_EEVSD_Msk = 0xC0000000
HRTIM_EECR3_EEVSD = 0xC0000000
HRTIM_EECR3_EEVSD_0 = 0x40000000
HRTIM_EECR3_EEVSD_1 = 0x80000000
HRTIM_ADC1R_AD1MC1_Pos = 0x0
HRTIM_ADC1R_AD1MC1_Msk = 0x1
HRTIM_ADC1R_AD1MC1 = 0x1
HRTIM_ADC1R_AD1MC2_Pos = 0x1
HRTIM_ADC1R_AD1MC2_Msk = 0x2
HRTIM_ADC1R_AD1MC2 = 0x2
HRTIM_ADC1R_AD1MC3_Pos = 0x2
HRTIM_ADC1R_AD1MC3_Msk = 0x4
HRTIM_ADC1R_AD1MC3 = 0x4
HRTIM_ADC1R_AD1MC4_Pos = 0x3
HRTIM_ADC1R_AD1MC4_Msk = 0x8
HRTIM_ADC1R_AD1MC4 = 0x8
HRTIM_ADC1R_AD1MPER_Pos = 0x4
HRTIM_ADC1R_AD1MPER_Msk = 0x10
HRTIM_ADC1R_AD1MPER = 0x10
HRTIM_ADC1R_AD1EEV1_Pos = 0x5
HRTIM_ADC1R_AD1EEV1_Msk = 0x20
HRTIM_ADC1R_AD1EEV1 = 0x20
HRTIM_ADC1R_AD1EEV2_Pos = 0x6
HRTIM_ADC1R_AD1EEV2_Msk = 0x40
HRTIM_ADC1R_AD1EEV2 = 0x40
HRTIM_ADC1R_AD1EEV3_Pos = 0x7
HRTIM_ADC1R_AD1EEV3_Msk = 0x80
HRTIM_ADC1R_AD1EEV3 = 0x80
HRTIM_ADC1R_AD1EEV4_Pos = 0x8
HRTIM_ADC1R_AD1EEV4_Msk = 0x100
HRTIM_ADC1R_AD1EEV4 = 0x100
HRTIM_ADC1R_AD1EEV5_Pos = 0x9
HRTIM_ADC1R_AD1EEV5_Msk = 0x200
HRTIM_ADC1R_AD1EEV5 = 0x200
HRTIM_ADC1R_AD1TAC2_Pos = 0xA
HRTIM_ADC1R_AD1TAC2_Msk = 0x400
HRTIM_ADC1R_AD1TAC2 = 0x400
HRTIM_ADC1R_AD1TAC3_Pos = 0xB
HRTIM_ADC1R_AD1TAC3_Msk = 0x800
HRTIM_ADC1R_AD1TAC3 = 0x800
HRTIM_ADC1R_AD1TAC4_Pos = 0xC
HRTIM_ADC1R_AD1TAC4_Msk = 0x1000
HRTIM_ADC1R_AD1TAC4 = 0x1000
HRTIM_ADC1R_AD1TAPER_Pos = 0xD
HRTIM_ADC1R_AD1TAPER_Msk = 0x2000
HRTIM_ADC1R_AD1TAPER = 0x2000
HRTIM_ADC1R_AD1TARST_Pos = 0xE
HRTIM_ADC1R_AD1TARST_Msk = 0x4000
HRTIM_ADC1R_AD1TARST = 0x4000
HRTIM_ADC1R_AD1TBC2_Pos = 0xF
HRTIM_ADC1R_AD1TBC2_Msk = 0x8000
HRTIM_ADC1R_AD1TBC2 = 0x8000
HRTIM_ADC1R_AD1TBC3_Pos = 0x10
HRTIM_ADC1R_AD1TBC3_Msk = 0x10000
HRTIM_ADC1R_AD1TBC3 = 0x10000
HRTIM_ADC1R_AD1TBC4_Pos = 0x11
HRTIM_ADC1R_AD1TBC4_Msk = 0x20000
HRTIM_ADC1R_AD1TBC4 = 0x20000
HRTIM_ADC1R_AD1TBPER_Pos = 0x12
HRTIM_ADC1R_AD1TBPER_Msk = 0x40000
HRTIM_ADC1R_AD1TBPER = 0x40000
HRTIM_ADC1R_AD1TBRST_Pos = 0x13
HRTIM_ADC1R_AD1TBRST_Msk = 0x80000
HRTIM_ADC1R_AD1TBRST = 0x80000
HRTIM_ADC1R_AD1TCC2_Pos = 0x14
HRTIM_ADC1R_AD1TCC2_Msk = 0x100000
HRTIM_ADC1R_AD1TCC2 = 0x100000
HRTIM_ADC1R_AD1TCC3_Pos = 0x15
HRTIM_ADC1R_AD1TCC3_Msk = 0x200000
HRTIM_ADC1R_AD1TCC3 = 0x200000
HRTIM_ADC1R_AD1TCC4_Pos = 0x16
HRTIM_ADC1R_AD1TCC4_Msk = 0x400000
HRTIM_ADC1R_AD1TCC4 = 0x400000
HRTIM_ADC1R_AD1TCPER_Pos = 0x17
HRTIM_ADC1R_AD1TCPER_Msk = 0x800000
HRTIM_ADC1R_AD1TCPER = 0x800000
HRTIM_ADC1R_AD1TDC2_Pos = 0x18
HRTIM_ADC1R_AD1TDC2_Msk = 0x1000000
HRTIM_ADC1R_AD1TDC2 = 0x1000000
HRTIM_ADC1R_AD1TDC3_Pos = 0x19
HRTIM_ADC1R_AD1TDC3_Msk = 0x2000000
HRTIM_ADC1R_AD1TDC3 = 0x2000000
HRTIM_ADC1R_AD1TDC4_Pos = 0x1A
HRTIM_ADC1R_AD1TDC4_Msk = 0x4000000
HRTIM_ADC1R_AD1TDC4 = 0x4000000
HRTIM_ADC1R_AD1TDPER_Pos = 0x1B
HRTIM_ADC1R_AD1TDPER_Msk = 0x8000000
HRTIM_ADC1R_AD1TDPER = 0x8000000
HRTIM_ADC1R_AD1TEC2_Pos = 0x1C
HRTIM_ADC1R_AD1TEC2_Msk = 0x10000000
HRTIM_ADC1R_AD1TEC2 = 0x10000000
HRTIM_ADC1R_AD1TEC3_Pos = 0x1D
HRTIM_ADC1R_AD1TEC3_Msk = 0x20000000
HRTIM_ADC1R_AD1TEC3 = 0x20000000
HRTIM_ADC1R_AD1TEC4_Pos = 0x1E
HRTIM_ADC1R_AD1TEC4_Msk = 0x40000000
HRTIM_ADC1R_AD1TEC4 = 0x40000000
HRTIM_ADC1R_AD1TEPER_Pos = 0x1F
HRTIM_ADC1R_AD1TEPER_Msk = 0x80000000
HRTIM_ADC1R_AD1TEPER = 0x80000000
HRTIM_ADC2R_AD2MC1_Pos = 0x0
HRTIM_ADC2R_AD2MC1_Msk = 0x1
HRTIM_ADC2R_AD2MC1 = 0x1
HRTIM_ADC2R_AD2MC2_Pos = 0x1
HRTIM_ADC2R_AD2MC2_Msk = 0x2
HRTIM_ADC2R_AD2MC2 = 0x2
HRTIM_ADC2R_AD2MC3_Pos = 0x2
HRTIM_ADC2R_AD2MC3_Msk = 0x4
HRTIM_ADC2R_AD2MC3 = 0x4
HRTIM_ADC2R_AD2MC4_Pos = 0x3
HRTIM_ADC2R_AD2MC4_Msk = 0x8
HRTIM_ADC2R_AD2MC4 = 0x8
HRTIM_ADC2R_AD2MPER_Pos = 0x4
HRTIM_ADC2R_AD2MPER_Msk = 0x10
HRTIM_ADC2R_AD2MPER = 0x10
HRTIM_ADC2R_AD2EEV6_Pos = 0x5
HRTIM_ADC2R_AD2EEV6_Msk = 0x20
HRTIM_ADC2R_AD2EEV6 = 0x20
HRTIM_ADC2R_AD2EEV7_Pos = 0x6
HRTIM_ADC2R_AD2EEV7_Msk = 0x40
HRTIM_ADC2R_AD2EEV7 = 0x40
HRTIM_ADC2R_AD2EEV8_Pos = 0x7
HRTIM_ADC2R_AD2EEV8_Msk = 0x80
HRTIM_ADC2R_AD2EEV8 = 0x80
HRTIM_ADC2R_AD2EEV9_Pos = 0x8
HRTIM_ADC2R_AD2EEV9_Msk = 0x100
HRTIM_ADC2R_AD2EEV9 = 0x100
HRTIM_ADC2R_AD2EEV10_Pos = 0x9
HRTIM_ADC2R_AD2EEV10_Msk = 0x200
HRTIM_ADC2R_AD2EEV10 = 0x200
HRTIM_ADC2R_AD2TAC2_Pos = 0xA
HRTIM_ADC2R_AD2TAC2_Msk = 0x400
HRTIM_ADC2R_AD2TAC2 = 0x400
HRTIM_ADC2R_AD2TAC3_Pos = 0xB
HRTIM_ADC2R_AD2TAC3_Msk = 0x800
HRTIM_ADC2R_AD2TAC3 = 0x800
HRTIM_ADC2R_AD2TAC4_Pos = 0xC
HRTIM_ADC2R_AD2TAC4_Msk = 0x1000
HRTIM_ADC2R_AD2TAC4 = 0x1000
HRTIM_ADC2R_AD2TAPER_Pos = 0xD
HRTIM_ADC2R_AD2TAPER_Msk = 0x2000
HRTIM_ADC2R_AD2TAPER = 0x2000
HRTIM_ADC2R_AD2TBC2_Pos = 0xE
HRTIM_ADC2R_AD2TBC2_Msk = 0x4000
HRTIM_ADC2R_AD2TBC2 = 0x4000
HRTIM_ADC2R_AD2TBC3_Pos = 0xF
HRTIM_ADC2R_AD2TBC3_Msk = 0x8000
HRTIM_ADC2R_AD2TBC3 = 0x8000
HRTIM_ADC2R_AD2TBC4_Pos = 0x10
HRTIM_ADC2R_AD2TBC4_Msk = 0x10000
HRTIM_ADC2R_AD2TBC4 = 0x10000
HRTIM_ADC2R_AD2TBPER_Pos = 0x11
HRTIM_ADC2R_AD2TBPER_Msk = 0x20000
HRTIM_ADC2R_AD2TBPER = 0x20000
HRTIM_ADC2R_AD2TCC2_Pos = 0x12
HRTIM_ADC2R_AD2TCC2_Msk = 0x40000
HRTIM_ADC2R_AD2TCC2 = 0x40000
HRTIM_ADC2R_AD2TCC3_Pos = 0x13
HRTIM_ADC2R_AD2TCC3_Msk = 0x80000
HRTIM_ADC2R_AD2TCC3 = 0x80000
HRTIM_ADC2R_AD2TCC4_Pos = 0x14
HRTIM_ADC2R_AD2TCC4_Msk = 0x100000
HRTIM_ADC2R_AD2TCC4 = 0x100000
HRTIM_ADC2R_AD2TCPER_Pos = 0x15
HRTIM_ADC2R_AD2TCPER_Msk = 0x200000
HRTIM_ADC2R_AD2TCPER = 0x200000
HRTIM_ADC2R_AD2TCRST_Pos = 0x16
HRTIM_ADC2R_AD2TCRST_Msk = 0x400000
HRTIM_ADC2R_AD2TCRST = 0x400000
HRTIM_ADC2R_AD2TDC2_Pos = 0x17
HRTIM_ADC2R_AD2TDC2_Msk = 0x800000
HRTIM_ADC2R_AD2TDC2 = 0x800000
HRTIM_ADC2R_AD2TDC3_Pos = 0x18
HRTIM_ADC2R_AD2TDC3_Msk = 0x1000000
HRTIM_ADC2R_AD2TDC3 = 0x1000000
HRTIM_ADC2R_AD2TDC4_Pos = 0x19
HRTIM_ADC2R_AD2TDC4_Msk = 0x2000000
HRTIM_ADC2R_AD2TDC4 = 0x2000000
HRTIM_ADC2R_AD2TDPER_Pos = 0x1A
HRTIM_ADC2R_AD2TDPER_Msk = 0x4000000
HRTIM_ADC2R_AD2TDPER = 0x4000000
HRTIM_ADC2R_AD2TDRST_Pos = 0x1B
HRTIM_ADC2R_AD2TDRST_Msk = 0x8000000
HRTIM_ADC2R_AD2TDRST = 0x8000000
HRTIM_ADC2R_AD2TEC2_Pos = 0x1C
HRTIM_ADC2R_AD2TEC2_Msk = 0x10000000
HRTIM_ADC2R_AD2TEC2 = 0x10000000
HRTIM_ADC2R_AD2TEC3_Pos = 0x1D
HRTIM_ADC2R_AD2TEC3_Msk = 0x20000000
HRTIM_ADC2R_AD2TEC3 = 0x20000000
HRTIM_ADC2R_AD2TEC4_Pos = 0x1E
HRTIM_ADC2R_AD2TEC4_Msk = 0x40000000
HRTIM_ADC2R_AD2TEC4 = 0x40000000
HRTIM_ADC2R_AD2TERST_Pos = 0x1F
HRTIM_ADC2R_AD2TERST_Msk = 0x80000000
HRTIM_ADC2R_AD2TERST = 0x80000000
HRTIM_ADC3R_AD3MC1_Pos = 0x0
HRTIM_ADC3R_AD3MC1_Msk = 0x1
HRTIM_ADC3R_AD3MC1 = 0x1
HRTIM_ADC3R_AD3MC2_Pos = 0x1
HRTIM_ADC3R_AD3MC2_Msk = 0x2
HRTIM_ADC3R_AD3MC2 = 0x2
HRTIM_ADC3R_AD3MC3_Pos = 0x2
HRTIM_ADC3R_AD3MC3_Msk = 0x4
HRTIM_ADC3R_AD3MC3 = 0x4
HRTIM_ADC3R_AD3MC4_Pos = 0x3
HRTIM_ADC3R_AD3MC4_Msk = 0x8
HRTIM_ADC3R_AD3MC4 = 0x8
HRTIM_ADC3R_AD3MPER_Pos = 0x4
HRTIM_ADC3R_AD3MPER_Msk = 0x10
HRTIM_ADC3R_AD3MPER = 0x10
HRTIM_ADC3R_AD3EEV1_Pos = 0x5
HRTIM_ADC3R_AD3EEV1_Msk = 0x20
HRTIM_ADC3R_AD3EEV1 = 0x20
HRTIM_ADC3R_AD3EEV2_Pos = 0x6
HRTIM_ADC3R_AD3EEV2_Msk = 0x40
HRTIM_ADC3R_AD3EEV2 = 0x40
HRTIM_ADC3R_AD3EEV3_Pos = 0x7
HRTIM_ADC3R_AD3EEV3_Msk = 0x80
HRTIM_ADC3R_AD3EEV3 = 0x80
HRTIM_ADC3R_AD3EEV4_Pos = 0x8
HRTIM_ADC3R_AD3EEV4_Msk = 0x100
HRTIM_ADC3R_AD3EEV4 = 0x100
HRTIM_ADC3R_AD3EEV5_Pos = 0x9
HRTIM_ADC3R_AD3EEV5_Msk = 0x200
HRTIM_ADC3R_AD3EEV5 = 0x200
HRTIM_ADC3R_AD3TAC2_Pos = 0xA
HRTIM_ADC3R_AD3TAC2_Msk = 0x400
HRTIM_ADC3R_AD3TAC2 = 0x400
HRTIM_ADC3R_AD3TAC3_Pos = 0xB
HRTIM_ADC3R_AD3TAC3_Msk = 0x800
HRTIM_ADC3R_AD3TAC3 = 0x800
HRTIM_ADC3R_AD3TAC4_Pos = 0xC
HRTIM_ADC3R_AD3TAC4_Msk = 0x1000
HRTIM_ADC3R_AD3TAC4 = 0x1000
HRTIM_ADC3R_AD3TAPER_Pos = 0xD
HRTIM_ADC3R_AD3TAPER_Msk = 0x2000
HRTIM_ADC3R_AD3TAPER = 0x2000
HRTIM_ADC3R_AD3TARST_Pos = 0xE
HRTIM_ADC3R_AD3TARST_Msk = 0x4000
HRTIM_ADC3R_AD3TARST = 0x4000
HRTIM_ADC3R_AD3TBC2_Pos = 0xF
HRTIM_ADC3R_AD3TBC2_Msk = 0x8000
HRTIM_ADC3R_AD3TBC2 = 0x8000
HRTIM_ADC3R_AD3TBC3_Pos = 0x10
HRTIM_ADC3R_AD3TBC3_Msk = 0x10000
HRTIM_ADC3R_AD3TBC3 = 0x10000
HRTIM_ADC3R_AD3TBC4_Pos = 0x11
HRTIM_ADC3R_AD3TBC4_Msk = 0x20000
HRTIM_ADC3R_AD3TBC4 = 0x20000
HRTIM_ADC3R_AD3TBPER_Pos = 0x12
HRTIM_ADC3R_AD3TBPER_Msk = 0x40000
HRTIM_ADC3R_AD3TBPER = 0x40000
HRTIM_ADC3R_AD3TBRST_Pos = 0x13
HRTIM_ADC3R_AD3TBRST_Msk = 0x80000
HRTIM_ADC3R_AD3TBRST = 0x80000
HRTIM_ADC3R_AD3TCC2_Pos = 0x14
HRTIM_ADC3R_AD3TCC2_Msk = 0x100000
HRTIM_ADC3R_AD3TCC2 = 0x100000
HRTIM_ADC3R_AD3TCC3_Pos = 0x15
HRTIM_ADC3R_AD3TCC3_Msk = 0x200000
HRTIM_ADC3R_AD3TCC3 = 0x200000
HRTIM_ADC3R_AD3TCC4_Pos = 0x16
HRTIM_ADC3R_AD3TCC4_Msk = 0x400000
HRTIM_ADC3R_AD3TCC4 = 0x400000
HRTIM_ADC3R_AD3TCPER_Pos = 0x17
HRTIM_ADC3R_AD3TCPER_Msk = 0x800000
HRTIM_ADC3R_AD3TCPER = 0x800000
HRTIM_ADC3R_AD3TDC2_Pos = 0x18
HRTIM_ADC3R_AD3TDC2_Msk = 0x1000000
HRTIM_ADC3R_AD3TDC2 = 0x1000000
HRTIM_ADC3R_AD3TDC3_Pos = 0x19
HRTIM_ADC3R_AD3TDC3_Msk = 0x2000000
HRTIM_ADC3R_AD3TDC3 = 0x2000000
HRTIM_ADC3R_AD3TDC4_Pos = 0x1A
HRTIM_ADC3R_AD3TDC4_Msk = 0x4000000
HRTIM_ADC3R_AD3TDC4 = 0x4000000
HRTIM_ADC3R_AD3TDPER_Pos = 0x1B
HRTIM_ADC3R_AD3TDPER_Msk = 0x8000000
HRTIM_ADC3R_AD3TDPER = 0x8000000
HRTIM_ADC3R_AD3TEC2_Pos = 0x1C
HRTIM_ADC3R_AD3TEC2_Msk = 0x10000000
HRTIM_ADC3R_AD3TEC2 = 0x10000000
HRTIM_ADC3R_AD3TEC3_Pos = 0x1D
HRTIM_ADC3R_AD3TEC3_Msk = 0x20000000
HRTIM_ADC3R_AD3TEC3 = 0x20000000
HRTIM_ADC3R_AD3TEC4_Pos = 0x1E
HRTIM_ADC3R_AD3TEC4_Msk = 0x40000000
HRTIM_ADC3R_AD3TEC4 = 0x40000000
HRTIM_ADC3R_AD3TEPER_Pos = 0x1F
HRTIM_ADC3R_AD3TEPER_Msk = 0x80000000
HRTIM_ADC3R_AD3TEPER = 0x80000000
HRTIM_ADC4R_AD4MC1_Pos = 0x0
HRTIM_ADC4R_AD4MC1_Msk = 0x1
HRTIM_ADC4R_AD4MC1 = 0x1
HRTIM_ADC4R_AD4MC2_Pos = 0x1
HRTIM_ADC4R_AD4MC2_Msk = 0x2
HRTIM_ADC4R_AD4MC2 = 0x2
HRTIM_ADC4R_AD4MC3_Pos = 0x2
HRTIM_ADC4R_AD4MC3_Msk = 0x4
HRTIM_ADC4R_AD4MC3 = 0x4
HRTIM_ADC4R_AD4MC4_Pos = 0x3
HRTIM_ADC4R_AD4MC4_Msk = 0x8
HRTIM_ADC4R_AD4MC4 = 0x8
HRTIM_ADC4R_AD4MPER_Pos = 0x4
HRTIM_ADC4R_AD4MPER_Msk = 0x10
HRTIM_ADC4R_AD4MPER = 0x10
HRTIM_ADC4R_AD4EEV6_Pos = 0x5
HRTIM_ADC4R_AD4EEV6_Msk = 0x20
HRTIM_ADC4R_AD4EEV6 = 0x20
HRTIM_ADC4R_AD4EEV7_Pos = 0x6
HRTIM_ADC4R_AD4EEV7_Msk = 0x40
HRTIM_ADC4R_AD4EEV7 = 0x40
HRTIM_ADC4R_AD4EEV8_Pos = 0x7
HRTIM_ADC4R_AD4EEV8_Msk = 0x80
HRTIM_ADC4R_AD4EEV8 = 0x80
HRTIM_ADC4R_AD4EEV9_Pos = 0x8
HRTIM_ADC4R_AD4EEV9_Msk = 0x100
HRTIM_ADC4R_AD4EEV9 = 0x100
HRTIM_ADC4R_AD4EEV10_Pos = 0x9
HRTIM_ADC4R_AD4EEV10_Msk = 0x200
HRTIM_ADC4R_AD4EEV10 = 0x200
HRTIM_ADC4R_AD4TAC2_Pos = 0xA
HRTIM_ADC4R_AD4TAC2_Msk = 0x400
HRTIM_ADC4R_AD4TAC2 = 0x400
HRTIM_ADC4R_AD4TAC3_Pos = 0xB
HRTIM_ADC4R_AD4TAC3_Msk = 0x800
HRTIM_ADC4R_AD4TAC3 = 0x800
HRTIM_ADC4R_AD4TAC4_Pos = 0xC
HRTIM_ADC4R_AD4TAC4_Msk = 0x1000
HRTIM_ADC4R_AD4TAC4 = 0x1000
HRTIM_ADC4R_AD4TAPER_Pos = 0xD
HRTIM_ADC4R_AD4TAPER_Msk = 0x2000
HRTIM_ADC4R_AD4TAPER = 0x2000
HRTIM_ADC4R_AD4TBC2_Pos = 0xE
HRTIM_ADC4R_AD4TBC2_Msk = 0x4000
HRTIM_ADC4R_AD4TBC2 = 0x4000
HRTIM_ADC4R_AD4TBC3_Pos = 0xF
HRTIM_ADC4R_AD4TBC3_Msk = 0x8000
HRTIM_ADC4R_AD4TBC3 = 0x8000
HRTIM_ADC4R_AD4TBC4_Pos = 0x10
HRTIM_ADC4R_AD4TBC4_Msk = 0x10000
HRTIM_ADC4R_AD4TBC4 = 0x10000
HRTIM_ADC4R_AD4TBPER_Pos = 0x11
HRTIM_ADC4R_AD4TBPER_Msk = 0x20000
HRTIM_ADC4R_AD4TBPER = 0x20000
HRTIM_ADC4R_AD4TCC2_Pos = 0x12
HRTIM_ADC4R_AD4TCC2_Msk = 0x40000
HRTIM_ADC4R_AD4TCC2 = 0x40000
HRTIM_ADC4R_AD4TCC3_Pos = 0x13
HRTIM_ADC4R_AD4TCC3_Msk = 0x80000
HRTIM_ADC4R_AD4TCC3 = 0x80000
HRTIM_ADC4R_AD4TCC4_Pos = 0x14
HRTIM_ADC4R_AD4TCC4_Msk = 0x100000
HRTIM_ADC4R_AD4TCC4 = 0x100000
HRTIM_ADC4R_AD4TCPER_Pos = 0x15
HRTIM_ADC4R_AD4TCPER_Msk = 0x200000
HRTIM_ADC4R_AD4TCPER = 0x200000
HRTIM_ADC4R_AD4TCRST_Pos = 0x16
HRTIM_ADC4R_AD4TCRST_Msk = 0x400000
HRTIM_ADC4R_AD4TCRST = 0x400000
HRTIM_ADC4R_AD4TDC2_Pos = 0x17
HRTIM_ADC4R_AD4TDC2_Msk = 0x800000
HRTIM_ADC4R_AD4TDC2 = 0x800000
HRTIM_ADC4R_AD4TDC3_Pos = 0x18
HRTIM_ADC4R_AD4TDC3_Msk = 0x1000000
HRTIM_ADC4R_AD4TDC3 = 0x1000000
HRTIM_ADC4R_AD4TDC4_Pos = 0x19
HRTIM_ADC4R_AD4TDC4_Msk = 0x2000000
HRTIM_ADC4R_AD4TDC4 = 0x2000000
HRTIM_ADC4R_AD4TDPER_Pos = 0x1A
HRTIM_ADC4R_AD4TDPER_Msk = 0x4000000
HRTIM_ADC4R_AD4TDPER = 0x4000000
HRTIM_ADC4R_AD4TDRST_Pos = 0x1B
HRTIM_ADC4R_AD4TDRST_Msk = 0x8000000
HRTIM_ADC4R_AD4TDRST = 0x8000000
HRTIM_ADC4R_AD4TEC2_Pos = 0x1C
HRTIM_ADC4R_AD4TEC2_Msk = 0x10000000
HRTIM_ADC4R_AD4TEC2 = 0x10000000
HRTIM_ADC4R_AD4TEC3_Pos = 0x1D
HRTIM_ADC4R_AD4TEC3_Msk = 0x20000000
HRTIM_ADC4R_AD4TEC3 = 0x20000000
HRTIM_ADC4R_AD4TEC4_Pos = 0x1E
HRTIM_ADC4R_AD4TEC4_Msk = 0x40000000
HRTIM_ADC4R_AD4TEC4 = 0x40000000
HRTIM_ADC4R_AD4TERST_Pos = 0x1F
HRTIM_ADC4R_AD4TERST_Msk = 0x80000000
HRTIM_ADC4R_AD4TERST = 0x80000000
HRTIM_FLTINR1_FLT1E_Pos = 0x0
HRTIM_FLTINR1_FLT1E_Msk = 0x1
HRTIM_FLTINR1_FLT1E = 0x1
HRTIM_FLTINR1_FLT1P_Pos = 0x1
HRTIM_FLTINR1_FLT1P_Msk = 0x2
HRTIM_FLTINR1_FLT1P = 0x2
HRTIM_FLTINR1_FLT1SRC_Pos = 0x2
HRTIM_FLTINR1_FLT1SRC_Msk = 0x4
HRTIM_FLTINR1_FLT1SRC = 0x4
HRTIM_FLTINR1_FLT1F_Pos = 0x3
HRTIM_FLTINR1_FLT1F_Msk = 0x78
HRTIM_FLTINR1_FLT1F = 0x78
HRTIM_FLTINR1_FLT1F_0 = 0x8
HRTIM_FLTINR1_FLT1F_1 = 0x10
HRTIM_FLTINR1_FLT1F_2 = 0x20
HRTIM_FLTINR1_FLT1F_3 = 0x40
HRTIM_FLTINR1_FLT1LCK_Pos = 0x7
HRTIM_FLTINR1_FLT1LCK_Msk = 0x80
HRTIM_FLTINR1_FLT1LCK = 0x80
HRTIM_FLTINR1_FLT2E_Pos = 0x8
HRTIM_FLTINR1_FLT2E_Msk = 0x100
HRTIM_FLTINR1_FLT2E = 0x100
HRTIM_FLTINR1_FLT2P_Pos = 0x9
HRTIM_FLTINR1_FLT2P_Msk = 0x200
HRTIM_FLTINR1_FLT2P = 0x200
HRTIM_FLTINR1_FLT2SRC_Pos = 0xA
HRTIM_FLTINR1_FLT2SRC_Msk = 0x400
HRTIM_FLTINR1_FLT2SRC = 0x400
HRTIM_FLTINR1_FLT2F_Pos = 0xB
HRTIM_FLTINR1_FLT2F_Msk = 0x7800
HRTIM_FLTINR1_FLT2F = 0x7800
HRTIM_FLTINR1_FLT2F_0 = 0x800
HRTIM_FLTINR1_FLT2F_1 = 0x1000
HRTIM_FLTINR1_FLT2F_2 = 0x2000
HRTIM_FLTINR1_FLT2F_3 = 0x4000
HRTIM_FLTINR1_FLT2LCK_Pos = 0xF
HRTIM_FLTINR1_FLT2LCK_Msk = 0x8000
HRTIM_FLTINR1_FLT2LCK = 0x8000
HRTIM_FLTINR1_FLT3E_Pos = 0x10
HRTIM_FLTINR1_FLT3E_Msk = 0x10000
HRTIM_FLTINR1_FLT3E = 0x10000
HRTIM_FLTINR1_FLT3P_Pos = 0x11
HRTIM_FLTINR1_FLT3P_Msk = 0x20000
HRTIM_FLTINR1_FLT3P = 0x20000
HRTIM_FLTINR1_FLT3SRC_Pos = 0x12
HRTIM_FLTINR1_FLT3SRC_Msk = 0x40000
HRTIM_FLTINR1_FLT3SRC = 0x40000
HRTIM_FLTINR1_FLT3F_Pos = 0x13
HRTIM_FLTINR1_FLT3F_Msk = 0x780000
HRTIM_FLTINR1_FLT3F = 0x780000
HRTIM_FLTINR1_FLT3F_0 = 0x80000
HRTIM_FLTINR1_FLT3F_1 = 0x100000
HRTIM_FLTINR1_FLT3F_2 = 0x200000
HRTIM_FLTINR1_FLT3F_3 = 0x400000
HRTIM_FLTINR1_FLT3LCK_Pos = 0x17
HRTIM_FLTINR1_FLT3LCK_Msk = 0x800000
HRTIM_FLTINR1_FLT3LCK = 0x800000
HRTIM_FLTINR1_FLT4E_Pos = 0x18
HRTIM_FLTINR1_FLT4E_Msk = 0x1000000
HRTIM_FLTINR1_FLT4E = 0x1000000
HRTIM_FLTINR1_FLT4P_Pos = 0x19
HRTIM_FLTINR1_FLT4P_Msk = 0x2000000
HRTIM_FLTINR1_FLT4P = 0x2000000
HRTIM_FLTINR1_FLT4SRC_Pos = 0x1A
HRTIM_FLTINR1_FLT4SRC_Msk = 0x4000000
HRTIM_FLTINR1_FLT4SRC = 0x4000000
HRTIM_FLTINR1_FLT4F_Pos = 0x1B
HRTIM_FLTINR1_FLT4F_Msk = 0x78000000
HRTIM_FLTINR1_FLT4F = 0x78000000
HRTIM_FLTINR1_FLT4F_0 = 0x8000000
HRTIM_FLTINR1_FLT4F_1 = 0x10000000
HRTIM_FLTINR1_FLT4F_2 = 0x20000000
HRTIM_FLTINR1_FLT4F_3 = 0x40000000
HRTIM_FLTINR1_FLT4LCK_Pos = 0x1F
HRTIM_FLTINR1_FLT4LCK_Msk = 0x80000000
HRTIM_FLTINR1_FLT4LCK = 0x80000000
HRTIM_FLTINR2_FLT5E_Pos = 0x0
HRTIM_FLTINR2_FLT5E_Msk = 0x1
HRTIM_FLTINR2_FLT5E = 0x1
HRTIM_FLTINR2_FLT5P_Pos = 0x1
HRTIM_FLTINR2_FLT5P_Msk = 0x2
HRTIM_FLTINR2_FLT5P = 0x2
HRTIM_FLTINR2_FLT5SRC_Pos = 0x2
HRTIM_FLTINR2_FLT5SRC_Msk = 0x4
HRTIM_FLTINR2_FLT5SRC = 0x4
HRTIM_FLTINR2_FLT5F_Pos = 0x3
HRTIM_FLTINR2_FLT5F_Msk = 0x78
HRTIM_FLTINR2_FLT5F = 0x78
HRTIM_FLTINR2_FLT5F_0 = 0x8
HRTIM_FLTINR2_FLT5F_1 = 0x10
HRTIM_FLTINR2_FLT5F_2 = 0x20
HRTIM_FLTINR2_FLT5F_3 = 0x40
HRTIM_FLTINR2_FLT5LCK_Pos = 0x7
HRTIM_FLTINR2_FLT5LCK_Msk = 0x80
HRTIM_FLTINR2_FLT5LCK = 0x80
HRTIM_FLTINR2_FLTSD_Pos = 0x18
HRTIM_FLTINR2_FLTSD_Msk = 0x3000000
HRTIM_FLTINR2_FLTSD = 0x3000000
HRTIM_FLTINR2_FLTSD_0 = 0x1000000
HRTIM_FLTINR2_FLTSD_1 = 0x2000000
HRTIM_BDMUPR_MCR_Pos = 0x0
HRTIM_BDMUPR_MCR_Msk = 0x1
HRTIM_BDMUPR_MCR = 0x1
HRTIM_BDMUPR_MICR_Pos = 0x1
HRTIM_BDMUPR_MICR_Msk = 0x2
HRTIM_BDMUPR_MICR = 0x2
HRTIM_BDMUPR_MDIER_Pos = 0x2
HRTIM_BDMUPR_MDIER_Msk = 0x4
HRTIM_BDMUPR_MDIER = 0x4
HRTIM_BDMUPR_MCNT_Pos = 0x3
HRTIM_BDMUPR_MCNT_Msk = 0x8
HRTIM_BDMUPR_MCNT = 0x8
HRTIM_BDMUPR_MPER_Pos = 0x4
HRTIM_BDMUPR_MPER_Msk = 0x10
HRTIM_BDMUPR_MPER = 0x10
HRTIM_BDMUPR_MREP_Pos = 0x5
HRTIM_BDMUPR_MREP_Msk = 0x20
HRTIM_BDMUPR_MREP = 0x20
HRTIM_BDMUPR_MCMP1_Pos = 0x6
HRTIM_BDMUPR_MCMP1_Msk = 0x40
HRTIM_BDMUPR_MCMP1 = 0x40
HRTIM_BDMUPR_MCMP2_Pos = 0x7
HRTIM_BDMUPR_MCMP2_Msk = 0x80
HRTIM_BDMUPR_MCMP2 = 0x80
HRTIM_BDMUPR_MCMP3_Pos = 0x8
HRTIM_BDMUPR_MCMP3_Msk = 0x100
HRTIM_BDMUPR_MCMP3 = 0x100
HRTIM_BDMUPR_MCMP4_Pos = 0x9
HRTIM_BDMUPR_MCMP4_Msk = 0x200
HRTIM_BDMUPR_MCMP4 = 0x200
HRTIM_BDTUPR_TIMCR_Pos = 0x0
HRTIM_BDTUPR_TIMCR_Msk = 0x1
HRTIM_BDTUPR_TIMCR = 0x1
HRTIM_BDTUPR_TIMICR_Pos = 0x1
HRTIM_BDTUPR_TIMICR_Msk = 0x2
HRTIM_BDTUPR_TIMICR = 0x2
HRTIM_BDTUPR_TIMDIER_Pos = 0x2
HRTIM_BDTUPR_TIMDIER_Msk = 0x4
HRTIM_BDTUPR_TIMDIER = 0x4
HRTIM_BDTUPR_TIMCNT_Pos = 0x3
HRTIM_BDTUPR_TIMCNT_Msk = 0x8
HRTIM_BDTUPR_TIMCNT = 0x8
HRTIM_BDTUPR_TIMPER_Pos = 0x4
HRTIM_BDTUPR_TIMPER_Msk = 0x10
HRTIM_BDTUPR_TIMPER = 0x10
HRTIM_BDTUPR_TIMREP_Pos = 0x5
HRTIM_BDTUPR_TIMREP_Msk = 0x20
HRTIM_BDTUPR_TIMREP = 0x20
HRTIM_BDTUPR_TIMCMP1_Pos = 0x6
HRTIM_BDTUPR_TIMCMP1_Msk = 0x40
HRTIM_BDTUPR_TIMCMP1 = 0x40
HRTIM_BDTUPR_TIMCMP2_Pos = 0x7
HRTIM_BDTUPR_TIMCMP2_Msk = 0x80
HRTIM_BDTUPR_TIMCMP2 = 0x80
HRTIM_BDTUPR_TIMCMP3_Pos = 0x8
HRTIM_BDTUPR_TIMCMP3_Msk = 0x100
HRTIM_BDTUPR_TIMCMP3 = 0x100
HRTIM_BDTUPR_TIMCMP4_Pos = 0x9
HRTIM_BDTUPR_TIMCMP4_Msk = 0x200
HRTIM_BDTUPR_TIMCMP4 = 0x200
HRTIM_BDTUPR_TIMDTR_Pos = 0xA
HRTIM_BDTUPR_TIMDTR_Msk = 0x400
HRTIM_BDTUPR_TIMDTR = 0x400
HRTIM_BDTUPR_TIMSET1R_Pos = 0xB
HRTIM_BDTUPR_TIMSET1R_Msk = 0x800
HRTIM_BDTUPR_TIMSET1R = 0x800
HRTIM_BDTUPR_TIMRST1R_Pos = 0xC
HRTIM_BDTUPR_TIMRST1R_Msk = 0x1000
HRTIM_BDTUPR_TIMRST1R = 0x1000
HRTIM_BDTUPR_TIMSET2R_Pos = 0xD
HRTIM_BDTUPR_TIMSET2R_Msk = 0x2000
HRTIM_BDTUPR_TIMSET2R = 0x2000
HRTIM_BDTUPR_TIMRST2R_Pos = 0xE
HRTIM_BDTUPR_TIMRST2R_Msk = 0x4000
HRTIM_BDTUPR_TIMRST2R = 0x4000
HRTIM_BDTUPR_TIMEEFR1_Pos = 0xF
HRTIM_BDTUPR_TIMEEFR1_Msk = 0x8000
HRTIM_BDTUPR_TIMEEFR1 = 0x8000
HRTIM_BDTUPR_TIMEEFR2_Pos = 0x10
HRTIM_BDTUPR_TIMEEFR2_Msk = 0x10000
HRTIM_BDTUPR_TIMEEFR2 = 0x10000
HRTIM_BDTUPR_TIMRSTR_Pos = 0x11
HRTIM_BDTUPR_TIMRSTR_Msk = 0x20000
HRTIM_BDTUPR_TIMRSTR = 0x20000
HRTIM_BDTUPR_TIMCHPR_Pos = 0x12
HRTIM_BDTUPR_TIMCHPR_Msk = 0x40000
HRTIM_BDTUPR_TIMCHPR = 0x40000
HRTIM_BDTUPR_TIMOUTR_Pos = 0x13
HRTIM_BDTUPR_TIMOUTR_Msk = 0x80000
HRTIM_BDTUPR_TIMOUTR = 0x80000
HRTIM_BDTUPR_TIMFLTR_Pos = 0x14
HRTIM_BDTUPR_TIMFLTR_Msk = 0x100000
HRTIM_BDTUPR_TIMFLTR = 0x100000
HRTIM_BDMADR_BDMADR_Pos = 0x0
HRTIM_BDMADR_BDMADR_Msk = 0xFFFFFFFF
HRTIM_BDMADR_BDMADR = 0xFFFFFFFF
RAMECC_IER_GECCDEBWIE_Pos = 0x3
RAMECC_IER_GECCDEBWIE_Msk = 0x8
RAMECC_IER_GECCDEBWIE = 0x8
RAMECC_IER_GECCDEIE_Pos = 0x2
RAMECC_IER_GECCDEIE_Msk = 0x4
RAMECC_IER_GECCDEIE = 0x4
RAMECC_IER_GECCSEIE_Pos = 0x1
RAMECC_IER_GECCSEIE_Msk = 0x2
RAMECC_IER_GECCSEIE = 0x2
RAMECC_IER_GIE_Pos = 0x0
RAMECC_IER_GIE_Msk = 0x1
RAMECC_IER_GIE = 0x1
RAMECC_CR_ECCELEN_Pos = 0x5
RAMECC_CR_ECCELEN_Msk = 0x20
RAMECC_CR_ECCELEN = 0x20
RAMECC_CR_ECCDEBWIE_Pos = 0x4
RAMECC_CR_ECCDEBWIE_Msk = 0x10
RAMECC_CR_ECCDEBWIE = 0x10
RAMECC_CR_ECCDEIE_Pos = 0x3
RAMECC_CR_ECCDEIE_Msk = 0x8
RAMECC_CR_ECCDEIE = 0x8
RAMECC_CR_ECCSEIE_Pos = 0x2
RAMECC_CR_ECCSEIE_Msk = 0x4
RAMECC_CR_ECCSEIE = 0x4
RAMECC_SR_DEBWDF_Pos = 0x2
RAMECC_SR_DEBWDF_Msk = 0x4
RAMECC_SR_DEBWDF = 0x4
RAMECC_SR_DEDF_Pos = 0x1
RAMECC_SR_DEDF_Msk = 0x2
RAMECC_SR_DEDF = 0x2
RAMECC_SR_SEDCF_Pos = 0x0
RAMECC_SR_SEDCF_Msk = 0x1
RAMECC_SR_SEDCF = 0x1
RAMECC_FAR_FADD_Pos = 0x0
RAMECC_FAR_FADD_Msk = 0xFFFFFFFF
RAMECC_FAR_FADD = 0xFFFFFFFF
RAMECC_FAR_FDATAL_Pos = 0x0
RAMECC_FAR_FDATAL_Msk = 0xFFFFFFFF
RAMECC_FAR_FDATAL = 0xFFFFFFFF
RAMECC_FAR_FDATAH_Pos = 0x0
RAMECC_FAR_FDATAH_Msk = 0xFFFFFFFF
RAMECC_FAR_FDATAH = 0xFFFFFFFF
RAMECC_FECR_FEC_Pos = 0x0
RAMECC_FECR_FEC_Msk = 0xFFFFFFFF
RAMECC_FECR_FEC = 0xFFFFFFFF
MDIOS_CR_EN_Pos = 0x0
MDIOS_CR_EN_Msk = 0x1
MDIOS_CR_EN = 0x1
MDIOS_CR_WRIE_Pos = 0x1
MDIOS_CR_WRIE_Msk = 0x2
MDIOS_CR_WRIE = 0x2
MDIOS_CR_RDIE_Pos = 0x2
MDIOS_CR_RDIE_Msk = 0x4
MDIOS_CR_RDIE = 0x4
MDIOS_CR_EIE_Pos = 0x3
MDIOS_CR_EIE_Msk = 0x8
MDIOS_CR_EIE = 0x8
MDIOS_CR_DPC_Pos = 0x7
MDIOS_CR_DPC_Msk = 0x80
MDIOS_CR_DPC = 0x80
MDIOS_CR_PORT_ADDRESS_Pos = 0x8
MDIOS_CR_PORT_ADDRESS_Msk = 0x1F00
MDIOS_CR_PORT_ADDRESS = 0x1F00
MDIOS_CR_PORT_ADDRESS_0 = 0x100
MDIOS_CR_PORT_ADDRESS_1 = 0x200
MDIOS_CR_PORT_ADDRESS_2 = 0x400
MDIOS_CR_PORT_ADDRESS_3 = 0x800
MDIOS_CR_PORT_ADDRESS_4 = 0x1000
MDIOS_SR_PERF_Pos = 0x0
MDIOS_SR_PERF_Msk = 0x1
MDIOS_SR_PERF = 0x1
MDIOS_SR_SERF_Pos = 0x1
MDIOS_SR_SERF_Msk = 0x2
MDIOS_SR_SERF = 0x2
MDIOS_SR_TERF_Pos = 0x2
MDIOS_SR_TERF_Msk = 0x4
MDIOS_SR_TERF = 0x4
MDIOS_SR_CPERF_Pos = 0x0
MDIOS_SR_CPERF_Msk = 0x1
MDIOS_SR_CPERF = 0x1
MDIOS_SR_CSERF_Pos = 0x1
MDIOS_SR_CSERF_Msk = 0x2
MDIOS_SR_CSERF = 0x2
MDIOS_SR_CTERF_Pos = 0x2
MDIOS_SR_CTERF_Msk = 0x4
MDIOS_SR_CTERF = 0x4
USB_OTG_GOTGCTL_SRQSCS_Pos = 0x0
USB_OTG_GOTGCTL_SRQSCS_Msk = 0x1
USB_OTG_GOTGCTL_SRQSCS = 0x1
USB_OTG_GOTGCTL_SRQ_Pos = 0x1
USB_OTG_GOTGCTL_SRQ_Msk = 0x2
USB_OTG_GOTGCTL_SRQ = 0x2
USB_OTG_GOTGCTL_VBVALOEN_Pos = 0x2
USB_OTG_GOTGCTL_VBVALOEN_Msk = 0x4
USB_OTG_GOTGCTL_VBVALOEN = 0x4
USB_OTG_GOTGCTL_VBVALOVAL_Pos = 0x3
USB_OTG_GOTGCTL_VBVALOVAL_Msk = 0x8
USB_OTG_GOTGCTL_VBVALOVAL = 0x8
USB_OTG_GOTGCTL_AVALOEN_Pos = 0x4
USB_OTG_GOTGCTL_AVALOEN_Msk = 0x10
USB_OTG_GOTGCTL_AVALOEN = 0x10
USB_OTG_GOTGCTL_AVALOVAL_Pos = 0x5
USB_OTG_GOTGCTL_AVALOVAL_Msk = 0x20
USB_OTG_GOTGCTL_AVALOVAL = 0x20
USB_OTG_GOTGCTL_BVALOEN_Pos = 0x6
USB_OTG_GOTGCTL_BVALOEN_Msk = 0x40
USB_OTG_GOTGCTL_BVALOEN = 0x40
USB_OTG_GOTGCTL_BVALOVAL_Pos = 0x7
USB_OTG_GOTGCTL_BVALOVAL_Msk = 0x80
USB_OTG_GOTGCTL_BVALOVAL = 0x80
USB_OTG_GOTGCTL_HNGSCS_Pos = 0x8
USB_OTG_GOTGCTL_HNGSCS_Msk = 0x100
USB_OTG_GOTGCTL_HNGSCS = 0x100
USB_OTG_GOTGCTL_HNPRQ_Pos = 0x9
USB_OTG_GOTGCTL_HNPRQ_Msk = 0x200
USB_OTG_GOTGCTL_HNPRQ = 0x200
USB_OTG_GOTGCTL_HSHNPEN_Pos = 0xA
USB_OTG_GOTGCTL_HSHNPEN_Msk = 0x400
USB_OTG_GOTGCTL_HSHNPEN = 0x400
USB_OTG_GOTGCTL_DHNPEN_Pos = 0xB
USB_OTG_GOTGCTL_DHNPEN_Msk = 0x800
USB_OTG_GOTGCTL_DHNPEN = 0x800
USB_OTG_GOTGCTL_EHEN_Pos = 0xC
USB_OTG_GOTGCTL_EHEN_Msk = 0x1000
USB_OTG_GOTGCTL_EHEN = 0x1000
USB_OTG_GOTGCTL_CIDSTS_Pos = 0x10
USB_OTG_GOTGCTL_CIDSTS_Msk = 0x10000
USB_OTG_GOTGCTL_CIDSTS = 0x10000
USB_OTG_GOTGCTL_DBCT_Pos = 0x11
USB_OTG_GOTGCTL_DBCT_Msk = 0x20000
USB_OTG_GOTGCTL_DBCT = 0x20000
USB_OTG_GOTGCTL_ASVLD_Pos = 0x12
USB_OTG_GOTGCTL_ASVLD_Msk = 0x40000
USB_OTG_GOTGCTL_ASVLD = 0x40000
USB_OTG_GOTGCTL_BSESVLD_Pos = 0x13
USB_OTG_GOTGCTL_BSESVLD_Msk = 0x80000
USB_OTG_GOTGCTL_BSESVLD = 0x80000
USB_OTG_GOTGCTL_OTGVER_Pos = 0x14
USB_OTG_GOTGCTL_OTGVER_Msk = 0x100000
USB_OTG_GOTGCTL_OTGVER = 0x100000
USB_OTG_HCFG_FSLSPCS_Pos = 0x0
USB_OTG_HCFG_FSLSPCS_Msk = 0x3
USB_OTG_HCFG_FSLSPCS = 0x3
USB_OTG_HCFG_FSLSPCS_0 = 0x1
USB_OTG_HCFG_FSLSPCS_1 = 0x2
USB_OTG_HCFG_FSLSS_Pos = 0x2
USB_OTG_HCFG_FSLSS_Msk = 0x4
USB_OTG_HCFG_FSLSS = 0x4
USB_OTG_DCFG_DSPD_Pos = 0x0
USB_OTG_DCFG_DSPD_Msk = 0x3
USB_OTG_DCFG_DSPD = 0x3
USB_OTG_DCFG_DSPD_0 = 0x1
USB_OTG_DCFG_DSPD_1 = 0x2
USB_OTG_DCFG_NZLSOHSK_Pos = 0x2
USB_OTG_DCFG_NZLSOHSK_Msk = 0x4
USB_OTG_DCFG_NZLSOHSK = 0x4
USB_OTG_DCFG_DAD_Pos = 0x4
USB_OTG_DCFG_DAD_Msk = 0x7F0
USB_OTG_DCFG_DAD = 0x7F0
USB_OTG_DCFG_DAD_0 = 0x10
USB_OTG_DCFG_DAD_1 = 0x20
USB_OTG_DCFG_DAD_2 = 0x40
USB_OTG_DCFG_DAD_3 = 0x80
USB_OTG_DCFG_DAD_4 = 0x100
USB_OTG_DCFG_DAD_5 = 0x200
USB_OTG_DCFG_DAD_6 = 0x400
USB_OTG_DCFG_PFIVL_Pos = 0xB
USB_OTG_DCFG_PFIVL_Msk = 0x1800
USB_OTG_DCFG_PFIVL = 0x1800
USB_OTG_DCFG_PFIVL_0 = 0x800
USB_OTG_DCFG_PFIVL_1 = 0x1000
USB_OTG_DCFG_PERSCHIVL_Pos = 0x18
USB_OTG_DCFG_PERSCHIVL_Msk = 0x3000000
USB_OTG_DCFG_PERSCHIVL = 0x3000000
USB_OTG_DCFG_PERSCHIVL_0 = 0x1000000
USB_OTG_DCFG_PERSCHIVL_1 = 0x2000000
USB_OTG_PCGCR_STPPCLK_Pos = 0x0
USB_OTG_PCGCR_STPPCLK_Msk = 0x1
USB_OTG_PCGCR_STPPCLK = 0x1
USB_OTG_PCGCR_GATEHCLK_Pos = 0x1
USB_OTG_PCGCR_GATEHCLK_Msk = 0x2
USB_OTG_PCGCR_GATEHCLK = 0x2
USB_OTG_PCGCR_PHYSUSP_Pos = 0x4
USB_OTG_PCGCR_PHYSUSP_Msk = 0x10
USB_OTG_PCGCR_PHYSUSP = 0x10
USB_OTG_GOTGINT_SEDET_Pos = 0x2
USB_OTG_GOTGINT_SEDET_Msk = 0x4
USB_OTG_GOTGINT_SEDET = 0x4
USB_OTG_GOTGINT_SRSSCHG_Pos = 0x8
USB_OTG_GOTGINT_SRSSCHG_Msk = 0x100
USB_OTG_GOTGINT_SRSSCHG = 0x100
USB_OTG_GOTGINT_HNSSCHG_Pos = 0x9
USB_OTG_GOTGINT_HNSSCHG_Msk = 0x200
USB_OTG_GOTGINT_HNSSCHG = 0x200
USB_OTG_GOTGINT_HNGDET_Pos = 0x11
USB_OTG_GOTGINT_HNGDET_Msk = 0x20000
USB_OTG_GOTGINT_HNGDET = 0x20000
USB_OTG_GOTGINT_ADTOCHG_Pos = 0x12
USB_OTG_GOTGINT_ADTOCHG_Msk = 0x40000
USB_OTG_GOTGINT_ADTOCHG = 0x40000
USB_OTG_GOTGINT_DBCDNE_Pos = 0x13
USB_OTG_GOTGINT_DBCDNE_Msk = 0x80000
USB_OTG_GOTGINT_DBCDNE = 0x80000
USB_OTG_DCTL_RWUSIG_Pos = 0x0
USB_OTG_DCTL_RWUSIG_Msk = 0x1
USB_OTG_DCTL_RWUSIG = 0x1
USB_OTG_DCTL_SDIS_Pos = 0x1
USB_OTG_DCTL_SDIS_Msk = 0x2
USB_OTG_DCTL_SDIS = 0x2
USB_OTG_DCTL_GINSTS_Pos = 0x2
USB_OTG_DCTL_GINSTS_Msk = 0x4
USB_OTG_DCTL_GINSTS = 0x4
USB_OTG_DCTL_GONSTS_Pos = 0x3
USB_OTG_DCTL_GONSTS_Msk = 0x8
USB_OTG_DCTL_GONSTS = 0x8
USB_OTG_DCTL_TCTL_Pos = 0x4
USB_OTG_DCTL_TCTL_Msk = 0x70
USB_OTG_DCTL_TCTL = 0x70
USB_OTG_DCTL_TCTL_0 = 0x10
USB_OTG_DCTL_TCTL_1 = 0x20
USB_OTG_DCTL_TCTL_2 = 0x40
USB_OTG_DCTL_SGINAK_Pos = 0x7
USB_OTG_DCTL_SGINAK_Msk = 0x80
USB_OTG_DCTL_SGINAK = 0x80
USB_OTG_DCTL_CGINAK_Pos = 0x8
USB_OTG_DCTL_CGINAK_Msk = 0x100
USB_OTG_DCTL_CGINAK = 0x100
USB_OTG_DCTL_SGONAK_Pos = 0x9
USB_OTG_DCTL_SGONAK_Msk = 0x200
USB_OTG_DCTL_SGONAK = 0x200
USB_OTG_DCTL_CGONAK_Pos = 0xA
USB_OTG_DCTL_CGONAK_Msk = 0x400
USB_OTG_DCTL_CGONAK = 0x400
USB_OTG_DCTL_POPRGDNE_Pos = 0xB
USB_OTG_DCTL_POPRGDNE_Msk = 0x800
USB_OTG_DCTL_POPRGDNE = 0x800
USB_OTG_HFIR_FRIVL_Pos = 0x0
USB_OTG_HFIR_FRIVL_Msk = 0xFFFF
USB_OTG_HFIR_FRIVL = 0xFFFF
USB_OTG_HFNUM_FRNUM_Pos = 0x0
USB_OTG_HFNUM_FRNUM_Msk = 0xFFFF
USB_OTG_HFNUM_FRNUM = 0xFFFF
USB_OTG_HFNUM_FTREM_Pos = 0x10
USB_OTG_HFNUM_FTREM_Msk = 0xFFFF0000
USB_OTG_HFNUM_FTREM = 0xFFFF0000
USB_OTG_DSTS_SUSPSTS_Pos = 0x0
USB_OTG_DSTS_SUSPSTS_Msk = 0x1
USB_OTG_DSTS_SUSPSTS = 0x1
USB_OTG_DSTS_ENUMSPD_Pos = 0x1
USB_OTG_DSTS_ENUMSPD_Msk = 0x6
USB_OTG_DSTS_ENUMSPD = 0x6
USB_OTG_DSTS_ENUMSPD_0 = 0x2
USB_OTG_DSTS_ENUMSPD_1 = 0x4
USB_OTG_DSTS_EERR_Pos = 0x3
USB_OTG_DSTS_EERR_Msk = 0x8
USB_OTG_DSTS_EERR = 0x8
USB_OTG_DSTS_FNSOF_Pos = 0x8
USB_OTG_DSTS_FNSOF_Msk = 0x3FFF00
USB_OTG_DSTS_FNSOF = 0x3FFF00
USB_OTG_GAHBCFG_GINT_Pos = 0x0
USB_OTG_GAHBCFG_GINT_Msk = 0x1
USB_OTG_GAHBCFG_GINT = 0x1
USB_OTG_GAHBCFG_HBSTLEN_Pos = 0x1
USB_OTG_GAHBCFG_HBSTLEN_Msk = 0x1E
USB_OTG_GAHBCFG_HBSTLEN = 0x1E
USB_OTG_GAHBCFG_HBSTLEN_0 = 0x0
USB_OTG_GAHBCFG_HBSTLEN_1 = 0x2
USB_OTG_GAHBCFG_HBSTLEN_2 = 0x6
USB_OTG_GAHBCFG_HBSTLEN_3 = 0xA
USB_OTG_GAHBCFG_HBSTLEN_4 = 0xE
USB_OTG_GAHBCFG_DMAEN_Pos = 0x5
USB_OTG_GAHBCFG_DMAEN_Msk = 0x20
USB_OTG_GAHBCFG_DMAEN = 0x20
USB_OTG_GAHBCFG_TXFELVL_Pos = 0x7
USB_OTG_GAHBCFG_TXFELVL_Msk = 0x80
USB_OTG_GAHBCFG_TXFELVL = 0x80
USB_OTG_GAHBCFG_PTXFELVL_Pos = 0x8
USB_OTG_GAHBCFG_PTXFELVL_Msk = 0x100
USB_OTG_GAHBCFG_PTXFELVL = 0x100
USB_OTG_GUSBCFG_TOCAL_Pos = 0x0
USB_OTG_GUSBCFG_TOCAL_Msk = 0x7
USB_OTG_GUSBCFG_TOCAL = 0x7
USB_OTG_GUSBCFG_TOCAL_0 = 0x1
USB_OTG_GUSBCFG_TOCAL_1 = 0x2
USB_OTG_GUSBCFG_TOCAL_2 = 0x4
USB_OTG_GUSBCFG_PHYSEL_Pos = 0x6
USB_OTG_GUSBCFG_PHYSEL_Msk = 0x40
USB_OTG_GUSBCFG_PHYSEL = 0x40
USB_OTG_GUSBCFG_SRPCAP_Pos = 0x8
USB_OTG_GUSBCFG_SRPCAP_Msk = 0x100
USB_OTG_GUSBCFG_SRPCAP = 0x100
USB_OTG_GUSBCFG_HNPCAP_Pos = 0x9
USB_OTG_GUSBCFG_HNPCAP_Msk = 0x200
USB_OTG_GUSBCFG_HNPCAP = 0x200
USB_OTG_GUSBCFG_TRDT_Pos = 0xA
USB_OTG_GUSBCFG_TRDT_Msk = 0x3C00
USB_OTG_GUSBCFG_TRDT = 0x3C00
USB_OTG_GUSBCFG_TRDT_0 = 0x400
USB_OTG_GUSBCFG_TRDT_1 = 0x800
USB_OTG_GUSBCFG_TRDT_2 = 0x1000
USB_OTG_GUSBCFG_TRDT_3 = 0x2000
USB_OTG_GUSBCFG_PHYLPCS_Pos = 0xF
USB_OTG_GUSBCFG_PHYLPCS_Msk = 0x8000
USB_OTG_GUSBCFG_PHYLPCS = 0x8000
USB_OTG_GUSBCFG_ULPIFSLS_Pos = 0x11
USB_OTG_GUSBCFG_ULPIFSLS_Msk = 0x20000
USB_OTG_GUSBCFG_ULPIFSLS = 0x20000
USB_OTG_GUSBCFG_ULPIAR_Pos = 0x12
USB_OTG_GUSBCFG_ULPIAR_Msk = 0x40000
USB_OTG_GUSBCFG_ULPIAR = 0x40000
USB_OTG_GUSBCFG_ULPICSM_Pos = 0x13
USB_OTG_GUSBCFG_ULPICSM_Msk = 0x80000
USB_OTG_GUSBCFG_ULPICSM = 0x80000
USB_OTG_GUSBCFG_ULPIEVBUSD_Pos = 0x14
USB_OTG_GUSBCFG_ULPIEVBUSD_Msk = 0x100000
USB_OTG_GUSBCFG_ULPIEVBUSD = 0x100000
USB_OTG_GUSBCFG_ULPIEVBUSI_Pos = 0x15
USB_OTG_GUSBCFG_ULPIEVBUSI_Msk = 0x200000
USB_OTG_GUSBCFG_ULPIEVBUSI = 0x200000
USB_OTG_GUSBCFG_TSDPS_Pos = 0x16
USB_OTG_GUSBCFG_TSDPS_Msk = 0x400000
USB_OTG_GUSBCFG_TSDPS = 0x400000
USB_OTG_GUSBCFG_PCCI_Pos = 0x17
USB_OTG_GUSBCFG_PCCI_Msk = 0x800000
USB_OTG_GUSBCFG_PCCI = 0x800000
USB_OTG_GUSBCFG_PTCI_Pos = 0x18
USB_OTG_GUSBCFG_PTCI_Msk = 0x1000000
USB_OTG_GUSBCFG_PTCI = 0x1000000
USB_OTG_GUSBCFG_ULPIIPD_Pos = 0x19
USB_OTG_GUSBCFG_ULPIIPD_Msk = 0x2000000
USB_OTG_GUSBCFG_ULPIIPD = 0x2000000
USB_OTG_GUSBCFG_FHMOD_Pos = 0x1D
USB_OTG_GUSBCFG_FHMOD_Msk = 0x20000000
USB_OTG_GUSBCFG_FHMOD = 0x20000000
USB_OTG_GUSBCFG_FDMOD_Pos = 0x1E
USB_OTG_GUSBCFG_FDMOD_Msk = 0x40000000
USB_OTG_GUSBCFG_FDMOD = 0x40000000
USB_OTG_GUSBCFG_CTXPKT_Pos = 0x1F
USB_OTG_GUSBCFG_CTXPKT_Msk = 0x80000000
USB_OTG_GUSBCFG_CTXPKT = 0x80000000
USB_OTG_GRSTCTL_CSRST_Pos = 0x0
USB_OTG_GRSTCTL_CSRST_Msk = 0x1
USB_OTG_GRSTCTL_CSRST = 0x1
USB_OTG_GRSTCTL_HSRST_Pos = 0x1
USB_OTG_GRSTCTL_HSRST_Msk = 0x2
USB_OTG_GRSTCTL_HSRST = 0x2
USB_OTG_GRSTCTL_FCRST_Pos = 0x2
USB_OTG_GRSTCTL_FCRST_Msk = 0x4
USB_OTG_GRSTCTL_FCRST = 0x4
USB_OTG_GRSTCTL_RXFFLSH_Pos = 0x4
USB_OTG_GRSTCTL_RXFFLSH_Msk = 0x10
USB_OTG_GRSTCTL_RXFFLSH = 0x10
USB_OTG_GRSTCTL_TXFFLSH_Pos = 0x5
USB_OTG_GRSTCTL_TXFFLSH_Msk = 0x20
USB_OTG_GRSTCTL_TXFFLSH = 0x20
USB_OTG_GRSTCTL_TXFNUM_Pos = 0x6
USB_OTG_GRSTCTL_TXFNUM_Msk = 0x7C0
USB_OTG_GRSTCTL_TXFNUM = 0x7C0
USB_OTG_GRSTCTL_TXFNUM_0 = 0x40
USB_OTG_GRSTCTL_TXFNUM_1 = 0x80
USB_OTG_GRSTCTL_TXFNUM_2 = 0x100
USB_OTG_GRSTCTL_TXFNUM_3 = 0x200
USB_OTG_GRSTCTL_TXFNUM_4 = 0x400
USB_OTG_GRSTCTL_DMAREQ_Pos = 0x1E
USB_OTG_GRSTCTL_DMAREQ_Msk = 0x40000000
USB_OTG_GRSTCTL_DMAREQ = 0x40000000
USB_OTG_GRSTCTL_AHBIDL_Pos = 0x1F
USB_OTG_GRSTCTL_AHBIDL_Msk = 0x80000000
USB_OTG_GRSTCTL_AHBIDL = 0x80000000
USB_OTG_DIEPMSK_XFRCM_Pos = 0x0
USB_OTG_DIEPMSK_XFRCM_Msk = 0x1
USB_OTG_DIEPMSK_XFRCM = 0x1
USB_OTG_DIEPMSK_EPDM_Pos = 0x1
USB_OTG_DIEPMSK_EPDM_Msk = 0x2
USB_OTG_DIEPMSK_EPDM = 0x2
USB_OTG_DIEPMSK_TOM_Pos = 0x3
USB_OTG_DIEPMSK_TOM_Msk = 0x8
USB_OTG_DIEPMSK_TOM = 0x8
USB_OTG_DIEPMSK_ITTXFEMSK_Pos = 0x4
USB_OTG_DIEPMSK_ITTXFEMSK_Msk = 0x10
USB_OTG_DIEPMSK_ITTXFEMSK = 0x10
USB_OTG_DIEPMSK_INEPNMM_Pos = 0x5
USB_OTG_DIEPMSK_INEPNMM_Msk = 0x20
USB_OTG_DIEPMSK_INEPNMM = 0x20
USB_OTG_DIEPMSK_INEPNEM_Pos = 0x6
USB_OTG_DIEPMSK_INEPNEM_Msk = 0x40
USB_OTG_DIEPMSK_INEPNEM = 0x40
USB_OTG_DIEPMSK_TXFURM_Pos = 0x8
USB_OTG_DIEPMSK_TXFURM_Msk = 0x100
USB_OTG_DIEPMSK_TXFURM = 0x100
USB_OTG_DIEPMSK_BIM_Pos = 0x9
USB_OTG_DIEPMSK_BIM_Msk = 0x200
USB_OTG_DIEPMSK_BIM = 0x200
USB_OTG_HPTXSTS_PTXFSAVL_Pos = 0x0
USB_OTG_HPTXSTS_PTXFSAVL_Msk = 0xFFFF
USB_OTG_HPTXSTS_PTXFSAVL = 0xFFFF
USB_OTG_HPTXSTS_PTXQSAV_Pos = 0x10
USB_OTG_HPTXSTS_PTXQSAV_Msk = 0xFF0000
USB_OTG_HPTXSTS_PTXQSAV = 0xFF0000
USB_OTG_HPTXSTS_PTXQSAV_0 = 0x10000
USB_OTG_HPTXSTS_PTXQSAV_1 = 0x20000
USB_OTG_HPTXSTS_PTXQSAV_2 = 0x40000
USB_OTG_HPTXSTS_PTXQSAV_3 = 0x80000
USB_OTG_HPTXSTS_PTXQSAV_4 = 0x100000
USB_OTG_HPTXSTS_PTXQSAV_5 = 0x200000
USB_OTG_HPTXSTS_PTXQSAV_6 = 0x400000
USB_OTG_HPTXSTS_PTXQSAV_7 = 0x800000
USB_OTG_HPTXSTS_PTXQTOP_Pos = 0x18
USB_OTG_HPTXSTS_PTXQTOP_Msk = 0xFF000000
USB_OTG_HPTXSTS_PTXQTOP = 0xFF000000
USB_OTG_HPTXSTS_PTXQTOP_0 = 0x1000000
USB_OTG_HPTXSTS_PTXQTOP_1 = 0x2000000
USB_OTG_HPTXSTS_PTXQTOP_2 = 0x4000000
USB_OTG_HPTXSTS_PTXQTOP_3 = 0x8000000
USB_OTG_HPTXSTS_PTXQTOP_4 = 0x10000000
USB_OTG_HPTXSTS_PTXQTOP_5 = 0x20000000
USB_OTG_HPTXSTS_PTXQTOP_6 = 0x40000000
USB_OTG_HPTXSTS_PTXQTOP_7 = 0x80000000
USB_OTG_HAINT_HAINT_Pos = 0x0
USB_OTG_HAINT_HAINT_Msk = 0xFFFF
USB_OTG_HAINT_HAINT = 0xFFFF
USB_OTG_DOEPMSK_XFRCM_Pos = 0x0
USB_OTG_DOEPMSK_XFRCM_Msk = 0x1
USB_OTG_DOEPMSK_XFRCM = 0x1
USB_OTG_DOEPMSK_EPDM_Pos = 0x1
USB_OTG_DOEPMSK_EPDM_Msk = 0x2
USB_OTG_DOEPMSK_EPDM = 0x2
USB_OTG_DOEPMSK_AHBERRM_Pos = 0x2
USB_OTG_DOEPMSK_AHBERRM_Msk = 0x4
USB_OTG_DOEPMSK_AHBERRM = 0x4
USB_OTG_DOEPMSK_STUPM_Pos = 0x3
USB_OTG_DOEPMSK_STUPM_Msk = 0x8
USB_OTG_DOEPMSK_STUPM = 0x8
USB_OTG_DOEPMSK_OTEPDM_Pos = 0x4
USB_OTG_DOEPMSK_OTEPDM_Msk = 0x10
USB_OTG_DOEPMSK_OTEPDM = 0x10
USB_OTG_DOEPMSK_OTEPSPRM_Pos = 0x5
USB_OTG_DOEPMSK_OTEPSPRM_Msk = 0x20
USB_OTG_DOEPMSK_OTEPSPRM = 0x20
USB_OTG_DOEPMSK_B2BSTUP_Pos = 0x6
USB_OTG_DOEPMSK_B2BSTUP_Msk = 0x40
USB_OTG_DOEPMSK_B2BSTUP = 0x40
USB_OTG_DOEPMSK_OPEM_Pos = 0x8
USB_OTG_DOEPMSK_OPEM_Msk = 0x100
USB_OTG_DOEPMSK_OPEM = 0x100
USB_OTG_DOEPMSK_BOIM_Pos = 0x9
USB_OTG_DOEPMSK_BOIM_Msk = 0x200
USB_OTG_DOEPMSK_BOIM = 0x200
USB_OTG_DOEPMSK_BERRM_Pos = 0xC
USB_OTG_DOEPMSK_BERRM_Msk = 0x1000
USB_OTG_DOEPMSK_BERRM = 0x1000
USB_OTG_DOEPMSK_NAKM_Pos = 0xD
USB_OTG_DOEPMSK_NAKM_Msk = 0x2000
USB_OTG_DOEPMSK_NAKM = 0x2000
USB_OTG_DOEPMSK_NYETM_Pos = 0xE
USB_OTG_DOEPMSK_NYETM_Msk = 0x4000
USB_OTG_DOEPMSK_NYETM = 0x4000
USB_OTG_GINTSTS_CMOD_Pos = 0x0
USB_OTG_GINTSTS_CMOD_Msk = 0x1
USB_OTG_GINTSTS_CMOD = 0x1
USB_OTG_GINTSTS_MMIS_Pos = 0x1
USB_OTG_GINTSTS_MMIS_Msk = 0x2
USB_OTG_GINTSTS_MMIS = 0x2
USB_OTG_GINTSTS_OTGINT_Pos = 0x2
USB_OTG_GINTSTS_OTGINT_Msk = 0x4
USB_OTG_GINTSTS_OTGINT = 0x4
USB_OTG_GINTSTS_SOF_Pos = 0x3
USB_OTG_GINTSTS_SOF_Msk = 0x8
USB_OTG_GINTSTS_SOF = 0x8
USB_OTG_GINTSTS_RXFLVL_Pos = 0x4
USB_OTG_GINTSTS_RXFLVL_Msk = 0x10
USB_OTG_GINTSTS_RXFLVL = 0x10
USB_OTG_GINTSTS_NPTXFE_Pos = 0x5
USB_OTG_GINTSTS_NPTXFE_Msk = 0x20
USB_OTG_GINTSTS_NPTXFE = 0x20
USB_OTG_GINTSTS_GINAKEFF_Pos = 0x6
USB_OTG_GINTSTS_GINAKEFF_Msk = 0x40
USB_OTG_GINTSTS_GINAKEFF = 0x40
USB_OTG_GINTSTS_BOUTNAKEFF_Pos = 0x7
USB_OTG_GINTSTS_BOUTNAKEFF_Msk = 0x80
USB_OTG_GINTSTS_BOUTNAKEFF = 0x80
USB_OTG_GINTSTS_ESUSP_Pos = 0xA
USB_OTG_GINTSTS_ESUSP_Msk = 0x400
USB_OTG_GINTSTS_ESUSP = 0x400
USB_OTG_GINTSTS_USBSUSP_Pos = 0xB
USB_OTG_GINTSTS_USBSUSP_Msk = 0x800
USB_OTG_GINTSTS_USBSUSP = 0x800
USB_OTG_GINTSTS_USBRST_Pos = 0xC
USB_OTG_GINTSTS_USBRST_Msk = 0x1000
USB_OTG_GINTSTS_USBRST = 0x1000
USB_OTG_GINTSTS_ENUMDNE_Pos = 0xD
USB_OTG_GINTSTS_ENUMDNE_Msk = 0x2000
USB_OTG_GINTSTS_ENUMDNE = 0x2000
USB_OTG_GINTSTS_ISOODRP_Pos = 0xE
USB_OTG_GINTSTS_ISOODRP_Msk = 0x4000
USB_OTG_GINTSTS_ISOODRP = 0x4000
USB_OTG_GINTSTS_EOPF_Pos = 0xF
USB_OTG_GINTSTS_EOPF_Msk = 0x8000
USB_OTG_GINTSTS_EOPF = 0x8000
USB_OTG_GINTSTS_IEPINT_Pos = 0x12
USB_OTG_GINTSTS_IEPINT_Msk = 0x40000
USB_OTG_GINTSTS_IEPINT = 0x40000
USB_OTG_GINTSTS_OEPINT_Pos = 0x13
USB_OTG_GINTSTS_OEPINT_Msk = 0x80000
USB_OTG_GINTSTS_OEPINT = 0x80000
USB_OTG_GINTSTS_IISOIXFR_Pos = 0x14
USB_OTG_GINTSTS_IISOIXFR_Msk = 0x100000
USB_OTG_GINTSTS_IISOIXFR = 0x100000
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos = 0x15
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk = 0x200000
USB_OTG_GINTSTS_PXFR_INCOMPISOOUT = 0x200000
USB_OTG_GINTSTS_DATAFSUSP_Pos = 0x16
USB_OTG_GINTSTS_DATAFSUSP_Msk = 0x400000
USB_OTG_GINTSTS_DATAFSUSP = 0x400000
USB_OTG_GINTSTS_RSTDET_Pos = 0x17
USB_OTG_GINTSTS_RSTDET_Msk = 0x800000
USB_OTG_GINTSTS_RSTDET = 0x800000
USB_OTG_GINTSTS_HPRTINT_Pos = 0x18
USB_OTG_GINTSTS_HPRTINT_Msk = 0x1000000
USB_OTG_GINTSTS_HPRTINT = 0x1000000
USB_OTG_GINTSTS_HCINT_Pos = 0x19
USB_OTG_GINTSTS_HCINT_Msk = 0x2000000
USB_OTG_GINTSTS_HCINT = 0x2000000
USB_OTG_GINTSTS_PTXFE_Pos = 0x1A
USB_OTG_GINTSTS_PTXFE_Msk = 0x4000000
USB_OTG_GINTSTS_PTXFE = 0x4000000
USB_OTG_GINTSTS_LPMINT_Pos = 0x1B
USB_OTG_GINTSTS_LPMINT_Msk = 0x8000000
USB_OTG_GINTSTS_LPMINT = 0x8000000
USB_OTG_GINTSTS_CIDSCHG_Pos = 0x1C
USB_OTG_GINTSTS_CIDSCHG_Msk = 0x10000000
USB_OTG_GINTSTS_CIDSCHG = 0x10000000
USB_OTG_GINTSTS_DISCINT_Pos = 0x1D
USB_OTG_GINTSTS_DISCINT_Msk = 0x20000000
USB_OTG_GINTSTS_DISCINT = 0x20000000
USB_OTG_GINTSTS_SRQINT_Pos = 0x1E
USB_OTG_GINTSTS_SRQINT_Msk = 0x40000000
USB_OTG_GINTSTS_SRQINT = 0x40000000
USB_OTG_GINTSTS_WKUINT_Pos = 0x1F
USB_OTG_GINTSTS_WKUINT_Msk = 0x80000000
USB_OTG_GINTSTS_WKUINT = 0x80000000
USB_OTG_GINTMSK_MMISM_Pos = 0x1
USB_OTG_GINTMSK_MMISM_Msk = 0x2
USB_OTG_GINTMSK_MMISM = 0x2
USB_OTG_GINTMSK_OTGINT_Pos = 0x2
USB_OTG_GINTMSK_OTGINT_Msk = 0x4
USB_OTG_GINTMSK_OTGINT = 0x4
USB_OTG_GINTMSK_SOFM_Pos = 0x3
USB_OTG_GINTMSK_SOFM_Msk = 0x8
USB_OTG_GINTMSK_SOFM = 0x8
USB_OTG_GINTMSK_RXFLVLM_Pos = 0x4
USB_OTG_GINTMSK_RXFLVLM_Msk = 0x10
USB_OTG_GINTMSK_RXFLVLM = 0x10
USB_OTG_GINTMSK_NPTXFEM_Pos = 0x5
USB_OTG_GINTMSK_NPTXFEM_Msk = 0x20
USB_OTG_GINTMSK_NPTXFEM = 0x20
USB_OTG_GINTMSK_GINAKEFFM_Pos = 0x6
USB_OTG_GINTMSK_GINAKEFFM_Msk = 0x40
USB_OTG_GINTMSK_GINAKEFFM = 0x40
USB_OTG_GINTMSK_GONAKEFFM_Pos = 0x7
USB_OTG_GINTMSK_GONAKEFFM_Msk = 0x80
USB_OTG_GINTMSK_GONAKEFFM = 0x80
USB_OTG_GINTMSK_ESUSPM_Pos = 0xA
USB_OTG_GINTMSK_ESUSPM_Msk = 0x400
USB_OTG_GINTMSK_ESUSPM = 0x400
USB_OTG_GINTMSK_USBSUSPM_Pos = 0xB
USB_OTG_GINTMSK_USBSUSPM_Msk = 0x800
USB_OTG_GINTMSK_USBSUSPM = 0x800
USB_OTG_GINTMSK_USBRST_Pos = 0xC
USB_OTG_GINTMSK_USBRST_Msk = 0x1000
USB_OTG_GINTMSK_USBRST = 0x1000
USB_OTG_GINTMSK_ENUMDNEM_Pos = 0xD
USB_OTG_GINTMSK_ENUMDNEM_Msk = 0x2000
USB_OTG_GINTMSK_ENUMDNEM = 0x2000
USB_OTG_GINTMSK_ISOODRPM_Pos = 0xE
USB_OTG_GINTMSK_ISOODRPM_Msk = 0x4000
USB_OTG_GINTMSK_ISOODRPM = 0x4000
USB_OTG_GINTMSK_EOPFM_Pos = 0xF
USB_OTG_GINTMSK_EOPFM_Msk = 0x8000
USB_OTG_GINTMSK_EOPFM = 0x8000
USB_OTG_GINTMSK_EPMISM_Pos = 0x11
USB_OTG_GINTMSK_EPMISM_Msk = 0x20000
USB_OTG_GINTMSK_EPMISM = 0x20000
USB_OTG_GINTMSK_IEPINT_Pos = 0x12
USB_OTG_GINTMSK_IEPINT_Msk = 0x40000
USB_OTG_GINTMSK_IEPINT = 0x40000
USB_OTG_GINTMSK_OEPINT_Pos = 0x13
USB_OTG_GINTMSK_OEPINT_Msk = 0x80000
USB_OTG_GINTMSK_OEPINT = 0x80000
USB_OTG_GINTMSK_IISOIXFRM_Pos = 0x14
USB_OTG_GINTMSK_IISOIXFRM_Msk = 0x100000
USB_OTG_GINTMSK_IISOIXFRM = 0x100000
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos = 0x15
USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk = 0x200000
USB_OTG_GINTMSK_PXFRM_IISOOXFRM = 0x200000
USB_OTG_GINTMSK_FSUSPM_Pos = 0x16
USB_OTG_GINTMSK_FSUSPM_Msk = 0x400000
USB_OTG_GINTMSK_FSUSPM = 0x400000
USB_OTG_GINTMSK_RSTDEM_Pos = 0x17
USB_OTG_GINTMSK_RSTDEM_Msk = 0x800000
USB_OTG_GINTMSK_RSTDEM = 0x800000
USB_OTG_GINTMSK_PRTIM_Pos = 0x18
USB_OTG_GINTMSK_PRTIM_Msk = 0x1000000
USB_OTG_GINTMSK_PRTIM = 0x1000000
USB_OTG_GINTMSK_HCIM_Pos = 0x19
USB_OTG_GINTMSK_HCIM_Msk = 0x2000000
USB_OTG_GINTMSK_HCIM = 0x2000000
USB_OTG_GINTMSK_PTXFEM_Pos = 0x1A
USB_OTG_GINTMSK_PTXFEM_Msk = 0x4000000
USB_OTG_GINTMSK_PTXFEM = 0x4000000
USB_OTG_GINTMSK_LPMINTM_Pos = 0x1B
USB_OTG_GINTMSK_LPMINTM_Msk = 0x8000000
USB_OTG_GINTMSK_LPMINTM = 0x8000000
USB_OTG_GINTMSK_CIDSCHGM_Pos = 0x1C
USB_OTG_GINTMSK_CIDSCHGM_Msk = 0x10000000
USB_OTG_GINTMSK_CIDSCHGM = 0x10000000
USB_OTG_GINTMSK_DISCINT_Pos = 0x1D
USB_OTG_GINTMSK_DISCINT_Msk = 0x20000000
USB_OTG_GINTMSK_DISCINT = 0x20000000
USB_OTG_GINTMSK_SRQIM_Pos = 0x1E
USB_OTG_GINTMSK_SRQIM_Msk = 0x40000000
USB_OTG_GINTMSK_SRQIM = 0x40000000
USB_OTG_GINTMSK_WUIM_Pos = 0x1F
USB_OTG_GINTMSK_WUIM_Msk = 0x80000000
USB_OTG_GINTMSK_WUIM = 0x80000000
USB_OTG_DAINT_IEPINT_Pos = 0x0
USB_OTG_DAINT_IEPINT_Msk = 0xFFFF
USB_OTG_DAINT_IEPINT = 0xFFFF
USB_OTG_DAINT_OEPINT_Pos = 0x10
USB_OTG_DAINT_OEPINT_Msk = 0xFFFF0000
USB_OTG_DAINT_OEPINT = 0xFFFF0000
USB_OTG_HAINTMSK_HAINTM_Pos = 0x0
USB_OTG_HAINTMSK_HAINTM_Msk = 0xFFFF
USB_OTG_HAINTMSK_HAINTM = 0xFFFF
USB_OTG_GRXSTSP_EPNUM_Pos = 0x0
USB_OTG_GRXSTSP_EPNUM_Msk = 0xF
USB_OTG_GRXSTSP_EPNUM = 0xF
USB_OTG_GRXSTSP_BCNT_Pos = 0x4
USB_OTG_GRXSTSP_BCNT_Msk = 0x7FF0
USB_OTG_GRXSTSP_BCNT = 0x7FF0
USB_OTG_GRXSTSP_DPID_Pos = 0xF
USB_OTG_GRXSTSP_DPID_Msk = 0x18000
USB_OTG_GRXSTSP_DPID = 0x18000
USB_OTG_GRXSTSP_PKTSTS_Pos = 0x11
USB_OTG_GRXSTSP_PKTSTS_Msk = 0x1E0000
USB_OTG_GRXSTSP_PKTSTS = 0x1E0000
USB_OTG_DAINTMSK_IEPM_Pos = 0x0
USB_OTG_DAINTMSK_IEPM_Msk = 0xFFFF
USB_OTG_DAINTMSK_IEPM = 0xFFFF
USB_OTG_DAINTMSK_OEPM_Pos = 0x10
USB_OTG_DAINTMSK_OEPM_Msk = 0xFFFF0000
USB_OTG_DAINTMSK_OEPM = 0xFFFF0000
USB_OTG_CHNUM_Pos = 0x0
USB_OTG_CHNUM_Msk = 0xF
USB_OTG_CHNUM = 0xF
USB_OTG_CHNUM_0 = 0x1
USB_OTG_CHNUM_1 = 0x2
USB_OTG_CHNUM_2 = 0x4
USB_OTG_CHNUM_3 = 0x8
USB_OTG_BCNT_Pos = 0x4
USB_OTG_BCNT_Msk = 0x7FF0
USB_OTG_BCNT = 0x7FF0
USB_OTG_DPID_Pos = 0xF
USB_OTG_DPID_Msk = 0x18000
USB_OTG_DPID = 0x18000
USB_OTG_DPID_0 = 0x8000
USB_OTG_DPID_1 = 0x10000
USB_OTG_PKTSTS_Pos = 0x11
USB_OTG_PKTSTS_Msk = 0x1E0000
USB_OTG_PKTSTS = 0x1E0000
USB_OTG_PKTSTS_0 = 0x20000
USB_OTG_PKTSTS_1 = 0x40000
USB_OTG_PKTSTS_2 = 0x80000
USB_OTG_PKTSTS_3 = 0x100000
USB_OTG_EPNUM_Pos = 0x0
USB_OTG_EPNUM_Msk = 0xF
USB_OTG_EPNUM = 0xF
USB_OTG_EPNUM_0 = 0x1
USB_OTG_EPNUM_1 = 0x2
USB_OTG_EPNUM_2 = 0x4
USB_OTG_EPNUM_3 = 0x8
USB_OTG_FRMNUM_Pos = 0x15
USB_OTG_FRMNUM_Msk = 0x1E00000
USB_OTG_FRMNUM = 0x1E00000
USB_OTG_FRMNUM_0 = 0x200000
USB_OTG_FRMNUM_1 = 0x400000
USB_OTG_FRMNUM_2 = 0x800000
USB_OTG_FRMNUM_3 = 0x1000000
USB_OTG_GRXFSIZ_RXFD_Pos = 0x0
USB_OTG_GRXFSIZ_RXFD_Msk = 0xFFFF
USB_OTG_GRXFSIZ_RXFD = 0xFFFF
USB_OTG_DVBUSDIS_VBUSDT_Pos = 0x0
USB_OTG_DVBUSDIS_VBUSDT_Msk = 0xFFFF
USB_OTG_DVBUSDIS_VBUSDT = 0xFFFF
USB_OTG_NPTXFSA_Pos = 0x0
USB_OTG_NPTXFSA_Msk = 0xFFFF
USB_OTG_NPTXFSA = 0xFFFF
USB_OTG_NPTXFD_Pos = 0x10
USB_OTG_NPTXFD_Msk = 0xFFFF0000
USB_OTG_NPTXFD = 0xFFFF0000
USB_OTG_TX0FSA_Pos = 0x0
USB_OTG_TX0FSA_Msk = 0xFFFF
USB_OTG_TX0FSA = 0xFFFF
USB_OTG_TX0FD_Pos = 0x10
USB_OTG_TX0FD_Msk = 0xFFFF0000
USB_OTG_TX0FD = 0xFFFF0000
USB_OTG_DVBUSPULSE_DVBUSP_Pos = 0x0
USB_OTG_DVBUSPULSE_DVBUSP_Msk = 0xFFF
USB_OTG_DVBUSPULSE_DVBUSP = 0xFFF
USB_OTG_GNPTXSTS_NPTXFSAV_Pos = 0x0
USB_OTG_GNPTXSTS_NPTXFSAV_Msk = 0xFFFF
USB_OTG_GNPTXSTS_NPTXFSAV = 0xFFFF
USB_OTG_GNPTXSTS_NPTQXSAV_Pos = 0x10
USB_OTG_GNPTXSTS_NPTQXSAV_Msk = 0xFF0000
USB_OTG_GNPTXSTS_NPTQXSAV = 0xFF0000
USB_OTG_GNPTXSTS_NPTQXSAV_0 = 0x10000
USB_OTG_GNPTXSTS_NPTQXSAV_1 = 0x20000
USB_OTG_GNPTXSTS_NPTQXSAV_2 = 0x40000
USB_OTG_GNPTXSTS_NPTQXSAV_3 = 0x80000
USB_OTG_GNPTXSTS_NPTQXSAV_4 = 0x100000
USB_OTG_GNPTXSTS_NPTQXSAV_5 = 0x200000
USB_OTG_GNPTXSTS_NPTQXSAV_6 = 0x400000
USB_OTG_GNPTXSTS_NPTQXSAV_7 = 0x800000
USB_OTG_GNPTXSTS_NPTXQTOP_Pos = 0x18
USB_OTG_GNPTXSTS_NPTXQTOP_Msk = 0x7F000000
USB_OTG_GNPTXSTS_NPTXQTOP = 0x7F000000
USB_OTG_GNPTXSTS_NPTXQTOP_0 = 0x1000000
USB_OTG_GNPTXSTS_NPTXQTOP_1 = 0x2000000
USB_OTG_GNPTXSTS_NPTXQTOP_2 = 0x4000000
USB_OTG_GNPTXSTS_NPTXQTOP_3 = 0x8000000
USB_OTG_GNPTXSTS_NPTXQTOP_4 = 0x10000000
USB_OTG_GNPTXSTS_NPTXQTOP_5 = 0x20000000
USB_OTG_GNPTXSTS_NPTXQTOP_6 = 0x40000000
USB_OTG_DTHRCTL_NONISOTHREN_Pos = 0x0
USB_OTG_DTHRCTL_NONISOTHREN_Msk = 0x1
USB_OTG_DTHRCTL_NONISOTHREN = 0x1
USB_OTG_DTHRCTL_ISOTHREN_Pos = 0x1
USB_OTG_DTHRCTL_ISOTHREN_Msk = 0x2
USB_OTG_DTHRCTL_ISOTHREN = 0x2
USB_OTG_DTHRCTL_TXTHRLEN_Pos = 0x2
USB_OTG_DTHRCTL_TXTHRLEN_Msk = 0x7FC
USB_OTG_DTHRCTL_TXTHRLEN = 0x7FC
USB_OTG_DTHRCTL_TXTHRLEN_0 = 0x4
USB_OTG_DTHRCTL_TXTHRLEN_1 = 0x8
USB_OTG_DTHRCTL_TXTHRLEN_2 = 0x10
USB_OTG_DTHRCTL_TXTHRLEN_3 = 0x20
USB_OTG_DTHRCTL_TXTHRLEN_4 = 0x40
USB_OTG_DTHRCTL_TXTHRLEN_5 = 0x80
USB_OTG_DTHRCTL_TXTHRLEN_6 = 0x100
USB_OTG_DTHRCTL_TXTHRLEN_7 = 0x200
USB_OTG_DTHRCTL_TXTHRLEN_8 = 0x400
USB_OTG_DTHRCTL_RXTHREN_Pos = 0x10
USB_OTG_DTHRCTL_RXTHREN_Msk = 0x10000
USB_OTG_DTHRCTL_RXTHREN = 0x10000
USB_OTG_DTHRCTL_RXTHRLEN_Pos = 0x11
USB_OTG_DTHRCTL_RXTHRLEN_Msk = 0x3FE0000
USB_OTG_DTHRCTL_RXTHRLEN = 0x3FE0000
USB_OTG_DTHRCTL_RXTHRLEN_0 = 0x20000
USB_OTG_DTHRCTL_RXTHRLEN_1 = 0x40000
USB_OTG_DTHRCTL_RXTHRLEN_2 = 0x80000
USB_OTG_DTHRCTL_RXTHRLEN_3 = 0x100000
USB_OTG_DTHRCTL_RXTHRLEN_4 = 0x200000
USB_OTG_DTHRCTL_RXTHRLEN_5 = 0x400000
USB_OTG_DTHRCTL_RXTHRLEN_6 = 0x800000
USB_OTG_DTHRCTL_RXTHRLEN_7 = 0x1000000
USB_OTG_DTHRCTL_RXTHRLEN_8 = 0x2000000
USB_OTG_DTHRCTL_ARPEN_Pos = 0x1B
USB_OTG_DTHRCTL_ARPEN_Msk = 0x8000000
USB_OTG_DTHRCTL_ARPEN = 0x8000000
USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos = 0x0
USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk = 0xFFFF
USB_OTG_DIEPEMPMSK_INEPTXFEM = 0xFFFF
USB_OTG_DEACHINT_IEP1INT_Pos = 0x1
USB_OTG_DEACHINT_IEP1INT_Msk = 0x2
USB_OTG_DEACHINT_IEP1INT = 0x2
USB_OTG_DEACHINT_OEP1INT_Pos = 0x11
USB_OTG_DEACHINT_OEP1INT_Msk = 0x20000
USB_OTG_DEACHINT_OEP1INT = 0x20000
USB_OTG_GCCFG_DCDET_Pos = 0x0
USB_OTG_GCCFG_DCDET_Msk = 0x1
USB_OTG_GCCFG_DCDET = 0x1
USB_OTG_GCCFG_PDET_Pos = 0x1
USB_OTG_GCCFG_PDET_Msk = 0x2
USB_OTG_GCCFG_PDET = 0x2
USB_OTG_GCCFG_SDET_Pos = 0x2
USB_OTG_GCCFG_SDET_Msk = 0x4
USB_OTG_GCCFG_SDET = 0x4
USB_OTG_GCCFG_PS2DET_Pos = 0x3
USB_OTG_GCCFG_PS2DET_Msk = 0x8
USB_OTG_GCCFG_PS2DET = 0x8
USB_OTG_GCCFG_PWRDWN_Pos = 0x10
USB_OTG_GCCFG_PWRDWN_Msk = 0x10000
USB_OTG_GCCFG_PWRDWN = 0x10000
USB_OTG_GCCFG_BCDEN_Pos = 0x11
USB_OTG_GCCFG_BCDEN_Msk = 0x20000
USB_OTG_GCCFG_BCDEN = 0x20000
USB_OTG_GCCFG_DCDEN_Pos = 0x12
USB_OTG_GCCFG_DCDEN_Msk = 0x40000
USB_OTG_GCCFG_DCDEN = 0x40000
USB_OTG_GCCFG_PDEN_Pos = 0x13
USB_OTG_GCCFG_PDEN_Msk = 0x80000
USB_OTG_GCCFG_PDEN = 0x80000
USB_OTG_GCCFG_SDEN_Pos = 0x14
USB_OTG_GCCFG_SDEN_Msk = 0x100000
USB_OTG_GCCFG_SDEN = 0x100000
USB_OTG_GCCFG_VBDEN_Pos = 0x15
USB_OTG_GCCFG_VBDEN_Msk = 0x200000
USB_OTG_GCCFG_VBDEN = 0x200000
USB_OTG_GPWRDN_ADPMEN_Pos = 0x0
USB_OTG_GPWRDN_ADPMEN_Msk = 0x1
USB_OTG_GPWRDN_ADPMEN = 0x1
USB_OTG_GPWRDN_ADPIF_Pos = 0x17
USB_OTG_GPWRDN_ADPIF_Msk = 0x800000
USB_OTG_GPWRDN_ADPIF = 0x800000
USB_OTG_DEACHINTMSK_IEP1INTM_Pos = 0x1
USB_OTG_DEACHINTMSK_IEP1INTM_Msk = 0x2
USB_OTG_DEACHINTMSK_IEP1INTM = 0x2
USB_OTG_DEACHINTMSK_OEP1INTM_Pos = 0x11
USB_OTG_DEACHINTMSK_OEP1INTM_Msk = 0x20000
USB_OTG_DEACHINTMSK_OEP1INTM = 0x20000
USB_OTG_CID_PRODUCT_ID_Pos = 0x0
USB_OTG_CID_PRODUCT_ID_Msk = 0xFFFFFFFF
USB_OTG_CID_PRODUCT_ID = 0xFFFFFFFF
USB_OTG_GLPMCFG_LPMEN_Pos = 0x0
USB_OTG_GLPMCFG_LPMEN_Msk = 0x1
USB_OTG_GLPMCFG_LPMEN = 0x1
USB_OTG_GLPMCFG_LPMACK_Pos = 0x1
USB_OTG_GLPMCFG_LPMACK_Msk = 0x2
USB_OTG_GLPMCFG_LPMACK = 0x2
USB_OTG_GLPMCFG_BESL_Pos = 0x2
USB_OTG_GLPMCFG_BESL_Msk = 0x3C
USB_OTG_GLPMCFG_BESL = 0x3C
USB_OTG_GLPMCFG_REMWAKE_Pos = 0x6
USB_OTG_GLPMCFG_REMWAKE_Msk = 0x40
USB_OTG_GLPMCFG_REMWAKE = 0x40
USB_OTG_GLPMCFG_L1SSEN_Pos = 0x7
USB_OTG_GLPMCFG_L1SSEN_Msk = 0x80
USB_OTG_GLPMCFG_L1SSEN = 0x80
USB_OTG_GLPMCFG_BESLTHRS_Pos = 0x8
USB_OTG_GLPMCFG_BESLTHRS_Msk = 0xF00
USB_OTG_GLPMCFG_BESLTHRS = 0xF00
USB_OTG_GLPMCFG_L1DSEN_Pos = 0xC
USB_OTG_GLPMCFG_L1DSEN_Msk = 0x1000
USB_OTG_GLPMCFG_L1DSEN = 0x1000
USB_OTG_GLPMCFG_LPMRSP_Pos = 0xD
USB_OTG_GLPMCFG_LPMRSP_Msk = 0x6000
USB_OTG_GLPMCFG_LPMRSP = 0x6000
USB_OTG_GLPMCFG_SLPSTS_Pos = 0xF
USB_OTG_GLPMCFG_SLPSTS_Msk = 0x8000
USB_OTG_GLPMCFG_SLPSTS = 0x8000
USB_OTG_GLPMCFG_L1RSMOK_Pos = 0x10
USB_OTG_GLPMCFG_L1RSMOK_Msk = 0x10000
USB_OTG_GLPMCFG_L1RSMOK = 0x10000
USB_OTG_GLPMCFG_LPMCHIDX_Pos = 0x11
USB_OTG_GLPMCFG_LPMCHIDX_Msk = 0x1E0000
USB_OTG_GLPMCFG_LPMCHIDX = 0x1E0000
USB_OTG_GLPMCFG_LPMRCNT_Pos = 0x15
USB_OTG_GLPMCFG_LPMRCNT_Msk = 0xE00000
USB_OTG_GLPMCFG_LPMRCNT = 0xE00000
USB_OTG_GLPMCFG_SNDLPM_Pos = 0x18
USB_OTG_GLPMCFG_SNDLPM_Msk = 0x1000000
USB_OTG_GLPMCFG_SNDLPM = 0x1000000
USB_OTG_GLPMCFG_LPMRCNTSTS_Pos = 0x19
USB_OTG_GLPMCFG_LPMRCNTSTS_Msk = 0xE000000
USB_OTG_GLPMCFG_LPMRCNTSTS = 0xE000000
USB_OTG_GLPMCFG_ENBESL_Pos = 0x1C
USB_OTG_GLPMCFG_ENBESL_Msk = 0x10000000
USB_OTG_GLPMCFG_ENBESL = 0x10000000
USB_OTG_DIEPEACHMSK1_XFRCM_Pos = 0x0
USB_OTG_DIEPEACHMSK1_XFRCM_Msk = 0x1
USB_OTG_DIEPEACHMSK1_XFRCM = 0x1
USB_OTG_DIEPEACHMSK1_EPDM_Pos = 0x1
USB_OTG_DIEPEACHMSK1_EPDM_Msk = 0x2
USB_OTG_DIEPEACHMSK1_EPDM = 0x2
USB_OTG_DIEPEACHMSK1_TOM_Pos = 0x3
USB_OTG_DIEPEACHMSK1_TOM_Msk = 0x8
USB_OTG_DIEPEACHMSK1_TOM = 0x8
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos = 0x4
USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk = 0x10
USB_OTG_DIEPEACHMSK1_ITTXFEMSK = 0x10
USB_OTG_DIEPEACHMSK1_INEPNMM_Pos = 0x5
USB_OTG_DIEPEACHMSK1_INEPNMM_Msk = 0x20
USB_OTG_DIEPEACHMSK1_INEPNMM = 0x20
USB_OTG_DIEPEACHMSK1_INEPNEM_Pos = 0x6
USB_OTG_DIEPEACHMSK1_INEPNEM_Msk = 0x40
USB_OTG_DIEPEACHMSK1_INEPNEM = 0x40
USB_OTG_DIEPEACHMSK1_TXFURM_Pos = 0x8
USB_OTG_DIEPEACHMSK1_TXFURM_Msk = 0x100
USB_OTG_DIEPEACHMSK1_TXFURM = 0x100
USB_OTG_DIEPEACHMSK1_BIM_Pos = 0x9
USB_OTG_DIEPEACHMSK1_BIM_Msk = 0x200
USB_OTG_DIEPEACHMSK1_BIM = 0x200
USB_OTG_DIEPEACHMSK1_NAKM_Pos = 0xD
USB_OTG_DIEPEACHMSK1_NAKM_Msk = 0x2000
USB_OTG_DIEPEACHMSK1_NAKM = 0x2000
USB_OTG_HPRT_PCSTS_Pos = 0x0
USB_OTG_HPRT_PCSTS_Msk = 0x1
USB_OTG_HPRT_PCSTS = 0x1
USB_OTG_HPRT_PCDET_Pos = 0x1
USB_OTG_HPRT_PCDET_Msk = 0x2
USB_OTG_HPRT_PCDET = 0x2
USB_OTG_HPRT_PENA_Pos = 0x2
USB_OTG_HPRT_PENA_Msk = 0x4
USB_OTG_HPRT_PENA = 0x4
USB_OTG_HPRT_PENCHNG_Pos = 0x3
USB_OTG_HPRT_PENCHNG_Msk = 0x8
USB_OTG_HPRT_PENCHNG = 0x8
USB_OTG_HPRT_POCA_Pos = 0x4
USB_OTG_HPRT_POCA_Msk = 0x10
USB_OTG_HPRT_POCA = 0x10
USB_OTG_HPRT_POCCHNG_Pos = 0x5
USB_OTG_HPRT_POCCHNG_Msk = 0x20
USB_OTG_HPRT_POCCHNG = 0x20
USB_OTG_HPRT_PRES_Pos = 0x6
USB_OTG_HPRT_PRES_Msk = 0x40
USB_OTG_HPRT_PRES = 0x40
USB_OTG_HPRT_PSUSP_Pos = 0x7
USB_OTG_HPRT_PSUSP_Msk = 0x80
USB_OTG_HPRT_PSUSP = 0x80
USB_OTG_HPRT_PRST_Pos = 0x8
USB_OTG_HPRT_PRST_Msk = 0x100
USB_OTG_HPRT_PRST = 0x100
USB_OTG_HPRT_PLSTS_Pos = 0xA
USB_OTG_HPRT_PLSTS_Msk = 0xC00
USB_OTG_HPRT_PLSTS = 0xC00
USB_OTG_HPRT_PLSTS_0 = 0x400
USB_OTG_HPRT_PLSTS_1 = 0x800
USB_OTG_HPRT_PPWR_Pos = 0xC
USB_OTG_HPRT_PPWR_Msk = 0x1000
USB_OTG_HPRT_PPWR = 0x1000
USB_OTG_HPRT_PTCTL_Pos = 0xD
USB_OTG_HPRT_PTCTL_Msk = 0x1E000
USB_OTG_HPRT_PTCTL = 0x1E000
USB_OTG_HPRT_PTCTL_0 = 0x2000
USB_OTG_HPRT_PTCTL_1 = 0x4000
USB_OTG_HPRT_PTCTL_2 = 0x8000
USB_OTG_HPRT_PTCTL_3 = 0x10000
USB_OTG_HPRT_PSPD_Pos = 0x11
USB_OTG_HPRT_PSPD_Msk = 0x60000
USB_OTG_HPRT_PSPD = 0x60000
USB_OTG_HPRT_PSPD_0 = 0x20000
USB_OTG_HPRT_PSPD_1 = 0x40000
USB_OTG_DOEPEACHMSK1_XFRCM_Pos = 0x0
USB_OTG_DOEPEACHMSK1_XFRCM_Msk = 0x1
USB_OTG_DOEPEACHMSK1_XFRCM = 0x1
USB_OTG_DOEPEACHMSK1_EPDM_Pos = 0x1
USB_OTG_DOEPEACHMSK1_EPDM_Msk = 0x2
USB_OTG_DOEPEACHMSK1_EPDM = 0x2
USB_OTG_DOEPEACHMSK1_TOM_Pos = 0x3
USB_OTG_DOEPEACHMSK1_TOM_Msk = 0x8
USB_OTG_DOEPEACHMSK1_TOM = 0x8
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos = 0x4
USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk = 0x10
USB_OTG_DOEPEACHMSK1_ITTXFEMSK = 0x10
USB_OTG_DOEPEACHMSK1_INEPNMM_Pos = 0x5
USB_OTG_DOEPEACHMSK1_INEPNMM_Msk = 0x20
USB_OTG_DOEPEACHMSK1_INEPNMM = 0x20
USB_OTG_DOEPEACHMSK1_INEPNEM_Pos = 0x6
USB_OTG_DOEPEACHMSK1_INEPNEM_Msk = 0x40
USB_OTG_DOEPEACHMSK1_INEPNEM = 0x40
USB_OTG_DOEPEACHMSK1_TXFURM_Pos = 0x8
USB_OTG_DOEPEACHMSK1_TXFURM_Msk = 0x100
USB_OTG_DOEPEACHMSK1_TXFURM = 0x100
USB_OTG_DOEPEACHMSK1_BIM_Pos = 0x9
USB_OTG_DOEPEACHMSK1_BIM_Msk = 0x200
USB_OTG_DOEPEACHMSK1_BIM = 0x200
USB_OTG_DOEPEACHMSK1_BERRM_Pos = 0xC
USB_OTG_DOEPEACHMSK1_BERRM_Msk = 0x1000
USB_OTG_DOEPEACHMSK1_BERRM = 0x1000
USB_OTG_DOEPEACHMSK1_NAKM_Pos = 0xD
USB_OTG_DOEPEACHMSK1_NAKM_Msk = 0x2000
USB_OTG_DOEPEACHMSK1_NAKM = 0x2000
USB_OTG_DOEPEACHMSK1_NYETM_Pos = 0xE
USB_OTG_DOEPEACHMSK1_NYETM_Msk = 0x4000
USB_OTG_DOEPEACHMSK1_NYETM = 0x4000
USB_OTG_HPTXFSIZ_PTXSA_Pos = 0x0
USB_OTG_HPTXFSIZ_PTXSA_Msk = 0xFFFF
USB_OTG_HPTXFSIZ_PTXSA = 0xFFFF
USB_OTG_HPTXFSIZ_PTXFD_Pos = 0x10
USB_OTG_HPTXFSIZ_PTXFD_Msk = 0xFFFF0000
USB_OTG_HPTXFSIZ_PTXFD = 0xFFFF0000
USB_OTG_DIEPCTL_MPSIZ_Pos = 0x0
USB_OTG_DIEPCTL_MPSIZ_Msk = 0x7FF
USB_OTG_DIEPCTL_MPSIZ = 0x7FF
USB_OTG_DIEPCTL_USBAEP_Pos = 0xF
USB_OTG_DIEPCTL_USBAEP_Msk = 0x8000
USB_OTG_DIEPCTL_USBAEP = 0x8000
USB_OTG_DIEPCTL_EONUM_DPID_Pos = 0x10
USB_OTG_DIEPCTL_EONUM_DPID_Msk = 0x10000
USB_OTG_DIEPCTL_EONUM_DPID = 0x10000
USB_OTG_DIEPCTL_NAKSTS_Pos = 0x11
USB_OTG_DIEPCTL_NAKSTS_Msk = 0x20000
USB_OTG_DIEPCTL_NAKSTS = 0x20000
USB_OTG_DIEPCTL_EPTYP_Pos = 0x12
USB_OTG_DIEPCTL_EPTYP_Msk = 0xC0000
USB_OTG_DIEPCTL_EPTYP = 0xC0000
USB_OTG_DIEPCTL_EPTYP_0 = 0x40000
USB_OTG_DIEPCTL_EPTYP_1 = 0x80000
USB_OTG_DIEPCTL_STALL_Pos = 0x15
USB_OTG_DIEPCTL_STALL_Msk = 0x200000
USB_OTG_DIEPCTL_STALL = 0x200000
USB_OTG_DIEPCTL_TXFNUM_Pos = 0x16
USB_OTG_DIEPCTL_TXFNUM_Msk = 0x3C00000
USB_OTG_DIEPCTL_TXFNUM = 0x3C00000
USB_OTG_DIEPCTL_TXFNUM_0 = 0x400000
USB_OTG_DIEPCTL_TXFNUM_1 = 0x800000
USB_OTG_DIEPCTL_TXFNUM_2 = 0x1000000
USB_OTG_DIEPCTL_TXFNUM_3 = 0x2000000
USB_OTG_DIEPCTL_CNAK_Pos = 0x1A
USB_OTG_DIEPCTL_CNAK_Msk = 0x4000000
USB_OTG_DIEPCTL_CNAK = 0x4000000
USB_OTG_DIEPCTL_SNAK_Pos = 0x1B
USB_OTG_DIEPCTL_SNAK_Msk = 0x8000000
USB_OTG_DIEPCTL_SNAK = 0x8000000
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos = 0x1C
USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk = 0x10000000
USB_OTG_DIEPCTL_SD0PID_SEVNFRM = 0x10000000
USB_OTG_DIEPCTL_SODDFRM_Pos = 0x1D
USB_OTG_DIEPCTL_SODDFRM_Msk = 0x20000000
USB_OTG_DIEPCTL_SODDFRM = 0x20000000
USB_OTG_DIEPCTL_EPDIS_Pos = 0x1E
USB_OTG_DIEPCTL_EPDIS_Msk = 0x40000000
USB_OTG_DIEPCTL_EPDIS = 0x40000000
USB_OTG_DIEPCTL_EPENA_Pos = 0x1F
USB_OTG_DIEPCTL_EPENA_Msk = 0x80000000
USB_OTG_DIEPCTL_EPENA = 0x80000000
USB_OTG_HCCHAR_MPSIZ_Pos = 0x0
USB_OTG_HCCHAR_MPSIZ_Msk = 0x7FF
USB_OTG_HCCHAR_MPSIZ = 0x7FF
USB_OTG_HCCHAR_EPNUM_Pos = 0xB
USB_OTG_HCCHAR_EPNUM_Msk = 0x7800
USB_OTG_HCCHAR_EPNUM = 0x7800
USB_OTG_HCCHAR_EPNUM_0 = 0x800
USB_OTG_HCCHAR_EPNUM_1 = 0x1000
USB_OTG_HCCHAR_EPNUM_2 = 0x2000
USB_OTG_HCCHAR_EPNUM_3 = 0x4000
USB_OTG_HCCHAR_EPDIR_Pos = 0xF
USB_OTG_HCCHAR_EPDIR_Msk = 0x8000
USB_OTG_HCCHAR_EPDIR = 0x8000
USB_OTG_HCCHAR_LSDEV_Pos = 0x11
USB_OTG_HCCHAR_LSDEV_Msk = 0x20000
USB_OTG_HCCHAR_LSDEV = 0x20000
USB_OTG_HCCHAR_EPTYP_Pos = 0x12
USB_OTG_HCCHAR_EPTYP_Msk = 0xC0000
USB_OTG_HCCHAR_EPTYP = 0xC0000
USB_OTG_HCCHAR_EPTYP_0 = 0x40000
USB_OTG_HCCHAR_EPTYP_1 = 0x80000
USB_OTG_HCCHAR_MC_Pos = 0x14
USB_OTG_HCCHAR_MC_Msk = 0x300000
USB_OTG_HCCHAR_MC = 0x300000
USB_OTG_HCCHAR_MC_0 = 0x100000
USB_OTG_HCCHAR_MC_1 = 0x200000
USB_OTG_HCCHAR_DAD_Pos = 0x16
USB_OTG_HCCHAR_DAD_Msk = 0x1FC00000
USB_OTG_HCCHAR_DAD = 0x1FC00000
USB_OTG_HCCHAR_DAD_0 = 0x400000
USB_OTG_HCCHAR_DAD_1 = 0x800000
USB_OTG_HCCHAR_DAD_2 = 0x1000000
USB_OTG_HCCHAR_DAD_3 = 0x2000000
USB_OTG_HCCHAR_DAD_4 = 0x4000000
USB_OTG_HCCHAR_DAD_5 = 0x8000000
USB_OTG_HCCHAR_DAD_6 = 0x10000000
USB_OTG_HCCHAR_ODDFRM_Pos = 0x1D
USB_OTG_HCCHAR_ODDFRM_Msk = 0x20000000
USB_OTG_HCCHAR_ODDFRM = 0x20000000
USB_OTG_HCCHAR_CHDIS_Pos = 0x1E
USB_OTG_HCCHAR_CHDIS_Msk = 0x40000000
USB_OTG_HCCHAR_CHDIS = 0x40000000
USB_OTG_HCCHAR_CHENA_Pos = 0x1F
USB_OTG_HCCHAR_CHENA_Msk = 0x80000000
USB_OTG_HCCHAR_CHENA = 0x80000000
USB_OTG_HCSPLT_PRTADDR_Pos = 0x0
USB_OTG_HCSPLT_PRTADDR_Msk = 0x7F
USB_OTG_HCSPLT_PRTADDR = 0x7F
USB_OTG_HCSPLT_PRTADDR_0 = 0x1
USB_OTG_HCSPLT_PRTADDR_1 = 0x2
USB_OTG_HCSPLT_PRTADDR_2 = 0x4
USB_OTG_HCSPLT_PRTADDR_3 = 0x8
USB_OTG_HCSPLT_PRTADDR_4 = 0x10
USB_OTG_HCSPLT_PRTADDR_5 = 0x20
USB_OTG_HCSPLT_PRTADDR_6 = 0x40
USB_OTG_HCSPLT_HUBADDR_Pos = 0x7
USB_OTG_HCSPLT_HUBADDR_Msk = 0x3F80
USB_OTG_HCSPLT_HUBADDR = 0x3F80
USB_OTG_HCSPLT_HUBADDR_0 = 0x80
USB_OTG_HCSPLT_HUBADDR_1 = 0x100
USB_OTG_HCSPLT_HUBADDR_2 = 0x200
USB_OTG_HCSPLT_HUBADDR_3 = 0x400
USB_OTG_HCSPLT_HUBADDR_4 = 0x800
USB_OTG_HCSPLT_HUBADDR_5 = 0x1000
USB_OTG_HCSPLT_HUBADDR_6 = 0x2000
USB_OTG_HCSPLT_XACTPOS_Pos = 0xE
USB_OTG_HCSPLT_XACTPOS_Msk = 0xC000
USB_OTG_HCSPLT_XACTPOS = 0xC000
USB_OTG_HCSPLT_XACTPOS_0 = 0x4000
USB_OTG_HCSPLT_XACTPOS_1 = 0x8000
USB_OTG_HCSPLT_COMPLSPLT_Pos = 0x10
USB_OTG_HCSPLT_COMPLSPLT_Msk = 0x10000
USB_OTG_HCSPLT_COMPLSPLT = 0x10000
USB_OTG_HCSPLT_SPLITEN_Pos = 0x1F
USB_OTG_HCSPLT_SPLITEN_Msk = 0x80000000
USB_OTG_HCSPLT_SPLITEN = 0x80000000
USB_OTG_HCINT_XFRC_Pos = 0x0
USB_OTG_HCINT_XFRC_Msk = 0x1
USB_OTG_HCINT_XFRC = 0x1
USB_OTG_HCINT_CHH_Pos = 0x1
USB_OTG_HCINT_CHH_Msk = 0x2
USB_OTG_HCINT_CHH = 0x2
USB_OTG_HCINT_AHBERR_Pos = 0x2
USB_OTG_HCINT_AHBERR_Msk = 0x4
USB_OTG_HCINT_AHBERR = 0x4
USB_OTG_HCINT_STALL_Pos = 0x3
USB_OTG_HCINT_STALL_Msk = 0x8
USB_OTG_HCINT_STALL = 0x8
USB_OTG_HCINT_NAK_Pos = 0x4
USB_OTG_HCINT_NAK_Msk = 0x10
USB_OTG_HCINT_NAK = 0x10
USB_OTG_HCINT_ACK_Pos = 0x5
USB_OTG_HCINT_ACK_Msk = 0x20
USB_OTG_HCINT_ACK = 0x20
USB_OTG_HCINT_NYET_Pos = 0x6
USB_OTG_HCINT_NYET_Msk = 0x40
USB_OTG_HCINT_NYET = 0x40
USB_OTG_HCINT_TXERR_Pos = 0x7
USB_OTG_HCINT_TXERR_Msk = 0x80
USB_OTG_HCINT_TXERR = 0x80
USB_OTG_HCINT_BBERR_Pos = 0x8
USB_OTG_HCINT_BBERR_Msk = 0x100
USB_OTG_HCINT_BBERR = 0x100
USB_OTG_HCINT_FRMOR_Pos = 0x9
USB_OTG_HCINT_FRMOR_Msk = 0x200
USB_OTG_HCINT_FRMOR = 0x200
USB_OTG_HCINT_DTERR_Pos = 0xA
USB_OTG_HCINT_DTERR_Msk = 0x400
USB_OTG_HCINT_DTERR = 0x400
USB_OTG_DIEPINT_XFRC_Pos = 0x0
USB_OTG_DIEPINT_XFRC_Msk = 0x1
USB_OTG_DIEPINT_XFRC = 0x1
USB_OTG_DIEPINT_EPDISD_Pos = 0x1
USB_OTG_DIEPINT_EPDISD_Msk = 0x2
USB_OTG_DIEPINT_EPDISD = 0x2
USB_OTG_DIEPINT_AHBERR_Pos = 0x2
USB_OTG_DIEPINT_AHBERR_Msk = 0x4
USB_OTG_DIEPINT_AHBERR = 0x4
USB_OTG_DIEPINT_TOC_Pos = 0x3
USB_OTG_DIEPINT_TOC_Msk = 0x8
USB_OTG_DIEPINT_TOC = 0x8
USB_OTG_DIEPINT_ITTXFE_Pos = 0x4
USB_OTG_DIEPINT_ITTXFE_Msk = 0x10
USB_OTG_DIEPINT_ITTXFE = 0x10
USB_OTG_DIEPINT_INEPNM_Pos = 0x5
USB_OTG_DIEPINT_INEPNM_Msk = 0x20
USB_OTG_DIEPINT_INEPNM = 0x20
USB_OTG_DIEPINT_INEPNE_Pos = 0x6
USB_OTG_DIEPINT_INEPNE_Msk = 0x40
USB_OTG_DIEPINT_INEPNE = 0x40
USB_OTG_DIEPINT_TXFE_Pos = 0x7
USB_OTG_DIEPINT_TXFE_Msk = 0x80
USB_OTG_DIEPINT_TXFE = 0x80
USB_OTG_DIEPINT_TXFIFOUDRN_Pos = 0x8
USB_OTG_DIEPINT_TXFIFOUDRN_Msk = 0x100
USB_OTG_DIEPINT_TXFIFOUDRN = 0x100
USB_OTG_DIEPINT_BNA_Pos = 0x9
USB_OTG_DIEPINT_BNA_Msk = 0x200
USB_OTG_DIEPINT_BNA = 0x200
USB_OTG_DIEPINT_PKTDRPSTS_Pos = 0xB
USB_OTG_DIEPINT_PKTDRPSTS_Msk = 0x800
USB_OTG_DIEPINT_PKTDRPSTS = 0x800
USB_OTG_DIEPINT_BERR_Pos = 0xC
USB_OTG_DIEPINT_BERR_Msk = 0x1000
USB_OTG_DIEPINT_BERR = 0x1000
USB_OTG_DIEPINT_NAK_Pos = 0xD
USB_OTG_DIEPINT_NAK_Msk = 0x2000
USB_OTG_DIEPINT_NAK = 0x2000
USB_OTG_HCINTMSK_XFRCM_Pos = 0x0
USB_OTG_HCINTMSK_XFRCM_Msk = 0x1
USB_OTG_HCINTMSK_XFRCM = 0x1
USB_OTG_HCINTMSK_CHHM_Pos = 0x1
USB_OTG_HCINTMSK_CHHM_Msk = 0x2
USB_OTG_HCINTMSK_CHHM = 0x2
USB_OTG_HCINTMSK_AHBERR_Pos = 0x2
USB_OTG_HCINTMSK_AHBERR_Msk = 0x4
USB_OTG_HCINTMSK_AHBERR = 0x4
USB_OTG_HCINTMSK_STALLM_Pos = 0x3
USB_OTG_HCINTMSK_STALLM_Msk = 0x8
USB_OTG_HCINTMSK_STALLM = 0x8
USB_OTG_HCINTMSK_NAKM_Pos = 0x4
USB_OTG_HCINTMSK_NAKM_Msk = 0x10
USB_OTG_HCINTMSK_NAKM = 0x10
USB_OTG_HCINTMSK_ACKM_Pos = 0x5
USB_OTG_HCINTMSK_ACKM_Msk = 0x20
USB_OTG_HCINTMSK_ACKM = 0x20
USB_OTG_HCINTMSK_NYET_Pos = 0x6
USB_OTG_HCINTMSK_NYET_Msk = 0x40
USB_OTG_HCINTMSK_NYET = 0x40
USB_OTG_HCINTMSK_TXERRM_Pos = 0x7
USB_OTG_HCINTMSK_TXERRM_Msk = 0x80
USB_OTG_HCINTMSK_TXERRM = 0x80
USB_OTG_HCINTMSK_BBERRM_Pos = 0x8
USB_OTG_HCINTMSK_BBERRM_Msk = 0x100
USB_OTG_HCINTMSK_BBERRM = 0x100
USB_OTG_HCINTMSK_FRMORM_Pos = 0x9
USB_OTG_HCINTMSK_FRMORM_Msk = 0x200
USB_OTG_HCINTMSK_FRMORM = 0x200
USB_OTG_HCINTMSK_DTERRM_Pos = 0xA
USB_OTG_HCINTMSK_DTERRM_Msk = 0x400
USB_OTG_HCINTMSK_DTERRM = 0x400
USB_OTG_DIEPTSIZ_XFRSIZ_Pos = 0x0
USB_OTG_DIEPTSIZ_XFRSIZ_Msk = 0x7FFFF
USB_OTG_DIEPTSIZ_XFRSIZ = 0x7FFFF
USB_OTG_DIEPTSIZ_PKTCNT_Pos = 0x13
USB_OTG_DIEPTSIZ_PKTCNT_Msk = 0x1FF80000
USB_OTG_DIEPTSIZ_PKTCNT = 0x1FF80000
USB_OTG_DIEPTSIZ_MULCNT_Pos = 0x1D
USB_OTG_DIEPTSIZ_MULCNT_Msk = 0x60000000
USB_OTG_DIEPTSIZ_MULCNT = 0x60000000
USB_OTG_HCTSIZ_XFRSIZ_Pos = 0x0
USB_OTG_HCTSIZ_XFRSIZ_Msk = 0x7FFFF
USB_OTG_HCTSIZ_XFRSIZ = 0x7FFFF
USB_OTG_HCTSIZ_PKTCNT_Pos = 0x13
USB_OTG_HCTSIZ_PKTCNT_Msk = 0x1FF80000
USB_OTG_HCTSIZ_PKTCNT = 0x1FF80000
USB_OTG_HCTSIZ_DOPING_Pos = 0x1F
USB_OTG_HCTSIZ_DOPING_Msk = 0x80000000
USB_OTG_HCTSIZ_DOPING = 0x80000000
USB_OTG_HCTSIZ_DPID_Pos = 0x1D
USB_OTG_HCTSIZ_DPID_Msk = 0x60000000
USB_OTG_HCTSIZ_DPID = 0x60000000
USB_OTG_HCTSIZ_DPID_0 = 0x20000000
USB_OTG_HCTSIZ_DPID_1 = 0x40000000
USB_OTG_DIEPDMA_DMAADDR_Pos = 0x0
USB_OTG_DIEPDMA_DMAADDR_Msk = 0xFFFFFFFF
USB_OTG_DIEPDMA_DMAADDR = 0xFFFFFFFF
USB_OTG_HCDMA_DMAADDR_Pos = 0x0
USB_OTG_HCDMA_DMAADDR_Msk = 0xFFFFFFFF
USB_OTG_HCDMA_DMAADDR = 0xFFFFFFFF
USB_OTG_DTXFSTS_INEPTFSAV_Pos = 0x0
USB_OTG_DTXFSTS_INEPTFSAV_Msk = 0xFFFF
USB_OTG_DTXFSTS_INEPTFSAV = 0xFFFF
USB_OTG_DIEPTXF_INEPTXSA_Pos = 0x0
USB_OTG_DIEPTXF_INEPTXSA_Msk = 0xFFFF
USB_OTG_DIEPTXF_INEPTXSA = 0xFFFF
USB_OTG_DIEPTXF_INEPTXFD_Pos = 0x10
USB_OTG_DIEPTXF_INEPTXFD_Msk = 0xFFFF0000
USB_OTG_DIEPTXF_INEPTXFD = 0xFFFF0000
USB_OTG_DOEPCTL_MPSIZ_Pos = 0x0
USB_OTG_DOEPCTL_MPSIZ_Msk = 0x7FF
USB_OTG_DOEPCTL_MPSIZ = 0x7FF
USB_OTG_DOEPCTL_USBAEP_Pos = 0xF
USB_OTG_DOEPCTL_USBAEP_Msk = 0x8000
USB_OTG_DOEPCTL_USBAEP = 0x8000
USB_OTG_DOEPCTL_NAKSTS_Pos = 0x11
USB_OTG_DOEPCTL_NAKSTS_Msk = 0x20000
USB_OTG_DOEPCTL_NAKSTS = 0x20000
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos = 0x1C
USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk = 0x10000000
USB_OTG_DOEPCTL_SD0PID_SEVNFRM = 0x10000000
USB_OTG_DOEPCTL_SODDFRM_Pos = 0x1D
USB_OTG_DOEPCTL_SODDFRM_Msk = 0x20000000
USB_OTG_DOEPCTL_SODDFRM = 0x20000000
USB_OTG_DOEPCTL_EPTYP_Pos = 0x12
USB_OTG_DOEPCTL_EPTYP_Msk = 0xC0000
USB_OTG_DOEPCTL_EPTYP = 0xC0000
USB_OTG_DOEPCTL_EPTYP_0 = 0x40000
USB_OTG_DOEPCTL_EPTYP_1 = 0x80000
USB_OTG_DOEPCTL_SNPM_Pos = 0x14
USB_OTG_DOEPCTL_SNPM_Msk = 0x100000
USB_OTG_DOEPCTL_SNPM = 0x100000
USB_OTG_DOEPCTL_STALL_Pos = 0x15
USB_OTG_DOEPCTL_STALL_Msk = 0x200000
USB_OTG_DOEPCTL_STALL = 0x200000
USB_OTG_DOEPCTL_CNAK_Pos = 0x1A
USB_OTG_DOEPCTL_CNAK_Msk = 0x4000000
USB_OTG_DOEPCTL_CNAK = 0x4000000
USB_OTG_DOEPCTL_SNAK_Pos = 0x1B
USB_OTG_DOEPCTL_SNAK_Msk = 0x8000000
USB_OTG_DOEPCTL_SNAK = 0x8000000
USB_OTG_DOEPCTL_EPDIS_Pos = 0x1E
USB_OTG_DOEPCTL_EPDIS_Msk = 0x40000000
USB_OTG_DOEPCTL_EPDIS = 0x40000000
USB_OTG_DOEPCTL_EPENA_Pos = 0x1F
USB_OTG_DOEPCTL_EPENA_Msk = 0x80000000
USB_OTG_DOEPCTL_EPENA = 0x80000000
USB_OTG_DOEPINT_XFRC_Pos = 0x0
USB_OTG_DOEPINT_XFRC_Msk = 0x1
USB_OTG_DOEPINT_XFRC = 0x1
USB_OTG_DOEPINT_EPDISD_Pos = 0x1
USB_OTG_DOEPINT_EPDISD_Msk = 0x2
USB_OTG_DOEPINT_EPDISD = 0x2
USB_OTG_DOEPINT_AHBERR_Pos = 0x2
USB_OTG_DOEPINT_AHBERR_Msk = 0x4
USB_OTG_DOEPINT_AHBERR = 0x4
USB_OTG_DOEPINT_STUP_Pos = 0x3
USB_OTG_DOEPINT_STUP_Msk = 0x8
USB_OTG_DOEPINT_STUP = 0x8
USB_OTG_DOEPINT_OTEPDIS_Pos = 0x4
USB_OTG_DOEPINT_OTEPDIS_Msk = 0x10
USB_OTG_DOEPINT_OTEPDIS = 0x10
USB_OTG_DOEPINT_OTEPSPR_Pos = 0x5
USB_OTG_DOEPINT_OTEPSPR_Msk = 0x20
USB_OTG_DOEPINT_OTEPSPR = 0x20
USB_OTG_DOEPINT_B2BSTUP_Pos = 0x6
USB_OTG_DOEPINT_B2BSTUP_Msk = 0x40
USB_OTG_DOEPINT_B2BSTUP = 0x40
USB_OTG_DOEPINT_OUTPKTERR_Pos = 0x8
USB_OTG_DOEPINT_OUTPKTERR_Msk = 0x100
USB_OTG_DOEPINT_OUTPKTERR = 0x100
USB_OTG_DOEPINT_BERR_Pos = 0xC
USB_OTG_DOEPINT_BERR_Msk = 0x1000
USB_OTG_DOEPINT_BERR = 0x1000
USB_OTG_DOEPINT_NAK_Pos = 0xD
USB_OTG_DOEPINT_NAK_Msk = 0x2000
USB_OTG_DOEPINT_NAK = 0x2000
USB_OTG_DOEPINT_NYET_Pos = 0xE
USB_OTG_DOEPINT_NYET_Msk = 0x4000
USB_OTG_DOEPINT_NYET = 0x4000
USB_OTG_DOEPINT_STPKTRX_Pos = 0xF
USB_OTG_DOEPINT_STPKTRX_Msk = 0x8000
USB_OTG_DOEPINT_STPKTRX = 0x8000
USB_OTG_DOEPTSIZ_XFRSIZ_Pos = 0x0
USB_OTG_DOEPTSIZ_XFRSIZ_Msk = 0x7FFFF
USB_OTG_DOEPTSIZ_XFRSIZ = 0x7FFFF
USB_OTG_DOEPTSIZ_PKTCNT_Pos = 0x13
USB_OTG_DOEPTSIZ_PKTCNT_Msk = 0x1FF80000
USB_OTG_DOEPTSIZ_PKTCNT = 0x1FF80000
USB_OTG_DOEPTSIZ_STUPCNT_Pos = 0x1D
USB_OTG_DOEPTSIZ_STUPCNT_Msk = 0x60000000
USB_OTG_DOEPTSIZ_STUPCNT = 0x60000000
USB_OTG_DOEPTSIZ_STUPCNT_0 = 0x20000000
USB_OTG_DOEPTSIZ_STUPCNT_1 = 0x40000000
USB_OTG_PCGCCTL_STOPCLK_Pos = 0x0
USB_OTG_PCGCCTL_STOPCLK_Msk = 0x1
USB_OTG_PCGCCTL_STOPCLK = 0x1
USB_OTG_PCGCCTL_GATECLK_Pos = 0x1
USB_OTG_PCGCCTL_GATECLK_Msk = 0x2
USB_OTG_PCGCCTL_GATECLK = 0x2
USB_OTG_PCGCCTL_PHYSUSP_Pos = 0x4
USB_OTG_PCGCCTL_PHYSUSP_Msk = 0x10
USB_OTG_PCGCCTL_PHYSUSP = 0x10
# fun define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \
#                                       ((INSTANCE) == ADC2) || \
#                                       ((INSTANCE) == ADC3))
# fun define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
# fun define IS_ADC_COMMON_INSTANCE(INSTANCE) (((INSTANCE) == ADC12_COMMON) ||\
#                                          ((INSTANCE) == ADC3_COMMON))
# fun define IS_COMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == COMP1) || \
#                                       ((INSTANCE) == COMP2))
# fun define IS_COMP_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == COMP12_COMMON)
# fun define IS_COMP_WINDOWMODE_INSTANCE(INSTANCE) ((INSTANCE) == COMP2)
# fun define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
# fun define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)
# fun define IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI)
# fun define IS_DLYB_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == DLYB_SDMMC1) || \
#                                         ((INSTANCE) == DLYB_SDMMC2) || \
#                                         ((INSTANCE) == DLYB_QUADSPI))
# fun define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || \
#                                               ((INSTANCE) == DFSDM1_Filter1) || \
#                                               ((INSTANCE) == DFSDM1_Filter2) || \
#                                               ((INSTANCE) == DFSDM1_Filter3))
# fun define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || \
#                                                 ((INSTANCE) == DFSDM1_Channel1) || \
#                                                 ((INSTANCE) == DFSDM1_Channel2) || \
#                                                 ((INSTANCE) == DFSDM1_Channel3) || \
#                                                 ((INSTANCE) == DFSDM1_Channel4) || \
#                                                 ((INSTANCE) == DFSDM1_Channel5) || \
#                                                 ((INSTANCE) == DFSDM1_Channel6) || \
#                                                 ((INSTANCE) == DFSDM1_Channel7))
# fun define IS_RAMECC_MONITOR_ALL_INSTANCE(INSTANCE) (((INSTANCE) == RAMECC1_Monitor1)   || \
#                                                  ((INSTANCE) == RAMECC1_Monitor2)   || \
#                                                  ((INSTANCE) == RAMECC1_Monitor3)   || \
#                                                  ((INSTANCE) == RAMECC1_Monitor4)   || \
#                                                  ((INSTANCE) == RAMECC1_Monitor5)   || \
#                                                  ((INSTANCE) == RAMECC2_Monitor1)   || \
#                                                  ((INSTANCE) == RAMECC2_Monitor2)   || \
#                                                  ((INSTANCE) == RAMECC2_Monitor3)   || \
#                                                  ((INSTANCE) == RAMECC2_Monitor4)   || \
#                                                  ((INSTANCE) == RAMECC2_Monitor5)   || \
#                                                  ((INSTANCE) == RAMECC3_Monitor1)   || \
#                                                  ((INSTANCE) == RAMECC3_Monitor2))
# fun define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0)   || \
#                                       ((INSTANCE) == DMA1_Stream1)   || \
#                                       ((INSTANCE) == DMA1_Stream2)   || \
#                                       ((INSTANCE) == DMA1_Stream3)   || \
#                                       ((INSTANCE) == DMA1_Stream4)   || \
#                                       ((INSTANCE) == DMA1_Stream5)   || \
#                                       ((INSTANCE) == DMA1_Stream6)   || \
#                                       ((INSTANCE) == DMA1_Stream7)   || \
#                                       ((INSTANCE) == DMA2_Stream0)   || \
#                                       ((INSTANCE) == DMA2_Stream1)   || \
#                                       ((INSTANCE) == DMA2_Stream2)   || \
#                                       ((INSTANCE) == DMA2_Stream3)   || \
#                                       ((INSTANCE) == DMA2_Stream4)   || \
#                                       ((INSTANCE) == DMA2_Stream5)   || \
#                                       ((INSTANCE) == DMA2_Stream6)   || \
#                                       ((INSTANCE) == DMA2_Stream7)   || \
#                                       ((INSTANCE) == BDMA_Channel0) || \
#                                       ((INSTANCE) == BDMA_Channel1) || \
#                                       ((INSTANCE) == BDMA_Channel2) || \
#                                       ((INSTANCE) == BDMA_Channel3) || \
#                                       ((INSTANCE) == BDMA_Channel4) || \
#                                       ((INSTANCE) == BDMA_Channel5) || \
#                                       ((INSTANCE) == BDMA_Channel6) || \
#                                       ((INSTANCE) == BDMA_Channel7))
# fun define IS_BDMA_CHANNEL_INSTANCE(INSTANCE) (((INSTANCE) == BDMA_Channel0) || \
#                                            ((INSTANCE) == BDMA_Channel1) || \
#                                            ((INSTANCE) == BDMA_Channel2) || \
#                                            ((INSTANCE) == BDMA_Channel3) || \
#                                            ((INSTANCE) == BDMA_Channel4) || \
#                                            ((INSTANCE) == BDMA_Channel5) || \
#                                            ((INSTANCE) == BDMA_Channel6) || \
#                                            ((INSTANCE) == BDMA_Channel7))
# fun define IS_DMA_DMAMUX_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == DMA1_Stream0)    || \
#                                               ((INSTANCE) == DMA1_Stream1)    || \
#                                               ((INSTANCE) == DMA1_Stream2)    || \
#                                               ((INSTANCE) == DMA1_Stream3)    || \
#                                               ((INSTANCE) == DMA1_Stream4)    || \
#                                               ((INSTANCE) == DMA1_Stream5)    || \
#                                               ((INSTANCE) == DMA1_Stream6)    || \
#                                               ((INSTANCE) == DMA1_Stream7)    || \
#                                               ((INSTANCE) == DMA2_Stream0)    || \
#                                               ((INSTANCE) == DMA2_Stream1)    || \
#                                               ((INSTANCE) == DMA2_Stream2)    || \
#                                               ((INSTANCE) == DMA2_Stream3)    || \
#                                               ((INSTANCE) == DMA2_Stream4)    || \
#                                               ((INSTANCE) == DMA2_Stream5)    || \
#                                               ((INSTANCE) == DMA2_Stream6)    || \
#                                               ((INSTANCE) == DMA2_Stream7)    || \
#                                               ((INSTANCE) == BDMA_Channel0)   || \
#                                               ((INSTANCE) == BDMA_Channel1)   || \
#                                               ((INSTANCE) == BDMA_Channel2)   || \
#                                               ((INSTANCE) == BDMA_Channel3)   || \
#                                               ((INSTANCE) == BDMA_Channel4)   || \
#                                               ((INSTANCE) == BDMA_Channel5)   || \
#                                               ((INSTANCE) == BDMA_Channel6)   || \
#                                               ((INSTANCE) == BDMA_Channel7))
# fun define IS_BDMA_CHANNEL_DMAMUX_INSTANCE(INSTANCE)  (((INSTANCE) == BDMA_Channel0) || \
#                                                    ((INSTANCE) == BDMA_Channel1) || \
#                                                    ((INSTANCE) == BDMA_Channel2) || \
#                                                    ((INSTANCE) == BDMA_Channel3) || \
#                                                    ((INSTANCE) == BDMA_Channel4) || \
#                                                    ((INSTANCE) == BDMA_Channel5) || \
#                                                    ((INSTANCE) == BDMA_Channel6) || \
#                                                    ((INSTANCE) == BDMA_Channel7))
# fun define IS_DMA_STREAM_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0)   || \
#                                          ((INSTANCE) == DMA1_Stream1)   || \
#                                          ((INSTANCE) == DMA1_Stream2)   || \
#                                          ((INSTANCE) == DMA1_Stream3)   || \
#                                          ((INSTANCE) == DMA1_Stream4)   || \
#                                          ((INSTANCE) == DMA1_Stream5)   || \
#                                          ((INSTANCE) == DMA1_Stream6)   || \
#                                          ((INSTANCE) == DMA1_Stream7)   || \
#                                          ((INSTANCE) == DMA2_Stream0)   || \
#                                          ((INSTANCE) == DMA2_Stream1)   || \
#                                          ((INSTANCE) == DMA2_Stream2)   || \
#                                          ((INSTANCE) == DMA2_Stream3)   || \
#                                          ((INSTANCE) == DMA2_Stream4)   || \
#                                          ((INSTANCE) == DMA2_Stream5)   || \
#                                          ((INSTANCE) == DMA2_Stream6)   || \
#                                          ((INSTANCE) == DMA2_Stream7))
# fun define IS_DMA_STREAM_DMAMUX_INSTANCE(INSTANCE)  (((INSTANCE) == DMA1_Stream0)   || \
#                                                  ((INSTANCE) == DMA1_Stream1)   || \
#                                                  ((INSTANCE) == DMA1_Stream2)   || \
#                                                  ((INSTANCE) == DMA1_Stream3)   || \
#                                                  ((INSTANCE) == DMA1_Stream4)   || \
#                                                  ((INSTANCE) == DMA1_Stream5)   || \
#                                                  ((INSTANCE) == DMA1_Stream6)   || \
#                                                  ((INSTANCE) == DMA1_Stream7)   || \
#                                                  ((INSTANCE) == DMA2_Stream0)   || \
#                                                  ((INSTANCE) == DMA2_Stream1)   || \
#                                                  ((INSTANCE) == DMA2_Stream2)   || \
#                                                  ((INSTANCE) == DMA2_Stream3)   || \
#                                                  ((INSTANCE) == DMA2_Stream4)   || \
#                                                  ((INSTANCE) == DMA2_Stream5)   || \
#                                                  ((INSTANCE) == DMA2_Stream6)   || \
#                                                  ((INSTANCE) == DMA2_Stream7))
# fun define IS_DMA_REQUEST_GEN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMAMUX1_RequestGenerator0) || \
#                                                   ((INSTANCE) == DMAMUX1_RequestGenerator1) || \
#                                                   ((INSTANCE) == DMAMUX1_RequestGenerator2) || \
#                                                   ((INSTANCE) == DMAMUX1_RequestGenerator3) || \
#                                                   ((INSTANCE) == DMAMUX1_RequestGenerator4) || \
#                                                   ((INSTANCE) == DMAMUX1_RequestGenerator5) || \
#                                                   ((INSTANCE) == DMAMUX1_RequestGenerator6) || \
#                                                   ((INSTANCE) == DMAMUX1_RequestGenerator7) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator0) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator1) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator2) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator3) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator4) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator5) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator6) || \
#                                                   ((INSTANCE) == DMAMUX2_RequestGenerator7))
# fun define IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D)
# fun define IS_MDMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == MDMA_Channel0)  || \
#                                               ((INSTANCE) == MDMA_Channel1)  || \
#                                               ((INSTANCE) == MDMA_Channel2)  || \
#                                               ((INSTANCE) == MDMA_Channel3)  || \
#                                               ((INSTANCE) == MDMA_Channel4)  || \
#                                               ((INSTANCE) == MDMA_Channel5)  || \
#                                               ((INSTANCE) == MDMA_Channel6)  || \
#                                               ((INSTANCE) == MDMA_Channel7)  || \
#                                               ((INSTANCE) == MDMA_Channel8)  || \
#                                               ((INSTANCE) == MDMA_Channel9)  || \
#                                               ((INSTANCE) == MDMA_Channel10) || \
#                                               ((INSTANCE) == MDMA_Channel11) || \
#                                               ((INSTANCE) == MDMA_Channel12) || \
#                                               ((INSTANCE) == MDMA_Channel13) || \
#                                               ((INSTANCE) == MDMA_Channel14) || \
#                                               ((INSTANCE) == MDMA_Channel15))
# fun define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)
# fun define IS_FDCAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == FDCAN1) || \
#                                             ((__INSTANCE__) == FDCAN2))
# fun define IS_FDCAN_TT_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FDCAN1)
# fun define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
#                                        ((INSTANCE) == GPIOB) || \
#                                        ((INSTANCE) == GPIOC) || \
#                                        ((INSTANCE) == GPIOD) || \
#                                        ((INSTANCE) == GPIOE) || \
#                                        ((INSTANCE) == GPIOF) || \
#                                        ((INSTANCE) == GPIOG) || \
#                                        ((INSTANCE) == GPIOH) || \
#                                        ((INSTANCE) == GPIOI) || \
#                                        ((INSTANCE) == GPIOJ) || \
#                                        ((INSTANCE) == GPIOK))
# fun define IS_GPIO_AF_INSTANCE(INSTANCE)   IS_GPIO_ALL_INSTANCE(INSTANCE)
# fun define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
# fun define IS_HSEM_ALL_INSTANCE(INSTANCE) ((INSTANCE) == HSEM)
HSEM_CPU1_COREID = 0x3
HSEM_CR_COREID_CPU1 = 0x300
HSEM_CR_COREID_CURRENT = 0x300
HSEM_SEMID_MIN = 0x0
HSEM_SEMID_MAX = 0x1F
HSEM_PROCESSID_MIN = 0x0
HSEM_PROCESSID_MAX = 0xFF
HSEM_CLEAR_KEY_MIN = 0x0
HSEM_CLEAR_KEY_MAX = 0xFFFF
# fun define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
#                                       ((INSTANCE) == I2C2) || \
#                                       ((INSTANCE) == I2C3) || \
#                                       ((INSTANCE) == I2C4))
# fun define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)
# fun define IS_SMBUS_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
#                                         ((INSTANCE) == I2C2) || \
#                                         ((INSTANCE) == I2C3) || \
#                                         ((INSTANCE) == I2C4))
# fun define IS_I2S_ALL_INSTANCE(INSTANCE)   (((INSTANCE) == SPI1) || \
#                                         ((INSTANCE) == SPI2) || \
#                                         ((INSTANCE) == SPI3))
# fun define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)
# fun define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
# fun define IS_SDMMC_ALL_INSTANCE(_INSTANCE_) (((_INSTANCE_) == SDMMC1) || \
#                                           ((_INSTANCE_) == SDMMC2))
# fun define IS_SMBUS_INSTANCE(INSTANCE)  ((INSTANCE) == I2C1)
# fun define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
#                                       ((INSTANCE) == SPI2) || \
#                                       ((INSTANCE) == SPI3) || \
#                                       ((INSTANCE) == SPI4) || \
#                                       ((INSTANCE) == SPI5) || \
#                                       ((INSTANCE) == SPI6))
# fun define IS_SPI_HIGHEND_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
#                                           ((INSTANCE) == SPI2) || \
#                                           ((INSTANCE) == SPI3))
# fun define IS_SWPMI_INSTANCE(INSTANCE)  ((INSTANCE) == SWPMI1)
# fun define IS_LPTIM_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
#                                         ((INSTANCE) == LPTIM2) || \
#                                         ((INSTANCE) == LPTIM3) || \
#                                         ((INSTANCE) == LPTIM4) || \
#                                         ((INSTANCE) == LPTIM5))
# fun define IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)     (((INSTANCE) == LPTIM1) || \
#                                                           ((INSTANCE) == LPTIM2))
# fun define IS_TIM_INSTANCE(INSTANCE)       (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM2)   || \
#                                         ((INSTANCE) == TIM3)   || \
#                                         ((INSTANCE) == TIM4)   || \
#                                         ((INSTANCE) == TIM5)   || \
#                                         ((INSTANCE) == TIM6)   || \
#                                         ((INSTANCE) == TIM7)   || \
#                                         ((INSTANCE) == TIM8)   || \
#                                         ((INSTANCE) == TIM12)  || \
#                                         ((INSTANCE) == TIM13)  || \
#                                         ((INSTANCE) == TIM14)  || \
#                                         ((INSTANCE) == TIM15)  || \
#                                         ((INSTANCE) == TIM16)  || \
#                                         ((INSTANCE) == TIM17))
# fun define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM2)   || \
#                                         ((INSTANCE) == TIM3)   || \
#                                         ((INSTANCE) == TIM4)   || \
#                                         ((INSTANCE) == TIM5)   || \
#                                         ((INSTANCE) == TIM8)   || \
#                                         ((INSTANCE) == TIM12)  || \
#                                         ((INSTANCE) == TIM13)  || \
#                                         ((INSTANCE) == TIM14)  || \
#                                         ((INSTANCE) == TIM15)  || \
#                                         ((INSTANCE) == TIM16)  || \
#                                         ((INSTANCE) == TIM17))
# fun define IS_TIM_CC2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM2)   || \
#                                         ((INSTANCE) == TIM3)   || \
#                                         ((INSTANCE) == TIM4)   || \
#                                         ((INSTANCE) == TIM5)   || \
#                                         ((INSTANCE) == TIM8)   || \
#                                         ((INSTANCE) == TIM12)  || \
#                                         ((INSTANCE) == TIM15))
# fun define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM2)   || \
#                                         ((INSTANCE) == TIM3)   || \
#                                         ((INSTANCE) == TIM4)   || \
#                                         ((INSTANCE) == TIM5)   || \
#                                         ((INSTANCE) == TIM8))
# fun define IS_TIM_CC4_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM2)   || \
#                                         ((INSTANCE) == TIM3)   || \
#                                         ((INSTANCE) == TIM4)   || \
#                                         ((INSTANCE) == TIM5)   || \
#                                         ((INSTANCE) == TIM8))
# fun define IS_TIM_CC5_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM8))
# fun define IS_TIM_CC6_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM8))
# fun define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || \
#                                                ((__INSTANCE__) == TIM8))
# fun define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                         ((INSTANCE) == TIM2)   || \
#                                         ((INSTANCE) == TIM3)   || \
#                                         ((INSTANCE) == TIM4)   || \
#                                         ((INSTANCE) == TIM5)   || \
#                                         ((INSTANCE) == TIM8)   || \
#                                         ((INSTANCE) == TIM15))
# fun define IS_TIM_DMA_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1)   || \
#                                           ((INSTANCE) == TIM2)   || \
#                                           ((INSTANCE) == TIM3)   || \
#                                           ((INSTANCE) == TIM4)   || \
#                                           ((INSTANCE) == TIM5)   || \
#                                           ((INSTANCE) == TIM6)   || \
#                                           ((INSTANCE) == TIM7)   || \
#                                           ((INSTANCE) == TIM8)   || \
#                                           ((INSTANCE) == TIM15)  || \
#                                           ((INSTANCE) == TIM16)  || \
#                                           ((INSTANCE) == TIM17))
# fun define IS_TIM_DMA_CC_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                            ((INSTANCE) == TIM2)   || \
#                                            ((INSTANCE) == TIM3)   || \
#                                            ((INSTANCE) == TIM4)   || \
#                                            ((INSTANCE) == TIM5)   || \
#                                            ((INSTANCE) == TIM8)   || \
#                                            ((INSTANCE) == TIM15)  || \
#                                            ((INSTANCE) == TIM16)  || \
#                                            ((INSTANCE) == TIM17))
# fun define IS_TIM_CCDMA_INSTANCE(INSTANCE)    (((INSTANCE) == TIM1)   || \
#                                            ((INSTANCE) == TIM2)   || \
#                                            ((INSTANCE) == TIM3)   || \
#                                            ((INSTANCE) == TIM4)   || \
#                                            ((INSTANCE) == TIM5)   || \
#                                            ((INSTANCE) == TIM8)   || \
#                                            ((INSTANCE) == TIM15))
# fun define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
#                                            ((INSTANCE) == TIM2)   || \
#                                            ((INSTANCE) == TIM3)   || \
#                                            ((INSTANCE) == TIM4)   || \
#                                            ((INSTANCE) == TIM5)   || \
#                                            ((INSTANCE) == TIM8))
# fun define IS_TIM_ETR_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1)   || \
#                                           ((INSTANCE) == TIM2)   || \
#                                           ((INSTANCE) == TIM3)   || \
#                                           ((INSTANCE) == TIM4)   || \
#                                           ((INSTANCE) == TIM5)   || \
#                                           ((INSTANCE) == TIM8))
# fun define IS_TIM_REMAP_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)  || \
#                                          ((INSTANCE) == TIM2)  || \
#                                          ((INSTANCE) == TIM3)  || \
#                                          ((INSTANCE) == TIM5)  || \
#                                          ((INSTANCE) == TIM8)  || \
#                                          ((INSTANCE) == TIM16) || \
#                                          ((INSTANCE) == TIM17))
# fun define IS_TIM_ETRSEL_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1)   || \
#                                              ((INSTANCE) == TIM2)   || \
#                                              ((INSTANCE) == TIM3)   || \
#                                              ((INSTANCE) == TIM5)   || \
#                                              ((INSTANCE) == TIM8))
# fun define IS_TIM_MASTER_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                            ((INSTANCE) == TIM2)   || \
#                                            ((INSTANCE) == TIM3)   || \
#                                            ((INSTANCE) == TIM4)   || \
#                                            ((INSTANCE) == TIM5)   || \
#                                            ((INSTANCE) == TIM6)   || \
#                                            ((INSTANCE) == TIM7)   || \
#                                            ((INSTANCE) == TIM8)   || \
#                                            ((INSTANCE) == TIM15))
# fun define IS_TIM_SLAVE_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                           ((INSTANCE) == TIM2)   || \
#                                           ((INSTANCE) == TIM3)   || \
#                                           ((INSTANCE) == TIM4)   || \
#                                           ((INSTANCE) == TIM5)   || \
#                                           ((INSTANCE) == TIM8)   || \
#                                           ((INSTANCE) == TIM12))
# fun define IS_TIM_TRGO2_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                           ((INSTANCE) == TIM8))
# fun define IS_TIM_TISEL_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1)   || \
#                                          ((INSTANCE) == TIM2)   || \
#                                          ((INSTANCE) == TIM3)   || \
#                                          ((INSTANCE) == TIM4)   || \
#                                          ((INSTANCE) == TIM5)   || \
#                                          ((INSTANCE) == TIM8)   || \
#                                          ((INSTANCE) == TIM15)  || \
#                                          ((INSTANCE) == TIM16)  || \
#                                          ((INSTANCE) == TIM17))
# fun define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)    || \
#                                                     ((INSTANCE) == TIM8)    || \
#                                                     ((INSTANCE) == TIM15)   || \
#                                                     ((INSTANCE) == TIM16)   || \
#                                                     ((INSTANCE) == TIM17))
# fun define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__)  (((__INSTANCE__) == TIM1)  || \
#                                                      ((__INSTANCE__) == TIM2)      || \
#                                                      ((__INSTANCE__) == TIM3)      || \
#                                                      ((__INSTANCE__) == TIM4)      || \
#                                                      ((__INSTANCE__) == TIM5)      || \
#                                                      ((__INSTANCE__) == TIM8))
# fun define IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)   || \
#                                                       ((INSTANCE) == TIM8))
# fun define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
#    ((((INSTANCE) == TIM1) &&                  \
#     (((CHANNEL) == TIM_CHANNEL_1) ||          \
#      ((CHANNEL) == TIM_CHANNEL_2) ||          \
#      ((CHANNEL) == TIM_CHANNEL_3) ||          \
#      ((CHANNEL) == TIM_CHANNEL_4) ||          \
#      ((CHANNEL) == TIM_CHANNEL_5) ||          \
#      ((CHANNEL) == TIM_CHANNEL_6)))           \
#     ||                                        \
#     (((INSTANCE) == TIM2) &&                  \
#     (((CHANNEL) == TIM_CHANNEL_1) ||          \
#      ((CHANNEL) == TIM_CHANNEL_2) ||          \
#      ((CHANNEL) == TIM_CHANNEL_3) ||          \
#      ((CHANNEL) == TIM_CHANNEL_4)))           \
#  ||                                           \
#      (((INSTANCE) == TIM3) &&                 \
#      (((CHANNEL) == TIM_CHANNEL_1)||          \
#      ((CHANNEL) == TIM_CHANNEL_2) ||          \
#      ((CHANNEL) == TIM_CHANNEL_3) ||          \
#      ((CHANNEL) == TIM_CHANNEL_4)))           \
#  ||                                           \
#      (((INSTANCE) == TIM4) &&                 \
#      (((CHANNEL) == TIM_CHANNEL_1) ||         \
#      ((CHANNEL) == TIM_CHANNEL_2) ||          \
#      ((CHANNEL) == TIM_CHANNEL_3) ||          \
#      ((CHANNEL) == TIM_CHANNEL_4)))           \
#  ||                                           \
#      (((INSTANCE) == TIM5) &&                 \
#      (((CHANNEL) == TIM_CHANNEL_1) ||         \
#      ((CHANNEL) == TIM_CHANNEL_2) ||          \
#      ((CHANNEL) == TIM_CHANNEL_3) ||          \
#      ((CHANNEL) == TIM_CHANNEL_4)))           \
#  ||                                           \
#      (((INSTANCE) == TIM8) &&                 \
#      (((CHANNEL) == TIM_CHANNEL_1) ||         \
#      ((CHANNEL) == TIM_CHANNEL_2) ||          \
#      ((CHANNEL) == TIM_CHANNEL_3) ||          \
#      ((CHANNEL) == TIM_CHANNEL_4) ||          \
#      ((CHANNEL) == TIM_CHANNEL_5) ||          \
#      ((CHANNEL) == TIM_CHANNEL_6)))           \
#  ||                                           \
#     (((INSTANCE) == TIM12) &&                 \
#     (((CHANNEL) == TIM_CHANNEL_1) ||          \
#      ((CHANNEL) == TIM_CHANNEL_2)))           \
#  ||                                           \
#     (((INSTANCE) == TIM13) &&                 \
#     (((CHANNEL) == TIM_CHANNEL_1)))           \
#  ||                                           \
#     (((INSTANCE) == TIM14) &&                 \
#     (((CHANNEL) == TIM_CHANNEL_1)))           \
#  ||                                           \
#     (((INSTANCE) == TIM15) &&                 \
#     (((CHANNEL) == TIM_CHANNEL_1) ||          \
#     ((CHANNEL) == TIM_CHANNEL_2)))            \
#  ||                                           \
#     (((INSTANCE) == TIM16) &&                 \
#     (((CHANNEL) == TIM_CHANNEL_1)))           \
#  ||                                           \
#     (((INSTANCE) == TIM17) &&                 \
#     (((CHANNEL) == TIM_CHANNEL_1))))
# fun define IS_TIM_BREAK_INSTANCE(INSTANCE)\
#      (((INSTANCE) == TIM1)    || \
#      ((INSTANCE) == TIM8)     || \
#       ((INSTANCE) == TIM15)   || \
#       ((INSTANCE) == TIM16)   || \
#       ((INSTANCE) == TIM17))
# fun define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
#                                               ((INSTANCE) == TIM8))
# fun define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
#   ((((INSTANCE) == TIM1) &&                    \
#     (((CHANNEL) == TIM_CHANNEL_1) ||           \
#      ((CHANNEL) == TIM_CHANNEL_2) ||           \
#      ((CHANNEL) == TIM_CHANNEL_3)))            \
# ||                                             \
#      (((INSTANCE) == TIM8) &&                  \
#      (((CHANNEL) == TIM_CHANNEL_1) ||          \
#      ((CHANNEL) == TIM_CHANNEL_2) ||           \
#      ((CHANNEL) == TIM_CHANNEL_3)))            \
#    ||                                          \
#    (((INSTANCE) == TIM15) &&                   \
#      ((CHANNEL) == TIM_CHANNEL_1))             \
#    ||                                          \
#    (((INSTANCE) == TIM16) &&                   \
#     ((CHANNEL) == TIM_CHANNEL_1))              \
#    ||                                          \
#    (((INSTANCE) == TIM17) &&                   \
#     ((CHANNEL) == TIM_CHANNEL_1)))
# fun define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM3)    || \
#   ((INSTANCE) == TIM4)    || \
#   ((INSTANCE) == TIM5)    || \
#   ((INSTANCE) == TIM8))
# fun define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM8)    || \
#   ((INSTANCE) == TIM15)   || \
#   ((INSTANCE) == TIM16)   || \
#   ((INSTANCE) == TIM17))
# fun define IS_TIM_SYNCHRO_INSTANCE(__INSTANCE__)\
#    (((__INSTANCE__) == TIM1)    || \
#     ((__INSTANCE__) == TIM2)    || \
#     ((__INSTANCE__) == TIM3)    || \
#     ((__INSTANCE__) == TIM4)    || \
#     ((__INSTANCE__) == TIM5)    || \
#     ((__INSTANCE__) == TIM6)    || \
#     ((__INSTANCE__) == TIM8)    || \
#     ((__INSTANCE__) == TIM12)   || \
#     ((__INSTANCE__) == TIM15))
# fun define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM3)    || \
#   ((INSTANCE) == TIM4)    || \
#   ((INSTANCE) == TIM5)    || \
#   ((INSTANCE) == TIM8)    || \
#   ((INSTANCE) == TIM15)   || \
#   ((INSTANCE) == TIM16)   || \
#   ((INSTANCE) == TIM17))
# fun define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM3)    || \
#   ((INSTANCE) == TIM4)    || \
#   ((INSTANCE) == TIM5)    || \
#   ((INSTANCE) == TIM8))
# fun define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
# (((INSTANCE) == TIM1)     || \
#   ((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM3)    || \
#   ((INSTANCE) == TIM4)    || \
#   ((INSTANCE) == TIM5)    || \
#   ((INSTANCE) == TIM8))
# fun define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM3)    || \
#   ((INSTANCE) == TIM4)    || \
#   ((INSTANCE) == TIM5)    || \
#   ((INSTANCE) == TIM8)    || \
#   ((INSTANCE) == TIM15))
# fun define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM3)    || \
#   ((INSTANCE) == TIM4)    || \
#   ((INSTANCE) == TIM5)    || \
#   ((INSTANCE) == TIM8)    || \
#   ((INSTANCE) == TIM15))
# fun define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM3))
# fun define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM2)    || \
#   ((INSTANCE) == TIM5))
# fun define IS_TIM_BKIN2_INSTANCE(INSTANCE)\
#  (((INSTANCE) == TIM1)    || \
#   ((INSTANCE) == TIM8))
# fun define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1)  || \
#                                                             ((__INSTANCE__) == TIM2)  || \
#                                                             ((__INSTANCE__) == TIM3)  || \
#                                                             ((__INSTANCE__) == TIM4)  || \
#                                                             ((__INSTANCE__) == TIM5)  || \
#                                                             ((__INSTANCE__) == TIM15) || \
#                                                             ((__INSTANCE__) == TIM8))
# fun define IS_HRTIM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1))
# fun define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                     ((INSTANCE) == USART2) || \
#                                     ((INSTANCE) == USART3) || \
#                                     ((INSTANCE) == USART6))
# fun define IS_UART_SPI_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                              ((INSTANCE) == USART2) || \
#                                              ((INSTANCE) == USART3) || \
#                                              ((INSTANCE) == USART6))
# fun define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                    ((INSTANCE) == USART2) || \
#                                    ((INSTANCE) == USART3) || \
#                                    ((INSTANCE) == UART4)  || \
#                                    ((INSTANCE) == UART5)  || \
#                                    ((INSTANCE) == USART6) || \
#                                    ((INSTANCE) == UART7)  || \
#                                    ((INSTANCE) == UART8))
# fun define IS_UART_FIFO_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                         ((INSTANCE) == USART2) || \
#                                         ((INSTANCE) == USART3) || \
#                                         ((INSTANCE) == UART4)  || \
#                                         ((INSTANCE) == UART5)  || \
#                                         ((INSTANCE) == USART6) || \
#                                         ((INSTANCE) == UART7)  || \
#                                         ((INSTANCE) == UART8))
# fun define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                                            ((INSTANCE) == USART2) || \
#                                                            ((INSTANCE) == USART3) || \
#                                                            ((INSTANCE) == UART4)  || \
#                                                            ((INSTANCE) == UART5)  || \
#                                                            ((INSTANCE) == USART6) || \
#                                                            ((INSTANCE) == UART7)  || \
#                                                            ((INSTANCE) == UART8))
# fun define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                                  ((INSTANCE) == USART2) || \
#                                                  ((INSTANCE) == USART3) || \
#                                                  ((INSTANCE) == UART4)  || \
#                                                  ((INSTANCE) == UART5)  || \
#                                                  ((INSTANCE) == USART6) || \
#                                                  ((INSTANCE) == UART7)  || \
#                                                  ((INSTANCE) == UART8)  || \
#                                                  ((INSTANCE) == LPUART1))
# fun define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                               ((INSTANCE) == USART2) || \
#                                               ((INSTANCE) == USART3) || \
#                                               ((INSTANCE) == UART4)  || \
#                                               ((INSTANCE) == UART5)  || \
#                                               ((INSTANCE) == USART6) || \
#                                               ((INSTANCE) == UART7)  || \
#                                               ((INSTANCE) == UART8)  || \
#                                               ((INSTANCE) == LPUART1))
# fun define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                           ((INSTANCE) == USART2) || \
#                                           ((INSTANCE) == USART3) || \
#                                           ((INSTANCE) == UART4)  || \
#                                           ((INSTANCE) == UART5)  || \
#                                           ((INSTANCE) == USART6) || \
#                                           ((INSTANCE) == UART7)  || \
#                                           ((INSTANCE) == UART8)  || \
#                                           ((INSTANCE) == LPUART1))
# fun define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                        ((INSTANCE) == USART2) || \
#                                        ((INSTANCE) == USART3) || \
#                                        ((INSTANCE) == UART4)  || \
#                                        ((INSTANCE) == UART5)  || \
#                                        ((INSTANCE) == USART6) || \
#                                        ((INSTANCE) == UART7)  || \
#                                        ((INSTANCE) == UART8))
# fun define IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                                    ((INSTANCE) == USART2) || \
#                                                    ((INSTANCE) == USART3) || \
#                                                    ((INSTANCE) == UART4)  || \
#                                                    ((INSTANCE) == UART5)  || \
#                                                    ((INSTANCE) == USART6) || \
#                                                    ((INSTANCE) == UART7)  || \
#                                                    ((INSTANCE) == UART8)  || \
#                                                    ((INSTANCE) == LPUART1))
# fun define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                    ((INSTANCE) == USART2) || \
#                                    ((INSTANCE) == USART3) || \
#                                    ((INSTANCE) == UART4)  || \
#                                    ((INSTANCE) == UART5)  || \
#                                    ((INSTANCE) == USART6) || \
#                                    ((INSTANCE) == UART7)  || \
#                                    ((INSTANCE) == UART8))
# fun define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
#                                         ((INSTANCE) == USART2) || \
#                                         ((INSTANCE) == USART3) || \
#                                         ((INSTANCE) == USART6))
# fun define IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1)
# fun define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG1)
# fun define IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)
# fun define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG1)
# fun define IS_MDIOS_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == MDIOS)
# fun define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)
# fun define IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) || \
#                    ((INSTANCE) == SAI1_Block_B) || \
#                     ((INSTANCE) == SAI2_Block_A) || \
#                     ((INSTANCE) == SAI2_Block_B) || \
#                     ((INSTANCE) == SAI3_Block_A) || \
#                     ((INSTANCE) == SAI3_Block_B) || \
#                     ((INSTANCE) == SAI4_Block_A) || \
#                     ((INSTANCE) == SAI4_Block_B))
# fun define IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX)
# fun define IS_OPAMP_ALL_INSTANCE(INSTANCE) (((INSTANCE) == OPAMP1) || \
#                                         ((INSTANCE) == OPAMP2))
# fun define IS_OPAMP_COMMON_INSTANCE(COMMON_INSTANCE) ((COMMON_INSTANCE) == OPAMP12_COMMON)
# fun define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
#                                        ((INSTANCE) == USB_OTG_HS))
# fun define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \
#                                       ((INSTANCE) == USB_OTG_HS))
HASH_RNG_IRQn = 0x50
TIM1_BRK_TIM9_IRQn = 0x18
TIM1_UP_TIM10_IRQn = 0x19
TIM1_TRG_COM_TIM11_IRQn = 0x1A
PVD_IRQn = 0x1
# Skip HASH_RNG_IRQHandler : no need parse
# Skip TIM1_BRK_TIM9_IRQHandler : no need parse
# Skip TIM1_UP_TIM9_IRQHandler : no need parse
# Skip TIM1_TRG_COM_TIM11_IRQHandler : no need parse
# Skip PVD_IRQHandler : no need parse
# Skip COMP_IRQHandler : no need parse
# struct ADC_TypeDef

class ADC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ISR',	ctypes.c_uint32),
		('IER',	ctypes.c_uint32),
		('CR',	ctypes.c_uint32),
		('CFGR',	ctypes.c_uint32),
		('CFGR2',	ctypes.c_uint32),
		('SMPR1',	ctypes.c_uint32),
		('SMPR2',	ctypes.c_uint32),
		('PCSEL',	ctypes.c_uint32),
		('LTR1',	ctypes.c_uint32),
		('HTR1',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
		('SQR1',	ctypes.c_uint32),
		('SQR2',	ctypes.c_uint32),
		('SQR3',	ctypes.c_uint32),
		('SQR4',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
		('RESERVED3',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32),
		('JSQR',	ctypes.c_uint32),
		('RESERVED5',	ctypes.c_uint32 * 4),
		('OFR1',	ctypes.c_uint32),
		('OFR2',	ctypes.c_uint32),
		('OFR3',	ctypes.c_uint32),
		('OFR4',	ctypes.c_uint32),
		('RESERVED6',	ctypes.c_uint32 * 4),
		('JDR1',	ctypes.c_uint32),
		('JDR2',	ctypes.c_uint32),
		('JDR3',	ctypes.c_uint32),
		('JDR4',	ctypes.c_uint32),
		('RESERVED7',	ctypes.c_uint32 * 4),
		('AWD2CR',	ctypes.c_uint32),
		('AWD3CR',	ctypes.c_uint32),
		('RESERVED8',	ctypes.c_uint32),
		('RESERVED9',	ctypes.c_uint32),
		('LTR2',	ctypes.c_uint32),
		('HTR2',	ctypes.c_uint32),
		('LTR3',	ctypes.c_uint32),
		('HTR3',	ctypes.c_uint32),
		('DIFSEL',	ctypes.c_uint32),
		('CALFACT',	ctypes.c_uint32),
		('CALFACT2',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct ADC_Common_TypeDef

class ADC_Common_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CSR',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32),
		('CCR',	ctypes.c_uint32),
		('CDR',	ctypes.c_uint32),
		('CDR2',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct VREFBUF_TypeDef

class VREFBUF_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CSR',	ctypes.c_uint32),
		('CCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FDCAN_GlobalTypeDef

class FDCAN_GlobalTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CREL',	ctypes.c_uint32),
		('ENDN',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('DBTP',	ctypes.c_uint32),
		('TEST',	ctypes.c_uint32),
		('RWD',	ctypes.c_uint32),
		('CCCR',	ctypes.c_uint32),
		('NBTP',	ctypes.c_uint32),
		('TSCC',	ctypes.c_uint32),
		('TSCV',	ctypes.c_uint32),
		('TOCC',	ctypes.c_uint32),
		('TOCV',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32 * 4),
		('ECR',	ctypes.c_uint32),
		('PSR',	ctypes.c_uint32),
		('TDCR',	ctypes.c_uint32),
		('RESERVED3',	ctypes.c_uint32),
		('IR',	ctypes.c_uint32),
		('IE',	ctypes.c_uint32),
		('ILS',	ctypes.c_uint32),
		('ILE',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32 * 8),
		('GFC',	ctypes.c_uint32),
		('SIDFC',	ctypes.c_uint32),
		('XIDFC',	ctypes.c_uint32),
		('RESERVED5',	ctypes.c_uint32),
		('XIDAM',	ctypes.c_uint32),
		('HPMS',	ctypes.c_uint32),
		('NDAT1',	ctypes.c_uint32),
		('NDAT2',	ctypes.c_uint32),
		('RXF0C',	ctypes.c_uint32),
		('RXF0S',	ctypes.c_uint32),
		('RXF0A',	ctypes.c_uint32),
		('RXBC',	ctypes.c_uint32),
		('RXF1C',	ctypes.c_uint32),
		('RXF1S',	ctypes.c_uint32),
		('RXF1A',	ctypes.c_uint32),
		('RXESC',	ctypes.c_uint32),
		('TXBC',	ctypes.c_uint32),
		('TXFQS',	ctypes.c_uint32),
		('TXESC',	ctypes.c_uint32),
		('TXBRP',	ctypes.c_uint32),
		('TXBAR',	ctypes.c_uint32),
		('TXBCR',	ctypes.c_uint32),
		('TXBTO',	ctypes.c_uint32),
		('TXBCF',	ctypes.c_uint32),
		('TXBTIE',	ctypes.c_uint32),
		('TXBCIE',	ctypes.c_uint32),
		('RESERVED6',	ctypes.c_uint32 * 2),
		('TXEFC',	ctypes.c_uint32),
		('TXEFS',	ctypes.c_uint32),
		('TXEFA',	ctypes.c_uint32),
		('RESERVED7',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct TTCAN_TypeDef

class TTCAN_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TTTMC',	ctypes.c_uint32),
		('TTRMC',	ctypes.c_uint32),
		('TTOCF',	ctypes.c_uint32),
		('TTMLM',	ctypes.c_uint32),
		('TURCF',	ctypes.c_uint32),
		('TTOCN',	ctypes.c_uint32),
		('TTGTP',	ctypes.c_uint32),
		('TTTMK',	ctypes.c_uint32),
		('TTIR',	ctypes.c_uint32),
		('TTIE',	ctypes.c_uint32),
		('TTILS',	ctypes.c_uint32),
		('TTOST',	ctypes.c_uint32),
		('TURNA',	ctypes.c_uint32),
		('TTLGT',	ctypes.c_uint32),
		('TTCTC',	ctypes.c_uint32),
		('TTCPT',	ctypes.c_uint32),
		('TTCSM',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 111),
		('TTTS',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FDCAN_ClockCalibrationUnit_TypeDef

class FDCAN_ClockCalibrationUnit_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CREL',	ctypes.c_uint32),
		('CCFG',	ctypes.c_uint32),
		('CSTAT',	ctypes.c_uint32),
		('CWD',	ctypes.c_uint32),
		('IR',	ctypes.c_uint32),
		('IE',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct CEC_TypeDef

class CEC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('CFGR',	ctypes.c_uint32),
		('TXDR',	ctypes.c_uint32),
		('RXDR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('IER',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct CRC_TypeDef

class CRC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('DR',	ctypes.c_uint32),
		('IDR',	ctypes.c_uint32),
		('CR',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
		('INIT',	ctypes.c_uint32),
		('POL',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct CRS_TypeDef

class CRS_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('CFGR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DAC_TypeDef

class DAC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('SWTRIGR',	ctypes.c_uint32),
		('DHR12R1',	ctypes.c_uint32),
		('DHR12L1',	ctypes.c_uint32),
		('DHR8R1',	ctypes.c_uint32),
		('DHR12R2',	ctypes.c_uint32),
		('DHR12L2',	ctypes.c_uint32),
		('DHR8R2',	ctypes.c_uint32),
		('DHR12RD',	ctypes.c_uint32),
		('DHR12LD',	ctypes.c_uint32),
		('DHR8RD',	ctypes.c_uint32),
		('DOR1',	ctypes.c_uint32),
		('DOR2',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('CCR',	ctypes.c_uint32),
		('MCR',	ctypes.c_uint32),
		('SHSR1',	ctypes.c_uint32),
		('SHSR2',	ctypes.c_uint32),
		('SHHR',	ctypes.c_uint32),
		('SHRR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DFSDM_Filter_TypeDef

class DFSDM_Filter_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('FLTCR1',	ctypes.c_uint32),
		('FLTCR2',	ctypes.c_uint32),
		('FLTISR',	ctypes.c_uint32),
		('FLTICR',	ctypes.c_uint32),
		('FLTJCHGR',	ctypes.c_uint32),
		('FLTFCR',	ctypes.c_uint32),
		('FLTJDATAR',	ctypes.c_uint32),
		('FLTRDATAR',	ctypes.c_uint32),
		('FLTAWHTR',	ctypes.c_uint32),
		('FLTAWLTR',	ctypes.c_uint32),
		('FLTAWSR',	ctypes.c_uint32),
		('FLTAWCFR',	ctypes.c_uint32),
		('FLTEXMAX',	ctypes.c_uint32),
		('FLTEXMIN',	ctypes.c_uint32),
		('FLTCNVTIMR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DFSDM_Channel_TypeDef

class DFSDM_Channel_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CHCFGR1',	ctypes.c_uint32),
		('CHCFGR2',	ctypes.c_uint32),
		('CHAWSCDR',	ctypes.c_uint32),
		('CHWDATAR',	ctypes.c_uint32),
		('CHDATINR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DBGMCU_TypeDef

class DBGMCU_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('IDCODE',	ctypes.c_uint32),
		('CR',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32 * 11),
		('APB3FZ1',	ctypes.c_uint32),
		('RESERVED5',	ctypes.c_uint32),
		('APB1LFZ1',	ctypes.c_uint32),
		('RESERVED6',	ctypes.c_uint32),
		('APB1HFZ1',	ctypes.c_uint32),
		('RESERVED7',	ctypes.c_uint32),
		('APB2FZ1',	ctypes.c_uint32),
		('RESERVED8',	ctypes.c_uint32),
		('APB4FZ1',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DCMI_TypeDef

class DCMI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('RISR',	ctypes.c_uint32),
		('IER',	ctypes.c_uint32),
		('MISR',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('ESCR',	ctypes.c_uint32),
		('ESUR',	ctypes.c_uint32),
		('CWSTRTR',	ctypes.c_uint32),
		('CWSIZER',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMA_Stream_TypeDef

class DMA_Stream_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('NDTR',	ctypes.c_uint32),
		('PAR',	ctypes.c_uint32),
		('M0AR',	ctypes.c_uint32),
		('M1AR',	ctypes.c_uint32),
		('FCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMA_TypeDef

class DMA_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('LISR',	ctypes.c_uint32),
		('HISR',	ctypes.c_uint32),
		('LIFCR',	ctypes.c_uint32),
		('HIFCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct BDMA_Channel_TypeDef

class BDMA_Channel_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CCR',	ctypes.c_uint32),
		('CNDTR',	ctypes.c_uint32),
		('CPAR',	ctypes.c_uint32),
		('CM0AR',	ctypes.c_uint32),
		('CM1AR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct BDMA_TypeDef

class BDMA_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ISR',	ctypes.c_uint32),
		('IFCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMAMUX_Channel_TypeDef

class DMAMUX_Channel_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMAMUX_ChannelStatus_TypeDef

class DMAMUX_ChannelStatus_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CSR',	ctypes.c_uint32),
		('CFR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMAMUX_RequestGen_TypeDef

class DMAMUX_RequestGen_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RGCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMAMUX_RequestGenStatus_TypeDef

class DMAMUX_RequestGenStatus_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RGSR',	ctypes.c_uint32),
		('RGCFR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct MDMA_TypeDef

class MDMA_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('GISR0',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct MDMA_Channel_TypeDef

class MDMA_Channel_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CISR',	ctypes.c_uint32),
		('CIFCR',	ctypes.c_uint32),
		('CESR',	ctypes.c_uint32),
		('CCR',	ctypes.c_uint32),
		('CTCR',	ctypes.c_uint32),
		('CBNDTR',	ctypes.c_uint32),
		('CSAR',	ctypes.c_uint32),
		('CDAR',	ctypes.c_uint32),
		('CBRUR',	ctypes.c_uint32),
		('CLAR',	ctypes.c_uint32),
		('CTBR',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32),
		('CMAR',	ctypes.c_uint32),
		('CMDR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DMA2D_TypeDef

class DMA2D_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('IFCR',	ctypes.c_uint32),
		('FGMAR',	ctypes.c_uint32),
		('FGOR',	ctypes.c_uint32),
		('BGMAR',	ctypes.c_uint32),
		('BGOR',	ctypes.c_uint32),
		('FGPFCCR',	ctypes.c_uint32),
		('FGCOLR',	ctypes.c_uint32),
		('BGPFCCR',	ctypes.c_uint32),
		('BGCOLR',	ctypes.c_uint32),
		('FGCMAR',	ctypes.c_uint32),
		('BGCMAR',	ctypes.c_uint32),
		('OPFCCR',	ctypes.c_uint32),
		('OCOLR',	ctypes.c_uint32),
		('OMAR',	ctypes.c_uint32),
		('OOR',	ctypes.c_uint32),
		('NLR',	ctypes.c_uint32),
		('LWR',	ctypes.c_uint32),
		('AMTCR',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32 * 236),
		('FGCLUT',	ctypes.c_uint32 * 256),
		('BGCLUT',	ctypes.c_uint32 * 256),
	]
	def ref(self):
		return ctypes.byref(self)

# struct ETH_TypeDef

class ETH_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('MACCR',	ctypes.c_uint32),
		('MACECR',	ctypes.c_uint32),
		('MACPFR',	ctypes.c_uint32),
		('MACWTR',	ctypes.c_uint32),
		('MACHT0R',	ctypes.c_uint32),
		('MACHT1R',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 14),
		('MACVTR',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
		('MACVHTR',	ctypes.c_uint32),
		('RESERVED3',	ctypes.c_uint32),
		('MACVIR',	ctypes.c_uint32),
		('MACIVIR',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32 * 2),
		('MACTFCR',	ctypes.c_uint32),
		('RESERVED5',	ctypes.c_uint32 * 7),
		('MACRFCR',	ctypes.c_uint32),
		('RESERVED6',	ctypes.c_uint32 * 7),
		('MACISR',	ctypes.c_uint32),
		('MACIER',	ctypes.c_uint32),
		('MACRXTXSR',	ctypes.c_uint32),
		('RESERVED7',	ctypes.c_uint32),
		('MACPCSR',	ctypes.c_uint32),
		('MACRWKPFR',	ctypes.c_uint32),
		('RESERVED8',	ctypes.c_uint32 * 2),
		('MACLCSR',	ctypes.c_uint32),
		('MACLTCR',	ctypes.c_uint32),
		('MACLETR',	ctypes.c_uint32),
		('MAC1USTCR',	ctypes.c_uint32),
		('RESERVED9',	ctypes.c_uint32 * 12),
		('MACVR',	ctypes.c_uint32),
		('MACDR',	ctypes.c_uint32),
		('RESERVED10',	ctypes.c_uint32),
		('MACHWF0R',	ctypes.c_uint32),
		('MACHWF1R',	ctypes.c_uint32),
		('MACHWF2R',	ctypes.c_uint32),
		('RESERVED11',	ctypes.c_uint32 * 54),
		('MACMDIOAR',	ctypes.c_uint32),
		('MACMDIODR',	ctypes.c_uint32),
		('RESERVED12',	ctypes.c_uint32 * 2),
		('MACARPAR',	ctypes.c_uint32),
		('RESERVED13',	ctypes.c_uint32 * 59),
		('MACA0HR',	ctypes.c_uint32),
		('MACA0LR',	ctypes.c_uint32),
		('MACA1HR',	ctypes.c_uint32),
		('MACA1LR',	ctypes.c_uint32),
		('MACA2HR',	ctypes.c_uint32),
		('MACA2LR',	ctypes.c_uint32),
		('MACA3HR',	ctypes.c_uint32),
		('MACA3LR',	ctypes.c_uint32),
		('RESERVED14',	ctypes.c_uint32 * 248),
		('MMCCR',	ctypes.c_uint32),
		('MMCRIR',	ctypes.c_uint32),
		('MMCTIR',	ctypes.c_uint32),
		('MMCRIMR',	ctypes.c_uint32),
		('MMCTIMR',	ctypes.c_uint32),
		('RESERVED15',	ctypes.c_uint32 * 14),
		('MMCTSCGPR',	ctypes.c_uint32),
		('MMCTMCGPR',	ctypes.c_uint32),
		('RESERVED16',	ctypes.c_uint32 * 5),
		('MMCTPCGR',	ctypes.c_uint32),
		('RESERVED17',	ctypes.c_uint32 * 10),
		('MMCRCRCEPR',	ctypes.c_uint32),
		('MMCRAEPR',	ctypes.c_uint32),
		('RESERVED18',	ctypes.c_uint32 * 10),
		('MMCRUPGR',	ctypes.c_uint32),
		('RESERVED19',	ctypes.c_uint32 * 9),
		('MMCTLPIMSTR',	ctypes.c_uint32),
		('MMCTLPITCR',	ctypes.c_uint32),
		('MMCRLPIMSTR',	ctypes.c_uint32),
		('MMCRLPITCR',	ctypes.c_uint32),
		('RESERVED20',	ctypes.c_uint32 * 65),
		('MACL3L4C0R',	ctypes.c_uint32),
		('MACL4A0R',	ctypes.c_uint32),
		('RESERVED21',	ctypes.c_uint32 * 2),
		('MACL3A0R0R',	ctypes.c_uint32),
		('MACL3A1R0R',	ctypes.c_uint32),
		('MACL3A2R0R',	ctypes.c_uint32),
		('MACL3A3R0R',	ctypes.c_uint32),
		('RESERVED22',	ctypes.c_uint32 * 4),
		('MACL3L4C1R',	ctypes.c_uint32),
		('MACL4A1R',	ctypes.c_uint32),
		('RESERVED23',	ctypes.c_uint32 * 2),
		('MACL3A0R1R',	ctypes.c_uint32),
		('MACL3A1R1R',	ctypes.c_uint32),
		('MACL3A2R1R',	ctypes.c_uint32),
		('MACL3A3R1R',	ctypes.c_uint32),
		('RESERVED24',	ctypes.c_uint32 * 108),
		('MACTSCR',	ctypes.c_uint32),
		('MACSSIR',	ctypes.c_uint32),
		('MACSTSR',	ctypes.c_uint32),
		('MACSTNR',	ctypes.c_uint32),
		('MACSTSUR',	ctypes.c_uint32),
		('MACSTNUR',	ctypes.c_uint32),
		('MACTSAR',	ctypes.c_uint32),
		('RESERVED25',	ctypes.c_uint32),
		('MACTSSR',	ctypes.c_uint32),
		('RESERVED26',	ctypes.c_uint32 * 3),
		('MACTTSSNR',	ctypes.c_uint32),
		('MACTTSSSR',	ctypes.c_uint32),
		('RESERVED27',	ctypes.c_uint32 * 2),
		('MACACR',	ctypes.c_uint32),
		('RESERVED28',	ctypes.c_uint32),
		('MACATSNR',	ctypes.c_uint32),
		('MACATSSR',	ctypes.c_uint32),
		('MACTSIACR',	ctypes.c_uint32),
		('MACTSEACR',	ctypes.c_uint32),
		('MACTSICNR',	ctypes.c_uint32),
		('MACTSECNR',	ctypes.c_uint32),
		('RESERVED29',	ctypes.c_uint32 * 4),
		('MACPPSCR',	ctypes.c_uint32),
		('RESERVED30',	ctypes.c_uint32 * 3),
		('MACPPSTTSR',	ctypes.c_uint32),
		('MACPPSTTNR',	ctypes.c_uint32),
		('MACPPSIR',	ctypes.c_uint32),
		('MACPPSWR',	ctypes.c_uint32),
		('RESERVED31',	ctypes.c_uint32 * 12),
		('MACPOCR',	ctypes.c_uint32),
		('MACSPI0R',	ctypes.c_uint32),
		('MACSPI1R',	ctypes.c_uint32),
		('MACSPI2R',	ctypes.c_uint32),
		('MACLMIR',	ctypes.c_uint32),
		('RESERVED32',	ctypes.c_uint32 * 11),
		('MTLOMR',	ctypes.c_uint32),
		('RESERVED33',	ctypes.c_uint32 * 7),
		('MTLISR',	ctypes.c_uint32),
		('RESERVED34',	ctypes.c_uint32 * 55),
		('MTLTQOMR',	ctypes.c_uint32),
		('MTLTQUR',	ctypes.c_uint32),
		('MTLTQDR',	ctypes.c_uint32),
		('RESERVED35',	ctypes.c_uint32 * 8),
		('MTLQICSR',	ctypes.c_uint32),
		('MTLRQOMR',	ctypes.c_uint32),
		('MTLRQMPOCR',	ctypes.c_uint32),
		('MTLRQDR',	ctypes.c_uint32),
		('RESERVED36',	ctypes.c_uint32 * 177),
		('DMAMR',	ctypes.c_uint32),
		('DMASBMR',	ctypes.c_uint32),
		('DMAISR',	ctypes.c_uint32),
		('DMADSR',	ctypes.c_uint32),
		('RESERVED37',	ctypes.c_uint32 * 60),
		('DMACCR',	ctypes.c_uint32),
		('DMACTCR',	ctypes.c_uint32),
		('DMACRCR',	ctypes.c_uint32),
		('RESERVED38',	ctypes.c_uint32 * 2),
		('DMACTDLAR',	ctypes.c_uint32),
		('RESERVED39',	ctypes.c_uint32),
		('DMACRDLAR',	ctypes.c_uint32),
		('DMACTDTPR',	ctypes.c_uint32),
		('RESERVED40',	ctypes.c_uint32),
		('DMACRDTPR',	ctypes.c_uint32),
		('DMACTDRLR',	ctypes.c_uint32),
		('DMACRDRLR',	ctypes.c_uint32),
		('DMACIER',	ctypes.c_uint32),
		('DMACRIWTR',	ctypes.c_uint32),
		('DMACSFCSR',	ctypes.c_uint32),
		('RESERVED41',	ctypes.c_uint32),
		('DMACCATDR',	ctypes.c_uint32),
		('RESERVED42',	ctypes.c_uint32),
		('DMACCARDR',	ctypes.c_uint32),
		('RESERVED43',	ctypes.c_uint32),
		('DMACCATBR',	ctypes.c_uint32),
		('RESERVED44',	ctypes.c_uint32),
		('DMACCARBR',	ctypes.c_uint32),
		('DMACSR',	ctypes.c_uint32),
		('RESERVED45',	ctypes.c_uint32 * 2),
		('DMACMFCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct EXTI_TypeDef

class EXTI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RTSR1',	ctypes.c_uint32),
		('FTSR1',	ctypes.c_uint32),
		('SWIER1',	ctypes.c_uint32),
		('D3PMR1',	ctypes.c_uint32),
		('D3PCR1L',	ctypes.c_uint32),
		('D3PCR1H',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 2),
		('RTSR2',	ctypes.c_uint32),
		('FTSR2',	ctypes.c_uint32),
		('SWIER2',	ctypes.c_uint32),
		('D3PMR2',	ctypes.c_uint32),
		('D3PCR2L',	ctypes.c_uint32),
		('D3PCR2H',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32 * 2),
		('RTSR3',	ctypes.c_uint32),
		('FTSR3',	ctypes.c_uint32),
		('SWIER3',	ctypes.c_uint32),
		('D3PMR3',	ctypes.c_uint32),
		('D3PCR3L',	ctypes.c_uint32),
		('D3PCR3H',	ctypes.c_uint32),
		('RESERVED3',	ctypes.c_uint32 * 10),
		('IMR1',	ctypes.c_uint32),
		('EMR1',	ctypes.c_uint32),
		('PR1',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32),
		('IMR2',	ctypes.c_uint32),
		('EMR2',	ctypes.c_uint32),
		('PR2',	ctypes.c_uint32),
		('RESERVED5',	ctypes.c_uint32),
		('IMR3',	ctypes.c_uint32),
		('EMR3',	ctypes.c_uint32),
		('PR3',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct EXTI_Core_TypeDef

class EXTI_Core_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('IMR1',	ctypes.c_uint32),
		('EMR1',	ctypes.c_uint32),
		('PR1',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('IMR2',	ctypes.c_uint32),
		('EMR2',	ctypes.c_uint32),
		('PR2',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
		('IMR3',	ctypes.c_uint32),
		('EMR3',	ctypes.c_uint32),
		('PR3',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FLASH_TypeDef

class FLASH_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ACR',	ctypes.c_uint32),
		('KEYR1',	ctypes.c_uint32),
		('OPTKEYR',	ctypes.c_uint32),
		('CR1',	ctypes.c_uint32),
		('SR1',	ctypes.c_uint32),
		('CCR1',	ctypes.c_uint32),
		('OPTCR',	ctypes.c_uint32),
		('OPTSR_CUR',	ctypes.c_uint32),
		('OPTSR_PRG',	ctypes.c_uint32),
		('OPTCCR',	ctypes.c_uint32),
		('PRAR_CUR1',	ctypes.c_uint32),
		('PRAR_PRG1',	ctypes.c_uint32),
		('SCAR_CUR1',	ctypes.c_uint32),
		('SCAR_PRG1',	ctypes.c_uint32),
		('WPSN_CUR1',	ctypes.c_uint32),
		('WPSN_PRG1',	ctypes.c_uint32),
		('BOOT_CUR',	ctypes.c_uint32),
		('BOOT_PRG',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32 * 2),
		('CRCCR1',	ctypes.c_uint32),
		('CRCSADD1',	ctypes.c_uint32),
		('CRCEADD1',	ctypes.c_uint32),
		('CRCDATA',	ctypes.c_uint32),
		('ECC_FA1',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 40),
		('KEYR2',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('SR2',	ctypes.c_uint32),
		('CCR2',	ctypes.c_uint32),
		('RESERVED3',	ctypes.c_uint32 * 4),
		('PRAR_CUR2',	ctypes.c_uint32),
		('PRAR_PRG2',	ctypes.c_uint32),
		('SCAR_CUR2',	ctypes.c_uint32),
		('SCAR_PRG2',	ctypes.c_uint32),
		('WPSN_CUR2',	ctypes.c_uint32),
		('WPSN_PRG2',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32 * 4),
		('CRCCR2',	ctypes.c_uint32),
		('CRCSADD2',	ctypes.c_uint32),
		('CRCEADD2',	ctypes.c_uint32),
		('CRCDATA2',	ctypes.c_uint32),
		('ECC_FA2',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_Bank1_TypeDef

class FMC_Bank1_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('BTCR',	ctypes.c_uint32 * 8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_Bank1E_TypeDef

class FMC_Bank1E_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('BWTR',	ctypes.c_uint32 * 7),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_Bank2_TypeDef

class FMC_Bank2_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PCR2',	ctypes.c_uint32),
		('SR2',	ctypes.c_uint32),
		('PMEM2',	ctypes.c_uint32),
		('PATT2',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32),
		('ECCR2',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_Bank3_TypeDef

class FMC_Bank3_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PCR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('PMEM',	ctypes.c_uint32),
		('PATT',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32),
		('ECCR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_Bank5_6_TypeDef

class FMC_Bank5_6_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SDCR',	ctypes.c_uint32 * 2),
		('SDTR',	ctypes.c_uint32 * 2),
		('SDCMR',	ctypes.c_uint32),
		('SDRTR',	ctypes.c_uint32),
		('SDSR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct GPIO_TypeDef

class GPIO_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('MODER',	ctypes.c_uint32),
		('OTYPER',	ctypes.c_uint32),
		('OSPEEDR',	ctypes.c_uint32),
		('PUPDR',	ctypes.c_uint32),
		('IDR',	ctypes.c_uint32),
		('ODR',	ctypes.c_uint32),
		('BSRR',	ctypes.c_uint32),
		('LCKR',	ctypes.c_uint32),
		('AFR',	ctypes.c_uint32 * 2),
	]
	def ref(self):
		return ctypes.byref(self)

# struct OPAMP_TypeDef

class OPAMP_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CSR',	ctypes.c_uint32),
		('OTR',	ctypes.c_uint32),
		('HSOTR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SYSCFG_TypeDef

class SYSCFG_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('RESERVED1',	ctypes.c_uint32),
		('PMCR',	ctypes.c_uint32),
		('EXTICR',	ctypes.c_uint32 * 4),
		('CFGR',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
		('CCCSR',	ctypes.c_uint32),
		('CCVR',	ctypes.c_uint32),
		('CCCR',	ctypes.c_uint32),
		('PWRCR',	ctypes.c_uint32),
		('RESERVED3',	ctypes.c_uint32 * 61),
		('PKGR',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32 * 118),
		('UR0',	ctypes.c_uint32),
		('UR1',	ctypes.c_uint32),
		('UR2',	ctypes.c_uint32),
		('UR3',	ctypes.c_uint32),
		('UR4',	ctypes.c_uint32),
		('UR5',	ctypes.c_uint32),
		('UR6',	ctypes.c_uint32),
		('UR7',	ctypes.c_uint32),
		('UR8',	ctypes.c_uint32),
		('UR9',	ctypes.c_uint32),
		('UR10',	ctypes.c_uint32),
		('UR11',	ctypes.c_uint32),
		('UR12',	ctypes.c_uint32),
		('UR13',	ctypes.c_uint32),
		('UR14',	ctypes.c_uint32),
		('UR15',	ctypes.c_uint32),
		('UR16',	ctypes.c_uint32),
		('UR17',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct I2C_TypeDef

class I2C_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('OAR1',	ctypes.c_uint32),
		('OAR2',	ctypes.c_uint32),
		('TIMINGR',	ctypes.c_uint32),
		('TIMEOUTR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('PECR',	ctypes.c_uint32),
		('RXDR',	ctypes.c_uint32),
		('TXDR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct IWDG_TypeDef

class IWDG_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('KR',	ctypes.c_uint32),
		('PR',	ctypes.c_uint32),
		('RLR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('WINR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct PWR_TypeDef

class PWR_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint32),
		('CSR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('CR3',	ctypes.c_uint32),
		('CPUCR',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32),
		('D3CR',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('WKUPCR',	ctypes.c_uint32),
		('WKUPFR',	ctypes.c_uint32),
		('WKUPEPR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RCC_TypeDef

class RCC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('HSICFGR',	ctypes.c_uint32),
		('CRRCR',	ctypes.c_uint32),
		('CSICFGR',	ctypes.c_uint32),
		('CFGR',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('D1CFGR',	ctypes.c_uint32),
		('D2CFGR',	ctypes.c_uint32),
		('D3CFGR',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
		('PLLCKSELR',	ctypes.c_uint32),
		('PLLCFGR',	ctypes.c_uint32),
		('PLL1DIVR',	ctypes.c_uint32),
		('PLL1FRACR',	ctypes.c_uint32),
		('PLL2DIVR',	ctypes.c_uint32),
		('PLL2FRACR',	ctypes.c_uint32),
		('PLL3DIVR',	ctypes.c_uint32),
		('PLL3FRACR',	ctypes.c_uint32),
		('RESERVED3',	ctypes.c_uint32),
		('D1CCIPR',	ctypes.c_uint32),
		('D2CCIP1R',	ctypes.c_uint32),
		('D2CCIP2R',	ctypes.c_uint32),
		('D3CCIPR',	ctypes.c_uint32),
		('RESERVED4',	ctypes.c_uint32),
		('CIER',	ctypes.c_uint32),
		('CIFR',	ctypes.c_uint32),
		('CICR',	ctypes.c_uint32),
		('RESERVED5',	ctypes.c_uint32),
		('BDCR',	ctypes.c_uint32),
		('CSR',	ctypes.c_uint32),
		('RESERVED6',	ctypes.c_uint32),
		('AHB3RSTR',	ctypes.c_uint32),
		('AHB1RSTR',	ctypes.c_uint32),
		('AHB2RSTR',	ctypes.c_uint32),
		('AHB4RSTR',	ctypes.c_uint32),
		('APB3RSTR',	ctypes.c_uint32),
		('APB1LRSTR',	ctypes.c_uint32),
		('APB1HRSTR',	ctypes.c_uint32),
		('APB2RSTR',	ctypes.c_uint32),
		('APB4RSTR',	ctypes.c_uint32),
		('GCR',	ctypes.c_uint32),
		('RESERVED8',	ctypes.c_uint32),
		('D3AMR',	ctypes.c_uint32),
		('RESERVED11',	ctypes.c_uint32 * 9),
		('RSR',	ctypes.c_uint32),
		('AHB3ENR',	ctypes.c_uint32),
		('AHB1ENR',	ctypes.c_uint32),
		('AHB2ENR',	ctypes.c_uint32),
		('AHB4ENR',	ctypes.c_uint32),
		('APB3ENR',	ctypes.c_uint32),
		('APB1LENR',	ctypes.c_uint32),
		('APB1HENR',	ctypes.c_uint32),
		('APB2ENR',	ctypes.c_uint32),
		('APB4ENR',	ctypes.c_uint32),
		('RESERVED12',	ctypes.c_uint32),
		('AHB3LPENR',	ctypes.c_uint32),
		('AHB1LPENR',	ctypes.c_uint32),
		('AHB2LPENR',	ctypes.c_uint32),
		('AHB4LPENR',	ctypes.c_uint32),
		('APB3LPENR',	ctypes.c_uint32),
		('APB1LLPENR',	ctypes.c_uint32),
		('APB1HLPENR',	ctypes.c_uint32),
		('APB2LPENR',	ctypes.c_uint32),
		('APB4LPENR',	ctypes.c_uint32),
		('RESERVED13',	ctypes.c_uint32 * 4),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RTC_TypeDef

class RTC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TR',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
		('CR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('PRER',	ctypes.c_uint32),
		('WUTR',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32),
		('ALRMAR',	ctypes.c_uint32),
		('ALRMBR',	ctypes.c_uint32),
		('WPR',	ctypes.c_uint32),
		('SSR',	ctypes.c_uint32),
		('SHIFTR',	ctypes.c_uint32),
		('TSTR',	ctypes.c_uint32),
		('TSDR',	ctypes.c_uint32),
		('TSSSR',	ctypes.c_uint32),
		('CALR',	ctypes.c_uint32),
		('TAMPCR',	ctypes.c_uint32),
		('ALRMASSR',	ctypes.c_uint32),
		('ALRMBSSR',	ctypes.c_uint32),
		('OR',	ctypes.c_uint32),
		('BKP0R',	ctypes.c_uint32),
		('BKP1R',	ctypes.c_uint32),
		('BKP2R',	ctypes.c_uint32),
		('BKP3R',	ctypes.c_uint32),
		('BKP4R',	ctypes.c_uint32),
		('BKP5R',	ctypes.c_uint32),
		('BKP6R',	ctypes.c_uint32),
		('BKP7R',	ctypes.c_uint32),
		('BKP8R',	ctypes.c_uint32),
		('BKP9R',	ctypes.c_uint32),
		('BKP10R',	ctypes.c_uint32),
		('BKP11R',	ctypes.c_uint32),
		('BKP12R',	ctypes.c_uint32),
		('BKP13R',	ctypes.c_uint32),
		('BKP14R',	ctypes.c_uint32),
		('BKP15R',	ctypes.c_uint32),
		('BKP16R',	ctypes.c_uint32),
		('BKP17R',	ctypes.c_uint32),
		('BKP18R',	ctypes.c_uint32),
		('BKP19R',	ctypes.c_uint32),
		('BKP20R',	ctypes.c_uint32),
		('BKP21R',	ctypes.c_uint32),
		('BKP22R',	ctypes.c_uint32),
		('BKP23R',	ctypes.c_uint32),
		('BKP24R',	ctypes.c_uint32),
		('BKP25R',	ctypes.c_uint32),
		('BKP26R',	ctypes.c_uint32),
		('BKP27R',	ctypes.c_uint32),
		('BKP28R',	ctypes.c_uint32),
		('BKP29R',	ctypes.c_uint32),
		('BKP30R',	ctypes.c_uint32),
		('BKP31R',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SAI_TypeDef

class SAI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('GCR',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32 * 16),
		('PDMCR',	ctypes.c_uint32),
		('PDMDLY',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SAI_Block_TypeDef

class SAI_Block_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('FRCR',	ctypes.c_uint32),
		('SLOTR',	ctypes.c_uint32),
		('IMR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('CLRFR',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SPDIFRX_TypeDef

class SPDIFRX_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('IMR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('IFCR',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
		('CSR',	ctypes.c_uint32),
		('DIR',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SDMMC_TypeDef

class SDMMC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('POWER',	ctypes.c_uint32),
		('CLKCR',	ctypes.c_uint32),
		('ARG',	ctypes.c_uint32),
		('CMD',	ctypes.c_uint32),
		('RESPCMD',	ctypes.c_uint32),
		('RESP1',	ctypes.c_uint32),
		('RESP2',	ctypes.c_uint32),
		('RESP3',	ctypes.c_uint32),
		('RESP4',	ctypes.c_uint32),
		('DTIMER',	ctypes.c_uint32),
		('DLEN',	ctypes.c_uint32),
		('DCTRL',	ctypes.c_uint32),
		('DCOUNT',	ctypes.c_uint32),
		('STA',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('MASK',	ctypes.c_uint32),
		('ACKTIME',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32 * 3),
		('IDMACTRL',	ctypes.c_uint32),
		('IDMABSIZE',	ctypes.c_uint32),
		('IDMABASE0',	ctypes.c_uint32),
		('IDMABASE1',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 8),
		('FIFO',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32 * 222),
		('IPVR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct DLYB_TypeDef

class DLYB_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('CFGR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct HSEM_TypeDef

class HSEM_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('R',	ctypes.c_uint32 * 32),
		('RLR',	ctypes.c_uint32 * 32),
		('C1IER',	ctypes.c_uint32),
		('C1ICR',	ctypes.c_uint32),
		('C1ISR',	ctypes.c_uint32),
		('C1MISR',	ctypes.c_uint32),
		('Reserved',	ctypes.c_uint32 * 12),
		('CR',	ctypes.c_uint32),
		('KEYR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct HSEM_Common_TypeDef

class HSEM_Common_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('IER',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('MISR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SPI_TypeDef

class SPI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('CFG1',	ctypes.c_uint32),
		('CFG2',	ctypes.c_uint32),
		('IER',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('IFCR',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32),
		('TXDR',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 3),
		('RXDR',	ctypes.c_uint32),
		('RESERVED2',	ctypes.c_uint32 * 3),
		('CRCPOLY',	ctypes.c_uint32),
		('TXCRC',	ctypes.c_uint32),
		('RXCRC',	ctypes.c_uint32),
		('UDRDR',	ctypes.c_uint32),
		('I2SCFGR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct QUADSPI_TypeDef

class QUADSPI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('DCR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('FCR',	ctypes.c_uint32),
		('DLR',	ctypes.c_uint32),
		('CCR',	ctypes.c_uint32),
		('AR',	ctypes.c_uint32),
		('ABR',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
		('PSMKR',	ctypes.c_uint32),
		('PSMAR',	ctypes.c_uint32),
		('PIR',	ctypes.c_uint32),
		('LPTR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct TIM_TypeDef

class TIM_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('SMCR',	ctypes.c_uint32),
		('DIER',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('EGR',	ctypes.c_uint32),
		('CCMR1',	ctypes.c_uint32),
		('CCMR2',	ctypes.c_uint32),
		('CCER',	ctypes.c_uint32),
		('CNT',	ctypes.c_uint32),
		('PSC',	ctypes.c_uint32),
		('ARR',	ctypes.c_uint32),
		('RCR',	ctypes.c_uint32),
		('CCR1',	ctypes.c_uint32),
		('CCR2',	ctypes.c_uint32),
		('CCR3',	ctypes.c_uint32),
		('CCR4',	ctypes.c_uint32),
		('BDTR',	ctypes.c_uint32),
		('DCR',	ctypes.c_uint32),
		('DMAR',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('CCMR3',	ctypes.c_uint32),
		('CCR5',	ctypes.c_uint32),
		('CCR6',	ctypes.c_uint32),
		('AF1',	ctypes.c_uint32),
		('AF2',	ctypes.c_uint32),
		('TISEL',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LPTIM_TypeDef

class LPTIM_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ISR',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('IER',	ctypes.c_uint32),
		('CFGR',	ctypes.c_uint32),
		('CR',	ctypes.c_uint32),
		('CMP',	ctypes.c_uint32),
		('ARR',	ctypes.c_uint32),
		('CNT',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('CFGR2',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct COMPOPT_TypeDef

class COMPOPT_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SR',	ctypes.c_uint32),
		('ICFR',	ctypes.c_uint32),
		('OR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct COMP_TypeDef

class COMP_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CFGR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct COMP_Common_TypeDef

class COMP_Common_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CFGR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USART_TypeDef

class USART_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('CR3',	ctypes.c_uint32),
		('BRR',	ctypes.c_uint32),
		('GTPR',	ctypes.c_uint32),
		('RTOR',	ctypes.c_uint32),
		('RQR',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('RDR',	ctypes.c_uint32),
		('TDR',	ctypes.c_uint32),
		('PRESC',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct SWPMI_TypeDef

class SWPMI_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('BRR',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('IER',	ctypes.c_uint32),
		('RFL',	ctypes.c_uint32),
		('TDR',	ctypes.c_uint32),
		('RDR',	ctypes.c_uint32),
		('OR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct WWDG_TypeDef

class WWDG_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('CFR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RAMECC_MonitorTypeDef

class RAMECC_MonitorTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('FAR',	ctypes.c_uint32),
		('FDRL',	ctypes.c_uint32),
		('FDRH',	ctypes.c_uint32),
		('FECR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct RAMECC_TypeDef

class RAMECC_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('IER',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct HRTIM_Master_TypeDef

class HRTIM_Master_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('MCR',	ctypes.c_uint32),
		('MISR',	ctypes.c_uint32),
		('MICR',	ctypes.c_uint32),
		('MDIER',	ctypes.c_uint32),
		('MCNTR',	ctypes.c_uint32),
		('MPER',	ctypes.c_uint32),
		('MREP',	ctypes.c_uint32),
		('MCMP1R',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32),
		('MCMP2R',	ctypes.c_uint32),
		('MCMP3R',	ctypes.c_uint32),
		('MCMP4R',	ctypes.c_uint32),
		('RESERVED1',	ctypes.c_uint32 * 20),
	]
	def ref(self):
		return ctypes.byref(self)

# struct HRTIM_Timerx_TypeDef

class HRTIM_Timerx_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TIMxCR',	ctypes.c_uint32),
		('TIMxISR',	ctypes.c_uint32),
		('TIMxICR',	ctypes.c_uint32),
		('TIMxDIER',	ctypes.c_uint32),
		('CNTxR',	ctypes.c_uint32),
		('PERxR',	ctypes.c_uint32),
		('REPxR',	ctypes.c_uint32),
		('CMP1xR',	ctypes.c_uint32),
		('CMP1CxR',	ctypes.c_uint32),
		('CMP2xR',	ctypes.c_uint32),
		('CMP3xR',	ctypes.c_uint32),
		('CMP4xR',	ctypes.c_uint32),
		('CPT1xR',	ctypes.c_uint32),
		('CPT2xR',	ctypes.c_uint32),
		('DTxR',	ctypes.c_uint32),
		('SETx1R',	ctypes.c_uint32),
		('RSTx1R',	ctypes.c_uint32),
		('SETx2R',	ctypes.c_uint32),
		('RSTx2R',	ctypes.c_uint32),
		('EEFxR1',	ctypes.c_uint32),
		('EEFxR2',	ctypes.c_uint32),
		('RSTxR',	ctypes.c_uint32),
		('CHPxR',	ctypes.c_uint32),
		('CPT1xCR',	ctypes.c_uint32),
		('CPT2xCR',	ctypes.c_uint32),
		('OUTxR',	ctypes.c_uint32),
		('FLTxR',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32 * 5),
	]
	def ref(self):
		return ctypes.byref(self)

# struct HRTIM_Common_TypeDef

class HRTIM_Common_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR1',	ctypes.c_uint32),
		('CR2',	ctypes.c_uint32),
		('ISR',	ctypes.c_uint32),
		('ICR',	ctypes.c_uint32),
		('IER',	ctypes.c_uint32),
		('OENR',	ctypes.c_uint32),
		('ODISR',	ctypes.c_uint32),
		('ODSR',	ctypes.c_uint32),
		('BMCR',	ctypes.c_uint32),
		('BMTRGR',	ctypes.c_uint32),
		('BMCMPR',	ctypes.c_uint32),
		('BMPER',	ctypes.c_uint32),
		('EECR1',	ctypes.c_uint32),
		('EECR2',	ctypes.c_uint32),
		('EECR3',	ctypes.c_uint32),
		('ADC1R',	ctypes.c_uint32),
		('ADC2R',	ctypes.c_uint32),
		('ADC3R',	ctypes.c_uint32),
		('ADC4R',	ctypes.c_uint32),
		('RESERVED0',	ctypes.c_uint32),
		('FLTINR1',	ctypes.c_uint32),
		('FLTINR2',	ctypes.c_uint32),
		('BDMUPR',	ctypes.c_uint32),
		('BDTAUPR',	ctypes.c_uint32),
		('BDTBUPR',	ctypes.c_uint32),
		('BDTCUPR',	ctypes.c_uint32),
		('BDTDUPR',	ctypes.c_uint32),
		('BDTEUPR',	ctypes.c_uint32),
		('BDMADR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct HRTIM_TypeDef
# struct HRTIM_TypeDef : field is class : sMasterRegs
# struct RNG_TypeDef

class RNG_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('DR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct MDIOS_TypeDef

class MDIOS_TypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CR',	ctypes.c_uint32),
		('WRFR',	ctypes.c_uint32),
		('CWRFR',	ctypes.c_uint32),
		('RDFR',	ctypes.c_uint32),
		('CRDFR',	ctypes.c_uint32),
		('SR',	ctypes.c_uint32),
		('CLRFR',	ctypes.c_uint32),
		('RESERVED',	ctypes.c_uint32 * 57),
		('DINR0',	ctypes.c_uint32),
		('DINR1',	ctypes.c_uint32),
		('DINR2',	ctypes.c_uint32),
		('DINR3',	ctypes.c_uint32),
		('DINR4',	ctypes.c_uint32),
		('DINR5',	ctypes.c_uint32),
		('DINR6',	ctypes.c_uint32),
		('DINR7',	ctypes.c_uint32),
		('DINR8',	ctypes.c_uint32),
		('DINR9',	ctypes.c_uint32),
		('DINR10',	ctypes.c_uint32),
		('DINR11',	ctypes.c_uint32),
		('DINR12',	ctypes.c_uint32),
		('DINR13',	ctypes.c_uint32),
		('DINR14',	ctypes.c_uint32),
		('DINR15',	ctypes.c_uint32),
		('DINR16',	ctypes.c_uint32),
		('DINR17',	ctypes.c_uint32),
		('DINR18',	ctypes.c_uint32),
		('DINR19',	ctypes.c_uint32),
		('DINR20',	ctypes.c_uint32),
		('DINR21',	ctypes.c_uint32),
		('DINR22',	ctypes.c_uint32),
		('DINR23',	ctypes.c_uint32),
		('DINR24',	ctypes.c_uint32),
		('DINR25',	ctypes.c_uint32),
		('DINR26',	ctypes.c_uint32),
		('DINR27',	ctypes.c_uint32),
		('DINR28',	ctypes.c_uint32),
		('DINR29',	ctypes.c_uint32),
		('DINR30',	ctypes.c_uint32),
		('DINR31',	ctypes.c_uint32),
		('DOUTR0',	ctypes.c_uint32),
		('DOUTR1',	ctypes.c_uint32),
		('DOUTR2',	ctypes.c_uint32),
		('DOUTR3',	ctypes.c_uint32),
		('DOUTR4',	ctypes.c_uint32),
		('DOUTR5',	ctypes.c_uint32),
		('DOUTR6',	ctypes.c_uint32),
		('DOUTR7',	ctypes.c_uint32),
		('DOUTR8',	ctypes.c_uint32),
		('DOUTR9',	ctypes.c_uint32),
		('DOUTR10',	ctypes.c_uint32),
		('DOUTR11',	ctypes.c_uint32),
		('DOUTR12',	ctypes.c_uint32),
		('DOUTR13',	ctypes.c_uint32),
		('DOUTR14',	ctypes.c_uint32),
		('DOUTR15',	ctypes.c_uint32),
		('DOUTR16',	ctypes.c_uint32),
		('DOUTR17',	ctypes.c_uint32),
		('DOUTR18',	ctypes.c_uint32),
		('DOUTR19',	ctypes.c_uint32),
		('DOUTR20',	ctypes.c_uint32),
		('DOUTR21',	ctypes.c_uint32),
		('DOUTR22',	ctypes.c_uint32),
		('DOUTR23',	ctypes.c_uint32),
		('DOUTR24',	ctypes.c_uint32),
		('DOUTR25',	ctypes.c_uint32),
		('DOUTR26',	ctypes.c_uint32),
		('DOUTR27',	ctypes.c_uint32),
		('DOUTR28',	ctypes.c_uint32),
		('DOUTR29',	ctypes.c_uint32),
		('DOUTR30',	ctypes.c_uint32),
		('DOUTR31',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USB_OTG_GlobalTypeDef

class USB_OTG_GlobalTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('GOTGCTL',	ctypes.c_uint32),
		('GOTGINT',	ctypes.c_uint32),
		('GAHBCFG',	ctypes.c_uint32),
		('GUSBCFG',	ctypes.c_uint32),
		('GRSTCTL',	ctypes.c_uint32),
		('GINTSTS',	ctypes.c_uint32),
		('GINTMSK',	ctypes.c_uint32),
		('GRXSTSR',	ctypes.c_uint32),
		('GRXSTSP',	ctypes.c_uint32),
		('GRXFSIZ',	ctypes.c_uint32),
		('DIEPTXF0_HNPTXFSIZ',	ctypes.c_uint32),
		('HNPTXSTS',	ctypes.c_uint32),
		('Reserved30',	ctypes.c_uint32 * 2),
		('GCCFG',	ctypes.c_uint32),
		('CID',	ctypes.c_uint32),
		('GSNPSID',	ctypes.c_uint32),
		('GHWCFG1',	ctypes.c_uint32),
		('GHWCFG2',	ctypes.c_uint32),
		('GHWCFG3',	ctypes.c_uint32),
		('Reserved6',	ctypes.c_uint32),
		('GLPMCFG',	ctypes.c_uint32),
		('GPWRDN',	ctypes.c_uint32),
		('GDFIFOCFG',	ctypes.c_uint32),
		('GADPCTL',	ctypes.c_uint32),
		('Reserved43',	ctypes.c_uint32 * 39),
		('HPTXFSIZ',	ctypes.c_uint32),
		('DIEPTXF',	ctypes.c_uint32 * 15),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USB_OTG_DeviceTypeDef

class USB_OTG_DeviceTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('DCFG',	ctypes.c_uint32),
		('DCTL',	ctypes.c_uint32),
		('DSTS',	ctypes.c_uint32),
		('Reserved0C',	ctypes.c_uint32),
		('DIEPMSK',	ctypes.c_uint32),
		('DOEPMSK',	ctypes.c_uint32),
		('DAINT',	ctypes.c_uint32),
		('DAINTMSK',	ctypes.c_uint32),
		('Reserved20',	ctypes.c_uint32),
		('Reserved9',	ctypes.c_uint32),
		('DVBUSDIS',	ctypes.c_uint32),
		('DVBUSPULSE',	ctypes.c_uint32),
		('DTHRCTL',	ctypes.c_uint32),
		('DIEPEMPMSK',	ctypes.c_uint32),
		('DEACHINT',	ctypes.c_uint32),
		('DEACHMSK',	ctypes.c_uint32),
		('Reserved40',	ctypes.c_uint32),
		('DINEP1MSK',	ctypes.c_uint32),
		('Reserved44',	ctypes.c_uint32 * 15),
		('DOUTEP1MSK',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USB_OTG_INEndpointTypeDef

class USB_OTG_INEndpointTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('DIEPCTL',	ctypes.c_uint32),
		('Reserved04',	ctypes.c_uint32),
		('DIEPINT',	ctypes.c_uint32),
		('Reserved0C',	ctypes.c_uint32),
		('DIEPTSIZ',	ctypes.c_uint32),
		('DIEPDMA',	ctypes.c_uint32),
		('DTXFSTS',	ctypes.c_uint32),
		('Reserved18',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USB_OTG_OUTEndpointTypeDef

class USB_OTG_OUTEndpointTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('DOEPCTL',	ctypes.c_uint32),
		('Reserved04',	ctypes.c_uint32),
		('DOEPINT',	ctypes.c_uint32),
		('Reserved0C',	ctypes.c_uint32),
		('DOEPTSIZ',	ctypes.c_uint32),
		('DOEPDMA',	ctypes.c_uint32),
		('Reserved18',	ctypes.c_uint32 * 2),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USB_OTG_HostTypeDef

class USB_OTG_HostTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('HCFG',	ctypes.c_uint32),
		('HFIR',	ctypes.c_uint32),
		('HFNUM',	ctypes.c_uint32),
		('Reserved40C',	ctypes.c_uint32),
		('HPTXSTS',	ctypes.c_uint32),
		('HAINT',	ctypes.c_uint32),
		('HAINTMSK',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct USB_OTG_HostChannelTypeDef

class USB_OTG_HostChannelTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('HCCHAR',	ctypes.c_uint32),
		('HCSPLT',	ctypes.c_uint32),
		('HCINT',	ctypes.c_uint32),
		('HCINTMSK',	ctypes.c_uint32),
		('HCTSIZ',	ctypes.c_uint32),
		('HCDMA',	ctypes.c_uint32),
		('Reserved',	ctypes.c_uint32 * 2),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_adc.h : 

# empty define STM32H7xx_LL_ADC_H
ADC_CALIB_FACTOR_OFFSET_REGOFFSET = 0x0
ADC_CALIB_FACTOR_LINEARITY_REGOFFSET = 0x1
ADC_CALIB_FACTOR_REGOFFSET_MASK = 0x1
ADC_CALIB_MODE_MASK = 0x10000
ADC_CALIB_MODE_BINARY_MASK = 0x1
ADC_SQR1_REGOFFSET = 0x0
ADC_SQR2_REGOFFSET = 0x100
ADC_SQR3_REGOFFSET = 0x200
ADC_SQR4_REGOFFSET = 0x300
ADC_REG_SQRX_REGOFFSET_MASK = 0x300
ADC_SQRX_REGOFFSET_POS = 0x8
ADC_REG_RANK_ID_SQRX_MASK = 0x1F
ADC_REG_RANK_1_SQRX_BITOFFSET_POS = 0x6
ADC_REG_RANK_2_SQRX_BITOFFSET_POS = 0xC
ADC_REG_RANK_3_SQRX_BITOFFSET_POS = 0x12
ADC_REG_RANK_4_SQRX_BITOFFSET_POS = 0x18
ADC_REG_RANK_5_SQRX_BITOFFSET_POS = 0x0
ADC_REG_RANK_6_SQRX_BITOFFSET_POS = 0x6
ADC_REG_RANK_7_SQRX_BITOFFSET_POS = 0xC
ADC_REG_RANK_8_SQRX_BITOFFSET_POS = 0x12
ADC_REG_RANK_9_SQRX_BITOFFSET_POS = 0x18
ADC_REG_RANK_10_SQRX_BITOFFSET_POS = 0x0
ADC_REG_RANK_11_SQRX_BITOFFSET_POS = 0x6
ADC_REG_RANK_12_SQRX_BITOFFSET_POS = 0xC
ADC_REG_RANK_13_SQRX_BITOFFSET_POS = 0x12
ADC_REG_RANK_14_SQRX_BITOFFSET_POS = 0x18
ADC_REG_RANK_15_SQRX_BITOFFSET_POS = 0x0
ADC_REG_RANK_16_SQRX_BITOFFSET_POS = 0x6
ADC_JDR1_REGOFFSET = 0x0
ADC_JDR2_REGOFFSET = 0x100
ADC_JDR3_REGOFFSET = 0x200
ADC_JDR4_REGOFFSET = 0x300
ADC_INJ_JDRX_REGOFFSET_MASK = 0x300
ADC_INJ_RANK_ID_JSQR_MASK = 0x1F
ADC_JDRX_REGOFFSET_POS = 0x8
ADC_INJ_RANK_1_JSQR_BITOFFSET_POS = 0x9
ADC_INJ_RANK_2_JSQR_BITOFFSET_POS = 0xF
ADC_INJ_RANK_3_JSQR_BITOFFSET_POS = 0x15
ADC_INJ_RANK_4_JSQR_BITOFFSET_POS = 0x1B
ADC_REG_TRIG_EXT_EDGE_DEFAULT = 0x400
ADC_REG_TRIG_SOURCE_MASK = 0x3FFE00
ADC_REG_TRIG_EDGE_MASK = 0x444000
ADC_REG_TRIG_EXTSEL_BITOFFSET_POS = 0x6
ADC_REG_TRIG_EXTEN_BITOFFSET_POS = 0xA
ADC_INJ_TRIG_EXT_EDGE_DEFAULT = 0x80
ADC_INJ_TRIG_SOURCE_MASK = 0x7FFC0
ADC_INJ_TRIG_EDGE_MASK = 0x88800
ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS = 0x2
ADC_INJ_TRIG_EXTEN_BITOFFSET_POS = 0x6
ADC_CHANNEL_ID_NUMBER_MASK = 0x7C000000
ADC_CHANNEL_ID_BITFIELD_MASK = 0xFFFFF
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS = 0x1A
ADC_CHANNEL_ID_MASK = 0xFC0FFFFF
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 = 0x1F
ADC_CHANNEL_ID_INTERNAL_CH = 0x80000000
ADC_CHANNEL_ID_INTERNAL_CH_MASK = 0x80000000
ADC_SMPR1_REGOFFSET = 0x0
ADC_SMPR2_REGOFFSET = 0x2000000
ADC_CHANNEL_SMPRX_REGOFFSET_MASK = 0x2000000
ADC_SMPRX_REGOFFSET_POS = 0x19
ADC_CHANNEL_SMPx_BITOFFSET_MASK = 0x1F00000
ADC_CHANNEL_SMPx_BITOFFSET_POS = 0x14
ADC_CHANNEL_0_NUMBER = 0x0
ADC_CHANNEL_1_NUMBER = 0x4000000
ADC_CHANNEL_2_NUMBER = 0x8000000
ADC_CHANNEL_3_NUMBER = 0xC000000
ADC_CHANNEL_4_NUMBER = 0x10000000
ADC_CHANNEL_5_NUMBER = 0x14000000
ADC_CHANNEL_6_NUMBER = 0x18000000
ADC_CHANNEL_7_NUMBER = 0x1C000000
ADC_CHANNEL_8_NUMBER = 0x20000000
ADC_CHANNEL_9_NUMBER = 0x24000000
ADC_CHANNEL_10_NUMBER = 0x28000000
ADC_CHANNEL_11_NUMBER = 0x2C000000
ADC_CHANNEL_12_NUMBER = 0x30000000
ADC_CHANNEL_13_NUMBER = 0x34000000
ADC_CHANNEL_14_NUMBER = 0x38000000
ADC_CHANNEL_15_NUMBER = 0x3C000000
ADC_CHANNEL_16_NUMBER = 0x40000000
ADC_CHANNEL_17_NUMBER = 0x44000000
ADC_CHANNEL_18_NUMBER = 0x48000000
ADC_CHANNEL_19_NUMBER = 0x4C000000
ADC_CHANNEL_0_BITFIELD = 0x1
ADC_CHANNEL_1_BITFIELD = 0x2
ADC_CHANNEL_2_BITFIELD = 0x4
ADC_CHANNEL_3_BITFIELD = 0x8
ADC_CHANNEL_4_BITFIELD = 0x10
ADC_CHANNEL_5_BITFIELD = 0x20
ADC_CHANNEL_6_BITFIELD = 0x40
ADC_CHANNEL_7_BITFIELD = 0x80
ADC_CHANNEL_8_BITFIELD = 0x100
ADC_CHANNEL_9_BITFIELD = 0x200
ADC_CHANNEL_10_BITFIELD = 0x400
ADC_CHANNEL_11_BITFIELD = 0x800
ADC_CHANNEL_12_BITFIELD = 0x1000
ADC_CHANNEL_13_BITFIELD = 0x2000
ADC_CHANNEL_14_BITFIELD = 0x4000
ADC_CHANNEL_15_BITFIELD = 0x8000
ADC_CHANNEL_16_BITFIELD = 0x10000
ADC_CHANNEL_17_BITFIELD = 0x20000
ADC_CHANNEL_18_BITFIELD = 0x40000
ADC_CHANNEL_19_BITFIELD = 0x80000
ADC_CHANNEL_0_SMP = 0x0
ADC_CHANNEL_1_SMP = 0x300000
ADC_CHANNEL_2_SMP = 0x600000
ADC_CHANNEL_3_SMP = 0x900000
ADC_CHANNEL_4_SMP = 0xC00000
ADC_CHANNEL_5_SMP = 0xF00000
ADC_CHANNEL_6_SMP = 0x1200000
ADC_CHANNEL_7_SMP = 0x1500000
ADC_CHANNEL_8_SMP = 0x1800000
ADC_CHANNEL_9_SMP = 0x1B00000
ADC_CHANNEL_10_SMP = 0x2000000
ADC_CHANNEL_11_SMP = 0x2300000
ADC_CHANNEL_12_SMP = 0x2600000
ADC_CHANNEL_13_SMP = 0x2900000
ADC_CHANNEL_14_SMP = 0x2C00000
ADC_CHANNEL_15_SMP = 0x2F00000
ADC_CHANNEL_16_SMP = 0x3200000
ADC_CHANNEL_17_SMP = 0x3500000
ADC_CHANNEL_18_SMP = 0x3800000
ADC_CHANNEL_19_SMP = 0x3B00000
ADC_SINGLEDIFF_CALIB_START_MASK = 0x40000000
ADC_SINGLEDIFF_CALIB_FACTOR_MASK = 0x7FF07FF
ADC_SINGLEDIFF_CHANNEL_MASK = 0xFFFFF
ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK = 0x18
ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK = 0x10000
ADC_SINGLEDIFF_CALIB_F_BIT_D_POS = 0x10
ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 = 0xC
ADC_AWD_CR1_REGOFFSET = 0x0
ADC_AWD_CR2_REGOFFSET = 0x100000
ADC_AWD_CR3_REGOFFSET = 0x200000
ADC_AWD_CR12_REGOFFSETGAP_MASK = 0x1
ADC_AWD_CR12_REGOFFSETGAP_VAL = 0x24
ADC_AWD_CRX_REGOFFSET_MASK = 0x300000
ADC_AWD_CR1_CHANNEL_MASK = 0x7DC00000
ADC_AWD_CR23_CHANNEL_MASK = 0xFFFFF
ADC_AWD_CR_ALL_CHANNEL_MASK = 0x7DCFFFFF
ADC_AWD_CRX_REGOFFSET_POS = 0x14
ADC_AWD_TR1_REGOFFSET = 0x0
ADC_AWD_TR2_REGOFFSET = 0x100000
ADC_AWD_TR3_REGOFFSET = 0x200000
ADC_AWD_TRX_REGOFFSET_MASK = 0x300000
ADC_AWD_TRX_REGOFFSET_POS = 0x14
ADC_AWD_TR12_REGOFFSETGAP_MASK = 0x1
ADC_AWD_TR12_REGOFFSETGAP_VAL = 0x22
LL_ADC_AWD1_TR = 0x7DC00000
LL_ADC_AWD2_TR = 0x1FFFFF
LL_ADC_AWD3_TR = 0x2FFFFF
ADC_OFR1_REGOFFSET = 0x0
ADC_OFR2_REGOFFSET = 0x1
ADC_OFR3_REGOFFSET = 0x2
ADC_OFR4_REGOFFSET = 0x3
ADC_OFRx_REGOFFSET_MASK = 0x3
ADC_CFGR_RES_BITOFFSET_POS = 0x2
ADC_CFGR_AWD1SGL_BITOFFSET_POS = 0x16
ADC_CFGR_AWD1EN_BITOFFSET_POS = 0x17
ADC_CFGR_JAWD1EN_BITOFFSET_POS = 0x18
ADC_CR_BITS_PROPERTY_RS = 0x8000003F
VREFINT_CAL_ADDR = 0x1FF1E860
VREFINT_CAL_VREF = 0xCE4
TEMPSENSOR_CAL1_ADDR = 0x1FF1E820
TEMPSENSOR_CAL2_ADDR = 0x1FF1E840
TEMPSENSOR_CAL1_TEMP = 0x1E
TEMPSENSOR_CAL2_TEMP = 0x6E
TEMPSENSOR_CAL_VREFANALOG = 0xCE4
ADC_LINEAR_CALIB_REG_1_ADDR = 0x1FF1EC00
ADC_LINEAR_CALIB_REG_2_ADDR = 0x1FF1EC04
ADC_LINEAR_CALIB_REG_3_ADDR = 0x1FF1EC08
ADC_LINEAR_CALIB_REG_4_ADDR = 0x1FF1EC0C
ADC_LINEAR_CALIB_REG_5_ADDR = 0x1FF1EC10
ADC_LINEAR_CALIB_REG_6_ADDR = 0x1FF1EC14
ADC_LINEAR_CALIB_REG_COUNT = 0x6
# fun define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
#  ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
LL_ADC_FLAG_ADRDY = 0x1
LL_ADC_FLAG_EOC = 0x4
LL_ADC_FLAG_EOS = 0x8
LL_ADC_FLAG_OVR = 0x10
LL_ADC_FLAG_EOSMP = 0x2
LL_ADC_FLAG_JEOC = 0x20
LL_ADC_FLAG_JEOS = 0x40
LL_ADC_FLAG_JQOVF = 0x400
LL_ADC_FLAG_AWD1 = 0x80
LL_ADC_FLAG_AWD2 = 0x100
LL_ADC_FLAG_AWD3 = 0x200
LL_ADC_FLAG_ADRDY_MST = 0x1
LL_ADC_FLAG_ADRDY_SLV = 0x10000
LL_ADC_FLAG_EOC_MST = 0x4
LL_ADC_FLAG_EOC_SLV = 0x40000
LL_ADC_FLAG_EOS_MST = 0x8
LL_ADC_FLAG_EOS_SLV = 0x80000
LL_ADC_FLAG_OVR_MST = 0x10
LL_ADC_FLAG_OVR_SLV = 0x100000
LL_ADC_FLAG_EOSMP_MST = 0x2
LL_ADC_FLAG_EOSMP_SLV = 0x20000
LL_ADC_FLAG_JEOC_MST = 0x20
LL_ADC_FLAG_JEOC_SLV = 0x200000
LL_ADC_FLAG_JEOS_MST = 0x40
LL_ADC_FLAG_JEOS_SLV = 0x400000
LL_ADC_FLAG_JQOVF_MST = 0x400
LL_ADC_FLAG_JQOVF_SLV = 0x4000000
LL_ADC_FLAG_AWD1_MST = 0x80
LL_ADC_FLAG_AWD1_SLV = 0x800000
LL_ADC_FLAG_AWD2_MST = 0x100
LL_ADC_FLAG_AWD2_SLV = 0x1000000
LL_ADC_FLAG_AWD3_MST = 0x200
LL_ADC_FLAG_AWD3_SLV = 0x2000000
LL_ADC_IT_ADRDY = 0x1
LL_ADC_IT_EOC = 0x4
LL_ADC_IT_EOS = 0x8
LL_ADC_IT_OVR = 0x10
LL_ADC_IT_EOSMP = 0x2
LL_ADC_IT_JEOC = 0x20
LL_ADC_IT_JEOS = 0x40
LL_ADC_IT_JQOVF = 0x400
LL_ADC_IT_AWD1 = 0x80
LL_ADC_IT_AWD2 = 0x100
LL_ADC_IT_AWD3 = 0x200
LL_ADC_DMA_REG_REGULAR_DATA = 0x0
LL_ADC_DMA_REG_REGULAR_DATA_MULTI = 0x1
LL_ADC_CLOCK_SYNC_PCLK_DIV1 = 0x10000
LL_ADC_CLOCK_SYNC_PCLK_DIV2 = 0x20000
LL_ADC_CLOCK_SYNC_PCLK_DIV4 = 0x30000
LL_ADC_CLOCK_ASYNC_DIV1 = 0x0
LL_ADC_CLOCK_ASYNC_DIV2 = 0x40000
LL_ADC_CLOCK_ASYNC_DIV4 = 0x80000
LL_ADC_CLOCK_ASYNC_DIV6 = 0xC0000
LL_ADC_CLOCK_ASYNC_DIV8 = 0x100000
LL_ADC_CLOCK_ASYNC_DIV10 = 0x140000
LL_ADC_CLOCK_ASYNC_DIV12 = 0x180000
LL_ADC_CLOCK_ASYNC_DIV16 = 0x1C0000
LL_ADC_CLOCK_ASYNC_DIV32 = 0x200000
LL_ADC_CLOCK_ASYNC_DIV64 = 0x240000
LL_ADC_CLOCK_ASYNC_DIV128 = 0x280000
LL_ADC_CLOCK_ASYNC_DIV256 = 0x2C0000
LL_ADC_PATH_INTERNAL_NONE = 0x0
LL_ADC_PATH_INTERNAL_VREFINT = 0x400000
LL_ADC_PATH_INTERNAL_TEMPSENSOR = 0x800000
LL_ADC_PATH_INTERNAL_VBAT = 0x1000000
LL_ADC_BOOST_MODE_6MHZ25 = 0x0
LL_ADC_BOOST_MODE_12MHZ5 = 0x100
LL_ADC_BOOST_MODE_20MHZ = 0x200
LL_ADC_BOOST_MODE_25MHZ = 0x600
LL_ADC_BOOST_MODE_50MHZ = 0x700
LL_ADC_CALIB_OFFSET = 0x0
LL_ADC_CALIB_LINEARITY = 0x1
LL_ADC_CALIB_OFFSET_LINEARITY = 0x10001
LL_ADC_CALIB_LINEARITY_WORD1 = 0x400000
LL_ADC_CALIB_LINEARITY_WORD2 = 0x800000
LL_ADC_CALIB_LINEARITY_WORD3 = 0x1000000
LL_ADC_CALIB_LINEARITY_WORD4 = 0x2000000
LL_ADC_CALIB_LINEARITY_WORD5 = 0x4000000
LL_ADC_CALIB_LINEARITY_WORD6 = 0x8000000
LL_ADC_RESOLUTION_16B = 0x0
LL_ADC_RESOLUTION_14B = 0x4
LL_ADC_RESOLUTION_12B = 0x8
LL_ADC_RESOLUTION_10B = 0xC
LL_ADC_RESOLUTION_8B = 0x10
LL_ADC_RESOLUTION_8B = 0x10
LL_ADC_LEFT_BIT_SHIFT_NONE = 0x0
LL_ADC_LEFT_BIT_SHIFT_1 = 0x10000000
LL_ADC_LEFT_BIT_SHIFT_2 = 0x20000000
LL_ADC_LEFT_BIT_SHIFT_3 = 0x30000000
LL_ADC_LEFT_BIT_SHIFT_4 = 0x40000000
LL_ADC_LEFT_BIT_SHIFT_5 = 0x50000000
LL_ADC_LEFT_BIT_SHIFT_6 = 0x60000000
LL_ADC_LEFT_BIT_SHIFT_7 = 0x70000000
LL_ADC_LEFT_BIT_SHIFT_8 = 0x80000000
LL_ADC_LEFT_BIT_SHIFT_9 = 0x90000000
LL_ADC_LEFT_BIT_SHIFT_10 = 0xA0000000
LL_ADC_LEFT_BIT_SHIFT_11 = 0xB0000000
LL_ADC_LEFT_BIT_SHIFT_12 = 0xC0000000
LL_ADC_LEFT_BIT_SHIFT_13 = 0xD0000000
LL_ADC_LEFT_BIT_SHIFT_14 = 0xE0000000
LL_ADC_LEFT_BIT_SHIFT_15 = 0xF0000000
LL_ADC_LP_MODE_NONE = 0x0
LL_ADC_LP_AUTOWAIT = 0x4000
LL_ADC_OFFSET_1 = 0x0
LL_ADC_OFFSET_2 = 0x1
LL_ADC_OFFSET_3 = 0x2
LL_ADC_OFFSET_4 = 0x3
LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE = 0x0
LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE = 0x80000000
LL_ADC_OFFSET_RSHIFT_DISABLE = 0x0
LL_ADC_OFFSET_RSHIFT_ENABLE = 0x800
LL_ADC_GROUP_REGULAR = 0x1
LL_ADC_GROUP_INJECTED = 0x2
LL_ADC_GROUP_REGULAR_INJECTED = 0x3
LL_ADC_CHANNEL_0 = 0x1
LL_ADC_CHANNEL_1 = 0x4300002
LL_ADC_CHANNEL_2 = 0x8600004
LL_ADC_CHANNEL_3 = 0xC900008
LL_ADC_CHANNEL_4 = 0x10C00010
LL_ADC_CHANNEL_5 = 0x14F00020
LL_ADC_CHANNEL_6 = 0x19200040
LL_ADC_CHANNEL_7 = 0x1D500080
LL_ADC_CHANNEL_8 = 0x21800100
LL_ADC_CHANNEL_9 = 0x25B00200
LL_ADC_CHANNEL_10 = 0x2A000400
LL_ADC_CHANNEL_11 = 0x2E300800
LL_ADC_CHANNEL_12 = 0x32601000
LL_ADC_CHANNEL_13 = 0x36902000
LL_ADC_CHANNEL_14 = 0x3AC04000
LL_ADC_CHANNEL_15 = 0x3EF08000
LL_ADC_CHANNEL_16 = 0x43210000
LL_ADC_CHANNEL_17 = 0x47520000
LL_ADC_CHANNEL_18 = 0x4B840000
LL_ADC_CHANNEL_19 = 0x4FB80000
LL_ADC_CHANNEL_VREFINT = 0xCFB80000
LL_ADC_CHANNEL_TEMPSENSOR = 0xCB840000
LL_ADC_CHANNEL_VBAT = 0xC7520000
LL_ADC_CHANNEL_VREFINT = 0xCFB80000
LL_ADC_CHANNEL_TEMPSENSOR = 0xCB840000
LL_ADC_CHANNEL_VBAT = 0xC7520000
LL_ADC_CHANNEL_DAC1CH1_ADC2 = 0xC3210000
LL_ADC_CHANNEL_DAC1CH2_ADC2 = 0xC7520000
# Skip LL_ADC_CHANNEL_DAC2CH1_ADC2 : no need parse
LL_ADC_REG_TRIG_SOFTWARE = 0x0
LL_ADC_REG_TRIG_EXT_TIM1_CH1 = 0x400
LL_ADC_REG_TRIG_EXT_TIM1_CH2 = 0x420
LL_ADC_REG_TRIG_EXT_TIM1_CH3 = 0x440
LL_ADC_REG_TRIG_EXT_TIM2_CH2 = 0x460
LL_ADC_REG_TRIG_EXT_TIM3_TRGO = 0x480
LL_ADC_REG_TRIG_EXT_TIM4_CH4 = 0x4A0
LL_ADC_REG_TRIG_EXT_EXTI_LINE11 = 0x4C0
LL_ADC_REG_TRIG_EXT_TIM8_TRGO = 0x4E0
LL_ADC_REG_TRIG_EXT_TIM8_TRGO2 = 0x500
LL_ADC_REG_TRIG_EXT_TIM1_TRGO = 0x520
LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 = 0x540
LL_ADC_REG_TRIG_EXT_TIM2_TRGO = 0x560
LL_ADC_REG_TRIG_EXT_TIM4_TRGO = 0x580
LL_ADC_REG_TRIG_EXT_TIM6_TRGO = 0x5A0
LL_ADC_REG_TRIG_EXT_TIM15_TRGO = 0x5C0
LL_ADC_REG_TRIG_EXT_TIM3_CH4 = 0x5E0
LL_ADC_REG_TRIG_EXT_HRTIM_TRG1 = 0x600
LL_ADC_REG_TRIG_EXT_HRTIM_TRG3 = 0x620
LL_ADC_REG_TRIG_EXT_LPTIM1_OUT = 0x640
LL_ADC_REG_TRIG_EXT_LPTIM2_OUT = 0x660
LL_ADC_REG_TRIG_EXT_LPTIM3_OUT = 0x680
LL_ADC_REG_TRIG_EXT_RISING = 0x400
LL_ADC_REG_TRIG_EXT_FALLING = 0x800
LL_ADC_REG_TRIG_EXT_RISINGFALLING = 0xC00
LL_ADC_REG_CONV_SINGLE = 0x0
LL_ADC_REG_CONV_CONTINUOUS = 0x2000
LL_ADC_REG_DR_TRANSFER = 0x0
LL_ADC_REG_DMA_TRANSFER_LIMITED = 0x1
LL_ADC_REG_DMA_TRANSFER_UNLIMITED = 0x3
LL_ADC_REG_DFSDM_TRANSFER = 0x2
LL_ADC_REG_OVR_DATA_PRESERVED = 0x0
LL_ADC_REG_OVR_DATA_OVERWRITTEN = 0x1000
LL_ADC_REG_SEQ_SCAN_DISABLE = 0x0
LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS = 0x1
LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS = 0x2
LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS = 0x3
LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS = 0x4
LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS = 0x5
LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS = 0x6
LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS = 0x7
LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS = 0x8
LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS = 0x9
LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS = 0xA
LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS = 0xB
LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS = 0xC
LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS = 0xD
LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS = 0xE
LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS = 0xF
LL_ADC_REG_SEQ_DISCONT_DISABLE = 0x0
LL_ADC_REG_SEQ_DISCONT_1RANK = 0x10000
LL_ADC_REG_SEQ_DISCONT_2RANKS = 0x30000
LL_ADC_REG_SEQ_DISCONT_3RANKS = 0x50000
LL_ADC_REG_SEQ_DISCONT_4RANKS = 0x70000
LL_ADC_REG_SEQ_DISCONT_5RANKS = 0x90000
LL_ADC_REG_SEQ_DISCONT_6RANKS = 0xB0000
LL_ADC_REG_SEQ_DISCONT_7RANKS = 0xD0000
LL_ADC_REG_SEQ_DISCONT_8RANKS = 0xF0000
LL_ADC_REG_RANK_1 = 0x6
LL_ADC_REG_RANK_2 = 0xC
LL_ADC_REG_RANK_3 = 0x12
LL_ADC_REG_RANK_4 = 0x18
LL_ADC_REG_RANK_5 = 0x100
LL_ADC_REG_RANK_6 = 0x106
LL_ADC_REG_RANK_7 = 0x10C
LL_ADC_REG_RANK_8 = 0x112
LL_ADC_REG_RANK_9 = 0x118
LL_ADC_REG_RANK_10 = 0x200
LL_ADC_REG_RANK_11 = 0x206
LL_ADC_REG_RANK_12 = 0x20C
LL_ADC_REG_RANK_13 = 0x212
LL_ADC_REG_RANK_14 = 0x218
LL_ADC_REG_RANK_15 = 0x300
LL_ADC_REG_RANK_16 = 0x306
LL_ADC_INJ_TRIG_SOFTWARE = 0x0
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO = 0x80
LL_ADC_INJ_TRIG_EXT_TIM1_CH4 = 0x84
LL_ADC_INJ_TRIG_EXT_TIM2_TRGO = 0x88
LL_ADC_INJ_TRIG_EXT_TIM2_CH1 = 0x8C
LL_ADC_INJ_TRIG_EXT_TIM3_CH4 = 0x90
LL_ADC_INJ_TRIG_EXT_TIM4_TRGO = 0x94
LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 = 0x98
LL_ADC_INJ_TRIG_EXT_TIM8_CH4 = 0x9C
LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 = 0xA0
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO = 0xA4
LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2 = 0xA8
LL_ADC_INJ_TRIG_EXT_TIM3_CH3 = 0xAC
LL_ADC_INJ_TRIG_EXT_TIM3_TRGO = 0xB0
LL_ADC_INJ_TRIG_EXT_TIM3_CH1 = 0xB4
LL_ADC_INJ_TRIG_EXT_TIM6_TRGO = 0xB8
LL_ADC_INJ_TRIG_EXT_TIM15_TRGO = 0xBC
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2 = 0xC0
LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4 = 0xC4
LL_ADC_INJ_TRIG_EXT_LPTIM1_OUT = 0xC8
LL_ADC_INJ_TRIG_EXT_LPTIM2_OUT = 0xCC
LL_ADC_INJ_TRIG_EXT_LPTIM3_OUT = 0xD0
LL_ADC_INJ_TRIG_EXT_RISING = 0x80
LL_ADC_INJ_TRIG_EXT_FALLING = 0x100
LL_ADC_INJ_TRIG_EXT_RISINGFALLING = 0x180
LL_ADC_INJ_TRIG_INDEPENDENT = 0x0
LL_ADC_INJ_TRIG_FROM_GRP_REGULAR = 0x2000000
LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE = 0x0
LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY = 0x200000
LL_ADC_INJ_QUEUE_DISABLE = 0x80000000
LL_ADC_INJ_SEQ_SCAN_DISABLE = 0x0
LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS = 0x1
LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS = 0x2
LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS = 0x3
LL_ADC_INJ_SEQ_DISCONT_DISABLE = 0x0
LL_ADC_INJ_SEQ_DISCONT_1RANK = 0x100000
LL_ADC_INJ_RANK_1 = 0x9
LL_ADC_INJ_RANK_2 = 0x10F
LL_ADC_INJ_RANK_3 = 0x215
LL_ADC_INJ_RANK_4 = 0x31B
LL_ADC_SAMPLINGTIME_1CYCLE_5 = 0x0
LL_ADC_SAMPLINGTIME_2CYCLES_5 = 0x1
LL_ADC_SAMPLINGTIME_8CYCLES_5 = 0x2
LL_ADC_SAMPLINGTIME_16CYCLES_5 = 0x3
LL_ADC_SAMPLINGTIME_32CYCLES_5 = 0x4
LL_ADC_SAMPLINGTIME_64CYCLES_5 = 0x5
LL_ADC_SAMPLINGTIME_387CYCLES_5 = 0x6
LL_ADC_SAMPLINGTIME_810CYCLES_5 = 0x7
LL_ADC_SINGLE_ENDED = 0x7FF
LL_ADC_DIFFERENTIAL_ENDED = 0x47FF0000
LL_ADC_BOTH_SINGLE_DIFF_ENDED = 0x47FF07FF
LL_ADC_AWD1 = 0x7DC00000
LL_ADC_AWD2 = 0x1FFFFF
LL_ADC_AWD3 = 0x2FFFFF
LL_ADC_AWD_DISABLE = 0x0
LL_ADC_AWD_ALL_CHANNELS_REG = 0x8FFFFF
LL_ADC_AWD_ALL_CHANNELS_INJ = 0x10FFFFF
LL_ADC_AWD_ALL_CHANNELS_REG_INJ = 0x18FFFFF
LL_ADC_AWD_CHANNEL_0_REG = 0xC00001
LL_ADC_AWD_CHANNEL_0_INJ = 0x1400001
LL_ADC_AWD_CHANNEL_0_REG_INJ = 0x1C00001
LL_ADC_AWD_CHANNEL_1_REG = 0x4C00002
LL_ADC_AWD_CHANNEL_1_INJ = 0x5400002
LL_ADC_AWD_CHANNEL_1_REG_INJ = 0x5C00002
LL_ADC_AWD_CHANNEL_2_REG = 0x8C00004
LL_ADC_AWD_CHANNEL_2_INJ = 0x9400004
LL_ADC_AWD_CHANNEL_2_REG_INJ = 0x9C00004
LL_ADC_AWD_CHANNEL_3_REG = 0xCC00008
LL_ADC_AWD_CHANNEL_3_INJ = 0xD400008
LL_ADC_AWD_CHANNEL_3_REG_INJ = 0xDC00008
LL_ADC_AWD_CHANNEL_4_REG = 0x10C00010
LL_ADC_AWD_CHANNEL_4_INJ = 0x11400010
LL_ADC_AWD_CHANNEL_4_REG_INJ = 0x11C00010
LL_ADC_AWD_CHANNEL_5_REG = 0x14C00020
LL_ADC_AWD_CHANNEL_5_INJ = 0x15400020
LL_ADC_AWD_CHANNEL_5_REG_INJ = 0x15C00020
LL_ADC_AWD_CHANNEL_6_REG = 0x18C00040
LL_ADC_AWD_CHANNEL_6_INJ = 0x19400040
LL_ADC_AWD_CHANNEL_6_REG_INJ = 0x19C00040
LL_ADC_AWD_CHANNEL_7_REG = 0x1CC00080
LL_ADC_AWD_CHANNEL_7_INJ = 0x1D400080
LL_ADC_AWD_CHANNEL_7_REG_INJ = 0x1DC00080
LL_ADC_AWD_CHANNEL_8_REG = 0x20C00100
LL_ADC_AWD_CHANNEL_8_INJ = 0x21400100
LL_ADC_AWD_CHANNEL_8_REG_INJ = 0x21C00100
LL_ADC_AWD_CHANNEL_9_REG = 0x24C00200
LL_ADC_AWD_CHANNEL_9_INJ = 0x25400200
LL_ADC_AWD_CHANNEL_9_REG_INJ = 0x25C00200
LL_ADC_AWD_CHANNEL_10_REG = 0x28C00400
LL_ADC_AWD_CHANNEL_10_INJ = 0x29400400
LL_ADC_AWD_CHANNEL_10_REG_INJ = 0x29C00400
LL_ADC_AWD_CHANNEL_11_REG = 0x2CC00800
LL_ADC_AWD_CHANNEL_11_INJ = 0x2D400800
LL_ADC_AWD_CHANNEL_11_REG_INJ = 0x2DC00800
LL_ADC_AWD_CHANNEL_12_REG = 0x30C01000
LL_ADC_AWD_CHANNEL_12_INJ = 0x31401000
LL_ADC_AWD_CHANNEL_12_REG_INJ = 0x31C01000
LL_ADC_AWD_CHANNEL_13_REG = 0x34C02000
LL_ADC_AWD_CHANNEL_13_INJ = 0x35402000
LL_ADC_AWD_CHANNEL_13_REG_INJ = 0x35C02000
LL_ADC_AWD_CHANNEL_14_REG = 0x38C04000
LL_ADC_AWD_CHANNEL_14_INJ = 0x39404000
LL_ADC_AWD_CHANNEL_14_REG_INJ = 0x39C04000
LL_ADC_AWD_CHANNEL_15_REG = 0x3CC08000
LL_ADC_AWD_CHANNEL_15_INJ = 0x3D408000
LL_ADC_AWD_CHANNEL_15_REG_INJ = 0x3DC08000
LL_ADC_AWD_CHANNEL_16_REG = 0x40C10000
LL_ADC_AWD_CHANNEL_16_INJ = 0x41410000
LL_ADC_AWD_CHANNEL_16_REG_INJ = 0x41C10000
LL_ADC_AWD_CHANNEL_17_REG = 0x44C20000
LL_ADC_AWD_CHANNEL_17_INJ = 0x45420000
LL_ADC_AWD_CHANNEL_17_REG_INJ = 0x45C20000
LL_ADC_AWD_CHANNEL_18_REG = 0x48C40000
LL_ADC_AWD_CHANNEL_18_INJ = 0x49440000
LL_ADC_AWD_CHANNEL_18_REG_INJ = 0x49C40000
LL_ADC_AWD_CHANNEL_19_REG = 0x4CC80000
LL_ADC_AWD_CHANNEL_19_INJ = 0x4D480000
LL_ADC_AWD_CHANNEL_19_REG_INJ = 0x4DC80000
LL_ADC_AWD_CH_VREFINT_REG = 0xCCC80000
LL_ADC_AWD_CH_VREFINT_INJ = 0xCD480000
LL_ADC_AWD_CH_VREFINT_REG_INJ = 0xCDC80000
LL_ADC_AWD_CH_TEMPSENSOR_REG = 0xC8C40000
LL_ADC_AWD_CH_TEMPSENSOR_INJ = 0xC9440000
LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ = 0xC9C40000
LL_ADC_AWD_CH_VBAT_REG = 0xC4C20000
LL_ADC_AWD_CH_VBAT_INJ = 0xC5420000
LL_ADC_AWD_CH_VBAT_REG_INJ = 0xC5C20000
LL_ADC_AWD_CH_DAC1CH1_ADC2_REG = 0xC0C10000
LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ = 0xC1410000
LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ = 0xC1C10000
LL_ADC_AWD_CH_DAC1CH2_ADC2_REG = 0xC4C20000
LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ = 0xC5420000
LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ = 0xC5C20000
LL_ADC_AWD_THRESHOLD_HIGH = 0x1
LL_ADC_AWD_THRESHOLD_LOW = 0x0
LL_ADC_OVS_DISABLE = 0x0
LL_ADC_OVS_GRP_REGULAR_CONTINUED = 0x1
LL_ADC_OVS_GRP_REGULAR_RESUMED = 0x401
LL_ADC_OVS_GRP_INJECTED = 0x2
LL_ADC_OVS_GRP_INJ_REG_RESUMED = 0x3
LL_ADC_OVS_REG_CONT = 0x0
LL_ADC_OVS_REG_DISCONT = 0x200
LL_ADC_OVS_SHIFT_NONE = 0x0
LL_ADC_OVS_SHIFT_RIGHT_1 = 0x20
LL_ADC_OVS_SHIFT_RIGHT_2 = 0x40
LL_ADC_OVS_SHIFT_RIGHT_3 = 0x60
LL_ADC_OVS_SHIFT_RIGHT_4 = 0x80
LL_ADC_OVS_SHIFT_RIGHT_5 = 0xA0
LL_ADC_OVS_SHIFT_RIGHT_6 = 0xC0
LL_ADC_OVS_SHIFT_RIGHT_7 = 0xE0
LL_ADC_OVS_SHIFT_RIGHT_8 = 0x100
LL_ADC_OVS_SHIFT_RIGHT_9 = 0x120
LL_ADC_OVS_SHIFT_RIGHT_10 = 0x140
LL_ADC_OVS_SHIFT_RIGHT_11 = 0x160
LL_ADC_MULTI_INDEPENDENT = 0x0
LL_ADC_MULTI_DUAL_REG_SIMULT = 0x6
LL_ADC_MULTI_DUAL_REG_INTERL = 0x7
LL_ADC_MULTI_DUAL_INJ_SIMULT = 0x5
LL_ADC_MULTI_DUAL_INJ_ALTERN = 0x9
LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM = 0x1
LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT = 0x2
LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM = 0x3
LL_ADC_MULTI_REG_DMA_EACH_ADC = 0x0
LL_ADC_MULTI_REG_DMA_RES_32_10B = 0x8000
LL_ADC_MULTI_REG_DMA_RES_8B = 0xC000
LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE_5 = 0x0
LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES_5 = 0x100
LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES_5 = 0x200
LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5 = 0x300
LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5_8_BITS = 0x700
LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5 = 0x400
LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5_10_BITS = 0x700
LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES = 0x800
LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5 = 0x500
LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5_12_BITS = 0x700
LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES_5 = 0x700
LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES = 0x800
LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES = 0x800
LL_ADC_MULTI_MASTER = 0xFFFF
LL_ADC_MULTI_SLAVE = 0xFFFF0000
LL_ADC_MULTI_MASTER_SLAVE = 0xFFFFFFFF
LL_ADC_DELAY_INTERNAL_REGUL_STAB_US = 0xA
LL_ADC_DELAY_VREFINT_STAB_US = 0x5
LL_ADC_DELAY_TEMPSENSOR_STAB_US = 0x1A
LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES = 0x4
ADC_LINEARITY_BIT_TOGGLE_TIMEOUT = 0x80070
# fun define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
#  ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL)                                 \
#   ? (                                                                                     \
#       ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
#     )                                                                                     \
#   :                                                                                       \
#   (                                                                                       \
#       (uint32_t)POSITION_VAL((__CHANNEL__))                                               \
#   )                                                                                       \
#  )
# fun define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                  \
#  (((__DECIMAL_NB__) <= 9UL)                                                                            \
#   ? (                                                                                                  \
#       ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |          \
#       (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                             |          \
#       (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))           \
#     )                                                                                                  \
#   :                                                                                                    \
#   (                                                                                                    \
#       ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                      | \
#       (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                      | \
#       (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))  \
#   )                                                                                                    \
#  )
# fun define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
#  (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
# fun define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
#  ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
# fun define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
#  ((((__ADC_INSTANCE__) == ADC2)                                               \
#    &&(                                                                        \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                       \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                          \
#      )                                                                        \
#   )                                                                           \
#   ||                                                                          \
#   (((__ADC_INSTANCE__) == ADC3)                                               \
#    &&(                                                                        \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                       \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                       \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
#      )                                                                        \
#   )                                                                           \
#  )
# fun define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
#  ((((__ADC_INSTANCE__) == ADC2)                                               \
#    &&(                                                                        \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                       \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2) ||                       \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                       \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                       \
#       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
#      )                                                                        \
#   )                                                                           \
#  )
# fun define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \
#  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \
#   ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                         \
#   :                                                                                                      \
#   ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                                 \
#   ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                        \
#   :                                                                                                      \
#   (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)        \
#  )
# fun define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
#  ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
# fun define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_16_BITS__) \
#  ((__AWD_THRESHOLD_16_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
# fun define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIAL__)        \
#  (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__))
# fun define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) \
#  (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_CDR_RDATA_MST)
# fun define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
#  ( ( ((__ADCx__) == ADC2)                                                     \
#    )?                                                                         \
#     (ADC1)                                                                    \
#     :                                                                         \
#     (__ADCx__)                                                                \
#  )
# fun define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
#  ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \
#    ? (                                                                        \
#       (ADC12_COMMON)                                                          \
#      )                                                                        \
#      :                                                                        \
#      (                                                                        \
#       (ADC3_COMMON)                                                           \
#      )                                                                        \
#  )
# fun define __LL_ADC_COMMON_INSTANCE(__ADCx__)   (ADC12_COMMON)
# fun define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
#  (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
#    ? (                                                                        \
#       (LL_ADC_IsEnabled(ADC1) |                                               \
#        LL_ADC_IsEnabled(ADC2)  )                                              \
#      )                                                                        \
#      :                                                                        \
#      (                                                                        \
#       (LL_ADC_IsEnabled(ADC3))                                                \
#      )                                                                        \
#  )
# fun define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
#                        (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2))
# fun define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
#  (0xFFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
# fun define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
#                                         __ADC_RESOLUTION_CURRENT__,\
#                                         __ADC_RESOLUTION_TARGET__)            \
#  (((__DATA__)                                                                 \
#    << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
#   >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
#  )
# fun define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
#                                      __ADC_DATA__,\
#                                      __ADC_RESOLUTION__)                      \
#  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
#   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
#  )
# fun define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
#                                         __ADC_RESOLUTION__)                   \
#  (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
#   / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
#                                      (__ADC_RESOLUTION__),                    \
#                                      LL_ADC_RESOLUTION_16B))
# fun define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
#                                  __TEMPSENSOR_ADC_DATA__,\
#                                  __ADC_RESOLUTION__)                              \
#  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
#                                                    (__ADC_RESOLUTION__),          \
#                                                    LL_ADC_RESOLUTION_16B)         \
#                   * (__VREFANALOG_VOLTAGE__))                                     \
#                  / TEMPSENSOR_CAL_VREFANALOG)                                     \
#        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
#     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
#    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
#   ) + TEMPSENSOR_CAL1_TEMP                                                        \
#  )
# fun define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
#                                             __TEMPSENSOR_TYP_CALX_V__,\
#                                             __TEMPSENSOR_CALX_TEMP__,\
#                                             __VREFANALOG_VOLTAGE__,\
#                                             __TEMPSENSOR_ADC_DATA__,\
#                                             __ADC_RESOLUTION__)               \
#  ((( (                                                                        \
#       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
#                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
#                 * 1000UL)                                                     \
#       -                                                                       \
#       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
#                 * 1000UL)                                                     \
#      )                                                                        \
#    ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                 \
#   ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                     \
#  )
# struct LL_ADC_CommonInitTypeDef

class LL_ADC_CommonInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CommonClock',	ctypes.c_uint32),
		('Multimode',	ctypes.c_uint32),
		('MultiDMATransfer',	ctypes.c_uint32),
		('MultiTwoSamplingDelay',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_ADC_InitTypeDef

class LL_ADC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('Resolution',	ctypes.c_uint32),
		('LeftBitShift',	ctypes.c_uint32),
		('LowPowerMode',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_ADC_REG_InitTypeDef

class LL_ADC_REG_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TriggerSource',	ctypes.c_uint32),
		('SequencerLength',	ctypes.c_uint32),
		('SequencerDiscont',	ctypes.c_uint32),
		('ContinuousMode',	ctypes.c_uint32),
		('DataTransferMode',	ctypes.c_uint32),
		('Overrun',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_ADC_INJ_InitTypeDef

class LL_ADC_INJ_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TriggerSource',	ctypes.c_uint32),
		('SequencerLength',	ctypes.c_uint32),
		('SequencerDiscont',	ctypes.c_uint32),
		('TrigAuto',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_bdma.h : 

# empty define STM32H7xx_LL_BDMA_H
# fun define UNUSED(x) ((void)(x))
LL_BDMA_IFCR_CGIF1 = 0x10
LL_BDMA_IFCR_CTCIF1 = 0x20
LL_BDMA_IFCR_CHTIF1 = 0x40
LL_BDMA_IFCR_CTEIF1 = 0x80
LL_BDMA_IFCR_CGIF2 = 0x100
LL_BDMA_IFCR_CTCIF2 = 0x200
LL_BDMA_IFCR_CHTIF2 = 0x400
LL_BDMA_IFCR_CTEIF2 = 0x800
LL_BDMA_IFCR_CGIF3 = 0x1000
LL_BDMA_IFCR_CTCIF3 = 0x2000
LL_BDMA_IFCR_CHTIF3 = 0x4000
LL_BDMA_IFCR_CTEIF3 = 0x8000
LL_BDMA_IFCR_CGIF4 = 0x10000
LL_BDMA_IFCR_CTCIF4 = 0x20000
LL_BDMA_IFCR_CHTIF4 = 0x40000
LL_BDMA_IFCR_CTEIF4 = 0x80000
LL_BDMA_IFCR_CGIF5 = 0x100000
LL_BDMA_IFCR_CTCIF5 = 0x200000
LL_BDMA_IFCR_CHTIF5 = 0x400000
LL_BDMA_IFCR_CTEIF5 = 0x800000
LL_BDMA_IFCR_CGIF6 = 0x1000000
LL_BDMA_IFCR_CTCIF6 = 0x2000000
LL_BDMA_IFCR_CHTIF6 = 0x4000000
LL_BDMA_IFCR_CTEIF6 = 0x8000000
LL_BDMA_IFCR_CGIF7 = 0x10000000
LL_BDMA_IFCR_CTCIF7 = 0x20000000
LL_BDMA_IFCR_CHTIF7 = 0x40000000
LL_BDMA_IFCR_CTEIF7 = 0x80000000
LL_BDMA_ISR_GIF0 = 0x1
LL_BDMA_ISR_TCIF0 = 0x2
LL_BDMA_ISR_HTIF0 = 0x4
LL_BDMA_ISR_TEIF0 = 0x8
LL_BDMA_ISR_GIF1 = 0x10
LL_BDMA_ISR_TCIF1 = 0x20
LL_BDMA_ISR_HTIF1 = 0x40
LL_BDMA_ISR_TEIF1 = 0x80
LL_BDMA_ISR_GIF2 = 0x100
LL_BDMA_ISR_TCIF2 = 0x200
LL_BDMA_ISR_HTIF2 = 0x400
LL_BDMA_ISR_TEIF2 = 0x800
LL_BDMA_ISR_GIF3 = 0x1000
LL_BDMA_ISR_TCIF3 = 0x2000
LL_BDMA_ISR_HTIF3 = 0x4000
LL_BDMA_ISR_TEIF3 = 0x8000
LL_BDMA_ISR_GIF4 = 0x10000
LL_BDMA_ISR_TCIF4 = 0x20000
LL_BDMA_ISR_HTIF4 = 0x40000
LL_BDMA_ISR_TEIF4 = 0x80000
LL_BDMA_ISR_GIF5 = 0x100000
LL_BDMA_ISR_TCIF5 = 0x200000
LL_BDMA_ISR_HTIF5 = 0x400000
LL_BDMA_ISR_TEIF5 = 0x800000
LL_BDMA_ISR_GIF6 = 0x1000000
LL_BDMA_ISR_TCIF6 = 0x2000000
LL_BDMA_ISR_HTIF6 = 0x4000000
LL_BDMA_ISR_TEIF6 = 0x8000000
LL_BDMA_ISR_GIF7 = 0x10000000
LL_BDMA_ISR_TCIF7 = 0x20000000
LL_BDMA_ISR_HTIF7 = 0x40000000
LL_BDMA_ISR_TEIF7 = 0x80000000
LL_BDMA_CCR_TCIE = 0x2
LL_BDMA_CCR_HTIE = 0x4
LL_BDMA_CCR_TEIE = 0x8
LL_BDMA_CHANNEL_0 = 0x0
LL_BDMA_CHANNEL_1 = 0x1
LL_BDMA_CHANNEL_2 = 0x2
LL_BDMA_CHANNEL_3 = 0x3
LL_BDMA_CHANNEL_4 = 0x4
LL_BDMA_CHANNEL_5 = 0x5
LL_BDMA_CHANNEL_6 = 0x6
LL_BDMA_CHANNEL_7 = 0x7
LL_BDMA_CHANNEL_ALL = 0xFFFF0000
LL_BDMA_DIRECTION_PERIPH_TO_MEMORY = 0x0
LL_BDMA_DIRECTION_MEMORY_TO_PERIPH = 0x10
LL_BDMA_DIRECTION_MEMORY_TO_MEMORY = 0x4000
LL_BDMA_MODE_NORMAL = 0x0
LL_BDMA_MODE_CIRCULAR = 0x20
LL_BDMA_DOUBLEBUFFER_MODE_DISABLE = 0x0
LL_BDMA_DOUBLEBUFFER_MODE_ENABLE = 0x8000
LL_BDMA_PERIPH_INCREMENT = 0x40
LL_BDMA_PERIPH_NOINCREMENT = 0x0
LL_BDMA_MEMORY_INCREMENT = 0x80
LL_BDMA_MEMORY_NOINCREMENT = 0x0
LL_BDMA_PDATAALIGN_BYTE = 0x0
LL_BDMA_PDATAALIGN_HALFWORD = 0x100
LL_BDMA_PDATAALIGN_WORD = 0x200
LL_BDMA_MDATAALIGN_BYTE = 0x0
LL_BDMA_MDATAALIGN_HALFWORD = 0x400
LL_BDMA_MDATAALIGN_WORD = 0x800
LL_BDMA_PRIORITY_LOW = 0x0
LL_BDMA_PRIORITY_MEDIUM = 0x1000
LL_BDMA_PRIORITY_HIGH = 0x2000
LL_BDMA_PRIORITY_VERYHIGH = 0x3000
LL_BDMA_CURRENTTARGETMEM0 = 0x0
LL_BDMA_CURRENTTARGETMEM1 = 0x10000
# fun define LL_BDMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
# fun define LL_BDMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_BDMA_GET_INSTANCE(__CHANNEL_INSTANCE__) \
#(((uint32_t)(__CHANNEL_INSTANCE__) < LL_BDMA_CHANNEL_0) ? BDMA1 : BDMA)
# fun define __LL_BDMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (BDMA)
# fun define __LL_BDMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \
#(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel0))  ? LL_BDMA_CHANNEL_0 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA1_Channel0)) ? LL_BDMA_CHANNEL_0 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel1))  ? LL_BDMA_CHANNEL_1 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA1_Channel1)) ? LL_BDMA_CHANNEL_1 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel2))  ? LL_BDMA_CHANNEL_2 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA1_Channel2)) ? LL_BDMA_CHANNEL_2 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel3))  ? LL_BDMA_CHANNEL_3 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA1_Channel3)) ? LL_BDMA_CHANNEL_3 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel4))  ? LL_BDMA_CHANNEL_4 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA1_Channel4)) ? LL_BDMA_CHANNEL_4 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel5))  ? LL_BDMA_CHANNEL_5 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA1_Channel5)) ? LL_BDMA_CHANNEL_5 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel6))  ? LL_BDMA_CHANNEL_6 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA1_Channel6)) ? LL_BDMA_CHANNEL_6 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel7))  ? LL_BDMA_CHANNEL_7 : \
#LL_BDMA_CHANNEL_7)
# fun define __LL_BDMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \
#(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel0)) ? LL_BDMA_CHANNEL_0 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel1)) ? LL_BDMA_CHANNEL_1 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel2)) ? LL_BDMA_CHANNEL_2 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel3)) ? LL_BDMA_CHANNEL_3 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel4)) ? LL_BDMA_CHANNEL_4 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel5)) ? LL_BDMA_CHANNEL_5 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)BDMA_Channel6)) ? LL_BDMA_CHANNEL_6 : \
# LL_BDMA_CHANNEL_7)
# fun define __LL_BDMA_GET_CHANNEL_INSTANCE(__BDMA_INSTANCE__, __CHANNEL__)   \
#((((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_0))) ? BDMA_Channel0  : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_0))) ? BDMA1_Channel0 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_1))) ? BDMA_Channel1  : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_1))) ? BDMA1_Channel1 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_2))) ? BDMA_Channel2  : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_2))) ? BDMA1_Channel2 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_3))) ? BDMA_Channel3  : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_3))) ? BDMA1_Channel3 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_4))) ? BDMA_Channel4  : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_4))) ? BDMA1_Channel4 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_5))) ? BDMA_Channel5  : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_5))) ? BDMA1_Channel5 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_6))) ? BDMA_Channel6  : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_6))) ? BDMA1_Channel6 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA))  && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_7))) ? BDMA_Channel7  : \
# BDMA1_Channel7)
# fun define __LL_BDMA_GET_CHANNEL_INSTANCE(__BDMA_INSTANCE__, __CHANNEL__)   \
#((((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_0))) ? BDMA_Channel0 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_1))) ? BDMA_Channel1 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_2))) ? BDMA_Channel2 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_3))) ? BDMA_Channel3 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_4))) ? BDMA_Channel4 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_5))) ? BDMA_Channel5 : \
# (((uint32_t)(__BDMA_INSTANCE__) == ((uint32_t)BDMA)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_BDMA_CHANNEL_6))) ? BDMA_Channel6 : \
# BDMA_Channel7)
# struct LL_BDMA_InitTypeDef

class LL_BDMA_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PeriphOrM2MSrcAddress',	ctypes.c_uint32),
		('MemoryOrM2MDstAddress',	ctypes.c_uint32),
		('Direction',	ctypes.c_uint32),
		('Mode',	ctypes.c_uint32),
		('PeriphOrM2MSrcIncMode',	ctypes.c_uint32),
		('MemoryOrM2MDstIncMode',	ctypes.c_uint32),
		('PeriphOrM2MSrcDataSize',	ctypes.c_uint32),
		('MemoryOrM2MDstDataSize',	ctypes.c_uint32),
		('NbData',	ctypes.c_uint32),
		('PeriphRequest',	ctypes.c_uint32),
		('Priority',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_bus.h : 

# empty define STM32H7xx_LL_BUS_H
LL_AHB3_GRP1_PERIPH_MDMA = 0x1
LL_AHB3_GRP1_PERIPH_DMA2D = 0x10
# Skip LL_AHB3_GRP1_PERIPH_JPGDEC : no need parse
LL_AHB3_GRP1_PERIPH_FMC = 0x1000
LL_AHB3_GRP1_PERIPH_QSPI = 0x4000
# Skip LL_AHB3_GRP1_PERIPH_OSPI1 : no need parse
# Skip LL_AHB3_GRP1_PERIPH_OSPI2 : no need parse
# Skip LL_AHB3_GRP1_PERIPH_OCTOSPIM : no need parse
# Skip LL_AHB3_GRP1_PERIPH_OTFDEC1 : no need parse
# Skip LL_AHB3_GRP1_PERIPH_OTFDEC2 : no need parse
# Skip LL_AHB3_GRP1_PERIPH_GFXMMU : no need parse
LL_AHB3_GRP1_PERIPH_SDMMC1 = 0x10000
LL_AHB3_GRP1_PERIPH_FLASH = 0x100
LL_AHB3_GRP1_PERIPH_DTCM1 = 0x10000000
LL_AHB3_GRP1_PERIPH_DTCM2 = 0x20000000
LL_AHB3_GRP1_PERIPH_ITCM = 0x40000000
LL_AHB3_GRP1_PERIPH_AXISRAM = 0x80000000
# Skip LL_AHB3_GRP1_PERIPH_AXISRAM1 : no need parse
LL_AHB3_GRP1_PERIPH_AXISRAM = 0x80000000
# Skip LL_AHB3_GRP1_PERIPH_AXISRAM2 : no need parse
# Skip LL_AHB3_GRP1_PERIPH_AXISRAM3 : no need parse
LL_AHB1_GRP1_PERIPH_DMA1 = 0x1
LL_AHB1_GRP1_PERIPH_DMA2 = 0x2
LL_AHB1_GRP1_PERIPH_ADC12 = 0x20
# Skip LL_AHB1_GRP1_PERIPH_ART : no need parse
# Skip LL_AHB1_GRP1_PERIPH_CRC : no need parse
LL_AHB1_GRP1_PERIPH_ETH1MAC = 0x8000
LL_AHB1_GRP1_PERIPH_ETH1TX = 0x10000
LL_AHB1_GRP1_PERIPH_ETH1RX = 0x20000
LL_AHB1_GRP1_PERIPH_USB1OTGHS = 0x2000000
LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI = 0x4000000
LL_AHB1_GRP1_PERIPH_USB2OTGHS = 0x8000000
LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI = 0x10000000
LL_AHB2_GRP1_PERIPH_DCMI = 0x1
# Skip LL_AHB2_GRP1_PERIPH_HSEM : no need parse
# Skip LL_AHB2_GRP1_PERIPH_CRYP : no need parse
# Skip LL_AHB2_GRP1_PERIPH_HASH : no need parse
LL_AHB2_GRP1_PERIPH_RNG = 0x40
LL_AHB2_GRP1_PERIPH_SDMMC2 = 0x200
# Skip LL_AHB2_GRP1_PERIPH_BDMA1 : no need parse
LL_AHB2_GRP1_PERIPH_D2SRAM1 = 0x20000000
# Skip LL_AHB2_GRP1_PERIPH_AHBSRAM1 : no need parse
LL_AHB2_GRP1_PERIPH_D2SRAM1 = 0x20000000
LL_AHB2_GRP1_PERIPH_D2SRAM2 = 0x40000000
# Skip LL_AHB2_GRP1_PERIPH_AHBSRAM2 : no need parse
LL_AHB2_GRP1_PERIPH_D2SRAM2 = 0x40000000
LL_AHB2_GRP1_PERIPH_D2SRAM3 = 0x80000000
LL_AHB4_GRP1_PERIPH_GPIOA = 0x1
LL_AHB4_GRP1_PERIPH_GPIOB = 0x2
LL_AHB4_GRP1_PERIPH_GPIOC = 0x4
LL_AHB4_GRP1_PERIPH_GPIOD = 0x8
LL_AHB4_GRP1_PERIPH_GPIOE = 0x10
LL_AHB4_GRP1_PERIPH_GPIOF = 0x20
LL_AHB4_GRP1_PERIPH_GPIOG = 0x40
LL_AHB4_GRP1_PERIPH_GPIOH = 0x80
LL_AHB4_GRP1_PERIPH_GPIOI = 0x100
LL_AHB4_GRP1_PERIPH_GPIOJ = 0x200
LL_AHB4_GRP1_PERIPH_GPIOK = 0x400
LL_AHB4_GRP1_PERIPH_CRC = 0x80000
# Skip LL_AHB4_GRP1_PERIPH_BDMA2 : no need parse
LL_AHB4_GRP1_PERIPH_BDMA = 0x200000
LL_AHB4_GRP1_PERIPH_BDMA = 0x200000
LL_AHB4_GRP1_PERIPH_ADC3 = 0x1000000
LL_AHB4_GRP1_PERIPH_HSEM = 0x2000000
LL_AHB4_GRP1_PERIPH_BKPRAM = 0x10000000
LL_AHB4_GRP1_PERIPH_SRAM4 = 0x20000000
LL_AHB4_GRP1_PERIPH_D3SRAM1 = 0x20000000
# Skip LL_AHB4_GRP1_PERIPH_SRDSRAM : no need parse
LL_AHB4_GRP1_PERIPH_SRAM4 = 0x20000000
LL_AHB4_GRP1_PERIPH_D3SRAM1 = 0x20000000
# Skip LL_APB3_GRP1_PERIPH_LTDC : no need parse
# Skip LL_APB3_GRP1_PERIPH_DSI : no need parse
LL_APB3_GRP1_PERIPH_WWDG1 = 0x40
# Skip LL_APB3_GRP1_PERIPH_WWDG : no need parse
LL_APB1_GRP1_PERIPH_TIM2 = 0x1
LL_APB1_GRP1_PERIPH_TIM3 = 0x2
LL_APB1_GRP1_PERIPH_TIM4 = 0x4
LL_APB1_GRP1_PERIPH_TIM5 = 0x8
LL_APB1_GRP1_PERIPH_TIM6 = 0x10
LL_APB1_GRP1_PERIPH_TIM7 = 0x20
LL_APB1_GRP1_PERIPH_TIM12 = 0x40
LL_APB1_GRP1_PERIPH_TIM13 = 0x80
LL_APB1_GRP1_PERIPH_TIM14 = 0x100
LL_APB1_GRP1_PERIPH_LPTIM1 = 0x200
# Skip LL_APB1_GRP1_PERIPH_WWDG2 : no need parse
LL_APB1_GRP1_PERIPH_SPI2 = 0x4000
LL_APB1_GRP1_PERIPH_SPI3 = 0x8000
LL_APB1_GRP1_PERIPH_SPDIFRX = 0x10000
LL_APB1_GRP1_PERIPH_USART2 = 0x20000
LL_APB1_GRP1_PERIPH_USART3 = 0x40000
LL_APB1_GRP1_PERIPH_UART4 = 0x80000
LL_APB1_GRP1_PERIPH_UART5 = 0x100000
LL_APB1_GRP1_PERIPH_I2C1 = 0x200000
LL_APB1_GRP1_PERIPH_I2C2 = 0x400000
LL_APB1_GRP1_PERIPH_I2C3 = 0x800000
LL_APB1_GRP1_PERIPH_CEC = 0x8000000
LL_APB1_GRP1_PERIPH_DAC12 = 0x20000000
LL_APB1_GRP1_PERIPH_UART7 = 0x40000000
LL_APB1_GRP1_PERIPH_UART8 = 0x80000000
LL_APB1_GRP2_PERIPH_CRS = 0x2
LL_APB1_GRP2_PERIPH_SWPMI1 = 0x4
LL_APB1_GRP2_PERIPH_OPAMP = 0x10
LL_APB1_GRP2_PERIPH_MDIOS = 0x20
LL_APB1_GRP2_PERIPH_FDCAN = 0x100
LL_APB2_GRP1_PERIPH_TIM1 = 0x1
LL_APB2_GRP1_PERIPH_TIM8 = 0x2
LL_APB2_GRP1_PERIPH_USART1 = 0x10
LL_APB2_GRP1_PERIPH_USART6 = 0x20
# Skip LL_APB2_GRP1_PERIPH_UART9 : no need parse
# Skip LL_APB2_GRP1_PERIPH_USART10 : no need parse
LL_APB2_GRP1_PERIPH_SPI1 = 0x1000
LL_APB2_GRP1_PERIPH_SPI4 = 0x2000
LL_APB2_GRP1_PERIPH_TIM15 = 0x10000
LL_APB2_GRP1_PERIPH_TIM16 = 0x20000
LL_APB2_GRP1_PERIPH_TIM17 = 0x40000
LL_APB2_GRP1_PERIPH_SPI5 = 0x100000
LL_APB2_GRP1_PERIPH_SAI1 = 0x400000
LL_APB2_GRP1_PERIPH_SAI2 = 0x800000
LL_APB2_GRP1_PERIPH_SAI3 = 0x1000000
LL_APB2_GRP1_PERIPH_DFSDM1 = 0x10000000
LL_APB2_GRP1_PERIPH_HRTIM = 0x20000000
LL_APB4_GRP1_PERIPH_SYSCFG = 0x2
LL_APB4_GRP1_PERIPH_LPUART1 = 0x8
LL_APB4_GRP1_PERIPH_SPI6 = 0x20
LL_APB4_GRP1_PERIPH_I2C4 = 0x80
LL_APB4_GRP1_PERIPH_LPTIM2 = 0x200
LL_APB4_GRP1_PERIPH_LPTIM3 = 0x400
LL_APB4_GRP1_PERIPH_LPTIM4 = 0x800
LL_APB4_GRP1_PERIPH_LPTIM5 = 0x1000
# Skip LL_APB4_GRP1_PERIPH_DAC2 : no need parse
LL_APB4_GRP1_PERIPH_COMP12 = 0x4000
LL_APB4_GRP1_PERIPH_VREF = 0x8000
LL_APB4_GRP1_PERIPH_RTCAPB = 0x10000
LL_APB4_GRP1_PERIPH_SAI4 = 0x200000
# Skip LL_APB4_GRP1_PERIPH_DTS : no need parse
# Skip LL_APB4_GRP1_PERIPH_DFSDM2 : no need parse
LL_CLKAM_PERIPH_BDMA = 0x1
# Skip LL_CLKAM_PERIPH_BDMA2 : no need parse
LL_CLKAM_PERIPH_BDMA = 0x1
# Skip LL_CLKAM_PERIPH_GPIO : no need parse
LL_CLKAM_PERIPH_LPUART1 = 0x8
LL_CLKAM_PERIPH_LPUART1 = 0x8
LL_CLKAM_PERIPH_SPI6 = 0x20
LL_CLKAM_PERIPH_SPI6 = 0x20
LL_CLKAM_PERIPH_I2C4 = 0x80
LL_CLKAM_PERIPH_I2C4 = 0x80
LL_CLKAM_PERIPH_LPTIM2 = 0x200
LL_CLKAM_PERIPH_LPTIM2 = 0x200
LL_CLKAM_PERIPH_LPTIM3 = 0x400
LL_CLKAM_PERIPH_LPTIM3 = 0x400
LL_CLKAM_PERIPH_LPTIM4 = 0x800
LL_CLKAM_PERIPH_LPTIM5 = 0x1000
# Skip LL_CLKAM_PERIPH_DAC2 : no need parse
LL_CLKAM_PERIPH_COMP12 = 0x4000
LL_CLKAM_PERIPH_COMP12 = 0x4000
LL_CLKAM_PERIPH_VREF = 0x8000
LL_CLKAM_PERIPH_VREF = 0x8000
LL_CLKAM_PERIPH_RTC = 0x10000
LL_CLKAM_PERIPH_RTC = 0x10000
LL_CLKAM_PERIPH_CRC = 0x80000
LL_CLKAM_PERIPH_SAI4 = 0x200000
LL_CLKAM_PERIPH_ADC3 = 0x1000000
# Skip LL_CLKAM_PERIPH_DTS : no need parse
# Skip LL_CLKAM_PERIPH_DFSDM2 : no need parse
LL_CLKAM_PERIPH_BKPRAM = 0x10000000
LL_CLKAM_PERIPH_BKPRAM = 0x10000000
LL_CLKAM_PERIPH_SRAM4 = 0x20000000
# Skip LL_CLKAM_PERIPH_SRDSRAM : no need parse
LL_CLKAM_PERIPH_SRAM4 = 0x20000000
# Skip LL_CKGA_PERIPH_AXI : no need parse
# Skip LL_CKGA_PERIPH_AHB : no need parse
# Skip LL_CKGA_PERIPH_CPU : no need parse
# Skip LL_CKGA_PERIPH_SDMMC : no need parse
# Skip LL_CKGA_PERIPH_MDMA : no need parse
# Skip LL_CKGA_PERIPH_DMA2D : no need parse
# Skip LL_CKGA_PERIPH_LTDC : no need parse
# Skip LL_CKGA_PERIPH_GFXMMUM : no need parse
# Skip LL_CKGA_PERIPH_AHB12 : no need parse
# Skip LL_CKGA_PERIPH_AHB34 : no need parse
# Skip LL_CKGA_PERIPH_FLIFT : no need parse
# Skip LL_CKGA_PERIPH_OCTOSPI2 : no need parse
# Skip LL_CKGA_PERIPH_FMC : no need parse
# Skip LL_CKGA_PERIPH_OCTOSPI1 : no need parse
# Skip LL_CKGA_PERIPH_AXIRAM1 : no need parse
# Skip LL_CKGA_PERIPH_AXIRAM2 : no need parse
# Skip LL_CKGA_PERIPH_AXIRAM3 : no need parse
# Skip LL_CKGA_PERIPH_GFXMMUS : no need parse
# Skip LL_CKGA_PERIPH_ECCRAM : no need parse
# Skip LL_CKGA_PERIPH_EXTI : no need parse
# Skip LL_CKGA_PERIPH_JTAG : no need parse
# ----------------------------------------

# file stm32h7xx_ll_comp.h : 

# empty define __STM32H7xx_LL_COMP_H
LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS = 0x1E
LL_COMP_WINDOWMODE_DISABLE = 0x0
LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON = 0x10
LL_COMP_POWERMODE_HIGHSPEED = 0x0
LL_COMP_POWERMODE_MEDIUMSPEED = 0x1000
LL_COMP_POWERMODE_ULTRALOWPOWER = 0x3000
LL_COMP_INPUT_PLUS_IO1 = 0x0
LL_COMP_INPUT_PLUS_IO2 = 0x100000
# Skip LL_COMP_INPUT_PLUS_DAC2_CH1 : no need parse
LL_COMP_INPUT_MINUS_1_4VREFINT = 0x6
LL_COMP_INPUT_MINUS_1_2VREFINT = 0x10006
LL_COMP_INPUT_MINUS_3_4VREFINT = 0x20006
LL_COMP_INPUT_MINUS_VREFINT = 0x30004
LL_COMP_INPUT_MINUS_DAC1_CH1 = 0x40000
LL_COMP_INPUT_MINUS_DAC1_CH2 = 0x50000
LL_COMP_INPUT_MINUS_IO1 = 0x60000
LL_COMP_INPUT_MINUS_IO2 = 0x70000
# Skip LL_COMP_INPUT_MINUS_TPSENS_DAC2CH1 : no need parse
# Skip LL_COMP_INPUT_MINUS_VBAT_VDDAP : no need parse
LL_COMP_HYSTERESIS_NONE = 0x0
LL_COMP_HYSTERESIS_LOW = 0x100
LL_COMP_HYSTERESIS_MEDIUM = 0x200
LL_COMP_HYSTERESIS_HIGH = 0x300
LL_COMP_OUTPUTPOL_NONINVERTED = 0x0
LL_COMP_OUTPUTPOL_INVERTED = 0x8
LL_COMP_BLANKINGSRC_NONE = 0x0
LL_COMP_BLANKINGSRC_TIM1_OC5 = 0x1000000
LL_COMP_BLANKINGSRC_TIM2_OC3 = 0x2000000
LL_COMP_BLANKINGSRC_TIM3_OC3 = 0x3000000
LL_COMP_BLANKINGSRC_TIM3_OC4 = 0x4000000
LL_COMP_BLANKINGSRC_TIM8_OC5 = 0x5000000
LL_COMP_BLANKINGSRC_TIM15_OC1 = 0x6000000
LL_COMP_OUTPUT_LEVEL_LOW = 0x0
LL_COMP_OUTPUT_LEVEL_HIGH = 0x1
LL_COMP_AF_PA6 = 0x1
LL_COMP_AF_PA8 = 0x2
LL_COMP_AF_PB12 = 0x4
LL_COMP_AF_PE6 = 0x8
LL_COMP_AF_PE15 = 0x10
LL_COMP_AF_PG2 = 0x20
LL_COMP_AF_PG3 = 0x40
LL_COMP_AF_PG4 = 0x80
LL_COMP_AF_PI1 = 0x100
LL_COMP_AF_PI4 = 0x200
LL_COMP_AF_PK2 = 0x400
LL_COMP_DELAY_STARTUP_US = 0x50
LL_COMP_DELAY_VOLTAGE_SCALER_STAB_US = 0xC8
# fun define LL_COMP_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_COMP_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_COMP_COMMON_INSTANCE(__COMPx__)                                   \
#  (COMP12_COMMON)
# struct LL_COMP_InitTypeDef

class LL_COMP_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PowerMode',	ctypes.c_uint32),
		('InputPlus',	ctypes.c_uint32),
		('InputMinus',	ctypes.c_uint32),
		('InputHysteresis',	ctypes.c_uint32),
		('OutputPolarity',	ctypes.c_uint32),
		('OutputBlankingSource',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_crc.h : 

# empty define STM32H7xx_LL_CRC_H
LL_CRC_POLYLENGTH_32B = 0x0
LL_CRC_POLYLENGTH_16B = 0x8
LL_CRC_POLYLENGTH_8B = 0x10
LL_CRC_POLYLENGTH_7B = 0x18
LL_CRC_INDATA_REVERSE_NONE = 0x0
LL_CRC_INDATA_REVERSE_BYTE = 0x20
LL_CRC_INDATA_REVERSE_HALFWORD = 0x40
LL_CRC_INDATA_REVERSE_WORD = 0x60
LL_CRC_OUTDATA_REVERSE_NONE = 0x0
LL_CRC_OUTDATA_REVERSE_BIT = 0x80
LL_CRC_DEFAULT_CRC32_POLY = 0x4C11DB7
LL_CRC_DEFAULT_CRC_INITVALUE = 0xFFFFFFFF
# fun define LL_CRC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, __VALUE__)
# fun define LL_CRC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# ----------------------------------------

# file stm32h7xx_ll_crs.h : 

# empty define STM32H7xx_LL_CRS_H
LL_CRS_ISR_SYNCOKF = 0x1
LL_CRS_ISR_SYNCWARNF = 0x2
LL_CRS_ISR_ERRF = 0x4
LL_CRS_ISR_ESYNCF = 0x8
LL_CRS_ISR_SYNCERR = 0x100
LL_CRS_ISR_SYNCMISS = 0x200
LL_CRS_ISR_TRIMOVF = 0x400
LL_CRS_CR_SYNCOKIE = 0x1
LL_CRS_CR_SYNCWARNIE = 0x2
LL_CRS_CR_ERRIE = 0x4
LL_CRS_CR_ESYNCIE = 0x8
LL_CRS_SYNC_DIV_1 = 0x0
LL_CRS_SYNC_DIV_2 = 0x1000000
LL_CRS_SYNC_DIV_4 = 0x2000000
LL_CRS_SYNC_DIV_8 = 0x3000000
LL_CRS_SYNC_DIV_16 = 0x4000000
LL_CRS_SYNC_DIV_32 = 0x5000000
LL_CRS_SYNC_DIV_64 = 0x6000000
LL_CRS_SYNC_DIV_128 = 0x7000000
LL_CRS_SYNC_SOURCE_GPIO = 0x0
LL_CRS_SYNC_SOURCE_LSE = 0x10000000
LL_CRS_SYNC_SOURCE_USB = 0x20000000
LL_CRS_SYNC_POLARITY_RISING = 0x0
LL_CRS_SYNC_POLARITY_FALLING = 0x80000000
LL_CRS_FREQ_ERROR_DIR_UP = 0x0
LL_CRS_FREQ_ERROR_DIR_DOWN = 0x8000
LL_CRS_RELOADVALUE_DEFAULT = 0xBB7F
LL_CRS_ERRORLIMIT_DEFAULT = 0x22
LL_CRS_HSI48CALIBRATION_DEFAULT = 0x20
# fun define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U)
# ----------------------------------------

# file stm32h7xx_ll_dac.h : 

# empty define STM32H7xx_LL_DAC_H
DAC_CR_CH1_BITOFFSET = 0x0
DAC_CR_CH2_BITOFFSET = 0x10
DAC_CR_CHX_BITOFFSET_MASK = 0x10
DAC_SWTR_CH1 = 0x1
DAC_SWTR_CH2 = 0x2
DAC_SWTR_CHX_MASK = 0x3
DAC_REG_DHR12R1_REGOFFSET = 0x0
DAC_REG_DHR12L1_REGOFFSET = 0x100000
DAC_REG_DHR8R1_REGOFFSET = 0x2000000
DAC_REG_DHR12R2_REGOFFSET = 0x30000000
DAC_REG_DHR12L2_REGOFFSET = 0x400000
DAC_REG_DHR8R2_REGOFFSET = 0x5000000
DAC_REG_DHR12RX_REGOFFSET_MASK = 0xF0000000
DAC_REG_DHR12LX_REGOFFSET_MASK = 0xF00000
DAC_REG_DHR8RX_REGOFFSET_MASK = 0xF000000
DAC_REG_DHRX_REGOFFSET_MASK = 0xFFF00000
DAC_REG_DOR1_REGOFFSET = 0x0
DAC_REG_DOR2_REGOFFSET = 0x20
DAC_REG_DORX_REGOFFSET_MASK = 0x20
DAC_REG_SHSR1_REGOFFSET = 0x0
DAC_REG_SHSR2_REGOFFSET = 0x40
DAC_REG_SHSRX_REGOFFSET_MASK = 0x40
DAC_REG_DHR_REGOFFSET_MASK_POSBIT0 = 0xF
DAC_REG_DORX_REGOFFSET_MASK_POSBIT0 = 0x1
DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0 = 0x1
DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS = 0x1C
DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS = 0x14
DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS = 0x18
DAC_REG_DORX_REGOFFSET_BITOFFSET_POS = 0x5
DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS = 0x6
DAC_DHR12RD_DACC2DHR_BITOFFSET_POS = 0x10
DAC_DHR12LD_DACC2DHR_BITOFFSET_POS = 0x14
DAC_DHR8RD_DACC2DHR_BITOFFSET_POS = 0x8
DAC_DIGITAL_SCALE_12BITS = 0xFFF
# fun define __DAC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
#  ((uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
LL_DAC_FLAG_DMAUDR1 = 0x2000
LL_DAC_FLAG_CAL1 = 0x4000
LL_DAC_FLAG_BWST1 = 0x20008000
LL_DAC_FLAG_DMAUDR2 = 0x20000000
LL_DAC_FLAG_CAL2 = 0x40000000
LL_DAC_FLAG_BWST2 = 0x80000000
LL_DAC_IT_DMAUDRIE1 = 0x2000
LL_DAC_IT_DMAUDRIE2 = 0x20000000
LL_DAC_CHANNEL_1 = 0x2100001
LL_DAC_CHANNEL_2 = 0x35400072
LL_DAC_MODE_NORMAL_OPERATION = 0x0
LL_DAC_MODE_CALIBRATION = 0x4000
LL_DAC_TRIG_SOFTWARE = 0x0
LL_DAC_TRIG_EXT_TIM1_TRGO = 0x4
LL_DAC_TRIG_EXT_TIM2_TRGO = 0x8
LL_DAC_TRIG_EXT_TIM4_TRGO = 0xC
LL_DAC_TRIG_EXT_TIM5_TRGO = 0x10
LL_DAC_TRIG_EXT_TIM6_TRGO = 0x14
LL_DAC_TRIG_EXT_TIM7_TRGO = 0x18
LL_DAC_TRIG_EXT_TIM8_TRGO = 0x1C
LL_DAC_TRIG_EXT_TIM15_TRGO = 0x20
LL_DAC_TRIG_EXT_HRTIM_TRGO1 = 0x24
LL_DAC_TRIG_EXT_HRTIM_TRGO2 = 0x28
LL_DAC_TRIG_EXT_LPTIM1_OUT = 0x2C
LL_DAC_TRIG_EXT_LPTIM2_OUT = 0x30
LL_DAC_TRIG_EXT_EXTI_LINE9 = 0x34
# Skip LL_DAC_TRIG_EXT_TIM23_TRGO : no need parse
# Skip LL_DAC_TRIG_EXT_TIM24_TRGO : no need parse
# Skip LL_DAC_TRIG_EXT_LPTIM3_OUT : no need parse
LL_DAC_WAVE_AUTO_GENERATION_NONE = 0x0
LL_DAC_WAVE_AUTO_GENERATION_NOISE = 0x40
LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE = 0x80
LL_DAC_NOISE_LFSR_UNMASK_BIT0 = 0x0
LL_DAC_NOISE_LFSR_UNMASK_BITS1_0 = 0x100
LL_DAC_NOISE_LFSR_UNMASK_BITS2_0 = 0x200
LL_DAC_NOISE_LFSR_UNMASK_BITS3_0 = 0x300
LL_DAC_NOISE_LFSR_UNMASK_BITS4_0 = 0x400
LL_DAC_NOISE_LFSR_UNMASK_BITS5_0 = 0x500
LL_DAC_NOISE_LFSR_UNMASK_BITS6_0 = 0x600
LL_DAC_NOISE_LFSR_UNMASK_BITS7_0 = 0x700
LL_DAC_NOISE_LFSR_UNMASK_BITS8_0 = 0x800
LL_DAC_NOISE_LFSR_UNMASK_BITS9_0 = 0x900
LL_DAC_NOISE_LFSR_UNMASK_BITS10_0 = 0xA00
LL_DAC_NOISE_LFSR_UNMASK_BITS11_0 = 0xB00
LL_DAC_TRIANGLE_AMPLITUDE_1 = 0x0
LL_DAC_TRIANGLE_AMPLITUDE_3 = 0x100
LL_DAC_TRIANGLE_AMPLITUDE_7 = 0x200
LL_DAC_TRIANGLE_AMPLITUDE_15 = 0x300
LL_DAC_TRIANGLE_AMPLITUDE_31 = 0x400
LL_DAC_TRIANGLE_AMPLITUDE_63 = 0x500
LL_DAC_TRIANGLE_AMPLITUDE_127 = 0x600
LL_DAC_TRIANGLE_AMPLITUDE_255 = 0x700
LL_DAC_TRIANGLE_AMPLITUDE_511 = 0x800
LL_DAC_TRIANGLE_AMPLITUDE_1023 = 0x900
LL_DAC_TRIANGLE_AMPLITUDE_2047 = 0xA00
LL_DAC_TRIANGLE_AMPLITUDE_4095 = 0xB00
LL_DAC_OUTPUT_MODE_NORMAL = 0x0
LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD = 0x4
LL_DAC_OUTPUT_BUFFER_ENABLE = 0x0
LL_DAC_OUTPUT_BUFFER_DISABLE = 0x2
LL_DAC_OUTPUT_CONNECT_GPIO = 0x0
LL_DAC_OUTPUT_CONNECT_INTERNAL = 0x1
LL_DAC_TRIGGER_SOFTWARE = 0x0
LL_DAC_TRIGGER_TIM2_TRGO = 0x8
LL_DAC_TRIGGER_TIM4_TRGO = 0xC
LL_DAC_TRIGGER_TIM6_TRGO = 0x14
LL_DAC_TRIGGER_TIM7_TRGO = 0x18
LL_DAC_TRIGGER_TIM8_TRGO = 0x1C
LL_DAC_TRIGGER_EXT_IT9 = 0x34
LL_DAC_WAVEGENERATION_NONE = 0x0
LL_DAC_WAVEGENERATION_NOISE = 0x40
LL_DAC_WAVEGENERATION_TRIANGLE = 0x80
LL_DAC_CONNECT_GPIO = 0x0
LL_DAC_CONNECT_INTERNAL = 0x1
LL_DAC_RESOLUTION_12B = 0x0
LL_DAC_RESOLUTION_8B = 0x2
LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED = 0x1C
LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED = 0x14
LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED = 0x18
LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US = 0x8
LL_DAC_DELAY_VOLTAGE_SETTLING_US = 0x3
# fun define LL_DAC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_DAC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_DAC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                            \
#  ((__CHANNEL__) & DAC_SWTR_CHX_MASK)
# fun define __LL_DAC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \
#  (((__DECIMAL_NB__) == 1UL)                                                   \
#    ? (                                                                        \
#       LL_DAC_CHANNEL_1                                                        \
#      )                                                                        \
#      :                                                                        \
#      (((__DECIMAL_NB__) == 2UL)                                               \
#        ? (                                                                    \
#           LL_DAC_CHANNEL_2                                                    \
#          )                                                                    \
#          :                                                                    \
#          (                                                                    \
#           0UL                                                                 \
#          )                                                                    \
#      )                                                                        \
#  )
# fun define __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)                             \
#  ((0x00000FFFUL) >> ((__DAC_RESOLUTION__) << 1UL))
# fun define __LL_DAC_CALC_VOLTAGE_TO_DATA(__VREFANALOG_VOLTAGE__,\
#                                      __DAC_VOLTAGE__,\
#                                      __DAC_RESOLUTION__)                      \
#  ((__DAC_VOLTAGE__) * __LL_DAC_DIGITAL_SCALE(__DAC_RESOLUTION__)              \
#   / (__VREFANALOG_VOLTAGE__)                                                  \
#  )
# struct LL_DAC_InitTypeDef

class LL_DAC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TriggerSource',	ctypes.c_uint32),
		('WaveAutoGeneration',	ctypes.c_uint32),
		('WaveAutoGenerationConfig',	ctypes.c_uint32),
		('OutputBuffer',	ctypes.c_uint32),
		('OutputConnection',	ctypes.c_uint32),
		('OutputMode',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_delayblock.h : 

# empty define STM32H7xx_LL_DLYB_H
# Skip DLYB_MAX_UNIT : no need parse
# Skip DLYB_MAX_SELECT : no need parse
# ----------------------------------------

# file stm32h7xx_ll_dma2d.h : 

# empty define STM32H7xx_LL_DMA2D_H
LL_DMA2D_FLAG_CEIF = 0x20
LL_DMA2D_FLAG_CTCIF = 0x10
LL_DMA2D_FLAG_CAEIF = 0x8
LL_DMA2D_FLAG_TWIF = 0x4
LL_DMA2D_FLAG_TCIF = 0x2
LL_DMA2D_FLAG_TEIF = 0x1
LL_DMA2D_IT_CEIE = 0x2000
LL_DMA2D_IT_CTCIE = 0x1000
LL_DMA2D_IT_CAEIE = 0x800
LL_DMA2D_IT_TWIE = 0x400
LL_DMA2D_IT_TCIE = 0x200
LL_DMA2D_IT_TEIE = 0x100
LL_DMA2D_MODE_M2M = 0x0
LL_DMA2D_MODE_M2M_PFC = 0x10000
LL_DMA2D_MODE_M2M_BLEND = 0x20000
LL_DMA2D_MODE_R2M = 0x30000
LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG = 0x40000
LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG = 0x50000
LL_DMA2D_OUTPUT_MODE_ARGB8888 = 0x0
LL_DMA2D_OUTPUT_MODE_RGB888 = 0x1
LL_DMA2D_OUTPUT_MODE_RGB565 = 0x2
LL_DMA2D_OUTPUT_MODE_ARGB1555 = 0x3
LL_DMA2D_OUTPUT_MODE_ARGB4444 = 0x4
LL_DMA2D_INPUT_MODE_ARGB8888 = 0x0
LL_DMA2D_INPUT_MODE_RGB888 = 0x1
LL_DMA2D_INPUT_MODE_RGB565 = 0x2
LL_DMA2D_INPUT_MODE_ARGB1555 = 0x3
LL_DMA2D_INPUT_MODE_ARGB4444 = 0x4
LL_DMA2D_INPUT_MODE_L8 = 0x5
LL_DMA2D_INPUT_MODE_AL44 = 0x6
LL_DMA2D_INPUT_MODE_AL88 = 0x7
LL_DMA2D_INPUT_MODE_L4 = 0x8
LL_DMA2D_INPUT_MODE_A8 = 0x9
LL_DMA2D_INPUT_MODE_A4 = 0xA
LL_DMA2D_INPUT_MODE_YCBCR = 0xB
LL_DMA2D_ALPHA_MODE_NO_MODIF = 0x0
LL_DMA2D_ALPHA_MODE_REPLACE = 0x10000
LL_DMA2D_ALPHA_MODE_COMBINE = 0x20000
LL_DMA2D_SWAP_MODE_REGULAR = 0x0
LL_DMA2D_SWAP_MODE_TWO_BY_TWO = 0x100
LL_DMA2D_RB_MODE_REGULAR = 0x0
LL_DMA2D_RB_MODE_SWAP = 0x200000
LL_DMA2D_ALPHA_REGULAR = 0x0
LL_DMA2D_ALPHA_INVERTED = 0x100000
LL_DMA2D_LINE_OFFSET_PIXELS = 0x0
LL_DMA2D_LINE_OFFSET_BYTES = 0x40
LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 = 0x0
LL_DMA2D_CLUT_COLOR_MODE_RGB888 = 0x10
LL_DMA2D_CSS_444 = 0x0
LL_DMA2D_CSS_422 = 0x40000
LL_DMA2D_CSS_420 = 0x80000
# fun define LL_DMA2D_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
# fun define LL_DMA2D_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
# struct LL_DMA2D_InitTypeDef

class LL_DMA2D_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('Mode',	ctypes.c_uint32),
		('ColorMode',	ctypes.c_uint32),
		('OutputBlue',	ctypes.c_uint32),
		('OutputGreen',	ctypes.c_uint32),
		('OutputRed',	ctypes.c_uint32),
		('OutputAlpha',	ctypes.c_uint32),
		('OutputMemoryAddress',	ctypes.c_uint32),
		('OutputSwapMode',	ctypes.c_uint32),
		('LineOffsetMode',	ctypes.c_uint32),
		('LineOffset',	ctypes.c_uint32),
		('NbrOfLines',	ctypes.c_uint32),
		('NbrOfPixelsPerLines',	ctypes.c_uint32),
		('AlphaInversionMode',	ctypes.c_uint32),
		('RBSwapMode',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_DMA2D_LayerCfgTypeDef

class LL_DMA2D_LayerCfgTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('MemoryAddress',	ctypes.c_uint32),
		('LineOffset',	ctypes.c_uint32),
		('ColorMode',	ctypes.c_uint32),
		('CLUTColorMode',	ctypes.c_uint32),
		('CLUTSize',	ctypes.c_uint32),
		('AlphaMode',	ctypes.c_uint32),
		('Alpha',	ctypes.c_uint32),
		('Blue',	ctypes.c_uint32),
		('Green',	ctypes.c_uint32),
		('Red',	ctypes.c_uint32),
		('CLUTMemoryAddress',	ctypes.c_uint32),
		('AlphaInversionMode',	ctypes.c_uint32),
		('RBSwapMode',	ctypes.c_uint32),
		('ChromaSubSampling',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_DMA2D_ColorTypeDef

class LL_DMA2D_ColorTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ColorMode',	ctypes.c_uint32),
		('OutputBlue',	ctypes.c_uint32),
		('OutputGreen',	ctypes.c_uint32),
		('OutputRed',	ctypes.c_uint32),
		('OutputAlpha',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_dma.h : 

# empty define STM32H7xx_LL_DMA_H
# fun define LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)   \
#(((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) ? 0UL : 8UL)
LL_DMA_STREAM_0 = 0x0
LL_DMA_STREAM_1 = 0x1
LL_DMA_STREAM_2 = 0x2
LL_DMA_STREAM_3 = 0x3
LL_DMA_STREAM_4 = 0x4
LL_DMA_STREAM_5 = 0x5
LL_DMA_STREAM_6 = 0x6
LL_DMA_STREAM_7 = 0x7
LL_DMA_STREAM_ALL = 0xFFFF0000
LL_DMA_DIRECTION_PERIPH_TO_MEMORY = 0x0
LL_DMA_DIRECTION_MEMORY_TO_PERIPH = 0x40
LL_DMA_DIRECTION_MEMORY_TO_MEMORY = 0x80
LL_DMA_MODE_NORMAL = 0x0
LL_DMA_MODE_CIRCULAR = 0x100
LL_DMA_MODE_PFCTRL = 0x20
LL_DMA_DOUBLEBUFFER_MODE_DISABLE = 0x0
LL_DMA_DOUBLEBUFFER_MODE_ENABLE = 0x40000
LL_DMA_PERIPH_NOINCREMENT = 0x0
LL_DMA_PERIPH_INCREMENT = 0x200
LL_DMA_MEMORY_NOINCREMENT = 0x0
LL_DMA_MEMORY_INCREMENT = 0x400
LL_DMA_PDATAALIGN_BYTE = 0x0
LL_DMA_PDATAALIGN_HALFWORD = 0x800
LL_DMA_PDATAALIGN_WORD = 0x1000
LL_DMA_MDATAALIGN_BYTE = 0x0
LL_DMA_MDATAALIGN_HALFWORD = 0x2000
LL_DMA_MDATAALIGN_WORD = 0x4000
LL_DMA_OFFSETSIZE_PSIZE = 0x0
LL_DMA_OFFSETSIZE_FIXEDTO4 = 0x8000
LL_DMA_PRIORITY_LOW = 0x0
LL_DMA_PRIORITY_MEDIUM = 0x10000
LL_DMA_PRIORITY_HIGH = 0x20000
LL_DMA_PRIORITY_VERYHIGH = 0x30000
LL_DMA_MBURST_SINGLE = 0x0
LL_DMA_MBURST_INC4 = 0x800000
LL_DMA_MBURST_INC8 = 0x1000000
LL_DMA_MBURST_INC16 = 0x1800000
LL_DMA_PBURST_SINGLE = 0x0
LL_DMA_PBURST_INC4 = 0x200000
LL_DMA_PBURST_INC8 = 0x400000
LL_DMA_PBURST_INC16 = 0x600000
LL_DMA_FIFOMODE_DISABLE = 0x0
LL_DMA_FIFOMODE_ENABLE = 0x4
LL_DMA_FIFOSTATUS_0_25 = 0x0
LL_DMA_FIFOSTATUS_25_50 = 0x8
LL_DMA_FIFOSTATUS_50_75 = 0x10
LL_DMA_FIFOSTATUS_75_100 = 0x18
LL_DMA_FIFOSTATUS_EMPTY = 0x20
LL_DMA_FIFOSTATUS_FULL = 0x28
LL_DMA_FIFOTHRESHOLD_1_4 = 0x0
LL_DMA_FIFOTHRESHOLD_1_2 = 0x1
LL_DMA_FIFOTHRESHOLD_3_4 = 0x2
LL_DMA_FIFOTHRESHOLD_FULL = 0x3
LL_DMA_CURRENTTARGETMEM0 = 0x0
LL_DMA_CURRENTTARGETMEM1 = 0x80000
# fun define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
# fun define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \
#(((uint32_t)(__STREAM_INSTANCE__) > ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)
# fun define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \
#(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \
# ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \
# LL_DMA_STREAM_7)
# fun define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \
#((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \
# (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \
# DMA2_Stream7)
# struct LL_DMA_InitTypeDef

class LL_DMA_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PeriphOrM2MSrcAddress',	ctypes.c_uint32),
		('MemoryOrM2MDstAddress',	ctypes.c_uint32),
		('Direction',	ctypes.c_uint32),
		('Mode',	ctypes.c_uint32),
		('PeriphOrM2MSrcIncMode',	ctypes.c_uint32),
		('MemoryOrM2MDstIncMode',	ctypes.c_uint32),
		('PeriphOrM2MSrcDataSize',	ctypes.c_uint32),
		('MemoryOrM2MDstDataSize',	ctypes.c_uint32),
		('NbData',	ctypes.c_uint32),
		('PeriphRequest',	ctypes.c_uint32),
		('Priority',	ctypes.c_uint32),
		('FIFOMode',	ctypes.c_uint32),
		('FIFOThreshold',	ctypes.c_uint32),
		('MemBurst',	ctypes.c_uint32),
		('PeriphBurst',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_dmamux.h : 

# empty define STM32H7xx_LL_DMAMUX_H
DMAMUX_CCR_SIZE = 0x4
DMAMUX_RGCR_SIZE = 0x4
DMAMUX_REQ_GEN_OFFSET = 0x100
DMAMUX_CH_STATUS_OFFSET = 0x80
DMAMUX_REQ_GEN_STATUS_OFFSET = 0x140
LL_DMAMUX_CFR_CSOF0 = 0x1
LL_DMAMUX_CFR_CSOF1 = 0x2
LL_DMAMUX_CFR_CSOF2 = 0x4
LL_DMAMUX_CFR_CSOF3 = 0x8
LL_DMAMUX_CFR_CSOF4 = 0x10
LL_DMAMUX_CFR_CSOF5 = 0x20
LL_DMAMUX_CFR_CSOF6 = 0x40
LL_DMAMUX_CFR_CSOF7 = 0x80
LL_DMAMUX_CFR_CSOF8 = 0x100
LL_DMAMUX_CFR_CSOF9 = 0x200
LL_DMAMUX_CFR_CSOF10 = 0x400
LL_DMAMUX_CFR_CSOF11 = 0x800
LL_DMAMUX_CFR_CSOF12 = 0x1000
LL_DMAMUX_CFR_CSOF13 = 0x2000
LL_DMAMUX_CFR_CSOF14 = 0x4000
LL_DMAMUX_CFR_CSOF15 = 0x8000
LL_DMAMUX_RGCFR_RGCOF0 = 0x1
LL_DMAMUX_RGCFR_RGCOF1 = 0x2
LL_DMAMUX_RGCFR_RGCOF2 = 0x4
LL_DMAMUX_RGCFR_RGCOF3 = 0x8
LL_DMAMUX_RGCFR_RGCOF4 = 0x10
LL_DMAMUX_RGCFR_RGCOF5 = 0x20
LL_DMAMUX_RGCFR_RGCOF6 = 0x40
LL_DMAMUX_RGCFR_RGCOF7 = 0x80
LL_DMAMUX_CSR_SOF0 = 0x1
LL_DMAMUX_CSR_SOF1 = 0x2
LL_DMAMUX_CSR_SOF2 = 0x4
LL_DMAMUX_CSR_SOF3 = 0x8
LL_DMAMUX_CSR_SOF4 = 0x10
LL_DMAMUX_CSR_SOF5 = 0x20
LL_DMAMUX_CSR_SOF6 = 0x40
LL_DMAMUX_CSR_SOF7 = 0x80
LL_DMAMUX_CSR_SOF8 = 0x100
LL_DMAMUX_CSR_SOF9 = 0x200
LL_DMAMUX_CSR_SOF10 = 0x400
LL_DMAMUX_CSR_SOF11 = 0x800
LL_DMAMUX_CSR_SOF12 = 0x1000
LL_DMAMUX_CSR_SOF13 = 0x2000
LL_DMAMUX_CSR_SOF14 = 0x4000
LL_DMAMUX_CSR_SOF15 = 0x8000
LL_DMAMUX_RGSR_RGOF0 = 0x1
LL_DMAMUX_RGSR_RGOF1 = 0x2
LL_DMAMUX_RGSR_RGOF2 = 0x4
LL_DMAMUX_RGSR_RGOF3 = 0x8
LL_DMAMUX_RGSR_RGOF4 = 0x10
LL_DMAMUX_RGSR_RGOF5 = 0x20
LL_DMAMUX_RGSR_RGOF6 = 0x40
LL_DMAMUX_RGSR_RGOF7 = 0x80
LL_DMAMUX_CCR_SOIE = 0x100
LL_DMAMUX_RGCR_RGOIE = 0x100
LL_DMAMUX1_REQ_MEM2MEM = 0x0
LL_DMAMUX1_REQ_GENERATOR0 = 0x1
LL_DMAMUX1_REQ_GENERATOR1 = 0x2
LL_DMAMUX1_REQ_GENERATOR2 = 0x3
LL_DMAMUX1_REQ_GENERATOR3 = 0x4
LL_DMAMUX1_REQ_GENERATOR4 = 0x5
LL_DMAMUX1_REQ_GENERATOR5 = 0x6
LL_DMAMUX1_REQ_GENERATOR6 = 0x7
LL_DMAMUX1_REQ_GENERATOR7 = 0x8
LL_DMAMUX1_REQ_ADC1 = 0x9
LL_DMAMUX1_REQ_ADC2 = 0xA
LL_DMAMUX1_REQ_TIM1_CH1 = 0xB
LL_DMAMUX1_REQ_TIM1_CH2 = 0xC
LL_DMAMUX1_REQ_TIM1_CH3 = 0xD
LL_DMAMUX1_REQ_TIM1_CH4 = 0xE
LL_DMAMUX1_REQ_TIM1_UP = 0xF
LL_DMAMUX1_REQ_TIM1_TRIG = 0x10
LL_DMAMUX1_REQ_TIM1_COM = 0x11
LL_DMAMUX1_REQ_TIM2_CH1 = 0x12
LL_DMAMUX1_REQ_TIM2_CH2 = 0x13
LL_DMAMUX1_REQ_TIM2_CH3 = 0x14
LL_DMAMUX1_REQ_TIM2_CH4 = 0x15
LL_DMAMUX1_REQ_TIM2_UP = 0x16
LL_DMAMUX1_REQ_TIM3_CH1 = 0x17
LL_DMAMUX1_REQ_TIM3_CH2 = 0x18
LL_DMAMUX1_REQ_TIM3_CH3 = 0x19
LL_DMAMUX1_REQ_TIM3_CH4 = 0x1A
LL_DMAMUX1_REQ_TIM3_UP = 0x1B
LL_DMAMUX1_REQ_TIM3_TRIG = 0x1C
LL_DMAMUX1_REQ_TIM4_CH1 = 0x1D
LL_DMAMUX1_REQ_TIM4_CH2 = 0x1E
LL_DMAMUX1_REQ_TIM4_CH3 = 0x1F
LL_DMAMUX1_REQ_TIM4_UP = 0x20
LL_DMAMUX1_REQ_I2C1_RX = 0x21
LL_DMAMUX1_REQ_I2C1_TX = 0x22
LL_DMAMUX1_REQ_I2C2_RX = 0x23
LL_DMAMUX1_REQ_I2C2_TX = 0x24
LL_DMAMUX1_REQ_SPI1_RX = 0x25
LL_DMAMUX1_REQ_SPI1_TX = 0x26
LL_DMAMUX1_REQ_SPI2_RX = 0x27
LL_DMAMUX1_REQ_SPI2_TX = 0x28
LL_DMAMUX1_REQ_USART1_RX = 0x29
LL_DMAMUX1_REQ_USART1_TX = 0x2A
LL_DMAMUX1_REQ_USART2_RX = 0x2B
LL_DMAMUX1_REQ_USART2_TX = 0x2C
LL_DMAMUX1_REQ_USART3_RX = 0x2D
LL_DMAMUX1_REQ_USART3_TX = 0x2E
LL_DMAMUX1_REQ_TIM8_CH1 = 0x2F
LL_DMAMUX1_REQ_TIM8_CH2 = 0x30
LL_DMAMUX1_REQ_TIM8_CH3 = 0x31
LL_DMAMUX1_REQ_TIM8_CH4 = 0x32
LL_DMAMUX1_REQ_TIM8_UP = 0x33
LL_DMAMUX1_REQ_TIM8_TRIG = 0x34
LL_DMAMUX1_REQ_TIM8_COM = 0x35
LL_DMAMUX1_REQ_TIM5_CH1 = 0x37
LL_DMAMUX1_REQ_TIM5_CH2 = 0x38
LL_DMAMUX1_REQ_TIM5_CH3 = 0x39
LL_DMAMUX1_REQ_TIM5_CH4 = 0x3A
LL_DMAMUX1_REQ_TIM5_UP = 0x3B
LL_DMAMUX1_REQ_TIM5_TRIG = 0x3C
LL_DMAMUX1_REQ_SPI3_RX = 0x3D
LL_DMAMUX1_REQ_SPI3_TX = 0x3E
LL_DMAMUX1_REQ_UART4_RX = 0x3F
LL_DMAMUX1_REQ_UART4_TX = 0x40
LL_DMAMUX1_REQ_UART5_RX = 0x41
LL_DMAMUX1_REQ_UART5_TX = 0x42
LL_DMAMUX1_REQ_DAC1_CH1 = 0x43
LL_DMAMUX1_REQ_DAC1_CH2 = 0x44
LL_DMAMUX1_REQ_TIM6_UP = 0x45
LL_DMAMUX1_REQ_TIM7_UP = 0x46
LL_DMAMUX1_REQ_USART6_RX = 0x47
LL_DMAMUX1_REQ_USART6_TX = 0x48
LL_DMAMUX1_REQ_I2C3_RX = 0x49
LL_DMAMUX1_REQ_I2C3_TX = 0x4A
# Skip LL_DMAMUX1_REQ_DCMI_PSSI : no need parse
LL_DMAMUX1_REQ_DCMI = 0x4B
LL_DMAMUX1_REQ_DCMI = 0x4B
LL_DMAMUX1_REQ_CRYP_IN = 0x4C
LL_DMAMUX1_REQ_CRYP_OUT = 0x4D
LL_DMAMUX1_REQ_HASH_IN = 0x4E
LL_DMAMUX1_REQ_UART7_RX = 0x4F
LL_DMAMUX1_REQ_UART7_TX = 0x50
LL_DMAMUX1_REQ_UART8_RX = 0x51
LL_DMAMUX1_REQ_UART8_TX = 0x52
LL_DMAMUX1_REQ_SPI4_RX = 0x53
LL_DMAMUX1_REQ_SPI4_TX = 0x54
LL_DMAMUX1_REQ_SPI5_RX = 0x55
LL_DMAMUX1_REQ_SPI5_TX = 0x56
LL_DMAMUX1_REQ_SAI1_A = 0x57
LL_DMAMUX1_REQ_SAI1_B = 0x58
LL_DMAMUX1_REQ_SAI2_A = 0x59
LL_DMAMUX1_REQ_SAI2_B = 0x5A
LL_DMAMUX1_REQ_SWPMI_RX = 0x5B
LL_DMAMUX1_REQ_SWPMI_TX = 0x5C
LL_DMAMUX1_REQ_SPDIF_RX_DT = 0x5D
LL_DMAMUX1_REQ_SPDIF_RX_CS = 0x5E
LL_DMAMUX1_REQ_HRTIM_MASTER = 0x5F
LL_DMAMUX1_REQ_HRTIM_TIMER_A = 0x60
LL_DMAMUX1_REQ_HRTIM_TIMER_B = 0x61
LL_DMAMUX1_REQ_HRTIM_TIMER_C = 0x62
LL_DMAMUX1_REQ_HRTIM_TIMER_D = 0x63
LL_DMAMUX1_REQ_HRTIM_TIMER_E = 0x64
LL_DMAMUX1_REQ_DFSDM1_FLT0 = 0x65
LL_DMAMUX1_REQ_DFSDM1_FLT1 = 0x66
LL_DMAMUX1_REQ_DFSDM1_FLT2 = 0x67
LL_DMAMUX1_REQ_DFSDM1_FLT3 = 0x68
LL_DMAMUX1_REQ_TIM15_CH1 = 0x69
LL_DMAMUX1_REQ_TIM15_UP = 0x6A
LL_DMAMUX1_REQ_TIM15_TRIG = 0x6B
LL_DMAMUX1_REQ_TIM15_COM = 0x6C
LL_DMAMUX1_REQ_TIM16_CH1 = 0x6D
LL_DMAMUX1_REQ_TIM16_UP = 0x6E
LL_DMAMUX1_REQ_TIM17_CH1 = 0x6F
LL_DMAMUX1_REQ_TIM17_UP = 0x70
LL_DMAMUX1_REQ_SAI3_A = 0x71
LL_DMAMUX1_REQ_SAI3_B = 0x72
LL_DMAMUX1_REQ_ADC3 = 0x73
# Skip LL_DMAMUX1_REQ_UART9_RX : no need parse
# Skip LL_DMAMUX1_REQ_UART9_TX : no need parse
# Skip LL_DMAMUX1_REQ_USART10_RX : no need parse
# Skip LL_DMAMUX1_REQ_USART10_TX : no need parse
LL_DMAMUX2_REQ_MEM2MEM = 0x0
LL_DMAMUX2_REQ_GENERATOR0 = 0x1
LL_DMAMUX2_REQ_GENERATOR1 = 0x2
LL_DMAMUX2_REQ_GENERATOR2 = 0x3
LL_DMAMUX2_REQ_GENERATOR3 = 0x4
LL_DMAMUX2_REQ_GENERATOR4 = 0x5
LL_DMAMUX2_REQ_GENERATOR5 = 0x6
LL_DMAMUX2_REQ_GENERATOR6 = 0x7
LL_DMAMUX2_REQ_GENERATOR7 = 0x8
LL_DMAMUX2_REQ_LPUART1_RX = 0x9
LL_DMAMUX2_REQ_LPUART1_TX = 0xA
LL_DMAMUX2_REQ_SPI6_RX = 0xB
LL_DMAMUX2_REQ_SPI6_TX = 0xC
LL_DMAMUX2_REQ_I2C4_RX = 0xD
LL_DMAMUX2_REQ_I2C4_TX = 0xE
LL_DMAMUX2_REQ_SAI4_A = 0xF
LL_DMAMUX2_REQ_SAI4_B = 0x10
LL_DMAMUX2_REQ_ADC3 = 0x11
# Skip LL_DMAMUX2_REQ_DAC2_CH1 : no need parse
# Skip LL_DMAMUX2_REQ_DFSDM2_FLT0 : no need parse
LL_DMAMUX_CHANNEL_0 = 0x0
LL_DMAMUX_CHANNEL_1 = 0x1
LL_DMAMUX_CHANNEL_2 = 0x2
LL_DMAMUX_CHANNEL_3 = 0x3
LL_DMAMUX_CHANNEL_4 = 0x4
LL_DMAMUX_CHANNEL_5 = 0x5
LL_DMAMUX_CHANNEL_6 = 0x6
LL_DMAMUX_CHANNEL_7 = 0x7
LL_DMAMUX_CHANNEL_8 = 0x8
LL_DMAMUX_CHANNEL_9 = 0x9
LL_DMAMUX_CHANNEL_10 = 0xA
LL_DMAMUX_CHANNEL_11 = 0xB
LL_DMAMUX_CHANNEL_12 = 0xC
LL_DMAMUX_CHANNEL_13 = 0xD
LL_DMAMUX_CHANNEL_14 = 0xE
LL_DMAMUX_CHANNEL_15 = 0xF
LL_DMAMUX_SYNC_NO_EVENT = 0x0
LL_DMAMUX_SYNC_POL_RISING = 0x20000
LL_DMAMUX_SYNC_POL_FALLING = 0x40000
LL_DMAMUX_SYNC_POL_RISING_FALLING = 0x60000
LL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT = 0x0
LL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT = 0x1000000
LL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT = 0x2000000
LL_DMAMUX1_SYNC_LPTIM1_OUT = 0x3000000
LL_DMAMUX1_SYNC_LPTIM2_OUT = 0x4000000
LL_DMAMUX1_SYNC_LPTIM3_OUT = 0x5000000
LL_DMAMUX1_SYNC_EXTI0 = 0x6000000
LL_DMAMUX1_SYNC_TIM12_TRGO = 0x7000000
LL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT = 0x0
LL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT = 0x1000000
LL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT = 0x2000000
LL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT = 0x3000000
LL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT = 0x4000000
LL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT = 0x5000000
LL_DMAMUX2_SYNC_LPUART1_RX_WKUP = 0x6000000
LL_DMAMUX2_SYNC_LPUART1_TX_WKUP = 0x7000000
LL_DMAMUX2_SYNC_LPTIM2_OUT = 0x8000000
LL_DMAMUX2_SYNC_LPTIM3_OUT = 0x9000000
LL_DMAMUX2_SYNC_I2C4_WKUP = 0xA000000
LL_DMAMUX2_SYNC_SPI6_WKUP = 0xB000000
LL_DMAMUX2_SYNC_COMP1_OUT = 0xC000000
LL_DMAMUX2_SYNC_RTC_WKUP = 0xD000000
LL_DMAMUX2_SYNC_EXTI0 = 0xE000000
LL_DMAMUX2_SYNC_EXTI2 = 0xF000000
LL_DMAMUX_REQ_GEN_0 = 0x0
LL_DMAMUX_REQ_GEN_1 = 0x1
LL_DMAMUX_REQ_GEN_2 = 0x2
LL_DMAMUX_REQ_GEN_3 = 0x3
LL_DMAMUX_REQ_GEN_4 = 0x4
LL_DMAMUX_REQ_GEN_5 = 0x5
LL_DMAMUX_REQ_GEN_6 = 0x6
LL_DMAMUX_REQ_GEN_7 = 0x7
LL_DMAMUX_REQ_GEN_NO_EVENT = 0x0
LL_DMAMUX_REQ_GEN_POL_RISING = 0x20000
LL_DMAMUX_REQ_GEN_POL_FALLING = 0x40000
LL_DMAMUX_REQ_GEN_POL_RISING_FALLING = 0x60000
LL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT = 0x0
LL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT = 0x1
LL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT = 0x2
LL_DMAMUX1_REQ_GEN_LPTIM1_OUT = 0x3
LL_DMAMUX1_REQ_GEN_LPTIM2_OUT = 0x4
LL_DMAMUX1_REQ_GEN_LPTIM3_OUT = 0x5
LL_DMAMUX1_REQ_GEN_EXTI0 = 0x6
LL_DMAMUX1_REQ_GEN_TIM12_TRGO = 0x7
LL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT = 0x0
LL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT = 0x1
LL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT = 0x2
LL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT = 0x3
LL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT = 0x4
LL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT = 0x5
LL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT = 0x6
LL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP = 0x7
LL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP = 0x8
LL_DMAMUX2_REQ_GEN_LPTIM2_WKUP = 0x9
LL_DMAMUX2_REQ_GEN_LPTIM2_OUT = 0xA
LL_DMAMUX2_REQ_GEN_LPTIM3_WKUP = 0xB
LL_DMAMUX2_REQ_GEN_LPTIM3_OUT = 0xC
LL_DMAMUX2_REQ_GEN_LPTIM4_WKUP = 0xD
LL_DMAMUX2_REQ_GEN_LPTIM5_WKUP = 0xE
LL_DMAMUX2_REQ_GEN_I2C4_WKUP = 0xF
LL_DMAMUX2_REQ_GEN_SPI6_WKUP = 0x10
LL_DMAMUX2_REQ_GEN_COMP1_OUT = 0x11
LL_DMAMUX2_REQ_GEN_COMP2_OUT = 0x12
LL_DMAMUX2_REQ_GEN_RTC_WKUP = 0x13
LL_DMAMUX2_REQ_GEN_EXTI0 = 0x14
LL_DMAMUX2_REQ_GEN_EXTI2 = 0x15
LL_DMAMUX2_REQ_GEN_I2C4_IT_EVT = 0x16
LL_DMAMUX2_REQ_GEN_SPI6_IT = 0x17
LL_DMAMUX2_REQ_GEN_LPUART1_TX_IT = 0x18
LL_DMAMUX2_REQ_GEN_LPUART1_RX_IT = 0x19
LL_DMAMUX2_REQ_GEN_ADC3_IT = 0x1A
LL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT = 0x1B
LL_DMAMUX2_REQ_GEN_BDMA_CH0_IT = 0x1C
LL_DMAMUX2_REQ_GEN_BDMA_CH1_IT = 0x1D
# fun define LL_DMAMUX_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_DMAMUX_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# ----------------------------------------

# file stm32h7xx_ll_exti.h : 

# empty define __STM32H7xx_LL_EXTI_H
LL_EXTI_LINE_0 = 0x1
LL_EXTI_LINE_1 = 0x2
LL_EXTI_LINE_2 = 0x4
LL_EXTI_LINE_3 = 0x8
LL_EXTI_LINE_4 = 0x10
LL_EXTI_LINE_5 = 0x20
LL_EXTI_LINE_6 = 0x40
LL_EXTI_LINE_7 = 0x80
LL_EXTI_LINE_8 = 0x100
LL_EXTI_LINE_9 = 0x200
LL_EXTI_LINE_10 = 0x400
LL_EXTI_LINE_11 = 0x800
LL_EXTI_LINE_12 = 0x1000
LL_EXTI_LINE_13 = 0x2000
LL_EXTI_LINE_14 = 0x4000
LL_EXTI_LINE_15 = 0x8000
LL_EXTI_LINE_16 = 0x10000
LL_EXTI_LINE_17 = 0x20000
LL_EXTI_LINE_18 = 0x40000
LL_EXTI_LINE_19 = 0x80000
LL_EXTI_LINE_20 = 0x100000
LL_EXTI_LINE_21 = 0x200000
LL_EXTI_LINE_22 = 0x400000
LL_EXTI_LINE_23 = 0x800000
LL_EXTI_LINE_24 = 0x1000000
LL_EXTI_LINE_25 = 0x2000000
LL_EXTI_LINE_26 = 0x4000000
LL_EXTI_LINE_27 = 0x8000000
LL_EXTI_LINE_28 = 0x10000000
LL_EXTI_LINE_29 = 0x20000000
LL_EXTI_LINE_30 = 0x40000000
LL_EXTI_LINE_31 = 0x80000000
LL_EXTI_LINE_ALL_0_31 = 0xFFFFFFFF
LL_EXTI_LINE_32 = 0x1
LL_EXTI_LINE_33 = 0x2
LL_EXTI_LINE_34 = 0x4
LL_EXTI_LINE_35 = 0x8
LL_EXTI_LINE_36 = 0x10
LL_EXTI_LINE_37 = 0x20
LL_EXTI_LINE_38 = 0x40
LL_EXTI_LINE_39 = 0x80
LL_EXTI_LINE_40 = 0x100
LL_EXTI_LINE_41 = 0x200
LL_EXTI_LINE_42 = 0x400
LL_EXTI_LINE_43 = 0x800
LL_EXTI_LINE_44 = 0x1000
# Skip LL_EXTI_LINE_46 : no need parse
LL_EXTI_LINE_47 = 0x8000
LL_EXTI_LINE_48 = 0x10000
LL_EXTI_LINE_49 = 0x20000
LL_EXTI_LINE_50 = 0x40000
LL_EXTI_LINE_51 = 0x80000
LL_EXTI_LINE_52 = 0x100000
LL_EXTI_LINE_53 = 0x200000
LL_EXTI_LINE_54 = 0x400000
LL_EXTI_LINE_55 = 0x800000
LL_EXTI_LINE_56 = 0x1000000
LL_EXTI_LINE_57 = 0x2000000
LL_EXTI_LINE_58 = 0x4000000
LL_EXTI_LINE_59 = 0x8000000
LL_EXTI_LINE_60 = 0x10000000
LL_EXTI_LINE_61 = 0x20000000
LL_EXTI_LINE_62 = 0x40000000
LL_EXTI_LINE_63 = 0x80000000
LL_EXTI_LINE_ALL_32_63 = 0xFFFFDFFF
LL_EXTI_LINE_64 = 0x1
LL_EXTI_LINE_65 = 0x2
LL_EXTI_LINE_66 = 0x4
LL_EXTI_LINE_67 = 0x8
LL_EXTI_LINE_68 = 0x10
LL_EXTI_LINE_69 = 0x20
LL_EXTI_LINE_70 = 0x40
LL_EXTI_LINE_71 = 0x80
LL_EXTI_LINE_72 = 0x100
LL_EXTI_LINE_73 = 0x200
LL_EXTI_LINE_74 = 0x400
LL_EXTI_LINE_75 = 0x800
LL_EXTI_LINE_76 = 0x1000
# Skip LL_EXTI_LINE_77 : no need parse
# Skip LL_EXTI_LINE_78 : no need parse
# Skip LL_EXTI_LINE_79 : no need parse
# Skip LL_EXTI_LINE_80 : no need parse
# Skip LL_EXTI_LINE_82 : no need parse
# Skip LL_EXTI_LINE_84 : no need parse
LL_EXTI_LINE_85 = 0x200000
LL_EXTI_LINE_86 = 0x400000
LL_EXTI_LINE_87 = 0x800000
# Skip LL_EXTI_LINE_88 : no need parse
LL_EXTI_LINE_ALL_64_95 = 0xF5FFFF
LL_EXTI_LINE_ALL = 0xFFFFFFFF
LL_EXTI_LINE_NONE = 0x0
LL_EXTI_MODE_IT = 0x1
LL_EXTI_MODE_EVENT = 0x2
LL_EXTI_MODE_IT_EVENT = 0x3
# Skip LL_EXTI_MODE_C1_IT : no need parse
# Skip LL_EXTI_MODE_C1_EVENT : no need parse
# Skip LL_EXTI_MODE_C1_IT_EVENT : no need parse
# Skip LL_EXTI_MODE_C2_IT : no need parse
# Skip LL_EXTI_MODE_C2_EVENT : no need parse
# Skip LL_EXTI_MODE_C2_IT_EVENT : no need parse
LL_EXTI_TRIGGER_NONE = 0x0
LL_EXTI_TRIGGER_RISING = 0x1
LL_EXTI_TRIGGER_FALLING = 0x2
LL_EXTI_TRIGGER_RISING_FALLING = 0x3
LL_EXTI_D3_PEND_CLR_DMACH6 = 0x0
LL_EXTI_D3_PEND_CLR_DMACH7 = 0x1
LL_EXTI_D3_PEND_CLR_LPTIM4 = 0x2
# Skip LL_EXTI_D3_PEND_CLR_LPTIM2 : no need parse
LL_EXTI_D3_PEND_CLR_LPTIM5 = 0x3
# Skip LL_EXTI_D3_PEND_CLR_LPTIM3 : no need parse
# fun define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
# fun define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
# struct LL_EXTI_InitTypeDef

class LL_EXTI_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('Line_0_31',	ctypes.c_uint32),
		('Line_32_63',	ctypes.c_uint32),
		('Line_64_95',	ctypes.c_uint32),
		('LineCommand',	ctypes.c_uint32),
		('Mode',	ctypes.c_uint8),
		('Trigger',	ctypes.c_uint8),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_fmc.h : 

# empty define STM32H7xx_LL_FMC_H
# fun define IS_FMC_NORSRAM_BANK(__BANK__) (((__BANK__) == FMC_NORSRAM_BANK1) || \
#                                       ((__BANK__) == FMC_NORSRAM_BANK2) || \
#                                       ((__BANK__) == FMC_NORSRAM_BANK3) || \
#                                       ((__BANK__) == FMC_NORSRAM_BANK4))
# fun define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || \
#                             ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))
# fun define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || \
#                                   ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| \
#                                   ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))
# fun define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8)  || \
#                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || \
#                                                ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))
# fun define IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || \
#                                   ((__SIZE__) == FMC_PAGE_SIZE_128) || \
#                                   ((__SIZE__) == FMC_PAGE_SIZE_256) || \
#                                   ((__SIZE__) == FMC_PAGE_SIZE_512) || \
#                                   ((__SIZE__) == FMC_PAGE_SIZE_1024))
# fun define IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || \
#                                     ((__FIFO__) == FMC_WRITE_FIFO_ENABLE))
# fun define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || \
#                                      ((__MODE__) == FMC_ACCESS_MODE_B) || \
#                                      ((__MODE__) == FMC_ACCESS_MODE_C) || \
#                                      ((__MODE__) == FMC_ACCESS_MODE_D))
# fun define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || \
#                                     ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))
# fun define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || \
#                                            ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))
# fun define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || \
#                                               ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS))
# fun define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || \
#                                               ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))
# fun define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || \
#                                         ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))
# fun define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || \
#                                        ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))
# fun define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || \
#                                    ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))
# fun define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) > 1U) && ((__LATENCY__) <= 17U))
# fun define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || \
#                                       ((__BURST__) == FMC_WRITE_BURST_ENABLE))
# fun define IS_FMC_CONTINOUS_CLOCK(__CCLOCK__) (((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || \
#                                            ((__CCLOCK__) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))
# fun define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) <= 15U)
# fun define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 15U))
# fun define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 255U))
# fun define IS_FMC_DATAHOLD_DURATION(__DATAHOLD__) ((__DATAHOLD__) <= 3U)
# fun define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) <= 15U)
# fun define IS_FMC_CLK_DIV(__DIV__) (((__DIV__) > 1U) && ((__DIV__) <= 16U))
# fun define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)
# fun define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)
# fun define IS_FMC_NAND_BANK(__BANK__) ((__BANK__) == FMC_NAND_BANK3)
# fun define IS_FMC_WAIT_FEATURE(__FEATURE__) (((__FEATURE__) == FMC_NAND_WAIT_FEATURE_DISABLE) || \
#                                          ((__FEATURE__) == FMC_NAND_WAIT_FEATURE_ENABLE))
# fun define IS_FMC_NAND_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_8) || \
#                                             ((__WIDTH__) == FMC_NAND_MEM_BUS_WIDTH_16))
# fun define IS_FMC_ECC_STATE(__STATE__) (((__STATE__) == FMC_NAND_ECC_DISABLE) || \
#                                     ((__STATE__) == FMC_NAND_ECC_ENABLE))
# fun define IS_FMC_ECCPAGE_SIZE(__SIZE__) (((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \
#                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \
#                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \
#                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \
#                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \
#                                       ((__SIZE__) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))
# fun define IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) <= 255U)
# fun define IS_FMC_TAR_TIME(__TIME__) ((__TIME__) <= 255U)
# fun define IS_FMC_SETUP_TIME(__TIME__) ((__TIME__) <= 254U)
# fun define IS_FMC_WAIT_TIME(__TIME__) ((__TIME__) <= 254U)
# fun define IS_FMC_HOLD_TIME(__TIME__) ((__TIME__) <= 254U)
# fun define IS_FMC_HIZ_TIME(__TIME__) ((__TIME__) <= 254U)
# fun define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)
# fun define IS_FMC_SDMEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_8)  || \
#                                      ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_16) || \
#                                      ((__WIDTH__) == FMC_SDRAM_MEM_BUS_WIDTH_32))
# fun define IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || \
#                                            ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))
# fun define IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE)  || \
#                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || \
#                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3))
# fun define IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || \
#                                       ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE))
# fun define IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || \
#                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || \
#                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2))
# fun define IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE)      || \
#                                          ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE)       || \
#                                          ((__COMMAND__) == FMC_SDRAM_CMD_PALL)             || \
#                                          ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || \
#                                          ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE)        || \
#                                          ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || \
#                                          ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE))
# fun define IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || \
#                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || \
#                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2))
# fun define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))
# fun define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))
# fun define IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U))
# fun define IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))
# fun define IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) > 0U) && ((__TIME__) <= 16U))
# fun define IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))
# fun define IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) > 0U) && ((__DELAY__) <= 16U))
# fun define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) > 0U) && ((__NUMBER__) <= 15U))
# fun define IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) <= 8191U)
# fun define IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) <= 8191U)
# fun define IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE)
# fun define IS_FMC_SDRAM_BANK(__BANK__) (((__BANK__) == FMC_SDRAM_BANK1) || \
#                                 ((__BANK__) == FMC_SDRAM_BANK2))
# fun define IS_FMC_COLUMNBITS_NUMBER(__COLUMN__) (((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_8)  || \
#                                          ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_9)  || \
#                                          ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_10) || \
#                                          ((__COLUMN__) == FMC_SDRAM_COLUMN_BITS_NUM_11))
# fun define IS_FMC_ROWBITS_NUMBER(__ROW__) (((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_11) || \
#                                    ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_12) || \
#                                    ((__ROW__) == FMC_SDRAM_ROW_BITS_NUM_13))
# fun define IS_FMC_INTERNALBANK_NUMBER(__NUMBER__) (((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_2) || \
#                                            ((__NUMBER__) == FMC_SDRAM_INTERN_BANKS_NUM_4))
# fun define IS_FMC_CAS_LATENCY(__LATENCY__) (((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_1) || \
#                                     ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_2) || \
#                                     ((__LATENCY__) == FMC_SDRAM_CAS_LATENCY_3))
# Skip FMC_NORSRAM_TypeDef : no need parse
# Skip FMC_NORSRAM_EXTENDED_TypeDef : no need parse
# Skip FMC_NAND_TypeDef : no need parse
# Skip FMC_SDRAM_TypeDef : no need parse
# Skip FMC_NORSRAM_DEVICE : no need parse
# Skip FMC_NORSRAM_EXTENDED_DEVICE : no need parse
# Skip FMC_NAND_DEVICE : no need parse
# Skip FMC_SDRAM_DEVICE : no need parse
# Skip FMC_NORSRAM_BANK1 : no need parse
# Skip FMC_NORSRAM_BANK2 : no need parse
# Skip FMC_NORSRAM_BANK3 : no need parse
# Skip FMC_NORSRAM_BANK4 : no need parse
# Skip FMC_DATA_ADDRESS_MUX_DISABLE : no need parse
# Skip FMC_DATA_ADDRESS_MUX_ENABLE : no need parse
# Skip FMC_MEMORY_TYPE_SRAM : no need parse
# Skip FMC_MEMORY_TYPE_PSRAM : no need parse
# Skip FMC_MEMORY_TYPE_NOR : no need parse
# Skip FMC_NORSRAM_MEM_BUS_WIDTH_8 : no need parse
# Skip FMC_NORSRAM_MEM_BUS_WIDTH_16 : no need parse
# Skip FMC_NORSRAM_MEM_BUS_WIDTH_32 : no need parse
# Skip FMC_NORSRAM_FLASH_ACCESS_ENABLE : no need parse
# Skip FMC_NORSRAM_FLASH_ACCESS_DISABLE : no need parse
# Skip FMC_BURST_ACCESS_MODE_DISABLE : no need parse
# Skip FMC_BURST_ACCESS_MODE_ENABLE : no need parse
# Skip FMC_WAIT_SIGNAL_POLARITY_LOW : no need parse
# Skip FMC_WAIT_SIGNAL_POLARITY_HIGH : no need parse
# Skip FMC_WAIT_TIMING_BEFORE_WS : no need parse
# Skip FMC_WAIT_TIMING_DURING_WS : no need parse
# Skip FMC_WRITE_OPERATION_DISABLE : no need parse
# Skip FMC_WRITE_OPERATION_ENABLE : no need parse
# Skip FMC_WAIT_SIGNAL_DISABLE : no need parse
# Skip FMC_WAIT_SIGNAL_ENABLE : no need parse
# Skip FMC_EXTENDED_MODE_DISABLE : no need parse
# Skip FMC_EXTENDED_MODE_ENABLE : no need parse
# Skip FMC_ASYNCHRONOUS_WAIT_DISABLE : no need parse
# Skip FMC_ASYNCHRONOUS_WAIT_ENABLE : no need parse
# Skip FMC_PAGE_SIZE_NONE : no need parse
# Skip FMC_PAGE_SIZE_128 : no need parse
# Skip FMC_PAGE_SIZE_256 : no need parse
# Skip FMC_PAGE_SIZE_512 : no need parse
# Skip FMC_PAGE_SIZE_1024 : no need parse
# Skip FMC_WRITE_BURST_DISABLE : no need parse
# Skip FMC_WRITE_BURST_ENABLE : no need parse
# Skip FMC_CONTINUOUS_CLOCK_SYNC_ONLY : no need parse
# Skip FMC_CONTINUOUS_CLOCK_SYNC_ASYNC : no need parse
# Skip FMC_WRITE_FIFO_DISABLE : no need parse
# Skip FMC_WRITE_FIFO_ENABLE : no need parse
# Skip FMC_ACCESS_MODE_A : no need parse
# Skip FMC_ACCESS_MODE_B : no need parse
# Skip FMC_ACCESS_MODE_C : no need parse
# Skip FMC_ACCESS_MODE_D : no need parse
# Skip FMC_NAND_BANK3 : no need parse
# Skip FMC_NAND_WAIT_FEATURE_DISABLE : no need parse
# Skip FMC_NAND_WAIT_FEATURE_ENABLE : no need parse
# Skip FMC_PCR_MEMORY_TYPE_NAND : no need parse
# Skip FMC_NAND_MEM_BUS_WIDTH_8 : no need parse
# Skip FMC_NAND_MEM_BUS_WIDTH_16 : no need parse
# Skip FMC_NAND_ECC_DISABLE : no need parse
# Skip FMC_NAND_ECC_ENABLE : no need parse
# Skip FMC_NAND_ECC_PAGE_SIZE_256BYTE : no need parse
# Skip FMC_NAND_ECC_PAGE_SIZE_512BYTE : no need parse
# Skip FMC_NAND_ECC_PAGE_SIZE_1024BYTE : no need parse
# Skip FMC_NAND_ECC_PAGE_SIZE_2048BYTE : no need parse
# Skip FMC_NAND_ECC_PAGE_SIZE_4096BYTE : no need parse
# Skip FMC_NAND_ECC_PAGE_SIZE_8192BYTE : no need parse
# Skip FMC_SDRAM_BANK1 : no need parse
# Skip FMC_SDRAM_BANK2 : no need parse
# Skip FMC_SDRAM_COLUMN_BITS_NUM_8 : no need parse
# Skip FMC_SDRAM_COLUMN_BITS_NUM_9 : no need parse
# Skip FMC_SDRAM_COLUMN_BITS_NUM_10 : no need parse
# Skip FMC_SDRAM_COLUMN_BITS_NUM_11 : no need parse
# Skip FMC_SDRAM_ROW_BITS_NUM_11 : no need parse
# Skip FMC_SDRAM_ROW_BITS_NUM_12 : no need parse
# Skip FMC_SDRAM_ROW_BITS_NUM_13 : no need parse
# Skip FMC_SDRAM_MEM_BUS_WIDTH_8 : no need parse
# Skip FMC_SDRAM_MEM_BUS_WIDTH_16 : no need parse
# Skip FMC_SDRAM_MEM_BUS_WIDTH_32 : no need parse
# Skip FMC_SDRAM_INTERN_BANKS_NUM_2 : no need parse
# Skip FMC_SDRAM_INTERN_BANKS_NUM_4 : no need parse
# Skip FMC_SDRAM_CAS_LATENCY_1 : no need parse
# Skip FMC_SDRAM_CAS_LATENCY_2 : no need parse
# Skip FMC_SDRAM_CAS_LATENCY_3 : no need parse
# Skip FMC_SDRAM_WRITE_PROTECTION_DISABLE : no need parse
# Skip FMC_SDRAM_WRITE_PROTECTION_ENABLE : no need parse
# Skip FMC_SDRAM_CLOCK_DISABLE : no need parse
# Skip FMC_SDRAM_CLOCK_PERIOD_2 : no need parse
# Skip FMC_SDRAM_CLOCK_PERIOD_3 : no need parse
# Skip FMC_SDRAM_RBURST_DISABLE : no need parse
# Skip FMC_SDRAM_RBURST_ENABLE : no need parse
# Skip FMC_SDRAM_RPIPE_DELAY_0 : no need parse
# Skip FMC_SDRAM_RPIPE_DELAY_1 : no need parse
# Skip FMC_SDRAM_RPIPE_DELAY_2 : no need parse
# Skip FMC_SDRAM_CMD_NORMAL_MODE : no need parse
# Skip FMC_SDRAM_CMD_CLK_ENABLE : no need parse
# Skip FMC_SDRAM_CMD_PALL : no need parse
# Skip FMC_SDRAM_CMD_AUTOREFRESH_MODE : no need parse
# Skip FMC_SDRAM_CMD_LOAD_MODE : no need parse
# Skip FMC_SDRAM_CMD_SELFREFRESH_MODE : no need parse
# Skip FMC_SDRAM_CMD_POWERDOWN_MODE : no need parse
# Skip FMC_SDRAM_CMD_TARGET_BANK2 : no need parse
# Skip FMC_SDRAM_CMD_TARGET_BANK1 : no need parse
# Skip FMC_SDRAM_CMD_TARGET_BANK1_2 : no need parse
# Skip FMC_SDRAM_NORMAL_MODE : no need parse
# Skip FMC_SDRAM_SELF_REFRESH_MODE : no need parse
# Skip FMC_SDRAM_POWER_DOWN_MODE : no need parse
# Skip FMC_IT_RISING_EDGE : no need parse
# Skip FMC_IT_LEVEL : no need parse
# Skip FMC_IT_FALLING_EDGE : no need parse
# Skip FMC_IT_REFRESH_ERROR : no need parse
# Skip FMC_FLAG_RISING_EDGE : no need parse
# Skip FMC_FLAG_LEVEL : no need parse
# Skip FMC_FLAG_FALLING_EDGE : no need parse
# Skip FMC_FLAG_FEMPT : no need parse
# Skip FMC_SDRAM_FLAG_REFRESH_IT : no need parse
# Skip FMC_SDRAM_FLAG_BUSY : no need parse
# Skip FMC_SDRAM_FLAG_REFRESH_ERROR : no need parse
# fun define __FMC_ENABLE()  (FMC_Bank1_R->BTCR[0] |= FMC_BCR1_FMCEN)
# fun define __FMC_DISABLE()  (FMC_Bank1_R->BTCR[0] &= ~FMC_BCR1_FMCEN)
# fun define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)->BTCR[(__BANK__)] |= FMC_BCRx_MBKEN)
# fun define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)->BTCR[(__BANK__)] &= ~FMC_BCRx_MBKEN)
# fun define __FMC_NAND_ENABLE(__INSTANCE__)  ((__INSTANCE__)->PCR |= FMC_PCR_PBKEN)
# fun define __FMC_NAND_DISABLE(__INSTANCE__, __BANK__) CLEAR_BIT((__INSTANCE__)->PCR, FMC_PCR_PBKEN)
# fun define __FMC_NAND_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)->SR |= (__INTERRUPT__))
# fun define __FMC_NAND_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)->SR &= ~(__INTERRUPT__))
# fun define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__INSTANCE__)->SR &(__FLAG__)) == (__FLAG__))
# fun define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)->SR &= ~(__FLAG__))
# fun define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)->SDRTR |= (__INTERRUPT__))
# fun define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)->SDRTR &= ~(__INTERRUPT__))
# fun define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)->SDSR &(__FLAG__)) == (__FLAG__))
# fun define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)->SDRTR |= (__FLAG__))
# struct FMC_NORSRAM_InitTypeDef

class FMC_NORSRAM_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_NORSRAM_TimingTypeDef

class FMC_NORSRAM_TimingTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_NAND_InitTypeDef

class FMC_NAND_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_NAND_PCC_TimingTypeDef

class FMC_NAND_PCC_TimingTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_SDRAM_InitTypeDef

class FMC_SDRAM_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_SDRAM_TimingTypeDef

class FMC_SDRAM_TimingTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct FMC_SDRAM_CommandTypeDef

class FMC_SDRAM_CommandTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_gpio.h : 

# empty define STM32H7xx_LL_GPIO_H
LL_GPIO_PIN_0 = 0x1
LL_GPIO_PIN_1 = 0x2
LL_GPIO_PIN_2 = 0x4
LL_GPIO_PIN_3 = 0x8
LL_GPIO_PIN_4 = 0x10
LL_GPIO_PIN_5 = 0x20
LL_GPIO_PIN_6 = 0x40
LL_GPIO_PIN_7 = 0x80
LL_GPIO_PIN_8 = 0x100
LL_GPIO_PIN_9 = 0x200
LL_GPIO_PIN_10 = 0x400
LL_GPIO_PIN_11 = 0x800
LL_GPIO_PIN_12 = 0x1000
LL_GPIO_PIN_13 = 0x2000
LL_GPIO_PIN_14 = 0x4000
LL_GPIO_PIN_15 = 0x8000
LL_GPIO_PIN_ALL = 0xFFFF
LL_GPIO_MODE_INPUT = 0x0
LL_GPIO_MODE_OUTPUT = 0x1
LL_GPIO_MODE_ALTERNATE = 0x2
LL_GPIO_MODE_ANALOG = 0x3
LL_GPIO_OUTPUT_PUSHPULL = 0x0
LL_GPIO_OUTPUT_OPENDRAIN = 0x1
LL_GPIO_SPEED_FREQ_LOW = 0x0
LL_GPIO_SPEED_FREQ_MEDIUM = 0x1
LL_GPIO_SPEED_FREQ_HIGH = 0x2
LL_GPIO_SPEED_FREQ_VERY_HIGH = 0x3
LL_GPIO_SPEED_LOW = 0x0
LL_GPIO_SPEED_MEDIUM = 0x1
LL_GPIO_SPEED_FAST = 0x2
LL_GPIO_SPEED_HIGH = 0x3
LL_GPIO_PULL_NO = 0x0
LL_GPIO_PULL_UP = 0x1
LL_GPIO_PULL_DOWN = 0x2
LL_GPIO_AF_0 = 0x0
LL_GPIO_AF_1 = 0x1
LL_GPIO_AF_2 = 0x2
LL_GPIO_AF_3 = 0x3
LL_GPIO_AF_4 = 0x4
LL_GPIO_AF_5 = 0x5
LL_GPIO_AF_6 = 0x6
LL_GPIO_AF_7 = 0x7
LL_GPIO_AF_8 = 0x8
LL_GPIO_AF_9 = 0x9
LL_GPIO_AF_10 = 0xA
LL_GPIO_AF_11 = 0xB
LL_GPIO_AF_12 = 0xC
LL_GPIO_AF_13 = 0xD
LL_GPIO_AF_14 = 0xE
LL_GPIO_AF_15 = 0xF
# fun define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# struct LL_GPIO_InitTypeDef

class LL_GPIO_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('Pin',	ctypes.c_uint32),
		('Mode',	ctypes.c_uint32),
		('Speed',	ctypes.c_uint32),
		('OutputType',	ctypes.c_uint32),
		('Pull',	ctypes.c_uint32),
		('Alternate',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_hrtim.h : 

# empty define STM32H7xx_LL_HRTIM_H
HRTIM_CR1_UDIS_MASK = 0x3F
HRTIM_CR2_SWUPD_MASK = 0x3F
HRTIM_CR2_SWRST_MASK = 0x3F00
HRTIM_OENR_OEN_MASK = 0x3FF
HRTIM_OENR_ODIS_MASK = 0x3FF
HRTIM_OUT_CONFIG_MASK = 0xFE
HRTIM_EE_CONFIG_MASK = 0x3F
HRTIM_FLT_CONFIG_MASK = 0x6
HRTIM_BM_CONFIG_MASK = 0x3FE
LL_HRTIM_ISR_FLT1 = 0x1
LL_HRTIM_ISR_FLT2 = 0x2
LL_HRTIM_ISR_FLT3 = 0x4
LL_HRTIM_ISR_FLT4 = 0x8
LL_HRTIM_ISR_FLT5 = 0x10
LL_HRTIM_ISR_SYSFLT = 0x20
LL_HRTIM_ISR_BMPER = 0x20000
LL_HRTIM_MISR_MCMP1 = 0x1
LL_HRTIM_MISR_MCMP2 = 0x2
LL_HRTIM_MISR_MCMP3 = 0x4
LL_HRTIM_MISR_MCMP4 = 0x8
LL_HRTIM_MISR_MREP = 0x10
LL_HRTIM_MISR_SYNC = 0x20
LL_HRTIM_MISR_MUPD = 0x40
LL_HRTIM_TIMISR_CMP1 = 0x1
LL_HRTIM_TIMISR_CMP2 = 0x2
LL_HRTIM_TIMISR_CMP3 = 0x4
LL_HRTIM_TIMISR_CMP4 = 0x8
LL_HRTIM_TIMISR_REP = 0x10
LL_HRTIM_TIMISR_UPD = 0x40
LL_HRTIM_TIMISR_CPT1 = 0x80
LL_HRTIM_TIMISR_CPT2 = 0x100
LL_HRTIM_TIMISR_SET1 = 0x200
LL_HRTIM_TIMISR_RST1 = 0x400
LL_HRTIM_TIMISR_SET2 = 0x800
LL_HRTIM_TIMISR_RST2 = 0x1000
LL_HRTIM_TIMISR_RST = 0x2000
LL_HRTIM_TIMISR_DLYPRT = 0x4000
# Skip LL_HRTIM_IER_FLT1IE : no need parse
# Skip LL_HRTIM_IER_FLT2IE : no need parse
# Skip LL_HRTIM_IER_FLT3IE : no need parse
# Skip LL_HRTIM_IER_FLT4IE : no need parse
# Skip LL_HRTIM_IER_FLT5IE : no need parse
# Skip LL_HRTIM_IER_SYSFLTIE : no need parse
# Skip LL_HRTIM_IER_BMPERIE : no need parse
LL_HRTIM_MDIER_MCMP1IE = 0x1
LL_HRTIM_MDIER_MCMP2IE = 0x2
LL_HRTIM_MDIER_MCMP3IE = 0x4
LL_HRTIM_MDIER_MCMP4IE = 0x8
LL_HRTIM_MDIER_MREPIE = 0x10
LL_HRTIM_MDIER_SYNCIE = 0x20
LL_HRTIM_MDIER_MUPDIE = 0x40
LL_HRTIM_TIMDIER_CMP1IE = 0x1
LL_HRTIM_TIMDIER_CMP2IE = 0x2
LL_HRTIM_TIMDIER_CMP3IE = 0x4
LL_HRTIM_TIMDIER_CMP4IE = 0x8
LL_HRTIM_TIMDIER_REPIE = 0x10
LL_HRTIM_TIMDIER_UPDIE = 0x40
LL_HRTIM_TIMDIER_CPT1IE = 0x80
LL_HRTIM_TIMDIER_CPT2IE = 0x100
LL_HRTIM_TIMDIER_SET1IE = 0x200
LL_HRTIM_TIMDIER_RST1IE = 0x400
LL_HRTIM_TIMDIER_SET2IE = 0x800
LL_HRTIM_TIMDIER_RST2IE = 0x1000
LL_HRTIM_TIMDIER_RSTIE = 0x2000
LL_HRTIM_TIMDIER_DLYPRTIE = 0x4000
LL_HRTIM_SYNCIN_SRC_NONE = 0x0
LL_HRTIM_SYNCIN_SRC_TIM_EVENT = 0x200
LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT = 0x300
LL_HRTIM_SYNCOUT_SRC_MASTER_START = 0x0
LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1 = 0x4000
LL_HRTIM_SYNCOUT_SRC_TIMA_START = 0x8000
LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1 = 0xC000
LL_HRTIM_SYNCOUT_DISABLED = 0x0
LL_HRTIM_SYNCOUT_POSITIVE_PULSE = 0x2000
LL_HRTIM_SYNCOUT_NEGATIVE_PULSE = 0x3000
LL_HRTIM_TIMER_NONE = 0x0
LL_HRTIM_TIMER_MASTER = 0x10000
LL_HRTIM_TIMER_A = 0x20000
LL_HRTIM_TIMER_B = 0x40000
LL_HRTIM_TIMER_C = 0x80000
LL_HRTIM_TIMER_D = 0x100000
LL_HRTIM_TIMER_E = 0x200000
LL_HRTIM_TIMER_X = 0x3E0000
LL_HRTIM_TIMER_ALL = 0x3F0000
LL_HRTIM_OUTPUT_TA1 = 0x1
LL_HRTIM_OUTPUT_TA2 = 0x2
LL_HRTIM_OUTPUT_TB1 = 0x4
LL_HRTIM_OUTPUT_TB2 = 0x8
LL_HRTIM_OUTPUT_TC1 = 0x10
LL_HRTIM_OUTPUT_TC2 = 0x20
LL_HRTIM_OUTPUT_TD1 = 0x40
LL_HRTIM_OUTPUT_TD2 = 0x80
LL_HRTIM_OUTPUT_TE1 = 0x100
LL_HRTIM_OUTPUT_TE2 = 0x200
LL_HRTIM_COMPAREUNIT_2 = 0x3000
LL_HRTIM_COMPAREUNIT_4 = 0xC000
LL_HRTIM_CAPTUREUNIT_1 = 0x0
LL_HRTIM_CAPTUREUNIT_2 = 0x1
LL_HRTIM_FAULT_1 = 0x1
LL_HRTIM_FAULT_2 = 0x2
LL_HRTIM_FAULT_3 = 0x4
LL_HRTIM_FAULT_4 = 0x8
LL_HRTIM_FAULT_5 = 0x10
LL_HRTIM_EVENT_1 = 0x1
LL_HRTIM_EVENT_2 = 0x2
LL_HRTIM_EVENT_3 = 0x4
LL_HRTIM_EVENT_4 = 0x8
LL_HRTIM_EVENT_5 = 0x10
LL_HRTIM_EVENT_6 = 0x20
LL_HRTIM_EVENT_7 = 0x40
LL_HRTIM_EVENT_8 = 0x80
LL_HRTIM_EVENT_9 = 0x100
LL_HRTIM_EVENT_10 = 0x200
LL_HRTIM_OUTPUTSTATE_IDLE = 0x1
LL_HRTIM_OUTPUTSTATE_RUN = 0x2
LL_HRTIM_OUTPUTSTATE_FAULT = 0x3
LL_HRTIM_ADCTRIG_1 = 0x0
LL_HRTIM_ADCTRIG_2 = 0x1
LL_HRTIM_ADCTRIG_3 = 0x2
LL_HRTIM_ADCTRIG_4 = 0x3
LL_HRTIM_ADCTRIG_UPDATE_MASTER = 0x0
LL_HRTIM_ADCTRIG_UPDATE_TIMER_A = 0x10000
LL_HRTIM_ADCTRIG_UPDATE_TIMER_B = 0x20000
LL_HRTIM_ADCTRIG_UPDATE_TIMER_C = 0x30000
LL_HRTIM_ADCTRIG_UPDATE_TIMER_D = 0x40000
LL_HRTIM_ADCTRIG_UPDATE_TIMER_E = 0x50000
LL_HRTIM_ADCTRIG_SRC13_NONE = 0x0
LL_HRTIM_ADCTRIG_SRC13_MCMP1 = 0x1
LL_HRTIM_ADCTRIG_SRC13_MCMP2 = 0x2
LL_HRTIM_ADCTRIG_SRC13_MCMP3 = 0x4
LL_HRTIM_ADCTRIG_SRC13_MCMP4 = 0x8
LL_HRTIM_ADCTRIG_SRC13_MPER = 0x10
LL_HRTIM_ADCTRIG_SRC13_EEV1 = 0x20
LL_HRTIM_ADCTRIG_SRC13_EEV2 = 0x40
LL_HRTIM_ADCTRIG_SRC13_EEV3 = 0x80
LL_HRTIM_ADCTRIG_SRC13_EEV4 = 0x100
LL_HRTIM_ADCTRIG_SRC13_EEV5 = 0x200
LL_HRTIM_ADCTRIG_SRC13_TIMACMP2 = 0x400
LL_HRTIM_ADCTRIG_SRC13_TIMACMP3 = 0x800
LL_HRTIM_ADCTRIG_SRC13_TIMACMP4 = 0x1000
LL_HRTIM_ADCTRIG_SRC13_TIMAPER = 0x2000
LL_HRTIM_ADCTRIG_SRC13_TIMARST = 0x4000
LL_HRTIM_ADCTRIG_SRC13_TIMBCMP2 = 0x8000
LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3 = 0x10000
LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4 = 0x20000
LL_HRTIM_ADCTRIG_SRC13_TIMBPER = 0x40000
LL_HRTIM_ADCTRIG_SRC13_TIMBRST = 0x80000
LL_HRTIM_ADCTRIG_SRC13_TIMCCMP2 = 0x100000
LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3 = 0x200000
LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4 = 0x400000
LL_HRTIM_ADCTRIG_SRC13_TIMCPER = 0x800000
LL_HRTIM_ADCTRIG_SRC13_TIMDCMP2 = 0x1000000
LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3 = 0x2000000
LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4 = 0x4000000
LL_HRTIM_ADCTRIG_SRC13_TIMDPER = 0x8000000
LL_HRTIM_ADCTRIG_SRC13_TIMECMP2 = 0x10000000
LL_HRTIM_ADCTRIG_SRC13_TIMECMP3 = 0x20000000
LL_HRTIM_ADCTRIG_SRC13_TIMECMP4 = 0x40000000
LL_HRTIM_ADCTRIG_SRC13_TIMEPER = 0x80000000
LL_HRTIM_ADCTRIG_SRC24_NONE = 0x0
LL_HRTIM_ADCTRIG_SRC24_MCMP1 = 0x1
LL_HRTIM_ADCTRIG_SRC24_MCMP2 = 0x2
LL_HRTIM_ADCTRIG_SRC24_MCMP3 = 0x4
LL_HRTIM_ADCTRIG_SRC24_MCMP4 = 0x8
LL_HRTIM_ADCTRIG_SRC24_MPER = 0x10
LL_HRTIM_ADCTRIG_SRC24_EEV6 = 0x20
LL_HRTIM_ADCTRIG_SRC24_EEV7 = 0x40
LL_HRTIM_ADCTRIG_SRC24_EEV8 = 0x80
LL_HRTIM_ADCTRIG_SRC24_EEV9 = 0x100
LL_HRTIM_ADCTRIG_SRC24_EEV10 = 0x200
LL_HRTIM_ADCTRIG_SRC24_TIMACMP2 = 0x400
LL_HRTIM_ADCTRIG_SRC24_TIMACMP3 = 0x800
LL_HRTIM_ADCTRIG_SRC24_TIMACMP4 = 0x1000
LL_HRTIM_ADCTRIG_SRC24_TIMAPER = 0x2000
LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2 = 0x4000
LL_HRTIM_ADCTRIG_SRC24_TIMBCMP3 = 0x8000
LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4 = 0x10000
LL_HRTIM_ADCTRIG_SRC24_TIMBPER = 0x20000
LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2 = 0x40000
LL_HRTIM_ADCTRIG_SRC24_TIMCCMP3 = 0x80000
LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4 = 0x100000
LL_HRTIM_ADCTRIG_SRC24_TIMCPER = 0x200000
LL_HRTIM_ADCTRIG_SRC24_TIMCRST = 0x400000
LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2 = 0x800000
LL_HRTIM_ADCTRIG_SRC24_TIMDCMP3 = 0x1000000
LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4 = 0x2000000
LL_HRTIM_ADCTRIG_SRC24_TIMDPER = 0x4000000
LL_HRTIM_ADCTRIG_SRC24_TIMDRST = 0x8000000
LL_HRTIM_ADCTRIG_SRC24_TIMECMP2 = 0x10000000
LL_HRTIM_ADCTRIG_SRC24_TIMECMP3 = 0x20000000
LL_HRTIM_ADCTRIG_SRC24_TIMECMP4 = 0x40000000
LL_HRTIM_ADCTRIG_SRC24_TIMERST = 0x80000000
LL_HRTIM_PRESCALERRATIO_DIV1 = 0x5
LL_HRTIM_PRESCALERRATIO_DIV2 = 0x6
LL_HRTIM_PRESCALERRATIO_DIV4 = 0x7
LL_HRTIM_MODE_CONTINUOUS = 0x8
LL_HRTIM_MODE_SINGLESHOT = 0x0
LL_HRTIM_MODE_RETRIGGERABLE = 0x10
LL_HRTIM_DACTRIG_NONE = 0x0
LL_HRTIM_DACTRIG_DACTRIGOUT_1 = 0x2000000
LL_HRTIM_DACTRIG_DACTRIGOUT_2 = 0x4000000
LL_HRTIM_DACTRIG_DACTRIGOUT_3 = 0x6000000
LL_HRTIM_UPDATETRIG_NONE = 0x0
LL_HRTIM_UPDATETRIG_MASTER = 0x1000000
LL_HRTIM_UPDATETRIG_TIMER_A = 0x80000
LL_HRTIM_UPDATETRIG_TIMER_B = 0x100000
LL_HRTIM_UPDATETRIG_TIMER_C = 0x200000
LL_HRTIM_UPDATETRIG_TIMER_D = 0x400000
LL_HRTIM_UPDATETRIG_TIMER_E = 0x800000
LL_HRTIM_UPDATETRIG_REPETITION = 0x20000
LL_HRTIM_UPDATETRIG_RESET = 0x40000
LL_HRTIM_UPDATEGATING_INDEPENDENT = 0x0
LL_HRTIM_UPDATEGATING_DMABURST = 0x10000000
LL_HRTIM_UPDATEGATING_DMABURST_UPDATE = 0x20000000
LL_HRTIM_UPDATEGATING_UPDEN1 = 0x30000000
LL_HRTIM_UPDATEGATING_UPDEN2 = 0x40000000
LL_HRTIM_UPDATEGATING_UPDEN3 = 0x50000000
LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE = 0x60000000
LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE = 0x70000000
LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE = 0x80000000
LL_HRTIM_COMPAREMODE_REGULAR = 0x0
LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT = 0x1000
LL_HRTIM_COMPAREMODE_DELAY_CMP1 = 0x2000
LL_HRTIM_COMPAREMODE_DELAY_CMP3 = 0x3000
LL_HRTIM_RESETTRIG_NONE = 0x0
LL_HRTIM_RESETTRIG_UPDATE = 0x2
LL_HRTIM_RESETTRIG_CMP2 = 0x4
LL_HRTIM_RESETTRIG_CMP4 = 0x8
LL_HRTIM_RESETTRIG_MASTER_PER = 0x10
LL_HRTIM_RESETTRIG_MASTER_CMP1 = 0x20
LL_HRTIM_RESETTRIG_MASTER_CMP2 = 0x40
LL_HRTIM_RESETTRIG_MASTER_CMP3 = 0x80
LL_HRTIM_RESETTRIG_MASTER_CMP4 = 0x100
LL_HRTIM_RESETTRIG_EEV_1 = 0x200
LL_HRTIM_RESETTRIG_EEV_2 = 0x400
LL_HRTIM_RESETTRIG_EEV_3 = 0x800
LL_HRTIM_RESETTRIG_EEV_4 = 0x1000
LL_HRTIM_RESETTRIG_EEV_5 = 0x2000
LL_HRTIM_RESETTRIG_EEV_6 = 0x4000
LL_HRTIM_RESETTRIG_EEV_7 = 0x8000
LL_HRTIM_RESETTRIG_EEV_8 = 0x10000
LL_HRTIM_RESETTRIG_EEV_9 = 0x20000
LL_HRTIM_RESETTRIG_EEV_10 = 0x40000
LL_HRTIM_RESETTRIG_OTHER1_CMP1 = 0x80000
LL_HRTIM_RESETTRIG_OTHER1_CMP2 = 0x100000
LL_HRTIM_RESETTRIG_OTHER1_CMP4 = 0x200000
LL_HRTIM_RESETTRIG_OTHER2_CMP1 = 0x400000
LL_HRTIM_RESETTRIG_OTHER2_CMP2 = 0x800000
LL_HRTIM_RESETTRIG_OTHER2_CMP4 = 0x1000000
LL_HRTIM_RESETTRIG_OTHER3_CMP1 = 0x2000000
LL_HRTIM_RESETTRIG_OTHER3_CMP2 = 0x4000000
LL_HRTIM_RESETTRIG_OTHER3_CMP4 = 0x8000000
LL_HRTIM_RESETTRIG_OTHER4_CMP1 = 0x10000000
LL_HRTIM_RESETTRIG_OTHER4_CMP2 = 0x20000000
LL_HRTIM_RESETTRIG_OTHER4_CMP4 = 0x40000000
LL_HRTIM_CAPTURETRIG_NONE = 0x0
LL_HRTIM_CAPTURETRIG_UPDATE = 0x2
LL_HRTIM_CAPTURETRIG_EEV_1 = 0x4
LL_HRTIM_CAPTURETRIG_EEV_2 = 0x8
LL_HRTIM_CAPTURETRIG_EEV_3 = 0x10
LL_HRTIM_CAPTURETRIG_EEV_4 = 0x20
LL_HRTIM_CAPTURETRIG_EEV_5 = 0x40
LL_HRTIM_CAPTURETRIG_EEV_6 = 0x80
LL_HRTIM_CAPTURETRIG_EEV_7 = 0x100
LL_HRTIM_CAPTURETRIG_EEV_8 = 0x200
LL_HRTIM_CAPTURETRIG_EEV_9 = 0x400
LL_HRTIM_CAPTURETRIG_EEV_10 = 0x800
LL_HRTIM_CAPTURETRIG_TA1_SET = 0x1000
LL_HRTIM_CAPTURETRIG_TA1_RESET = 0x2000
LL_HRTIM_CAPTURETRIG_TIMA_CMP1 = 0x4000
LL_HRTIM_CAPTURETRIG_TIMA_CMP2 = 0x8000
LL_HRTIM_CAPTURETRIG_TB1_SET = 0x10000
LL_HRTIM_CAPTURETRIG_TB1_RESET = 0x20000
LL_HRTIM_CAPTURETRIG_TIMB_CMP1 = 0x40000
LL_HRTIM_CAPTURETRIG_TIMB_CMP2 = 0x80000
LL_HRTIM_CAPTURETRIG_TC1_SET = 0x100000
LL_HRTIM_CAPTURETRIG_TC1_RESET = 0x200000
LL_HRTIM_CAPTURETRIG_TIMC_CMP1 = 0x400000
LL_HRTIM_CAPTURETRIG_TIMC_CMP2 = 0x800000
LL_HRTIM_CAPTURETRIG_TD1_SET = 0x1000000
LL_HRTIM_CAPTURETRIG_TD1_RESET = 0x2000000
LL_HRTIM_CAPTURETRIG_TIMD_CMP1 = 0x4000000
LL_HRTIM_CAPTURETRIG_TIMD_CMP2 = 0x8000000
LL_HRTIM_CAPTURETRIG_TE1_SET = 0x10000000
LL_HRTIM_CAPTURETRIG_TE1_RESET = 0x20000000
LL_HRTIM_CAPTURETRIG_TIME_CMP1 = 0x40000000
LL_HRTIM_CAPTURETRIG_TIME_CMP2 = 0x80000000
LL_HRTIM_DLYPRT_DELAYOUT1_EEV6 = 0x0
LL_HRTIM_DLYPRT_DELAYOUT2_EEV6 = 0x400
LL_HRTIM_DLYPRT_DELAYBOTH_EEV6 = 0x800
LL_HRTIM_DLYPRT_BALANCED_EEV6 = 0xC00
LL_HRTIM_DLYPRT_DELAYOUT1_EEV7 = 0x1000
LL_HRTIM_DLYPRT_DELAYOUT2_EEV7 = 0x1400
LL_HRTIM_DLYPRT_DELAYBOTH_EEV7 = 0x1800
LL_HRTIM_DLYPRT_BALANCED_EEV7 = 0x1C00
LL_HRTIM_DLYPRT_DELAYOUT1_EEV8 = 0x0
LL_HRTIM_DLYPRT_DELAYOUT2_EEV8 = 0x400
LL_HRTIM_DLYPRT_DELAYBOTH_EEV8 = 0x800
LL_HRTIM_DLYPRT_BALANCED_EEV8 = 0xC00
LL_HRTIM_DLYPRT_DELAYOUT1_EEV9 = 0x1000
LL_HRTIM_DLYPRT_DELAYOUT2_EEV9 = 0x1400
LL_HRTIM_DLYPRT_DELAYBOTH_EEV9 = 0x1800
LL_HRTIM_DLYPRT_BALANCED_EEV9 = 0x1C00
LL_HRTIM_BURSTMODE_MAINTAINCLOCK = 0x0
LL_HRTIM_BURSTMODE_RESETCOUNTER = 0x10000
LL_HRTIM_BURSTDMA_NONE = 0x0
LL_HRTIM_BURSTDMA_MCR = 0x1
LL_HRTIM_BURSTDMA_MICR = 0x2
LL_HRTIM_BURSTDMA_MDIER = 0x4
LL_HRTIM_BURSTDMA_MCNT = 0x8
LL_HRTIM_BURSTDMA_MPER = 0x10
LL_HRTIM_BURSTDMA_MREP = 0x20
LL_HRTIM_BURSTDMA_MCMP1 = 0x40
LL_HRTIM_BURSTDMA_MCMP2 = 0x80
LL_HRTIM_BURSTDMA_MCMP3 = 0x100
LL_HRTIM_BURSTDMA_MCMP4 = 0x200
LL_HRTIM_BURSTDMA_TIMMCR = 0x1
LL_HRTIM_BURSTDMA_TIMICR = 0x2
LL_HRTIM_BURSTDMA_TIMDIER = 0x4
LL_HRTIM_BURSTDMA_TIMCNT = 0x8
LL_HRTIM_BURSTDMA_TIMPER = 0x10
LL_HRTIM_BURSTDMA_TIMREP = 0x20
LL_HRTIM_BURSTDMA_TIMCMP1 = 0x40
LL_HRTIM_BURSTDMA_TIMCMP2 = 0x80
LL_HRTIM_BURSTDMA_TIMCMP3 = 0x100
LL_HRTIM_BURSTDMA_TIMCMP4 = 0x200
LL_HRTIM_BURSTDMA_TIMDTR = 0x400
LL_HRTIM_BURSTDMA_TIMSET1R = 0x800
LL_HRTIM_BURSTDMA_TIMRST1R = 0x1000
LL_HRTIM_BURSTDMA_TIMSET2R = 0x2000
LL_HRTIM_BURSTDMA_TIMRST2R = 0x4000
LL_HRTIM_BURSTDMA_TIMEEFR1 = 0x8000
LL_HRTIM_BURSTDMA_TIMEEFR2 = 0x10000
LL_HRTIM_BURSTDMA_TIMRSTR = 0x20000
LL_HRTIM_BURSTDMA_TIMCHPR = 0x40000
LL_HRTIM_BURSTDMA_TIMOUTR = 0x80000
LL_HRTIM_BURSTDMA_TIMFLTR = 0x100000
LL_HRTIM_CPPSTAT_OUTPUT1 = 0x0
LL_HRTIM_CPPSTAT_OUTPUT2 = 0x10000
LL_HRTIM_IPPSTAT_OUTPUT1 = 0x0
LL_HRTIM_IPPSTAT_OUTPUT2 = 0x20000
LL_HRTIM_EEFLTR_NONE = 0x0
LL_HRTIM_EEFLTR_BLANKINGCMP1 = 0x2
LL_HRTIM_EEFLTR_BLANKINGCMP2 = 0x4
LL_HRTIM_EEFLTR_BLANKINGCMP3 = 0x6
LL_HRTIM_EEFLTR_BLANKINGCMP4 = 0x8
LL_HRTIM_EEFLTR_BLANKINGFLTR1 = 0xA
LL_HRTIM_EEFLTR_BLANKINGFLTR2 = 0xC
LL_HRTIM_EEFLTR_BLANKINGFLTR3 = 0xE
LL_HRTIM_EEFLTR_BLANKINGFLTR4 = 0x10
LL_HRTIM_EEFLTR_BLANKINGFLTR5 = 0x12
LL_HRTIM_EEFLTR_BLANKINGFLTR6 = 0x14
LL_HRTIM_EEFLTR_BLANKINGFLTR7 = 0x16
LL_HRTIM_EEFLTR_BLANKINGFLTR8 = 0x18
LL_HRTIM_EEFLTR_WINDOWINGCMP2 = 0x1A
LL_HRTIM_EEFLTR_WINDOWINGCMP3 = 0x1C
LL_HRTIM_EEFLTR_WINDOWINGTIM = 0x1E
LL_HRTIM_EELATCH_DISABLED = 0x0
LL_HRTIM_EELATCH_ENABLED = 0x1
LL_HRTIM_DT_PRESCALER_MUL8 = 0x0
LL_HRTIM_DT_PRESCALER_MUL4 = 0x400
LL_HRTIM_DT_PRESCALER_MUL2 = 0x800
LL_HRTIM_DT_PRESCALER_DIV1 = 0xC00
LL_HRTIM_DT_PRESCALER_DIV2 = 0x1000
LL_HRTIM_DT_PRESCALER_DIV4 = 0x1400
LL_HRTIM_DT_PRESCALER_DIV8 = 0x1800
LL_HRTIM_DT_PRESCALER_DIV16 = 0x1C00
LL_HRTIM_DT_RISING_POSITIVE = 0x0
LL_HRTIM_DT_RISING_NEGATIVE = 0x200
LL_HRTIM_DT_FALLING_POSITIVE = 0x0
LL_HRTIM_DT_FALLING_NEGATIVE = 0x2000000
LL_HRTIM_CHP_PRESCALER_DIV16 = 0x0
LL_HRTIM_CHP_PRESCALER_DIV32 = 0x1
LL_HRTIM_CHP_PRESCALER_DIV48 = 0x2
LL_HRTIM_CHP_PRESCALER_DIV64 = 0x3
LL_HRTIM_CHP_PRESCALER_DIV80 = 0x4
LL_HRTIM_CHP_PRESCALER_DIV96 = 0x5
LL_HRTIM_CHP_PRESCALER_DIV112 = 0x6
LL_HRTIM_CHP_PRESCALER_DIV128 = 0x7
LL_HRTIM_CHP_PRESCALER_DIV144 = 0x8
LL_HRTIM_CHP_PRESCALER_DIV160 = 0x9
LL_HRTIM_CHP_PRESCALER_DIV176 = 0xA
LL_HRTIM_CHP_PRESCALER_DIV192 = 0xB
LL_HRTIM_CHP_PRESCALER_DIV208 = 0xC
LL_HRTIM_CHP_PRESCALER_DIV224 = 0xD
LL_HRTIM_CHP_PRESCALER_DIV240 = 0xE
LL_HRTIM_CHP_PRESCALER_DIV256 = 0xF
LL_HRTIM_CHP_DUTYCYCLE_0 = 0x0
LL_HRTIM_CHP_DUTYCYCLE_125 = 0x10
LL_HRTIM_CHP_DUTYCYCLE_250 = 0x20
LL_HRTIM_CHP_DUTYCYCLE_375 = 0x30
LL_HRTIM_CHP_DUTYCYCLE_500 = 0x40
LL_HRTIM_CHP_DUTYCYCLE_625 = 0x50
LL_HRTIM_CHP_DUTYCYCLE_750 = 0x60
LL_HRTIM_CHP_DUTYCYCLE_875 = 0x70
LL_HRTIM_CHP_PULSEWIDTH_16 = 0x0
LL_HRTIM_CHP_PULSEWIDTH_32 = 0x80
LL_HRTIM_CHP_PULSEWIDTH_48 = 0x100
LL_HRTIM_CHP_PULSEWIDTH_64 = 0x180
LL_HRTIM_CHP_PULSEWIDTH_80 = 0x200
LL_HRTIM_CHP_PULSEWIDTH_96 = 0x280
LL_HRTIM_CHP_PULSEWIDTH_112 = 0x300
LL_HRTIM_CHP_PULSEWIDTH_128 = 0x380
LL_HRTIM_CHP_PULSEWIDTH_144 = 0x400
LL_HRTIM_CHP_PULSEWIDTH_160 = 0x480
LL_HRTIM_CHP_PULSEWIDTH_176 = 0x500
LL_HRTIM_CHP_PULSEWIDTH_192 = 0x580
LL_HRTIM_CHP_PULSEWIDTH_208 = 0x600
LL_HRTIM_CHP_PULSEWIDTH_224 = 0x680
LL_HRTIM_CHP_PULSEWIDTH_240 = 0x700
LL_HRTIM_CHP_PULSEWIDTH_256 = 0x780
LL_HRTIM_CROSSBAR_NONE = 0x0
LL_HRTIM_CROSSBAR_RESYNC = 0x2
LL_HRTIM_CROSSBAR_TIMPER = 0x4
LL_HRTIM_CROSSBAR_TIMCMP1 = 0x8
LL_HRTIM_CROSSBAR_TIMCMP2 = 0x10
LL_HRTIM_CROSSBAR_TIMCMP3 = 0x20
LL_HRTIM_CROSSBAR_TIMCMP4 = 0x40
LL_HRTIM_CROSSBAR_MASTERPER = 0x80
LL_HRTIM_CROSSBAR_MASTERCMP1 = 0x100
LL_HRTIM_CROSSBAR_MASTERCMP2 = 0x200
LL_HRTIM_CROSSBAR_MASTERCMP3 = 0x400
LL_HRTIM_CROSSBAR_MASTERCMP4 = 0x800
LL_HRTIM_CROSSBAR_TIMEV_1 = 0x1000
LL_HRTIM_CROSSBAR_TIMEV_2 = 0x2000
LL_HRTIM_CROSSBAR_TIMEV_3 = 0x4000
LL_HRTIM_CROSSBAR_TIMEV_4 = 0x8000
LL_HRTIM_CROSSBAR_TIMEV_5 = 0x10000
LL_HRTIM_CROSSBAR_TIMEV_6 = 0x20000
LL_HRTIM_CROSSBAR_TIMEV_7 = 0x40000
LL_HRTIM_CROSSBAR_TIMEV_8 = 0x80000
LL_HRTIM_CROSSBAR_TIMEV_9 = 0x100000
LL_HRTIM_CROSSBAR_EEV_1 = 0x200000
LL_HRTIM_CROSSBAR_EEV_2 = 0x400000
LL_HRTIM_CROSSBAR_EEV_3 = 0x800000
LL_HRTIM_CROSSBAR_EEV_4 = 0x1000000
LL_HRTIM_CROSSBAR_EEV_5 = 0x2000000
LL_HRTIM_CROSSBAR_EEV_6 = 0x4000000
LL_HRTIM_CROSSBAR_EEV_7 = 0x8000000
LL_HRTIM_CROSSBAR_EEV_8 = 0x10000000
LL_HRTIM_CROSSBAR_EEV_9 = 0x20000000
LL_HRTIM_CROSSBAR_EEV_10 = 0x40000000
LL_HRTIM_CROSSBAR_UPDATE = 0x80000000
LL_HRTIM_OUT_POSITIVE_POLARITY = 0x0
LL_HRTIM_OUT_NEGATIVE_POLARITY = 0x2
LL_HRTIM_OUT_NO_IDLE = 0x0
LL_HRTIM_OUT_IDLE_WHEN_BURST = 0x4
LL_HRTIM_HALF_MODE_DISABLED = 0x0
LL_HRTIM_HALF_MODE_ENABLE = 0x20
LL_HRTIM_OUT_IDLELEVEL_INACTIVE = 0x0
LL_HRTIM_OUT_IDLELEVEL_ACTIVE = 0x8
LL_HRTIM_OUT_FAULTSTATE_NO_ACTION = 0x0
LL_HRTIM_OUT_FAULTSTATE_ACTIVE = 0x10
LL_HRTIM_OUT_FAULTSTATE_INACTIVE = 0x20
LL_HRTIM_OUT_FAULTSTATE_HIGHZ = 0x30
LL_HRTIM_OUT_CHOPPERMODE_DISABLED = 0x0
LL_HRTIM_OUT_CHOPPERMODE_ENABLED = 0x40
LL_HRTIM_OUT_BM_ENTRYMODE_REGULAR = 0x0
LL_HRTIM_OUT_BM_ENTRYMODE_DELAYED = 0x80
LL_HRTIM_OUT_LEVEL_INACTIVE = 0x0
LL_HRTIM_OUT_LEVEL_ACTIVE = 0x1
LL_HRTIM_EE_SRC_1 = 0x0
LL_HRTIM_EE_SRC_2 = 0x1
LL_HRTIM_EE_SRC_3 = 0x2
LL_HRTIM_EE_SRC_4 = 0x3
LL_HRTIM_EE_POLARITY_HIGH = 0x0
LL_HRTIM_EE_POLARITY_LOW = 0x4
LL_HRTIM_EE_SENSITIVITY_LEVEL = 0x0
LL_HRTIM_EE_SENSITIVITY_RISINGEDGE = 0x8
LL_HRTIM_EE_SENSITIVITY_FALLINGEDGE = 0x10
LL_HRTIM_EE_SENSITIVITY_BOTHEDGES = 0x18
LL_HRTIM_EE_FASTMODE_DISABLE = 0x0
LL_HRTIM_EE_FASTMODE_ENABLE = 0x20
LL_HRTIM_EE_FILTER_NONE = 0x0
LL_HRTIM_EE_FILTER_1 = 0x1
LL_HRTIM_EE_FILTER_2 = 0x2
LL_HRTIM_EE_FILTER_3 = 0x3
LL_HRTIM_EE_FILTER_4 = 0x4
LL_HRTIM_EE_FILTER_5 = 0x5
LL_HRTIM_EE_FILTER_6 = 0x6
LL_HRTIM_EE_FILTER_7 = 0x7
LL_HRTIM_EE_FILTER_8 = 0x8
LL_HRTIM_EE_FILTER_9 = 0x9
LL_HRTIM_EE_FILTER_10 = 0xA
LL_HRTIM_EE_FILTER_11 = 0xB
LL_HRTIM_EE_FILTER_12 = 0xC
LL_HRTIM_EE_FILTER_13 = 0xD
LL_HRTIM_EE_FILTER_14 = 0xE
LL_HRTIM_EE_FILTER_15 = 0xF
LL_HRTIM_EE_PRESCALER_DIV1 = 0x0
LL_HRTIM_EE_PRESCALER_DIV2 = 0x40000000
LL_HRTIM_EE_PRESCALER_DIV4 = 0x80000000
LL_HRTIM_EE_PRESCALER_DIV8 = 0xC0000000
LL_HRTIM_FLT_SRC_DIGITALINPUT = 0x0
LL_HRTIM_FLT_SRC_INTERNAL = 0x4
LL_HRTIM_FLT_POLARITY_LOW = 0x0
LL_HRTIM_FLT_POLARITY_HIGH = 0x2
LL_HRTIM_FLT_FILTER_NONE = 0x0
LL_HRTIM_FLT_FILTER_1 = 0x8
LL_HRTIM_FLT_FILTER_2 = 0x10
LL_HRTIM_FLT_FILTER_3 = 0x18
LL_HRTIM_FLT_FILTER_4 = 0x20
LL_HRTIM_FLT_FILTER_5 = 0x28
LL_HRTIM_FLT_FILTER_6 = 0x30
LL_HRTIM_FLT_FILTER_7 = 0x38
LL_HRTIM_FLT_FILTER_8 = 0x40
LL_HRTIM_FLT_FILTER_9 = 0x48
LL_HRTIM_FLT_FILTER_10 = 0x50
LL_HRTIM_FLT_FILTER_11 = 0x58
LL_HRTIM_FLT_FILTER_12 = 0x60
LL_HRTIM_FLT_FILTER_13 = 0x68
LL_HRTIM_FLT_FILTER_14 = 0x70
LL_HRTIM_FLT_FILTER_15 = 0x78
LL_HRTIM_FLT_PRESCALER_DIV1 = 0x0
LL_HRTIM_FLT_PRESCALER_DIV2 = 0x1000000
LL_HRTIM_FLT_PRESCALER_DIV4 = 0x2000000
LL_HRTIM_FLT_PRESCALER_DIV8 = 0x3000000
LL_HRTIM_BM_MODE_SINGLESHOT = 0x0
LL_HRTIM_BM_MODE_CONTINOUS = 0x2
LL_HRTIM_BM_CLKSRC_MASTER = 0x0
LL_HRTIM_BM_CLKSRC_TIMER_A = 0x4
LL_HRTIM_BM_CLKSRC_TIMER_B = 0x8
LL_HRTIM_BM_CLKSRC_TIMER_C = 0xC
LL_HRTIM_BM_CLKSRC_TIMER_D = 0x10
LL_HRTIM_BM_CLKSRC_TIMER_E = 0x14
LL_HRTIM_BM_CLKSRC_TIM16_OC = 0x18
LL_HRTIM_BM_CLKSRC_TIM17_OC = 0x1C
LL_HRTIM_BM_CLKSRC_TIM7_TRGO = 0x20
LL_HRTIM_BM_CLKSRC_FHRTIM = 0x28
LL_HRTIM_BM_PRESCALER_DIV1 = 0x0
LL_HRTIM_BM_PRESCALER_DIV2 = 0x40
LL_HRTIM_BM_PRESCALER_DIV4 = 0x80
LL_HRTIM_BM_PRESCALER_DIV8 = 0xC0
LL_HRTIM_BM_PRESCALER_DIV16 = 0x100
LL_HRTIM_BM_PRESCALER_DIV32 = 0x140
LL_HRTIM_BM_PRESCALER_DIV64 = 0x180
LL_HRTIM_BM_PRESCALER_DIV128 = 0x1C0
LL_HRTIM_BM_PRESCALER_DIV256 = 0x200
LL_HRTIM_BM_PRESCALER_DIV512 = 0x240
LL_HRTIM_BM_PRESCALER_DIV1024 = 0x280
LL_HRTIM_BM_PRESCALER_DIV2048 = 0x2C0
LL_HRTIM_BM_PRESCALER_DIV4096 = 0x300
LL_HRTIM_BM_PRESCALER_DIV8192 = 0x340
LL_HRTIM_BM_PRESCALER_DIV16384 = 0x380
LL_HRTIM_BM_PRESCALER_DIV32768 = 0x3C0
LL_HRTIM_BM_TRIG_NONE = 0x0
LL_HRTIM_BM_TRIG_MASTER_RESET = 0x2
LL_HRTIM_BM_TRIG_MASTER_REPETITION = 0x4
LL_HRTIM_BM_TRIG_MASTER_CMP1 = 0x8
LL_HRTIM_BM_TRIG_MASTER_CMP2 = 0x10
LL_HRTIM_BM_TRIG_MASTER_CMP3 = 0x20
LL_HRTIM_BM_TRIG_MASTER_CMP4 = 0x40
LL_HRTIM_BM_TRIG_TIMA_RESET = 0x80
LL_HRTIM_BM_TRIG_TIMA_REPETITION = 0x100
LL_HRTIM_BM_TRIG_TIMA_CMP1 = 0x200
LL_HRTIM_BM_TRIG_TIMA_CMP2 = 0x400
LL_HRTIM_BM_TRIG_TIMB_RESET = 0x800
LL_HRTIM_BM_TRIG_TIMB_REPETITION = 0x1000
LL_HRTIM_BM_TRIG_TIMB_CMP1 = 0x2000
LL_HRTIM_BM_TRIG_TIMB_CMP2 = 0x4000
LL_HRTIM_BM_TRIG_TIMC_RESET = 0x8000
LL_HRTIM_BM_TRIG_TIMC_REPETITION = 0x10000
LL_HRTIM_BM_TRIG_TIMC_CMP1 = 0x20000
LL_HRTIM_BM_TRIG_TIMC_CMP2 = 0x40000
LL_HRTIM_BM_TRIG_TIMD_RESET = 0x80000
LL_HRTIM_BM_TRIG_TIMD_REPETITION = 0x100000
LL_HRTIM_BM_TRIG_TIMD_CMP1 = 0x200000
LL_HRTIM_BM_TRIG_TIMD_CMP2 = 0x400000
LL_HRTIM_BM_TRIG_TIME_RESET = 0x800000
LL_HRTIM_BM_TRIG_TIME_REPETITION = 0x1000000
LL_HRTIM_BM_TRIG_TIME_CMP1 = 0x2000000
LL_HRTIM_BM_TRIG_TIME_CMP2 = 0x4000000
LL_HRTIM_BM_TRIG_TIMA_EVENT7 = 0x8000000
LL_HRTIM_BM_TRIG_TIMD_EVENT8 = 0x10000000
LL_HRTIM_BM_TRIG_EVENT_7 = 0x20000000
LL_HRTIM_BM_TRIG_EVENT_8 = 0x40000000
LL_HRTIM_BM_TRIG_EVENT_ONCHIP = 0x80000000
LL_HRTIM_BM_STATUS_NORMAL = 0x0
LL_HRTIM_BM_STATUS_BURST_ONGOING = 0x80000000
# fun define LL_HRTIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_HRTIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_HRTIM_GET_OUTPUT_STATE(__OUTPUT_STATUS_EN__, __OUTPUT_STATUS_DIS__)\
#  (((__OUTPUT_STATUS_EN__) == 1) ?  LL_HRTIM_OUTPUTSTATE_RUN :\
#   ((__OUTPUT_STATUS_DIS__) == 0) ? LL_HRTIM_OUTPUTSTATE_IDLE : LL_HRTIM_OUTPUTSTATE_FAULT)
# ----------------------------------------

# file stm32h7xx_ll_hsem.h : 

# empty define STM32H7xx_LL_HSEM_H
LL_HSEM_COREID_NONE = 0x0
LL_HSEM_COREID_CPU1 = 0x300
# Skip LL_HSEM_COREID_CPU2 : no need parse
LL_HSEM_COREID = 0x300
LL_HSEM_SEMAPHORE_0 = 0x1
LL_HSEM_SEMAPHORE_1 = 0x2
LL_HSEM_SEMAPHORE_2 = 0x4
LL_HSEM_SEMAPHORE_3 = 0x8
LL_HSEM_SEMAPHORE_4 = 0x10
LL_HSEM_SEMAPHORE_5 = 0x20
LL_HSEM_SEMAPHORE_6 = 0x40
LL_HSEM_SEMAPHORE_7 = 0x80
LL_HSEM_SEMAPHORE_8 = 0x100
LL_HSEM_SEMAPHORE_9 = 0x200
LL_HSEM_SEMAPHORE_10 = 0x400
LL_HSEM_SEMAPHORE_11 = 0x800
LL_HSEM_SEMAPHORE_12 = 0x1000
LL_HSEM_SEMAPHORE_13 = 0x2000
LL_HSEM_SEMAPHORE_14 = 0x4000
LL_HSEM_SEMAPHORE_15 = 0x8000
LL_HSEM_SEMAPHORE_ALL = 0xFFFFFFFF
LL_HSEM_SEMAPHORE_16 = 0x10000
LL_HSEM_SEMAPHORE_17 = 0x20000
LL_HSEM_SEMAPHORE_18 = 0x40000
LL_HSEM_SEMAPHORE_19 = 0x80000
LL_HSEM_SEMAPHORE_20 = 0x100000
LL_HSEM_SEMAPHORE_21 = 0x200000
LL_HSEM_SEMAPHORE_22 = 0x400000
LL_HSEM_SEMAPHORE_23 = 0x800000
LL_HSEM_SEMAPHORE_24 = 0x1000000
LL_HSEM_SEMAPHORE_25 = 0x2000000
LL_HSEM_SEMAPHORE_26 = 0x4000000
LL_HSEM_SEMAPHORE_27 = 0x8000000
LL_HSEM_SEMAPHORE_28 = 0x10000000
LL_HSEM_SEMAPHORE_29 = 0x20000000
LL_HSEM_SEMAPHORE_30 = 0x40000000
LL_HSEM_SEMAPHORE_31 = 0x80000000
LL_HSEM_SEMAPHORE_ALL = 0xFFFFFFFF
# fun define LL_HSEM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_HSEM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# ----------------------------------------

# file stm32h7xx_ll_i2c.h : 

# empty define STM32H7xx_LL_I2C_H
LL_I2C_ICR_ADDRCF = 0x8
LL_I2C_ICR_NACKCF = 0x10
LL_I2C_ICR_STOPCF = 0x20
LL_I2C_ICR_BERRCF = 0x100
LL_I2C_ICR_ARLOCF = 0x200
LL_I2C_ICR_OVRCF = 0x400
LL_I2C_ICR_PECCF = 0x800
LL_I2C_ICR_TIMOUTCF = 0x1000
LL_I2C_ICR_ALERTCF = 0x2000
LL_I2C_ISR_TXE = 0x1
LL_I2C_ISR_TXIS = 0x2
LL_I2C_ISR_RXNE = 0x4
LL_I2C_ISR_ADDR = 0x8
LL_I2C_ISR_NACKF = 0x10
LL_I2C_ISR_STOPF = 0x20
LL_I2C_ISR_TC = 0x40
LL_I2C_ISR_TCR = 0x80
LL_I2C_ISR_BERR = 0x100
LL_I2C_ISR_ARLO = 0x200
LL_I2C_ISR_OVR = 0x400
LL_I2C_ISR_PECERR = 0x800
LL_I2C_ISR_TIMEOUT = 0x1000
LL_I2C_ISR_ALERT = 0x2000
LL_I2C_ISR_BUSY = 0x8000
LL_I2C_CR1_TXIE = 0x2
LL_I2C_CR1_RXIE = 0x4
LL_I2C_CR1_ADDRIE = 0x8
LL_I2C_CR1_NACKIE = 0x10
LL_I2C_CR1_STOPIE = 0x20
LL_I2C_CR1_TCIE = 0x40
LL_I2C_CR1_ERRIE = 0x80
LL_I2C_MODE_I2C = 0x0
LL_I2C_MODE_SMBUS_HOST = 0x100000
LL_I2C_MODE_SMBUS_DEVICE = 0x0
LL_I2C_MODE_SMBUS_DEVICE_ARP = 0x200000
LL_I2C_ANALOGFILTER_ENABLE = 0x0
LL_I2C_ANALOGFILTER_DISABLE = 0x1000
LL_I2C_ADDRESSING_MODE_7BIT = 0x0
LL_I2C_ADDRESSING_MODE_10BIT = 0x800
LL_I2C_OWNADDRESS1_7BIT = 0x0
LL_I2C_OWNADDRESS1_10BIT = 0x400
LL_I2C_OWNADDRESS2_NOMASK = 0x0
LL_I2C_OWNADDRESS2_MASK01 = 0x100
LL_I2C_OWNADDRESS2_MASK02 = 0x200
LL_I2C_OWNADDRESS2_MASK03 = 0x300
LL_I2C_OWNADDRESS2_MASK04 = 0x400
LL_I2C_OWNADDRESS2_MASK05 = 0x500
LL_I2C_OWNADDRESS2_MASK06 = 0x600
LL_I2C_OWNADDRESS2_MASK07 = 0x700
LL_I2C_ACK = 0x0
LL_I2C_NACK = 0x8000
LL_I2C_ADDRSLAVE_7BIT = 0x0
LL_I2C_ADDRSLAVE_10BIT = 0x800
LL_I2C_REQUEST_WRITE = 0x0
LL_I2C_REQUEST_READ = 0x400
LL_I2C_MODE_RELOAD = 0x1000000
LL_I2C_MODE_AUTOEND = 0x2000000
LL_I2C_MODE_SOFTEND = 0x0
LL_I2C_MODE_SMBUS_RELOAD = 0x1000000
LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC = 0x2000000
LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC = 0x0
LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC = 0x6000000
LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC = 0x4000000
LL_I2C_GENERATE_NOSTARTSTOP = 0x0
LL_I2C_GENERATE_STOP = 0x80004000
LL_I2C_GENERATE_START_READ = 0x80002400
LL_I2C_GENERATE_START_WRITE = 0x80002000
LL_I2C_GENERATE_RESTART_7BIT_READ = 0x80002400
LL_I2C_GENERATE_RESTART_7BIT_WRITE = 0x80002000
LL_I2C_GENERATE_RESTART_10BIT_READ = 0x80003400
LL_I2C_GENERATE_RESTART_10BIT_WRITE = 0x80002000
LL_I2C_DIRECTION_WRITE = 0x0
LL_I2C_DIRECTION_READ = 0x10000
LL_I2C_DMA_REG_DATA_TRANSMIT = 0x0
LL_I2C_DMA_REG_DATA_RECEIVE = 0x1
LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW = 0x0
LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH = 0x1000
LL_I2C_SMBUS_TIMEOUTA = 0x8000
LL_I2C_SMBUS_TIMEOUTB = 0x80000000
LL_I2C_SMBUS_ALL_TIMEOUT = 0x80008000
# fun define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __DATA_SETUP_TIME__, __DATA_HOLD_TIME__, __CLOCK_HIGH_PERIOD__, __CLOCK_LOW_PERIOD__)   \
#        ((((uint32_t)(__PRESCALER__)         << I2C_TIMINGR_PRESC_Pos)  & I2C_TIMINGR_PRESC)   | \
#         (((uint32_t)(__DATA_SETUP_TIME__)   << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL)  | \
#         (((uint32_t)(__DATA_HOLD_TIME__)    << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL)  | \
#         (((uint32_t)(__CLOCK_HIGH_PERIOD__) << I2C_TIMINGR_SCLH_Pos)   & I2C_TIMINGR_SCLH)    | \
#         (((uint32_t)(__CLOCK_LOW_PERIOD__)  << I2C_TIMINGR_SCLL_Pos)   & I2C_TIMINGR_SCLL))
# struct LL_I2C_InitTypeDef

class LL_I2C_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PeripheralMode',	ctypes.c_uint32),
		('Timing',	ctypes.c_uint32),
		('AnalogFilter',	ctypes.c_uint32),
		('DigitalFilter',	ctypes.c_uint32),
		('OwnAddress1',	ctypes.c_uint32),
		('TypeAcknowledge',	ctypes.c_uint32),
		('OwnAddrSize',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_iwdg.h : 

# empty define STM32H7xx_LL_IWDG_H
LL_IWDG_KEY_RELOAD = 0xAAAA
LL_IWDG_KEY_ENABLE = 0xCCCC
LL_IWDG_KEY_WR_ACCESS_ENABLE = 0x5555
LL_IWDG_KEY_WR_ACCESS_DISABLE = 0x0
LL_IWDG_SR_PVU = 0x1
LL_IWDG_SR_RVU = 0x2
LL_IWDG_SR_WVU = 0x4
LL_IWDG_PRESCALER_4 = 0x0
LL_IWDG_PRESCALER_8 = 0x1
LL_IWDG_PRESCALER_16 = 0x2
LL_IWDG_PRESCALER_32 = 0x3
LL_IWDG_PRESCALER_64 = 0x4
LL_IWDG_PRESCALER_128 = 0x5
LL_IWDG_PRESCALER_256 = 0x6
# fun define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# ----------------------------------------

# file stm32h7xx_ll_lptim.h : 

# empty define STM32H7xx_LL_LPTIM_H
LL_LPTIM_ISR_CMPM = 0x1
LL_LPTIM_ISR_ARRM = 0x2
LL_LPTIM_ISR_EXTTRIG = 0x4
LL_LPTIM_ISR_CMPOK = 0x8
LL_LPTIM_ISR_ARROK = 0x10
LL_LPTIM_ISR_UP = 0x20
LL_LPTIM_ISR_DOWN = 0x40
LL_LPTIM_IER_CMPMIE = 0x1
LL_LPTIM_IER_ARRMIE = 0x2
LL_LPTIM_IER_EXTTRIGIE = 0x4
LL_LPTIM_IER_CMPOKIE = 0x8
LL_LPTIM_IER_ARROKIE = 0x10
LL_LPTIM_IER_UPIE = 0x20
LL_LPTIM_IER_DOWNIE = 0x40
LL_LPTIM_OPERATING_MODE_CONTINUOUS = 0x4
LL_LPTIM_OPERATING_MODE_ONESHOT = 0x80002
LL_LPTIM_UPDATE_MODE_IMMEDIATE = 0x0
LL_LPTIM_UPDATE_MODE_ENDOFPERIOD = 0x400000
LL_LPTIM_COUNTER_MODE_INTERNAL = 0x0
LL_LPTIM_COUNTER_MODE_EXTERNAL = 0x800000
LL_LPTIM_OUTPUT_WAVEFORM_PWM = 0x0
LL_LPTIM_OUTPUT_WAVEFORM_SETONCE = 0x100000
LL_LPTIM_OUTPUT_POLARITY_REGULAR = 0x0
LL_LPTIM_OUTPUT_POLARITY_INVERSE = 0x200000
LL_LPTIM_PRESCALER_DIV1 = 0x0
LL_LPTIM_PRESCALER_DIV2 = 0x200
LL_LPTIM_PRESCALER_DIV4 = 0x400
LL_LPTIM_PRESCALER_DIV8 = 0x600
LL_LPTIM_PRESCALER_DIV16 = 0x800
LL_LPTIM_PRESCALER_DIV32 = 0xA00
LL_LPTIM_PRESCALER_DIV64 = 0xC00
LL_LPTIM_PRESCALER_DIV128 = 0xE00
LL_LPTIM_TRIG_SOURCE_GPIO = 0x0
LL_LPTIM_TRIG_SOURCE_RTCALARMA = 0x2000
LL_LPTIM_TRIG_SOURCE_RTCALARMB = 0x4000
LL_LPTIM_TRIG_SOURCE_RTCTAMP1 = 0x6000
LL_LPTIM_TRIG_SOURCE_RTCTAMP2 = 0x8000
LL_LPTIM_TRIG_SOURCE_RTCTAMP3 = 0xA000
LL_LPTIM_TRIG_SOURCE_COMP1 = 0xC000
LL_LPTIM_TRIG_SOURCE_COMP2 = 0xE000
LL_LPTIM_TRIG_SOURCE_LPTIM2 = 0x0
LL_LPTIM_TRIG_SOURCE_LPTIM3 = 0x2000
LL_LPTIM_TRIG_SOURCE_LPTIM4 = 0x4000
LL_LPTIM_TRIG_SOURCE_LPTIM5 = 0x6000
LL_LPTIM_TRIG_SOURCE_SAI1_FS_A = 0x8000
LL_LPTIM_TRIG_SOURCE_SAI1_FS_B = 0xA000
LL_LPTIM_TRIG_SOURCE_SAI2_FS_A = 0x8000
LL_LPTIM_TRIG_SOURCE_SAI2_FS_B = 0xA000
LL_LPTIM_TRIG_SOURCE_SAI4_FS_A = 0x6000
LL_LPTIM_TRIG_SOURCE_SAI4_FS_B = 0x8000
LL_LPTIM_TRIG_SOURCE_DFSDM2_BRK = 0xC000
LL_LPTIM_TRIG_FILTER_NONE = 0x0
LL_LPTIM_TRIG_FILTER_2 = 0x40
LL_LPTIM_TRIG_FILTER_4 = 0x80
LL_LPTIM_TRIG_FILTER_8 = 0xC0
LL_LPTIM_TRIG_POLARITY_RISING = 0x20000
LL_LPTIM_TRIG_POLARITY_FALLING = 0x40000
LL_LPTIM_TRIG_POLARITY_RISING_FALLING = 0x60000
LL_LPTIM_CLK_SOURCE_INTERNAL = 0x0
LL_LPTIM_CLK_SOURCE_EXTERNAL = 0x1
LL_LPTIM_CLK_FILTER_NONE = 0x0
LL_LPTIM_CLK_FILTER_2 = 0x8
LL_LPTIM_CLK_FILTER_4 = 0x10
LL_LPTIM_CLK_FILTER_8 = 0x18
LL_LPTIM_CLK_POLARITY_RISING = 0x0
LL_LPTIM_CLK_POLARITY_FALLING = 0x2
LL_LPTIM_CLK_POLARITY_RISING_FALLING = 0x4
LL_LPTIM_ENCODER_MODE_RISING = 0x0
LL_LPTIM_ENCODER_MODE_FALLING = 0x2
LL_LPTIM_ENCODER_MODE_RISING_FALLING = 0x4
LL_LPTIM_INPUT1_SRC_GPIO = 0x0
LL_LPTIM_INPUT1_SRC_COMP1 = 0x1
LL_LPTIM_INPUT1_SRC_COMP2 = 0x2
LL_LPTIM_INPUT1_SRC_COMP1_COMP2 = 0x3
LL_LPTIM_INPUT1_SRC_SAI4_FS_A = 0x1
LL_LPTIM_INPUT1_SRC_SAI4_FS_B = 0x2
LL_LPTIM_INPUT2_SRC_GPIO = 0x0
LL_LPTIM_INPUT2_SRC_COMP2 = 0x10
# fun define LL_LPTIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
# fun define LL_LPTIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
# struct LL_LPTIM_InitTypeDef

class LL_LPTIM_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ClockSource',	ctypes.c_uint32),
		('Prescaler',	ctypes.c_uint32),
		('Waveform',	ctypes.c_uint32),
		('Polarity',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_lpuart.h : 

# empty define STM32H7xx_LL_LPUART_H
LPUART_LPUARTDIV_FREQ_MUL = 0x100
LPUART_BRR_MASK = 0xFFFFF
LPUART_BRR_MIN_VALUE = 0x300
LL_LPUART_ICR_PECF = 0x1
LL_LPUART_ICR_FECF = 0x2
LL_LPUART_ICR_NCF = 0x4
LL_LPUART_ICR_ORECF = 0x8
LL_LPUART_ICR_IDLECF = 0x10
LL_LPUART_ICR_TXFECF = 0x20
LL_LPUART_ICR_TCCF = 0x40
LL_LPUART_ICR_CTSCF = 0x200
LL_LPUART_ICR_CMCF = 0x20000
LL_LPUART_ICR_WUCF = 0x100000
LL_LPUART_ISR_PE = 0x1
LL_LPUART_ISR_FE = 0x2
LL_LPUART_ISR_NE = 0x4
LL_LPUART_ISR_ORE = 0x8
LL_LPUART_ISR_IDLE = 0x10
LL_LPUART_ISR_RXNE_RXFNE = 0x20
LL_LPUART_ISR_TC = 0x40
LL_LPUART_ISR_TXE_TXFNF = 0x80
LL_LPUART_ISR_CTSIF = 0x200
LL_LPUART_ISR_CTS = 0x400
LL_LPUART_ISR_BUSY = 0x10000
LL_LPUART_ISR_CMF = 0x20000
LL_LPUART_ISR_SBKF = 0x40000
LL_LPUART_ISR_RWU = 0x80000
LL_LPUART_ISR_WUF = 0x100000
LL_LPUART_ISR_TEACK = 0x200000
LL_LPUART_ISR_REACK = 0x400000
LL_LPUART_ISR_TXFE = 0x800000
LL_LPUART_ISR_RXFF = 0x1000000
LL_LPUART_ISR_RXFT = 0x4000000
LL_LPUART_ISR_TXFT = 0x8000000
LL_LPUART_CR1_IDLEIE = 0x10
LL_LPUART_CR1_RXNEIE_RXFNEIE = 0x20
LL_LPUART_CR1_TCIE = 0x40
LL_LPUART_CR1_TXEIE_TXFNFIE = 0x80
LL_LPUART_CR1_PEIE = 0x100
LL_LPUART_CR1_CMIE = 0x4000
LL_LPUART_CR1_TXFEIE = 0x40000000
LL_LPUART_CR1_RXFFIE = 0x80000000
LL_LPUART_CR3_EIE = 0x1
LL_LPUART_CR3_CTSIE = 0x400
LL_LPUART_CR3_WUFIE = 0x400000
LL_LPUART_CR3_TXFTIE = 0x800000
LL_LPUART_CR3_RXFTIE = 0x10000000
LL_LPUART_FIFOTHRESHOLD_1_8 = 0x0
LL_LPUART_FIFOTHRESHOLD_1_4 = 0x1
LL_LPUART_FIFOTHRESHOLD_1_2 = 0x2
LL_LPUART_FIFOTHRESHOLD_3_4 = 0x3
LL_LPUART_FIFOTHRESHOLD_7_8 = 0x4
LL_LPUART_FIFOTHRESHOLD_8_8 = 0x5
LL_LPUART_DIRECTION_NONE = 0x0
LL_LPUART_DIRECTION_RX = 0x4
LL_LPUART_DIRECTION_TX = 0x8
LL_LPUART_DIRECTION_TX_RX = 0xC
LL_LPUART_PARITY_NONE = 0x0
LL_LPUART_PARITY_EVEN = 0x400
LL_LPUART_PARITY_ODD = 0x600
LL_LPUART_WAKEUP_IDLELINE = 0x0
LL_LPUART_WAKEUP_ADDRESSMARK = 0x800
LL_LPUART_DATAWIDTH_7B = 0x10000000
LL_LPUART_DATAWIDTH_8B = 0x0
LL_LPUART_DATAWIDTH_9B = 0x1000
LL_LPUART_PRESCALER_DIV1 = 0x0
LL_LPUART_PRESCALER_DIV2 = 0x1
LL_LPUART_PRESCALER_DIV4 = 0x2
LL_LPUART_PRESCALER_DIV6 = 0x3
LL_LPUART_PRESCALER_DIV8 = 0x4
LL_LPUART_PRESCALER_DIV10 = 0x5
LL_LPUART_PRESCALER_DIV12 = 0x6
LL_LPUART_PRESCALER_DIV16 = 0x7
LL_LPUART_PRESCALER_DIV32 = 0x8
LL_LPUART_PRESCALER_DIV64 = 0x9
LL_LPUART_PRESCALER_DIV128 = 0xA
LL_LPUART_PRESCALER_DIV256 = 0xB
LL_LPUART_STOPBITS_1 = 0x0
LL_LPUART_STOPBITS_2 = 0x2000
LL_LPUART_TXRX_STANDARD = 0x0
LL_LPUART_TXRX_SWAPPED = 0x8000
LL_LPUART_RXPIN_LEVEL_STANDARD = 0x0
LL_LPUART_RXPIN_LEVEL_INVERTED = 0x10000
LL_LPUART_TXPIN_LEVEL_STANDARD = 0x0
LL_LPUART_TXPIN_LEVEL_INVERTED = 0x20000
LL_LPUART_BINARY_LOGIC_POSITIVE = 0x0
LL_LPUART_BINARY_LOGIC_NEGATIVE = 0x40000
LL_LPUART_BITORDER_LSBFIRST = 0x0
LL_LPUART_BITORDER_MSBFIRST = 0x80000
LL_LPUART_ADDRESS_DETECT_4B = 0x0
LL_LPUART_ADDRESS_DETECT_7B = 0x10
LL_LPUART_HWCONTROL_NONE = 0x0
LL_LPUART_HWCONTROL_RTS = 0x100
LL_LPUART_HWCONTROL_CTS = 0x200
LL_LPUART_HWCONTROL_RTS_CTS = 0x300
LL_LPUART_WAKEUP_ON_ADDRESS = 0x0
LL_LPUART_WAKEUP_ON_STARTBIT = 0x200000
LL_LPUART_WAKEUP_ON_RXNE = 0x300000
LL_LPUART_DE_POLARITY_HIGH = 0x0
LL_LPUART_DE_POLARITY_LOW = 0x8000
LL_LPUART_DMA_REG_DATA_TRANSMIT = 0x0
LL_LPUART_DMA_REG_DATA_RECEIVE = 0x1
# fun define LL_LPUART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_LPUART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_LPUART_DIV(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) (uint32_t)((((((uint64_t)(__PERIPHCLK__)/(uint64_t)(LPUART_PRESCALER_TAB[(uint16_t)(__PRESCALER__)])) * LPUART_LPUARTDIV_FREQ_MUL)\
#                                                                                + (uint32_t)((__BAUDRATE__)/2U))/(__BAUDRATE__)) & LPUART_BRR_MASK)
# Skip LL_LPUART_IsActiveFlag_RXNE : no need parse
# Skip LL_LPUART_IsActiveFlag_TXE : no need parse
# Skip LL_LPUART_EnableIT_RXNE : no need parse
# Skip LL_LPUART_EnableIT_TXE : no need parse
# Skip LL_LPUART_DisableIT_RXNE : no need parse
# Skip LL_LPUART_DisableIT_TXE : no need parse
# Skip LL_LPUART_IsEnabledIT_RXNE : no need parse
# Skip LL_LPUART_IsEnabledIT_TXE : no need parse
# struct LL_LPUART_InitTypeDef

class LL_LPUART_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PrescalerValue',	ctypes.c_uint32),
		('BaudRate',	ctypes.c_uint32),
		('DataWidth',	ctypes.c_uint32),
		('StopBits',	ctypes.c_uint32),
		('Parity',	ctypes.c_uint32),
		('TransferDirection',	ctypes.c_uint32),
		('HardwareFlowControl',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_mdma.h : 

# empty define STM32H7xx_LL_MDMA_H
LL_MDMA_CHANNEL_0 = 0x0
LL_MDMA_CHANNEL_1 = 0x1
LL_MDMA_CHANNEL_2 = 0x2
LL_MDMA_CHANNEL_3 = 0x3
LL_MDMA_CHANNEL_4 = 0x4
LL_MDMA_CHANNEL_5 = 0x5
LL_MDMA_CHANNEL_6 = 0x6
LL_MDMA_CHANNEL_7 = 0x7
LL_MDMA_CHANNEL_8 = 0x8
LL_MDMA_CHANNEL_9 = 0x9
LL_MDMA_CHANNEL_10 = 0xA
LL_MDMA_CHANNEL_11 = 0xB
LL_MDMA_CHANNEL_12 = 0xC
LL_MDMA_CHANNEL_13 = 0xD
LL_MDMA_CHANNEL_14 = 0xE
LL_MDMA_CHANNEL_15 = 0xF
LL_MDMA_CHANNEL_ALL = 0xFFFF0000
LL_MDMA_WORD_ENDIANNESS_PRESERVE = 0x0
LL_MDMA_WORD_ENDIANNESS_EXCHANGE = 0x4000
LL_MDMA_HALFWORD_ENDIANNESS_PRESERVE = 0x0
LL_MDMA_HALFWORD_ENDIANNESS_EXCHANGE = 0x2000
LL_MDMA_BYTE_ENDIANNESS_PRESERVE = 0x0
LL_MDMA_BYTE_ENDIANNESS_EXCHANGE = 0x1000
LL_MDMA_PRIORITY_LOW = 0x0
LL_MDMA_PRIORITY_MEDIUM = 0x40
LL_MDMA_PRIORITY_HIGH = 0x80
LL_MDMA_PRIORITY_VERYHIGH = 0xC0
LL_MDMA_BUFF_WRITE_DISABLE = 0x0
LL_MDMA_BUFF_WRITE_ENABLE = 0x80000000
LL_MDMA_REQUEST_MODE_HW = 0x0
LL_MDMA_REQUEST_MODE_SW = 0x40000000
LL_MDMA_BUFFER_TRANSFER = 0x0
LL_MDMA_BLOCK_TRANSFER = 0x10000000
LL_MDMA_REPEAT_BLOCK_TRANSFER = 0x20000000
LL_MDMA_FULL_TRANSFER = 0x30000000
LL_MDMA_DATAALIGN_RIGHT = 0x0
LL_MDMA_DATAALIGN_RIGHT_SIGNED = 0x4000000
LL_MDMA_DATAALIGN_LEFT = 0x8000000
LL_MDMA_PACK_DISABLE = 0x0
LL_MDMA_PACK_ENABLE = 0x2000000
LL_MDMA_DEST_BURST_SINGLE = 0x0
LL_MDMA_DEST_BURST_2BEATS = 0x8000
LL_MDMA_DEST_BURST_4BEATS = 0x10000
LL_MDMA_DEST_BURST_8BEATS = 0x18000
LL_MDMA_DEST_BURST_16BEATS = 0x20000
LL_MDMA_DEST_BURST_32BEATS = 0x28000
LL_MDMA_DEST_BURST_64BEATS = 0x30000
LL_MDMA_DEST_BURST_128BEATS = 0x38000
LL_MDMA_SRC_BURST_SINGLE = 0x0
LL_MDMA_SRC_BURST_2BEATS = 0x1000
LL_MDMA_SRC_BURST_4BEATS = 0x2000
LL_MDMA_SRC_BURST_8BEATS = 0x3000
LL_MDMA_SRC_BURST_16BEATS = 0x4000
LL_MDMA_SRC_BURST_32BEATS = 0x5000
LL_MDMA_SRC_BURST_64BEATS = 0x6000
LL_MDMA_SRC_BURST_128BEATS = 0x7000
LL_MDMA_DEST_INC_OFFSET_BYTE = 0x0
LL_MDMA_DEST_INC_OFFSET_HALFWORD = 0x400
LL_MDMA_DEST_INC_OFFSET_WORD = 0x800
LL_MDMA_DEST_INC_OFFSET_DOUBLEWORD = 0xC00
LL_MDMA_SRC_INC_OFFSET_BYTE = 0x0
LL_MDMA_SRC_INC_OFFSET_HALFWORD = 0x100
LL_MDMA_SRC_INC_OFFSET_WORD = 0x200
LL_MDMA_SRC_INC_OFFSET_DOUBLEWORD = 0x300
LL_MDMA_DEST_DATA_SIZE_BYTE = 0x0
LL_MDMA_DEST_DATA_SIZE_HALFWORD = 0x40
LL_MDMA_DEST_DATA_SIZE_WORD = 0x80
LL_MDMA_DEST_DATA_SIZE_DOUBLEWORD = 0xC0
LL_MDMA_SRC_DATA_SIZE_BYTE = 0x0
LL_MDMA_SRC_DATA_SIZE_HALFWORD = 0x10
LL_MDMA_SRC_DATA_SIZE_WORD = 0x20
LL_MDMA_SRC_DATA_SIZE_DOUBLEWORD = 0x30
LL_MDMA_DEST_FIXED = 0x0
LL_MDMA_DEST_INCREMENT = 0x8
LL_MDMA_DEST_DECREMENT = 0xC
LL_MDMA_SRC_FIXED = 0x0
LL_MDMA_SRC_INCREMENT = 0x2
LL_MDMA_SRC_DECREMENT = 0x3
LL_MDMA_BLK_RPT_DEST_ADDR_INCREMENT = 0x0
LL_MDMA_BLK_RPT_DEST_ADDR_DECREMENT = 0x80000
LL_MDMA_BLK_RPT_SRC_ADDR_INCREMENT = 0x0
LL_MDMA_BLK_RPT_SRC_ADDR_DECREMENT = 0x40000
LL_MDMA_DEST_BUS_SYSTEM_AXI = 0x0
LL_MDMA_DEST_BUS_AHB_TCM = 0x20000
LL_MDMA_SRC_BUS_SYSTEM_AXI = 0x0
LL_MDMA_SRC_BUS_AHB_TCM = 0x10000
LL_MDMA_REQ_DMA1_STREAM0_TC = 0x0
LL_MDMA_REQ_DMA1_STREAM1_TC = 0x1
LL_MDMA_REQ_DMA1_STREAM2_TC = 0x2
LL_MDMA_REQ_DMA1_STREAM3_TC = 0x3
LL_MDMA_REQ_DMA1_STREAM4_TC = 0x4
LL_MDMA_REQ_DMA1_STREAM5_TC = 0x5
LL_MDMA_REQ_DMA1_STREAM6_TC = 0x6
LL_MDMA_REQ_DMA1_STREAM7_TC = 0x7
LL_MDMA_REQ_DMA2_STREAM0_TC = 0x8
LL_MDMA_REQ_DMA2_STREAM1_TC = 0x9
LL_MDMA_REQ_DMA2_STREAM2_TC = 0xA
LL_MDMA_REQ_DMA2_STREAM3_TC = 0xB
LL_MDMA_REQ_DMA2_STREAM4_TC = 0xC
LL_MDMA_REQ_DMA2_STREAM5_TC = 0xD
LL_MDMA_REQ_DMA2_STREAM6_TC = 0xE
LL_MDMA_REQ_DMA2_STREAM7_TC = 0xF
# Skip LL_MDMA_REQ_LTDC_LINE_IT : no need parse
# Skip LL_MDMA_REQ_JPEG_INFIFO_TH : no need parse
# Skip LL_MDMA_REQ_JPEG_INFIFO_NF : no need parse
# Skip LL_MDMA_REQ_JPEG_OUTFIFO_TH : no need parse
# Skip LL_MDMA_REQ_JPEG_OUTFIFO_NE : no need parse
# Skip LL_MDMA_REQ_JPEG_END_CONVERSION : no need parse
LL_MDMA_REQ_QUADSPI_FIFO_TH = 0x16
LL_MDMA_REQ_QUADSPI_TC = 0x17
# Skip LL_MDMA_REQ_OCTOSPI1_FIFO_TH : no need parse
# Skip LL_MDMA_REQ_OCTOSPI1_TC : no need parse
LL_MDMA_REQ_DMA2D_CLUT_TC = 0x18
LL_MDMA_REQ_DMA2D_TC = 0x19
LL_MDMA_REQ_DMA2D_TW = 0x1A
# Skip LL_MDMA_REQ_DSI_TEARING_EFFECT : no need parse
# Skip LL_MDMA_REQ_DSI_END_REFRESH : no need parse
LL_MDMA_REQ_SDMMC1_END_DATA = 0x1D
LL_MDMA_REQ_SDMMC1_DMA_ENDBUFFER = 0x1E
LL_MDMA_REQ_SDMMC1_COMMAND_END = 0x1F
# Skip LL_MDMA_REQ_OCTOSPI2_FIFO_TH : no need parse
# Skip LL_MDMA_REQ_OCTOSPI2_TC : no need parse
LL_MDMA_READ_ERROR = 0x0
LL_MDMA_WRITE_ERROR = 0x80
# fun define LL_MDMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
# fun define LL_MDMA_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
# fun define LL_MDMA_GET_INSTANCE(__CHANNEL_INSTANCE__) (MDMA)
# fun define LL_MDMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
#(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel0 )) ? LL_MDMA_CHANNEL_0  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel1 )) ? LL_MDMA_CHANNEL_1  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel2 )) ? LL_MDMA_CHANNEL_2  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel3 )) ? LL_MDMA_CHANNEL_3  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel4 )) ? LL_MDMA_CHANNEL_4  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel5 )) ? LL_MDMA_CHANNEL_5  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel6 )) ? LL_MDMA_CHANNEL_6  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel7 )) ? LL_MDMA_CHANNEL_7  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel8 )) ? LL_MDMA_CHANNEL_8  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel9 )) ? LL_MDMA_CHANNEL_9  : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel10)) ? LL_MDMA_CHANNEL_10 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel11)) ? LL_MDMA_CHANNEL_11 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel12)) ? LL_MDMA_CHANNEL_12 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel13)) ? LL_MDMA_CHANNEL_13 : \
# ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)MDMA_Channel14)) ? LL_MDMA_CHANNEL_14 : \
# LL_MDMA_CHANNEL_15)
# fun define LL_MDMA_GET_CHANNEL_INSTANCE(__MDMA_INSTANCE__, __CHANNEL__)   \
#(((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_0 )) ? MDMA_Channel0  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_1 )) ? MDMA_Channel1  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_2 )) ? MDMA_Channel2  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_3 )) ? MDMA_Channel3  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_4 )) ? MDMA_Channel4  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_5 )) ? MDMA_Channel5  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_6 )) ? MDMA_Channel6  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_7 )) ? MDMA_Channel7  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_8 )) ? MDMA_Channel8  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_9 )) ? MDMA_Channel9  : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_10)) ? MDMA_Channel10 : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_11)) ? MDMA_Channel11 : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_12)) ? MDMA_Channel12 : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_13)) ? MDMA_Channel13 : \
# ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_MDMA_CHANNEL_14)) ? MDMA_Channel14 : \
# MDMA_Channel15)
# struct LL_MDMA_InitTypeDef

class LL_MDMA_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SrcAddress',	ctypes.c_uint32),
		('DstAddress',	ctypes.c_uint32),
		('RequestMode',	ctypes.c_uint32),
		('TriggerMode',	ctypes.c_uint32),
		('HWTrigger',	ctypes.c_uint32),
		('BlockDataLength',	ctypes.c_uint32),
		('BlockRepeatCount',	ctypes.c_uint32),
		('BlockRepeatDestAddrUpdateMode',	ctypes.c_uint32),
		('BlockRepeatSrcAddrUpdateMode',	ctypes.c_uint32),
		('BlockRepeatDestAddrUpdateVal',	ctypes.c_uint32),
		('BlockRepeatSrcAddrUpdateVal',	ctypes.c_uint32),
		('LinkAddress',	ctypes.c_uint32),
		('WordEndianess',	ctypes.c_uint32),
		('HalfWordEndianess',	ctypes.c_uint32),
		('ByteEndianess',	ctypes.c_uint32),
		('Priority',	ctypes.c_uint32),
		('BufferableWriteMode',	ctypes.c_uint32),
		('PaddingAlignment',	ctypes.c_uint32),
		('PackMode',	ctypes.c_uint32),
		('BufferTransferLength',	ctypes.c_uint32),
		('DestBurst',	ctypes.c_uint32),
		('SrctBurst',	ctypes.c_uint32),
		('DestIncSize',	ctypes.c_uint32),
		('SrcIncSize',	ctypes.c_uint32),
		('DestDataSize',	ctypes.c_uint32),
		('SrcDataSize',	ctypes.c_uint32),
		('DestIncMode',	ctypes.c_uint32),
		('SrcIncMode',	ctypes.c_uint32),
		('DestBus',	ctypes.c_uint32),
		('SrcBus',	ctypes.c_uint32),
		('MaskAddress',	ctypes.c_uint32),
		('MaskData',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_MDMA_LinkNodeTypeDef

class LL_MDMA_LinkNodeTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('CTCR',	ctypes.c_uint32),
		('CBNDTR',	ctypes.c_uint32),
		('CSAR',	ctypes.c_uint32),
		('CDAR',	ctypes.c_uint32),
		('CBRUR',	ctypes.c_uint32),
		('CLAR',	ctypes.c_uint32),
		('CTBR',	ctypes.c_uint32),
		('Reserved',	ctypes.c_uint32),
		('CMAR',	ctypes.c_uint32),
		('CMDR',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_opamp.h : 

# empty define __STM32H7xx_LL_OPAMP_H
OPAMP_POWERMODE_OTR_REGOFFSET = 0x0
OPAMP_POWERMODE_HSOTR_REGOFFSET = 0x1
OPAMP_POWERMODE_OTR_REGOFFSET_MASK = 0x1
OPAMP_POWERMODE_CSR_BIT_MASK = 0x100
OPAMP_TRIMMING_SELECT_MASK = 0x30000
OPAMP_TRIMMING_VALUE_MASK = 0x1F1F
# fun define __OPAMP_PTR_REG_OFFSET(__REG__, __REG_OFFSET__)                        \
# ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFSET__) << 2U))))
LL_OPAMP_MODE_FUNCTIONAL = 0x0
LL_OPAMP_MODE_CALIBRATION = 0x800
LL_OPAMP_MODE_STANDALONE = 0x0
LL_OPAMP_MODE_FOLLOWER = 0x60
LL_OPAMP_MODE_PGA = 0x40
LL_OPAMP_MODE_PGA_IO0 = 0x10040
LL_OPAMP_MODE_PGA_IO0_BIAS = 0x20040
LL_OPAMP_MODE_PGA_IO0_IO1_BIAS = 0x30040
LL_OPAMP_PGA_GAIN_2_OR_MINUS_1 = 0x0
LL_OPAMP_PGA_GAIN_4_OR_MINUS_3 = 0x4000
LL_OPAMP_PGA_GAIN_8_OR_MINUS_7 = 0x8000
LL_OPAMP_PGA_GAIN_16_OR_MINUS_15 = 0xC000
LL_OPAMP_INPUT_NONINVERT_IO0 = 0x0
LL_OPAMP_INPUT_NONINVERT_DAC = 0x4
# Skip LL_OPAMP_INPUT_NONINVERT_DAC2 : no need parse
LL_OPAMP_INPUT_INVERT_IO0 = 0x0
LL_OPAMP_INPUT_INVERT_IO1 = 0x20
LL_OPAMP_INPUT_INVERT_CONNECT_NO = 0x40
LL_OPAMP_POWERMODE_NORMAL = 0x0
LL_OPAMP_POWERMODE_HIGHSPEED = 0x101
LL_OPAMP_TRIMMING_FACTORY = 0x0
LL_OPAMP_TRIMMING_USER = 0x40000
LL_OPAMP_TRIMMING_NMOS_VREF_90PC_VDDA = 0x3001F
LL_OPAMP_TRIMMING_NMOS_VREF_50PC_VDDA = 0x2001F
LL_OPAMP_TRIMMING_PMOS_VREF_10PC_VDDA = 0x11F00
LL_OPAMP_TRIMMING_PMOS_VREF_3_3PC_VDDA = 0x1F00
LL_OPAMP_TRIMMING_NMOS = 0x3001F
LL_OPAMP_TRIMMING_PMOS = 0x11F00
LL_OPAMP_DELAY_STARTUP_US = 0x3
# fun define LL_OPAMP_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
# fun define LL_OPAMP_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_OPAMP_COMMON_INSTANCE(__OPAMPx__)                                 \
#  (OPAMP12_COMMON)
# fun define __LL_OPAMP_IS_ENABLED_ALL_COMMON_INSTANCE()                            \
#  (LL_OPAMP_IsEnabled(OPAMP1) |                                                \
#   LL_OPAMP_IsEnabled(OPAMP2)  )
# struct LL_OPAMP_InitTypeDef

class LL_OPAMP_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PowerMode',	ctypes.c_uint32),
		('FunctionalMode',	ctypes.c_uint32),
		('InputNonInverting',	ctypes.c_uint32),
		('InputInverting',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_rcc.h : 

# empty define STM32H7xx_LL_RCC_H
# fun define UNUSED(x) ((void)(x))
# Skip CDCCIP : no need parse
# Skip CDCCIP1 : no need parse
# Skip CDCCIP2 : no need parse
# Skip SRDCCIP : no need parse
D1CCIP = 0x0
D2CCIP1 = 0x4
D2CCIP2 = 0x8
D3CCIP = 0xC
LL_RCC_REG_SHIFT = 0x0
LL_RCC_POS_SHIFT = 0x8
LL_RCC_CONFIG_SHIFT = 0x10
LL_RCC_MASK_SHIFT = 0x18
# fun define LL_CLKSOURCE_SHIFT(__CLKSOURCE__)   (((__CLKSOURCE__) >> LL_RCC_POS_SHIFT   ) & 0x1FUL)
# fun define LL_CLKSOURCE_MASK(__CLKSOURCE__)   ((((__CLKSOURCE__) >> LL_RCC_MASK_SHIFT  ) & 0xFFUL) << LL_CLKSOURCE_SHIFT(__CLKSOURCE__))
# fun define LL_CLKSOURCE_CONFIG(__CLKSOURCE__) ((((__CLKSOURCE__) >> LL_RCC_CONFIG_SHIFT) & 0xFFUL) << LL_CLKSOURCE_SHIFT(__CLKSOURCE__))
# fun define LL_CLKSOURCE_REG(__CLKSOURCE__)     (((__CLKSOURCE__) >> LL_RCC_REG_SHIFT   ) & 0xFFUL)
# fun define LL_CLKSOURCE(__REG__, __MSK__, __POS__, __CLK__) ((uint32_t)((((__MSK__) >> (__POS__)) << LL_RCC_MASK_SHIFT) | \
#                                                                     (( __POS__              ) << LL_RCC_POS_SHIFT)  | \
#                                                                     (( __REG__              ) << LL_RCC_REG_SHIFT)  | \
#                                                                     (((__CLK__) >> (__POS__)) << LL_RCC_CONFIG_SHIFT)))
HSE_VALUE = 0x7A1200
HSE_VALUE = 0x7A1200
HSI_VALUE = 0x3D09000
CSI_VALUE = 0x3D0900
LSE_VALUE = 0x8000
LSI_VALUE = 0x7D00
EXTERNAL_CLOCK_VALUE = 0xBB8000
HSI48_VALUE = 0x2DC6C00
LL_RCC_HSI_DIV1 = 0x0
LL_RCC_HSI_DIV2 = 0x8
LL_RCC_HSI_DIV4 = 0x10
LL_RCC_HSI_DIV8 = 0x18
LL_RCC_LSEDRIVE_LOW = 0x0
LL_RCC_LSEDRIVE_MEDIUMLOW = 0x8
LL_RCC_LSEDRIVE_MEDIUMHIGH = 0x10
LL_RCC_LSEDRIVE_HIGH = 0x18
LL_RCC_SYS_CLKSOURCE_HSI = 0x0
LL_RCC_SYS_CLKSOURCE_CSI = 0x1
LL_RCC_SYS_CLKSOURCE_HSE = 0x2
LL_RCC_SYS_CLKSOURCE_PLL1 = 0x3
LL_RCC_SYS_CLKSOURCE_STATUS_HSI = 0x0
LL_RCC_SYS_CLKSOURCE_STATUS_CSI = 0x8
LL_RCC_SYS_CLKSOURCE_STATUS_HSE = 0x10
LL_RCC_SYS_CLKSOURCE_STATUS_PLL1 = 0x18
LL_RCC_SYSWAKEUP_CLKSOURCE_HSI = 0x0
LL_RCC_SYSWAKEUP_CLKSOURCE_CSI = 0x40
LL_RCC_KERWAKEUP_CLKSOURCE_HSI = 0x0
LL_RCC_KERWAKEUP_CLKSOURCE_CSI = 0x80
LL_RCC_SYSCLK_DIV_1 = 0x0
LL_RCC_SYSCLK_DIV_2 = 0x800
LL_RCC_SYSCLK_DIV_4 = 0x900
LL_RCC_SYSCLK_DIV_8 = 0xA00
LL_RCC_SYSCLK_DIV_16 = 0xB00
LL_RCC_SYSCLK_DIV_64 = 0xC00
LL_RCC_SYSCLK_DIV_128 = 0xD00
LL_RCC_SYSCLK_DIV_256 = 0xE00
LL_RCC_SYSCLK_DIV_512 = 0xF00
LL_RCC_SYSCLK_DIV_1 = 0x0
LL_RCC_SYSCLK_DIV_2 = 0x800
LL_RCC_SYSCLK_DIV_4 = 0x900
LL_RCC_SYSCLK_DIV_8 = 0xA00
LL_RCC_SYSCLK_DIV_16 = 0xB00
LL_RCC_SYSCLK_DIV_64 = 0xC00
LL_RCC_SYSCLK_DIV_128 = 0xD00
LL_RCC_SYSCLK_DIV_256 = 0xE00
LL_RCC_SYSCLK_DIV_512 = 0xF00
LL_RCC_AHB_DIV_1 = 0x0
LL_RCC_AHB_DIV_2 = 0x8
LL_RCC_AHB_DIV_4 = 0x9
LL_RCC_AHB_DIV_8 = 0xA
LL_RCC_AHB_DIV_16 = 0xB
LL_RCC_AHB_DIV_64 = 0xC
LL_RCC_AHB_DIV_128 = 0xD
LL_RCC_AHB_DIV_256 = 0xE
LL_RCC_AHB_DIV_512 = 0xF
LL_RCC_AHB_DIV_1 = 0x0
LL_RCC_AHB_DIV_2 = 0x8
LL_RCC_AHB_DIV_4 = 0x9
LL_RCC_AHB_DIV_8 = 0xA
LL_RCC_AHB_DIV_16 = 0xB
LL_RCC_AHB_DIV_64 = 0xC
LL_RCC_AHB_DIV_128 = 0xD
LL_RCC_AHB_DIV_256 = 0xE
LL_RCC_AHB_DIV_512 = 0xF
LL_RCC_APB1_DIV_1 = 0x0
LL_RCC_APB1_DIV_2 = 0x40
LL_RCC_APB1_DIV_4 = 0x50
LL_RCC_APB1_DIV_8 = 0x60
LL_RCC_APB1_DIV_16 = 0x70
LL_RCC_APB1_DIV_1 = 0x0
LL_RCC_APB1_DIV_2 = 0x40
LL_RCC_APB1_DIV_4 = 0x50
LL_RCC_APB1_DIV_8 = 0x60
LL_RCC_APB1_DIV_16 = 0x70
LL_RCC_APB2_DIV_1 = 0x0
LL_RCC_APB2_DIV_2 = 0x400
LL_RCC_APB2_DIV_4 = 0x500
LL_RCC_APB2_DIV_8 = 0x600
LL_RCC_APB2_DIV_16 = 0x700
LL_RCC_APB2_DIV_1 = 0x0
LL_RCC_APB2_DIV_2 = 0x400
LL_RCC_APB2_DIV_4 = 0x500
LL_RCC_APB2_DIV_8 = 0x600
LL_RCC_APB2_DIV_16 = 0x700
LL_RCC_APB3_DIV_1 = 0x0
LL_RCC_APB3_DIV_2 = 0x40
LL_RCC_APB3_DIV_4 = 0x50
LL_RCC_APB3_DIV_8 = 0x60
LL_RCC_APB3_DIV_16 = 0x70
LL_RCC_APB3_DIV_1 = 0x0
LL_RCC_APB3_DIV_2 = 0x40
LL_RCC_APB3_DIV_4 = 0x50
LL_RCC_APB3_DIV_8 = 0x60
LL_RCC_APB3_DIV_16 = 0x70
LL_RCC_APB4_DIV_1 = 0x0
LL_RCC_APB4_DIV_2 = 0x40
LL_RCC_APB4_DIV_4 = 0x50
LL_RCC_APB4_DIV_8 = 0x60
LL_RCC_APB4_DIV_16 = 0x70
LL_RCC_APB4_DIV_1 = 0x0
LL_RCC_APB4_DIV_2 = 0x40
LL_RCC_APB4_DIV_4 = 0x50
LL_RCC_APB4_DIV_8 = 0x60
LL_RCC_APB4_DIV_16 = 0x70
LL_RCC_MCO1SOURCE_HSI = 0x1C0
LL_RCC_MCO1SOURCE_LSE = 0x4001C0
LL_RCC_MCO1SOURCE_HSE = 0x8001C0
LL_RCC_MCO1SOURCE_PLL1QCLK = 0xC001C0
LL_RCC_MCO1SOURCE_HSI48 = 0x10001C0
LL_RCC_MCO2SOURCE_SYSCLK = 0xE000
LL_RCC_MCO2SOURCE_PLL2PCLK = 0x2000E000
LL_RCC_MCO2SOURCE_HSE = 0x4000E000
LL_RCC_MCO2SOURCE_PLL1PCLK = 0x6000E000
LL_RCC_MCO2SOURCE_CSI = 0x8000E000
LL_RCC_MCO2SOURCE_LSI = 0xA000E000
LL_RCC_MCO1_DIV_1 = 0x4003C
LL_RCC_MCO1_DIV_2 = 0x8003C
LL_RCC_MCO1_DIV_3 = 0xC003C
LL_RCC_MCO1_DIV_4 = 0x10003C
LL_RCC_MCO1_DIV_5 = 0x14003C
LL_RCC_MCO1_DIV_6 = 0x18003C
LL_RCC_MCO1_DIV_7 = 0x1C003C
LL_RCC_MCO1_DIV_8 = 0x20003C
LL_RCC_MCO1_DIV_9 = 0x24003C
LL_RCC_MCO1_DIV_10 = 0x28003C
LL_RCC_MCO1_DIV_11 = 0x2C003C
LL_RCC_MCO1_DIV_12 = 0x30003C
LL_RCC_MCO1_DIV_13 = 0x34003C
LL_RCC_MCO1_DIV_14 = 0x38003C
LL_RCC_MCO1_DIV_15 = 0x3C003C
LL_RCC_MCO2_DIV_1 = 0x2001E00
LL_RCC_MCO2_DIV_2 = 0x4001E00
LL_RCC_MCO2_DIV_3 = 0x6001E00
LL_RCC_MCO2_DIV_4 = 0x8001E00
LL_RCC_MCO2_DIV_5 = 0xA001E00
LL_RCC_MCO2_DIV_6 = 0xC001E00
LL_RCC_MCO2_DIV_7 = 0xE001E00
LL_RCC_MCO2_DIV_8 = 0x10001E00
LL_RCC_MCO2_DIV_9 = 0x12001E00
LL_RCC_MCO2_DIV_10 = 0x14001E00
LL_RCC_MCO2_DIV_11 = 0x16001E00
LL_RCC_MCO2_DIV_12 = 0x18001E00
LL_RCC_MCO2_DIV_13 = 0x1A001E00
LL_RCC_MCO2_DIV_14 = 0x1C001E00
LL_RCC_MCO2_DIV_15 = 0x1E001E00
LL_RCC_RTC_NOCLOCK = 0x0
LL_RCC_RTC_HSE_DIV_2 = 0x200
LL_RCC_RTC_HSE_DIV_3 = 0x300
LL_RCC_RTC_HSE_DIV_4 = 0x400
LL_RCC_RTC_HSE_DIV_5 = 0x500
LL_RCC_RTC_HSE_DIV_6 = 0x600
LL_RCC_RTC_HSE_DIV_7 = 0x700
LL_RCC_RTC_HSE_DIV_8 = 0x800
LL_RCC_RTC_HSE_DIV_9 = 0x900
LL_RCC_RTC_HSE_DIV_10 = 0xA00
LL_RCC_RTC_HSE_DIV_11 = 0xB00
LL_RCC_RTC_HSE_DIV_12 = 0xC00
LL_RCC_RTC_HSE_DIV_13 = 0xD00
LL_RCC_RTC_HSE_DIV_14 = 0xE00
LL_RCC_RTC_HSE_DIV_15 = 0xF00
LL_RCC_RTC_HSE_DIV_16 = 0x1000
LL_RCC_RTC_HSE_DIV_17 = 0x1100
LL_RCC_RTC_HSE_DIV_18 = 0x1200
LL_RCC_RTC_HSE_DIV_19 = 0x1300
LL_RCC_RTC_HSE_DIV_20 = 0x1400
LL_RCC_RTC_HSE_DIV_21 = 0x1500
LL_RCC_RTC_HSE_DIV_22 = 0x1600
LL_RCC_RTC_HSE_DIV_23 = 0x1700
LL_RCC_RTC_HSE_DIV_24 = 0x1800
LL_RCC_RTC_HSE_DIV_25 = 0x1900
LL_RCC_RTC_HSE_DIV_26 = 0x1A00
LL_RCC_RTC_HSE_DIV_27 = 0x1B00
LL_RCC_RTC_HSE_DIV_28 = 0x1C00
LL_RCC_RTC_HSE_DIV_29 = 0x1D00
LL_RCC_RTC_HSE_DIV_30 = 0x1E00
LL_RCC_RTC_HSE_DIV_31 = 0x1F00
LL_RCC_RTC_HSE_DIV_32 = 0x2000
LL_RCC_RTC_HSE_DIV_33 = 0x2100
LL_RCC_RTC_HSE_DIV_34 = 0x2200
LL_RCC_RTC_HSE_DIV_35 = 0x2300
LL_RCC_RTC_HSE_DIV_36 = 0x2400
LL_RCC_RTC_HSE_DIV_37 = 0x2500
LL_RCC_RTC_HSE_DIV_38 = 0x2600
LL_RCC_RTC_HSE_DIV_39 = 0x2700
LL_RCC_RTC_HSE_DIV_40 = 0x2800
LL_RCC_RTC_HSE_DIV_41 = 0x2900
LL_RCC_RTC_HSE_DIV_42 = 0x2A00
LL_RCC_RTC_HSE_DIV_43 = 0x2B00
LL_RCC_RTC_HSE_DIV_44 = 0x2C00
LL_RCC_RTC_HSE_DIV_45 = 0x2D00
LL_RCC_RTC_HSE_DIV_46 = 0x2E00
LL_RCC_RTC_HSE_DIV_47 = 0x2F00
LL_RCC_RTC_HSE_DIV_48 = 0x3000
LL_RCC_RTC_HSE_DIV_49 = 0x3100
LL_RCC_RTC_HSE_DIV_50 = 0x3200
LL_RCC_RTC_HSE_DIV_51 = 0x3300
LL_RCC_RTC_HSE_DIV_52 = 0x3400
LL_RCC_RTC_HSE_DIV_53 = 0x3500
LL_RCC_RTC_HSE_DIV_54 = 0x3600
LL_RCC_RTC_HSE_DIV_55 = 0x3700
LL_RCC_RTC_HSE_DIV_56 = 0x3800
LL_RCC_RTC_HSE_DIV_57 = 0x3900
LL_RCC_RTC_HSE_DIV_58 = 0x3A00
LL_RCC_RTC_HSE_DIV_59 = 0x3B00
LL_RCC_RTC_HSE_DIV_60 = 0x3C00
LL_RCC_RTC_HSE_DIV_61 = 0x3D00
LL_RCC_RTC_HSE_DIV_62 = 0x3E00
LL_RCC_RTC_HSE_DIV_63 = 0x3F00
LL_RCC_USART16_CLKSOURCE_PCLK2 = 0x7000308
LL_RCC_USART16_CLKSOURCE_PLL2Q = 0x7010308
LL_RCC_USART16_CLKSOURCE_PLL3Q = 0x7020308
LL_RCC_USART16_CLKSOURCE_HSI = 0x7030308
LL_RCC_USART16_CLKSOURCE_CSI = 0x7040308
LL_RCC_USART16_CLKSOURCE_LSE = 0x7050308
# Skip LL_RCC_USART16910_CLKSOURCE_PCLK2 : no need parse
# Skip LL_RCC_USART16910_CLKSOURCE_PLL2Q : no need parse
# Skip LL_RCC_USART16910_CLKSOURCE_PLL3Q : no need parse
# Skip LL_RCC_USART16910_CLKSOURCE_HSI : no need parse
# Skip LL_RCC_USART16910_CLKSOURCE_CSI : no need parse
# Skip LL_RCC_USART16910_CLKSOURCE_LSE : no need parse
LL_RCC_USART16_CLKSOURCE_PCLK2 = 0x7000308
LL_RCC_USART16_CLKSOURCE_PLL2Q = 0x7010308
LL_RCC_USART16_CLKSOURCE_PLL3Q = 0x7020308
LL_RCC_USART16_CLKSOURCE_HSI = 0x7030308
LL_RCC_USART16_CLKSOURCE_CSI = 0x7040308
LL_RCC_USART16_CLKSOURCE_LSE = 0x7050308
LL_RCC_USART234578_CLKSOURCE_PCLK1 = 0x7000008
LL_RCC_USART234578_CLKSOURCE_PLL2Q = 0x7010008
LL_RCC_USART234578_CLKSOURCE_PLL3Q = 0x7020008
LL_RCC_USART234578_CLKSOURCE_HSI = 0x7030008
LL_RCC_USART234578_CLKSOURCE_CSI = 0x7040008
LL_RCC_USART234578_CLKSOURCE_LSE = 0x7050008
LL_RCC_USART234578_CLKSOURCE_PCLK1 = 0x7000008
LL_RCC_USART234578_CLKSOURCE_PLL2Q = 0x7010008
LL_RCC_USART234578_CLKSOURCE_PLL3Q = 0x7020008
LL_RCC_USART234578_CLKSOURCE_HSI = 0x7030008
LL_RCC_USART234578_CLKSOURCE_CSI = 0x7040008
LL_RCC_USART234578_CLKSOURCE_LSE = 0x7050008
LL_RCC_LPUART1_CLKSOURCE_PCLK4 = 0x0
LL_RCC_LPUART1_CLKSOURCE_PLL2Q = 0x1
LL_RCC_LPUART1_CLKSOURCE_PLL3Q = 0x2
LL_RCC_LPUART1_CLKSOURCE_HSI = 0x3
LL_RCC_LPUART1_CLKSOURCE_CSI = 0x4
LL_RCC_LPUART1_CLKSOURCE_LSE = 0x5
LL_RCC_LPUART1_CLKSOURCE_PCLK4 = 0x0
LL_RCC_LPUART1_CLKSOURCE_PLL2Q = 0x1
LL_RCC_LPUART1_CLKSOURCE_PLL3Q = 0x2
LL_RCC_LPUART1_CLKSOURCE_HSI = 0x3
LL_RCC_LPUART1_CLKSOURCE_CSI = 0x4
LL_RCC_LPUART1_CLKSOURCE_LSE = 0x5
LL_RCC_I2C123_CLKSOURCE_PCLK1 = 0x3000C08
LL_RCC_I2C123_CLKSOURCE_PLL3R = 0x3010C08
LL_RCC_I2C123_CLKSOURCE_HSI = 0x3020C08
LL_RCC_I2C123_CLKSOURCE_CSI = 0x3030C08
LL_RCC_I2C123_CLKSOURCE_PCLK1 = 0x3000C08
LL_RCC_I2C123_CLKSOURCE_PLL3R = 0x3010C08
LL_RCC_I2C123_CLKSOURCE_HSI = 0x3020C08
LL_RCC_I2C123_CLKSOURCE_CSI = 0x3030C08
LL_RCC_I2C4_CLKSOURCE_PCLK4 = 0x300080C
LL_RCC_I2C4_CLKSOURCE_PLL3R = 0x301080C
LL_RCC_I2C4_CLKSOURCE_HSI = 0x302080C
LL_RCC_I2C4_CLKSOURCE_CSI = 0x303080C
LL_RCC_I2C4_CLKSOURCE_PCLK4 = 0x300080C
LL_RCC_I2C4_CLKSOURCE_PLL3R = 0x301080C
LL_RCC_I2C4_CLKSOURCE_HSI = 0x302080C
LL_RCC_I2C4_CLKSOURCE_CSI = 0x303080C
LL_RCC_LPTIM1_CLKSOURCE_PCLK1 = 0x7001C08
LL_RCC_LPTIM1_CLKSOURCE_PLL2P = 0x7011C08
LL_RCC_LPTIM1_CLKSOURCE_PLL3R = 0x7021C08
LL_RCC_LPTIM1_CLKSOURCE_LSE = 0x7031C08
LL_RCC_LPTIM1_CLKSOURCE_LSI = 0x7041C08
LL_RCC_LPTIM1_CLKSOURCE_CLKP = 0x7051C08
LL_RCC_LPTIM1_CLKSOURCE_PCLK1 = 0x7001C08
LL_RCC_LPTIM1_CLKSOURCE_PLL2P = 0x7011C08
LL_RCC_LPTIM1_CLKSOURCE_PLL3R = 0x7021C08
LL_RCC_LPTIM1_CLKSOURCE_LSE = 0x7031C08
LL_RCC_LPTIM1_CLKSOURCE_LSI = 0x7041C08
LL_RCC_LPTIM1_CLKSOURCE_CLKP = 0x7051C08
LL_RCC_LPTIM2_CLKSOURCE_PCLK4 = 0x7000A0C
LL_RCC_LPTIM2_CLKSOURCE_PLL2P = 0x7010A0C
LL_RCC_LPTIM2_CLKSOURCE_PLL3R = 0x7020A0C
LL_RCC_LPTIM2_CLKSOURCE_LSE = 0x7030A0C
LL_RCC_LPTIM2_CLKSOURCE_LSI = 0x7040A0C
LL_RCC_LPTIM2_CLKSOURCE_CLKP = 0x7050A0C
LL_RCC_LPTIM2_CLKSOURCE_PCLK4 = 0x7000A0C
LL_RCC_LPTIM2_CLKSOURCE_PLL2P = 0x7010A0C
LL_RCC_LPTIM2_CLKSOURCE_PLL3R = 0x7020A0C
LL_RCC_LPTIM2_CLKSOURCE_LSE = 0x7030A0C
LL_RCC_LPTIM2_CLKSOURCE_LSI = 0x7040A0C
LL_RCC_LPTIM2_CLKSOURCE_CLKP = 0x7050A0C
LL_RCC_LPTIM345_CLKSOURCE_PCLK4 = 0x7000D0C
LL_RCC_LPTIM345_CLKSOURCE_PLL2P = 0x7010D0C
LL_RCC_LPTIM345_CLKSOURCE_PLL3R = 0x7020D0C
LL_RCC_LPTIM345_CLKSOURCE_LSE = 0x7030D0C
LL_RCC_LPTIM345_CLKSOURCE_LSI = 0x7040D0C
LL_RCC_LPTIM345_CLKSOURCE_CLKP = 0x7050D0C
LL_RCC_LPTIM345_CLKSOURCE_PCLK4 = 0x7000D0C
LL_RCC_LPTIM345_CLKSOURCE_PLL2P = 0x7010D0C
LL_RCC_LPTIM345_CLKSOURCE_PLL3R = 0x7020D0C
LL_RCC_LPTIM345_CLKSOURCE_LSE = 0x7030D0C
LL_RCC_LPTIM345_CLKSOURCE_LSI = 0x7040D0C
LL_RCC_LPTIM345_CLKSOURCE_CLKP = 0x7050D0C
# Skip LL_RCC_LPTIM3_CLKSOURCE_PCLK4 : no need parse
# Skip LL_RCC_LPTIM3_CLKSOURCE_PLL2P : no need parse
# Skip LL_RCC_LPTIM3_CLKSOURCE_PLL3R : no need parse
# Skip LL_RCC_LPTIM3_CLKSOURCE_LSE : no need parse
# Skip LL_RCC_LPTIM3_CLKSOURCE_LSI : no need parse
# Skip LL_RCC_LPTIM3_CLKSOURCE_CLKP : no need parse
LL_RCC_SAI1_CLKSOURCE_PLL1Q = 0x7000004
LL_RCC_SAI1_CLKSOURCE_PLL2P = 0x7010004
LL_RCC_SAI1_CLKSOURCE_PLL3P = 0x7020004
LL_RCC_SAI1_CLKSOURCE_I2S_CKIN = 0x7030004
LL_RCC_SAI1_CLKSOURCE_CLKP = 0x7040004
LL_RCC_SAI1_CLKSOURCE_PLL1Q = 0x7000004
LL_RCC_SAI1_CLKSOURCE_PLL2P = 0x7010004
LL_RCC_SAI1_CLKSOURCE_PLL3P = 0x7020004
LL_RCC_SAI1_CLKSOURCE_I2S_CKIN = 0x7030004
LL_RCC_SAI1_CLKSOURCE_CLKP = 0x7040004
LL_RCC_SAI23_CLKSOURCE_PLL1Q = 0x7000604
LL_RCC_SAI23_CLKSOURCE_PLL2P = 0x7010604
LL_RCC_SAI23_CLKSOURCE_PLL3P = 0x7020604
LL_RCC_SAI23_CLKSOURCE_I2S_CKIN = 0x7030604
LL_RCC_SAI23_CLKSOURCE_CLKP = 0x7040604
# Skip LL_RCC_SAI2A_CLKSOURCE_PLL1Q : no need parse
# Skip LL_RCC_SAI2A_CLKSOURCE_PLL2P : no need parse
# Skip LL_RCC_SAI2A_CLKSOURCE_PLL3P : no need parse
# Skip LL_RCC_SAI2A_CLKSOURCE_I2S_CKIN : no need parse
# Skip LL_RCC_SAI2A_CLKSOURCE_CLKP : no need parse
# Skip LL_RCC_SAI2A_CLKSOURCE_SPDIF : no need parse
# Skip LL_RCC_SAI2B_CLKSOURCE_PLL1Q : no need parse
# Skip LL_RCC_SAI2B_CLKSOURCE_PLL2P : no need parse
# Skip LL_RCC_SAI2B_CLKSOURCE_PLL3P : no need parse
# Skip LL_RCC_SAI2B_CLKSOURCE_I2S_CKIN : no need parse
# Skip LL_RCC_SAI2B_CLKSOURCE_CLKP : no need parse
# Skip LL_RCC_SAI2B_CLKSOURCE_SPDIF : no need parse
LL_RCC_SAI4A_CLKSOURCE_PLL1Q = 0x700150C
LL_RCC_SAI4A_CLKSOURCE_PLL2P = 0x701150C
LL_RCC_SAI4A_CLKSOURCE_PLL3P = 0x702150C
LL_RCC_SAI4A_CLKSOURCE_I2S_CKIN = 0x703150C
LL_RCC_SAI4A_CLKSOURCE_CLKP = 0x704150C
LL_RCC_SAI4B_CLKSOURCE_PLL1Q = 0x700180C
LL_RCC_SAI4B_CLKSOURCE_PLL2P = 0x701180C
LL_RCC_SAI4B_CLKSOURCE_PLL3P = 0x702180C
LL_RCC_SAI4B_CLKSOURCE_I2S_CKIN = 0x703180C
LL_RCC_SAI4B_CLKSOURCE_CLKP = 0x704180C
LL_RCC_SDMMC_CLKSOURCE_PLL1Q = 0x0
LL_RCC_SDMMC_CLKSOURCE_PLL2R = 0x10000
LL_RCC_SDMMC_CLKSOURCE_PLL1Q = 0x0
LL_RCC_SDMMC_CLKSOURCE_PLL2R = 0x10000
LL_RCC_RNG_CLKSOURCE_HSI48 = 0x0
LL_RCC_RNG_CLKSOURCE_PLL1Q = 0x100
LL_RCC_RNG_CLKSOURCE_LSE = 0x200
LL_RCC_RNG_CLKSOURCE_LSI = 0x300
LL_RCC_RNG_CLKSOURCE_HSI48 = 0x0
LL_RCC_RNG_CLKSOURCE_PLL1Q = 0x100
LL_RCC_RNG_CLKSOURCE_LSE = 0x200
LL_RCC_RNG_CLKSOURCE_LSI = 0x300
LL_RCC_USB_CLKSOURCE_DISABLE = 0x0
LL_RCC_USB_CLKSOURCE_PLL1Q = 0x100000
LL_RCC_USB_CLKSOURCE_PLL3Q = 0x200000
LL_RCC_USB_CLKSOURCE_HSI48 = 0x300000
LL_RCC_USB_CLKSOURCE_DISABLE = 0x0
LL_RCC_USB_CLKSOURCE_PLL1Q = 0x100000
LL_RCC_USB_CLKSOURCE_PLL3Q = 0x200000
LL_RCC_USB_CLKSOURCE_HSI48 = 0x300000
LL_RCC_CEC_CLKSOURCE_LSE = 0x0
LL_RCC_CEC_CLKSOURCE_LSI = 0x400000
LL_RCC_CEC_CLKSOURCE_CSI_DIV122 = 0x800000
LL_RCC_CEC_CLKSOURCE_LSE = 0x0
LL_RCC_CEC_CLKSOURCE_LSI = 0x400000
LL_RCC_CEC_CLKSOURCE_CSI_DIV122 = 0x800000
# Skip LL_RCC_DSI_CLKSOURCE_PHY : no need parse
# Skip LL_RCC_DSI_CLKSOURCE_PLL2Q : no need parse
LL_RCC_DFSDM1_CLKSOURCE_PCLK2 = 0x0
LL_RCC_DFSDM1_CLKSOURCE_SYSCLK = 0x1000000
LL_RCC_DFSDM1_CLKSOURCE_PCLK2 = 0x0
LL_RCC_DFSDM1_CLKSOURCE_SYSCLK = 0x1000000
# Skip LL_RCC_DFSDM2_CLKSOURCE_PCLK4 : no need parse
# Skip LL_RCC_DFSDM2_CLKSOURCE_SYSCLK : no need parse
LL_RCC_FMC_CLKSOURCE_HCLK = 0x0
LL_RCC_FMC_CLKSOURCE_PLL1Q = 0x1
LL_RCC_FMC_CLKSOURCE_PLL2R = 0x2
LL_RCC_FMC_CLKSOURCE_CLKP = 0x3
LL_RCC_FMC_CLKSOURCE_HCLK = 0x0
LL_RCC_FMC_CLKSOURCE_PLL1Q = 0x1
LL_RCC_FMC_CLKSOURCE_PLL2R = 0x2
LL_RCC_FMC_CLKSOURCE_CLKP = 0x3
LL_RCC_QSPI_CLKSOURCE_HCLK = 0x0
LL_RCC_QSPI_CLKSOURCE_PLL1Q = 0x10
LL_RCC_QSPI_CLKSOURCE_PLL2R = 0x20
LL_RCC_QSPI_CLKSOURCE_CLKP = 0x30
# Skip LL_RCC_OSPI_CLKSOURCE_HCLK : no need parse
# Skip LL_RCC_OSPI_CLKSOURCE_PLL1Q : no need parse
# Skip LL_RCC_OSPI_CLKSOURCE_PLL2R : no need parse
# Skip LL_RCC_OSPI_CLKSOURCE_CLKP : no need parse
LL_RCC_CLKP_CLKSOURCE_HSI = 0x0
LL_RCC_CLKP_CLKSOURCE_CSI = 0x10000000
LL_RCC_CLKP_CLKSOURCE_HSE = 0x20000000
LL_RCC_CLKP_CLKSOURCE_HSI = 0x0
LL_RCC_CLKP_CLKSOURCE_CSI = 0x10000000
LL_RCC_CLKP_CLKSOURCE_HSE = 0x20000000
LL_RCC_SPI123_CLKSOURCE_PLL1Q = 0x7000C04
LL_RCC_SPI123_CLKSOURCE_PLL2P = 0x7010C04
LL_RCC_SPI123_CLKSOURCE_PLL3P = 0x7020C04
LL_RCC_SPI123_CLKSOURCE_I2S_CKIN = 0x7030C04
LL_RCC_SPI123_CLKSOURCE_CLKP = 0x7040C04
LL_RCC_SPI123_CLKSOURCE_PLL1Q = 0x7000C04
LL_RCC_SPI123_CLKSOURCE_PLL2P = 0x7010C04
LL_RCC_SPI123_CLKSOURCE_PLL3P = 0x7020C04
LL_RCC_SPI123_CLKSOURCE_I2S_CKIN = 0x7030C04
LL_RCC_SPI123_CLKSOURCE_CLKP = 0x7040C04
LL_RCC_SPI45_CLKSOURCE_PCLK2 = 0x7001004
LL_RCC_SPI45_CLKSOURCE_PLL2Q = 0x7011004
LL_RCC_SPI45_CLKSOURCE_PLL3Q = 0x7021004
LL_RCC_SPI45_CLKSOURCE_HSI = 0x7031004
LL_RCC_SPI45_CLKSOURCE_CSI = 0x7041004
LL_RCC_SPI45_CLKSOURCE_HSE = 0x7051004
LL_RCC_SPI45_CLKSOURCE_PCLK2 = 0x7001004
LL_RCC_SPI45_CLKSOURCE_PLL2Q = 0x7011004
LL_RCC_SPI45_CLKSOURCE_PLL3Q = 0x7021004
LL_RCC_SPI45_CLKSOURCE_HSI = 0x7031004
LL_RCC_SPI45_CLKSOURCE_CSI = 0x7041004
LL_RCC_SPI45_CLKSOURCE_HSE = 0x7051004
LL_RCC_SPI6_CLKSOURCE_PCLK4 = 0x7001C0C
LL_RCC_SPI6_CLKSOURCE_PLL2Q = 0x7011C0C
LL_RCC_SPI6_CLKSOURCE_PLL3Q = 0x7021C0C
LL_RCC_SPI6_CLKSOURCE_HSI = 0x7031C0C
LL_RCC_SPI6_CLKSOURCE_CSI = 0x7041C0C
LL_RCC_SPI6_CLKSOURCE_HSE = 0x7051C0C
LL_RCC_SPI6_CLKSOURCE_PCLK4 = 0x7001C0C
LL_RCC_SPI6_CLKSOURCE_PLL2Q = 0x7011C0C
LL_RCC_SPI6_CLKSOURCE_PLL3Q = 0x7021C0C
LL_RCC_SPI6_CLKSOURCE_HSI = 0x7031C0C
LL_RCC_SPI6_CLKSOURCE_CSI = 0x7041C0C
LL_RCC_SPI6_CLKSOURCE_HSE = 0x7051C0C
# Skip LL_RCC_SPI6_CLKSOURCE_I2S_CKIN : no need parse
LL_RCC_SPDIF_CLKSOURCE_PLL1Q = 0x0
LL_RCC_SPDIF_CLKSOURCE_PLL2R = 0x100000
LL_RCC_SPDIF_CLKSOURCE_PLL3R = 0x200000
LL_RCC_SPDIF_CLKSOURCE_HSI = 0x300000
LL_RCC_SPDIF_CLKSOURCE_PLL1Q = 0x0
LL_RCC_SPDIF_CLKSOURCE_PLL2R = 0x100000
LL_RCC_SPDIF_CLKSOURCE_PLL3R = 0x200000
LL_RCC_SPDIF_CLKSOURCE_HSI = 0x300000
LL_RCC_FDCAN_CLKSOURCE_HSE = 0x0
LL_RCC_FDCAN_CLKSOURCE_PLL1Q = 0x10000000
LL_RCC_FDCAN_CLKSOURCE_PLL2Q = 0x20000000
LL_RCC_FDCAN_CLKSOURCE_HSE = 0x0
LL_RCC_FDCAN_CLKSOURCE_PLL1Q = 0x10000000
LL_RCC_FDCAN_CLKSOURCE_PLL2Q = 0x20000000
LL_RCC_SWP_CLKSOURCE_PCLK1 = 0x0
LL_RCC_SWP_CLKSOURCE_HSI = 0x80000000
LL_RCC_SWP_CLKSOURCE_PCLK1 = 0x0
LL_RCC_SWP_CLKSOURCE_HSI = 0x80000000
LL_RCC_ADC_CLKSOURCE_PLL2P = 0x0
LL_RCC_ADC_CLKSOURCE_PLL3R = 0x10000
LL_RCC_ADC_CLKSOURCE_CLKP = 0x20000
LL_RCC_ADC_CLKSOURCE_PLL2P = 0x0
LL_RCC_ADC_CLKSOURCE_PLL3R = 0x10000
LL_RCC_ADC_CLKSOURCE_CLKP = 0x20000
LL_RCC_USART16_CLKSOURCE = 0x7000308
LL_RCC_USART16_CLKSOURCE = 0x7000308
# Skip LL_RCC_USART16910_CLKSOURCE : no need parse
LL_RCC_USART234578_CLKSOURCE = 0x7000008
LL_RCC_USART234578_CLKSOURCE = 0x7000008
LL_RCC_LPUART1_CLKSOURCE = 0x7
LL_RCC_LPUART1_CLKSOURCE = 0x7
LL_RCC_I2C123_CLKSOURCE = 0x3000C08
LL_RCC_I2C123_CLKSOURCE = 0x3000C08
LL_RCC_I2C4_CLKSOURCE = 0x300080C
LL_RCC_I2C4_CLKSOURCE = 0x300080C
LL_RCC_LPTIM1_CLKSOURCE = 0x7001C08
LL_RCC_LPTIM1_CLKSOURCE = 0x7001C08
LL_RCC_LPTIM2_CLKSOURCE = 0x7000A0C
LL_RCC_LPTIM2_CLKSOURCE = 0x7000A0C
LL_RCC_LPTIM345_CLKSOURCE = 0x7000D0C
LL_RCC_LPTIM345_CLKSOURCE = 0x7000D0C
# Skip LL_RCC_LPTIM3_CLKSOURCE : no need parse
LL_RCC_SAI1_CLKSOURCE = 0x7000004
LL_RCC_SAI1_CLKSOURCE = 0x7000004
LL_RCC_SAI23_CLKSOURCE = 0x7000604
# Skip LL_RCC_SAI2A_CLKSOURCE : no need parse
# Skip LL_RCC_SAI2B_CLKSOURCE : no need parse
LL_RCC_SAI4A_CLKSOURCE = 0x700150C
LL_RCC_SAI4B_CLKSOURCE = 0x700180C
LL_RCC_SDMMC_CLKSOURCE = 0x10000
LL_RCC_SDMMC_CLKSOURCE = 0x10000
LL_RCC_RNG_CLKSOURCE = 0x300
LL_RCC_RNG_CLKSOURCE = 0x300
LL_RCC_USB_CLKSOURCE = 0x300000
LL_RCC_USB_CLKSOURCE = 0x300000
LL_RCC_CEC_CLKSOURCE = 0xC00000
LL_RCC_CEC_CLKSOURCE = 0xC00000
# Skip LL_RCC_DSI_CLKSOURCE : no need parse
LL_RCC_DFSDM1_CLKSOURCE = 0x1000000
LL_RCC_DFSDM1_CLKSOURCE = 0x1000000
# Skip LL_RCC_DFSDM2_CLKSOURCE : no need parse
LL_RCC_FMC_CLKSOURCE = 0x3
LL_RCC_FMC_CLKSOURCE = 0x3
LL_RCC_QSPI_CLKSOURCE = 0x30
# Skip LL_RCC_OSPI_CLKSOURCE : no need parse
LL_RCC_CLKP_CLKSOURCE = 0x30000000
LL_RCC_CLKP_CLKSOURCE = 0x30000000
LL_RCC_SPI123_CLKSOURCE = 0x7000C04
LL_RCC_SPI123_CLKSOURCE = 0x7000C04
LL_RCC_SPI45_CLKSOURCE = 0x7001004
LL_RCC_SPI45_CLKSOURCE = 0x7001004
LL_RCC_SPI6_CLKSOURCE = 0x7001C0C
LL_RCC_SPI6_CLKSOURCE = 0x7001C0C
LL_RCC_SPDIF_CLKSOURCE = 0x300000
LL_RCC_SPDIF_CLKSOURCE = 0x300000
LL_RCC_FDCAN_CLKSOURCE = 0x30000000
LL_RCC_FDCAN_CLKSOURCE = 0x30000000
LL_RCC_SWP_CLKSOURCE = 0x80000000
LL_RCC_SWP_CLKSOURCE = 0x80000000
LL_RCC_ADC_CLKSOURCE = 0x30000
LL_RCC_ADC_CLKSOURCE = 0x30000
LL_RCC_RTC_CLKSOURCE_NONE = 0x0
LL_RCC_RTC_CLKSOURCE_LSE = 0x100
LL_RCC_RTC_CLKSOURCE_LSI = 0x200
LL_RCC_RTC_CLKSOURCE_HSE = 0x300
LL_RCC_TIM_PRESCALER_TWICE = 0x0
LL_RCC_TIM_PRESCALER_FOUR_TIMES = 0x8000
LL_RCC_HRTIM_CLKSOURCE_TIM = 0x0
LL_RCC_HRTIM_CLKSOURCE_CPU = 0x4000
LL_RCC_PLLSOURCE_HSI = 0x0
LL_RCC_PLLSOURCE_CSI = 0x1
LL_RCC_PLLSOURCE_HSE = 0x2
LL_RCC_PLLSOURCE_NONE = 0x3
LL_RCC_PLLINPUTRANGE_1_2 = 0x0
LL_RCC_PLLINPUTRANGE_2_4 = 0x1
LL_RCC_PLLINPUTRANGE_4_8 = 0x2
LL_RCC_PLLINPUTRANGE_8_16 = 0x3
LL_RCC_PLLVCORANGE_WIDE = 0x0
LL_RCC_PLLVCORANGE_MEDIUM = 0x1
# fun define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
# fun define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
# fun define LL_RCC_CALC_SYSCLK_FREQ(__SYSINPUTCLKFREQ__, __SYSPRESCALER__) ((__SYSINPUTCLKFREQ__) >> ((LL_RCC_PrescTable[((__SYSPRESCALER__) & RCC_D1CFGR_D1CPRE) >>  RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_SYSCLK_FREQ(__SYSINPUTCLKFREQ__, __SYSPRESCALER__) ((__SYSINPUTCLKFREQ__) >> ((LL_RCC_PrescTable[((__SYSPRESCALER__) & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __HPRESCALER__) ((__SYSCLKFREQ__) >> ((LL_RCC_PrescTable[((__HPRESCALER__) & RCC_D1CFGR_HPRE) >>  RCC_D1CFGR_HPRE_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __HPRESCALER__) ((__SYSCLKFREQ__) >> ((LL_RCC_PrescTable[((__HPRESCALER__) & RCC_CDCFGR1_HPRE) >>  RCC_CDCFGR1_HPRE_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB1PRESCALER__) & RCC_D2CFGR_D2PPRE1) >>  RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB1PRESCALER__) & RCC_CDCFGR2_CDPPRE1) >>  RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB2PRESCALER__) & RCC_D2CFGR_D2PPRE2) >>  RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB2PRESCALER__) & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK3_FREQ(__HCLKFREQ__, __APB3PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB3PRESCALER__) & RCC_D1CFGR_D1PPRE) >>  RCC_D1CFGR_D1PPRE_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK3_FREQ(__HCLKFREQ__, __APB3PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB3PRESCALER__) & RCC_CDCFGR1_CDPPRE) >> RCC_CDCFGR1_CDPPRE_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK4_FREQ(__HCLKFREQ__, __APB4PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB4PRESCALER__) & RCC_D3CFGR_D3PPRE) >>  RCC_D3CFGR_D3PPRE_Pos]) & 0x1FU))
# fun define LL_RCC_CALC_PCLK4_FREQ(__HCLKFREQ__, __APB4PRESCALER__) ((__HCLKFREQ__) >> ((LL_RCC_PrescTable[((__APB4PRESCALER__) & RCC_SRDCFGR_SRDPPRE) >>  RCC_SRDCFGR_SRDPPRE_Pos]) & 0x1FU))
LL_RCC_PERIPH_FREQUENCY_NO = 0x0
LL_RCC_PERIPH_FREQUENCY_NA = 0xFFFFFFFF
# Skip LL_RCC_D1CK_IsReady : no need parse
# Skip LL_RCC_D2CK_IsReady : no need parse
# Skip LL_RCC_PrescTable : no need parse
# struct LL_RCC_ClocksTypeDef

class LL_RCC_ClocksTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SYSCLK_Frequency',	ctypes.c_uint32),
		('CPUCLK_Frequency',	ctypes.c_uint32),
		('HCLK_Frequency',	ctypes.c_uint32),
		('PCLK1_Frequency',	ctypes.c_uint32),
		('PCLK2_Frequency',	ctypes.c_uint32),
		('PCLK3_Frequency',	ctypes.c_uint32),
		('PCLK4_Frequency',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_PLL_ClocksTypeDef

class LL_PLL_ClocksTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PLL_P_Frequency',	ctypes.c_uint32),
		('PLL_Q_Frequency',	ctypes.c_uint32),
		('PLL_R_Frequency',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_rng.h : 

# empty define STM32H7xx_LL_RNG_H
LL_RNG_CED_ENABLE = 0x0
LL_RNG_CED_DISABLE = 0x20
# Skip LL_RNG_CLKDIV_BY_1 : no need parse
# Skip LL_RNG_CLKDIV_BY_2 : no need parse
# Skip LL_RNG_CLKDIV_BY_4 : no need parse
# Skip LL_RNG_CLKDIV_BY_8 : no need parse
# Skip LL_RNG_CLKDIV_BY_16 : no need parse
# Skip LL_RNG_CLKDIV_BY_32 : no need parse
# Skip LL_RNG_CLKDIV_BY_64 : no need parse
# Skip LL_RNG_CLKDIV_BY_128 : no need parse
# Skip LL_RNG_CLKDIV_BY_256 : no need parse
# Skip LL_RNG_CLKDIV_BY_512 : no need parse
# Skip LL_RNG_CLKDIV_BY_1024 : no need parse
# Skip LL_RNG_CLKDIV_BY_2048 : no need parse
# Skip LL_RNG_CLKDIV_BY_4096 : no need parse
# Skip LL_RNG_CLKDIV_BY_8192 : no need parse
# Skip LL_RNG_CLKDIV_BY_16384 : no need parse
# Skip LL_RNG_CLKDIV_BY_32768 : no need parse
# Skip LL_RNG_NIST_COMPLIANT : no need parse
# Skip LL_RNG_CUSTOM_NIST : no need parse
LL_RNG_SR_DRDY = 0x1
LL_RNG_SR_CECS = 0x2
LL_RNG_SR_SECS = 0x4
LL_RNG_SR_CEIS = 0x20
LL_RNG_SR_SEIS = 0x40
LL_RNG_CR_IE = 0x8
# fun define LL_RNG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_RNG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# struct LL_RNG_InitTypeDef

class LL_RNG_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ClockErrorDetection',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_rtc.h : 

# empty define STM32H7xx_LL_RTC_H
RTC_LL_INIT_MASK = 0xFFFFFFFF
RTC_LL_RSF_MASK = 0xFFFFFF5F
RTC_WRITE_PROTECTION_DISABLE = 0xFF
RTC_WRITE_PROTECTION_ENABLE_1 = 0xCA
RTC_WRITE_PROTECTION_ENABLE_2 = 0x53
RTC_OFFSET_WEEKDAY = 0x18
RTC_OFFSET_DAY = 0x10
RTC_OFFSET_MONTH = 0x8
RTC_OFFSET_HOUR = 0x10
RTC_OFFSET_MINUTE = 0x8
LL_RTC_FORMAT_BIN = 0x0
LL_RTC_FORMAT_BCD = 0x1
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE = 0x0
LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY = 0x40000000
LL_RTC_ALMB_DATEWEEKDAYSEL_DATE = 0x0
LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY = 0x40000000
# Skip LL_RTC_SCR_ITSF : no need parse
# Skip LL_RTC_SCR_TSOVF : no need parse
# Skip LL_RTC_SCR_TSF : no need parse
# Skip LL_RTC_SCR_WUTF : no need parse
# Skip LL_RTC_SCR_ALRBF : no need parse
# Skip LL_RTC_SCR_ALRAF : no need parse
# Skip LL_RTC_ICSR_RECALPF : no need parse
# Skip LL_RTC_ICSR_INITF : no need parse
# Skip LL_RTC_ICSR_RSF : no need parse
# Skip LL_RTC_ICSR_INITS : no need parse
# Skip LL_RTC_ICSR_SHPF : no need parse
# Skip LL_RTC_ICSR_WUTWF : no need parse
LL_RTC_ISR_ITSF = 0x20000
LL_RTC_ISR_RECALPF = 0x10000
LL_RTC_ISR_TAMP3F = 0x8000
LL_RTC_ISR_TAMP2F = 0x4000
LL_RTC_ISR_TAMP1F = 0x2000
LL_RTC_ISR_TSOVF = 0x1000
LL_RTC_ISR_TSF = 0x800
LL_RTC_ISR_WUTF = 0x400
LL_RTC_ISR_ALRBF = 0x200
LL_RTC_ISR_ALRAF = 0x100
LL_RTC_ISR_INITF = 0x40
LL_RTC_ISR_RSF = 0x20
LL_RTC_ISR_INITS = 0x10
LL_RTC_ISR_SHPF = 0x8
LL_RTC_ISR_WUTWF = 0x4
LL_RTC_ISR_ALRBWF = 0x2
LL_RTC_ISR_ALRAWF = 0x1
LL_RTC_CR_TSIE = 0x8000
LL_RTC_CR_WUTIE = 0x4000
LL_RTC_CR_ALRBIE = 0x2000
LL_RTC_CR_ALRAIE = 0x1000
LL_RTC_TAMPCR_TAMP3IE = 0x400000
LL_RTC_TAMPCR_TAMP2IE = 0x80000
LL_RTC_TAMPCR_TAMP1IE = 0x10000
LL_RTC_TAMPCR_TAMPIE = 0x4
LL_RTC_WEEKDAY_MONDAY = 0x1
LL_RTC_WEEKDAY_TUESDAY = 0x2
LL_RTC_WEEKDAY_WEDNESDAY = 0x3
LL_RTC_WEEKDAY_THURSDAY = 0x4
LL_RTC_WEEKDAY_FRIDAY = 0x5
LL_RTC_WEEKDAY_SATURDAY = 0x6
LL_RTC_WEEKDAY_SUNDAY = 0x7
LL_RTC_MONTH_JANUARY = 0x1
LL_RTC_MONTH_FEBRUARY = 0x2
LL_RTC_MONTH_MARCH = 0x3
LL_RTC_MONTH_APRIL = 0x4
LL_RTC_MONTH_MAY = 0x5
LL_RTC_MONTH_JUNE = 0x6
LL_RTC_MONTH_JULY = 0x7
LL_RTC_MONTH_AUGUST = 0x8
LL_RTC_MONTH_SEPTEMBER = 0x9
LL_RTC_MONTH_OCTOBER = 0x10
LL_RTC_MONTH_NOVEMBER = 0x11
LL_RTC_MONTH_DECEMBER = 0x12
LL_RTC_HOURFORMAT_24HOUR = 0x0
LL_RTC_HOURFORMAT_AMPM = 0x40
LL_RTC_ALARMOUT_DISABLE = 0x0
LL_RTC_ALARMOUT_ALMA = 0x200000
LL_RTC_ALARMOUT_ALMB = 0x400000
LL_RTC_ALARMOUT_WAKEUP = 0x600000
LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN = 0x0
LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL = 0x1
LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN = 0x0
LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL = 0x1
LL_RTC_OUTPUTPOLARITY_PIN_HIGH = 0x0
LL_RTC_OUTPUTPOLARITY_PIN_LOW = 0x100000
LL_RTC_TIME_FORMAT_AM_OR_24 = 0x0
LL_RTC_TIME_FORMAT_PM = 0x400000
LL_RTC_SHIFT_SECOND_DELAY = 0x0
LL_RTC_SHIFT_SECOND_ADVANCE = 0x80000000
LL_RTC_ALMA_MASK_NONE = 0x0
LL_RTC_ALMA_MASK_DATEWEEKDAY = 0x80000000
LL_RTC_ALMA_MASK_HOURS = 0x800000
LL_RTC_ALMA_MASK_MINUTES = 0x8000
LL_RTC_ALMA_MASK_SECONDS = 0x80
LL_RTC_ALMA_MASK_ALL = 0x80808080
LL_RTC_ALMA_TIME_FORMAT_AM = 0x0
LL_RTC_ALMA_TIME_FORMAT_PM = 0x400000
LL_RTC_ALMB_MASK_NONE = 0x0
LL_RTC_ALMB_MASK_DATEWEEKDAY = 0x80000000
LL_RTC_ALMB_MASK_HOURS = 0x800000
LL_RTC_ALMB_MASK_MINUTES = 0x8000
LL_RTC_ALMB_MASK_SECONDS = 0x80
LL_RTC_ALMB_MASK_ALL = 0x80808080
LL_RTC_ALMB_TIME_FORMAT_AM = 0x0
LL_RTC_ALMB_TIME_FORMAT_PM = 0x400000
LL_RTC_TIMESTAMP_EDGE_RISING = 0x0
LL_RTC_TIMESTAMP_EDGE_FALLING = 0x8
LL_RTC_TS_TIME_FORMAT_AM = 0x0
LL_RTC_TS_TIME_FORMAT_PM = 0x400000
LL_RTC_TAMPER_1 = 0x1
LL_RTC_TAMPER_2 = 0x8
LL_RTC_TAMPER_3 = 0x20
LL_RTC_TAMPER_MASK_TAMPER1 = 0x40000
LL_RTC_TAMPER_MASK_TAMPER2 = 0x200000
LL_RTC_TAMPER_MASK_TAMPER3 = 0x1000000
LL_RTC_TAMPER_NOERASE_TAMPER1 = 0x20000
LL_RTC_TAMPER_NOERASE_TAMPER2 = 0x100000
LL_RTC_TAMPER_NOERASE_TAMPER3 = 0x800000
LL_RTC_TAMPER_DURATION_1RTCCLK = 0x0
LL_RTC_TAMPER_DURATION_2RTCCLK = 0x2000
LL_RTC_TAMPER_DURATION_4RTCCLK = 0x4000
LL_RTC_TAMPER_DURATION_8RTCCLK = 0x6000
LL_RTC_TAMPER_FILTER_DISABLE = 0x0
LL_RTC_TAMPER_FILTER_2SAMPLE = 0x800
LL_RTC_TAMPER_FILTER_4SAMPLE = 0x1000
LL_RTC_TAMPER_FILTER_8SAMPLE = 0x1800
LL_RTC_TAMPER_SAMPLFREQDIV_32768 = 0x0
LL_RTC_TAMPER_SAMPLFREQDIV_16384 = 0x100
LL_RTC_TAMPER_SAMPLFREQDIV_8192 = 0x200
LL_RTC_TAMPER_SAMPLFREQDIV_4096 = 0x300
LL_RTC_TAMPER_SAMPLFREQDIV_2048 = 0x400
LL_RTC_TAMPER_SAMPLFREQDIV_1024 = 0x500
LL_RTC_TAMPER_SAMPLFREQDIV_512 = 0x600
LL_RTC_TAMPER_SAMPLFREQDIV_256 = 0x700
LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 = 0x2
LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 = 0x10
LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 = 0x40
LL_RTC_TAMPER_1 = 0x1
LL_RTC_TAMPER_2 = 0x8
LL_RTC_TAMPER_3 = 0x20
LL_RTC_TAMPER_MASK_TAMPER1 = 0x40000
LL_RTC_TAMPER_MASK_TAMPER2 = 0x200000
LL_RTC_TAMPER_MASK_TAMPER3 = 0x1000000
LL_RTC_TAMPER_NOERASE_TAMPER1 = 0x20000
LL_RTC_TAMPER_NOERASE_TAMPER2 = 0x100000
LL_RTC_TAMPER_NOERASE_TAMPER3 = 0x800000
LL_RTC_TAMPER_DURATION_1RTCCLK = 0x0
LL_RTC_TAMPER_DURATION_2RTCCLK = 0x2000
LL_RTC_TAMPER_DURATION_4RTCCLK = 0x4000
LL_RTC_TAMPER_DURATION_8RTCCLK = 0x6000
LL_RTC_TAMPER_FILTER_DISABLE = 0x0
LL_RTC_TAMPER_FILTER_2SAMPLE = 0x800
LL_RTC_TAMPER_FILTER_4SAMPLE = 0x1000
LL_RTC_TAMPER_FILTER_8SAMPLE = 0x1800
LL_RTC_TAMPER_SAMPLFREQDIV_32768 = 0x0
LL_RTC_TAMPER_SAMPLFREQDIV_16384 = 0x100
LL_RTC_TAMPER_SAMPLFREQDIV_8192 = 0x200
LL_RTC_TAMPER_SAMPLFREQDIV_4096 = 0x300
LL_RTC_TAMPER_SAMPLFREQDIV_2048 = 0x400
LL_RTC_TAMPER_SAMPLFREQDIV_1024 = 0x500
LL_RTC_TAMPER_SAMPLFREQDIV_512 = 0x600
LL_RTC_TAMPER_SAMPLFREQDIV_256 = 0x700
LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 = 0x2
LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 = 0x10
LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 = 0x40
# Skip LL_RTC_TAMPER_ATAMP_TAMP1AM : no need parse
# Skip LL_RTC_TAMPER_ATAMP_TAMP2AM : no need parse
# Skip LL_RTC_TAMPER_ATAMP_TAMP3AM : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK_2 : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK_4 : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK_8 : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK_16 : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK_32 : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK_64 : no need parse
# Skip LL_RTC_TAMPER_ATAMP_ASYNCPRES_RTCCLK_128 : no need parse
# Skip LL_RTC_TAMPER_ATAMP1IN_ATAMP1OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP1IN_ATAMP2OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP1IN_ATAMP3OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP2IN_ATAMP1OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP2IN_ATAMP2OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP2IN_ATAMP3OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP3IN_ATAMP1OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP3IN_ATAMP2OUT : no need parse
# Skip LL_RTC_TAMPER_ATAMP3IN_ATAMP3OUT : no need parse
LL_RTC_WAKEUPCLOCK_DIV_16 = 0x0
LL_RTC_WAKEUPCLOCK_DIV_8 = 0x1
LL_RTC_WAKEUPCLOCK_DIV_4 = 0x2
LL_RTC_WAKEUPCLOCK_DIV_2 = 0x3
LL_RTC_WAKEUPCLOCK_CKSPRE = 0x4
LL_RTC_WAKEUPCLOCK_CKSPRE_WUT = 0x6
LL_RTC_BKP_DR0 = 0x0
LL_RTC_BKP_DR1 = 0x1
LL_RTC_BKP_DR2 = 0x2
LL_RTC_BKP_DR3 = 0x3
LL_RTC_BKP_DR4 = 0x4
LL_RTC_BKP_DR5 = 0x5
LL_RTC_BKP_DR6 = 0x6
LL_RTC_BKP_DR7 = 0x7
LL_RTC_BKP_DR8 = 0x8
LL_RTC_BKP_DR9 = 0x9
LL_RTC_BKP_DR10 = 0xA
LL_RTC_BKP_DR11 = 0xB
LL_RTC_BKP_DR12 = 0xC
LL_RTC_BKP_DR13 = 0xD
LL_RTC_BKP_DR14 = 0xE
LL_RTC_BKP_DR15 = 0xF
LL_RTC_BKP_DR16 = 0x10
LL_RTC_BKP_DR17 = 0x11
LL_RTC_BKP_DR18 = 0x12
LL_RTC_BKP_DR19 = 0x13
LL_RTC_BKP_DR20 = 0x14
LL_RTC_BKP_DR21 = 0x15
LL_RTC_BKP_DR22 = 0x16
LL_RTC_BKP_DR23 = 0x17
LL_RTC_BKP_DR24 = 0x18
LL_RTC_BKP_DR25 = 0x19
LL_RTC_BKP_DR26 = 0x1A
LL_RTC_BKP_DR27 = 0x1B
LL_RTC_BKP_DR28 = 0x1C
LL_RTC_BKP_DR29 = 0x1D
LL_RTC_BKP_DR30 = 0x1E
LL_RTC_BKP_DR31 = 0x1F
LL_RTC_CALIB_OUTPUT_NONE = 0x0
LL_RTC_CALIB_OUTPUT_1HZ = 0x880000
LL_RTC_CALIB_OUTPUT_512HZ = 0x800000
LL_RTC_CALIB_INSERTPULSE_NONE = 0x0
LL_RTC_CALIB_INSERTPULSE_SET = 0x8000
LL_RTC_CALIB_PERIOD_32SEC = 0x0
LL_RTC_CALIB_PERIOD_16SEC = 0x2000
LL_RTC_CALIB_PERIOD_8SEC = 0x4000
# fun define LL_RTC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, __VALUE__)
# fun define LL_RTC_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
# fun define __LL_RTC_CONVERT_BIN2BCD(__VALUE__) (uint8_t)((((__VALUE__) / 10U) << 4U) | ((__VALUE__) % 10U))
# fun define __LL_RTC_CONVERT_BCD2BIN(__VALUE__) ((uint8_t)((((uint8_t)((__VALUE__) & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U) + ((__VALUE__) & (uint8_t)0x0F)))
# fun define __LL_RTC_GET_WEEKDAY(__RTC_DATE__) (((__RTC_DATE__) >> RTC_OFFSET_WEEKDAY) & 0x000000FFU)
# fun define __LL_RTC_GET_YEAR(__RTC_DATE__) ((__RTC_DATE__) & 0x000000FFU)
# fun define __LL_RTC_GET_MONTH(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_MONTH) & 0x000000FFU)
# fun define __LL_RTC_GET_DAY(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_DAY) & 0x000000FFU)
# fun define __LL_RTC_GET_HOUR(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_HOUR) & 0x000000FFU)
# fun define __LL_RTC_GET_MINUTE(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_MINUTE) & 0x000000FFU)
# fun define __LL_RTC_GET_SECOND(__RTC_TIME__) ((__RTC_TIME__) & 0x000000FFU)
# struct LL_RTC_InitTypeDef

class LL_RTC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('HourFormat',	ctypes.c_uint32),
		('AsynchPrescaler',	ctypes.c_uint32),
		('SynchPrescaler',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_RTC_TimeTypeDef

class LL_RTC_TimeTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TimeFormat',	ctypes.c_uint32),
		('Hours',	ctypes.c_uint8),
		('Minutes',	ctypes.c_uint8),
		('Seconds',	ctypes.c_uint8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_RTC_DateTypeDef

class LL_RTC_DateTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('WeekDay',	ctypes.c_uint8),
		('Month',	ctypes.c_uint8),
		('Day',	ctypes.c_uint8),
		('Year',	ctypes.c_uint8),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_RTC_AlarmTypeDef
# struct LL_RTC_AlarmTypeDef : field is class : AlarmTime
# ----------------------------------------

# file stm32h7xx_ll_sdmmc.h : 

# empty define STM32H7xx_LL_SDMMC_H
# Skip SDMMC_ERROR_NONE : no need parse
# Skip SDMMC_ERROR_CMD_CRC_FAIL : no need parse
# Skip SDMMC_ERROR_DATA_CRC_FAIL : no need parse
# Skip SDMMC_ERROR_CMD_RSP_TIMEOUT : no need parse
# Skip SDMMC_ERROR_DATA_TIMEOUT : no need parse
# Skip SDMMC_ERROR_TX_UNDERRUN : no need parse
# Skip SDMMC_ERROR_RX_OVERRUN : no need parse
# Skip SDMMC_ERROR_ADDR_MISALIGNED : no need parse
# Skip SDMMC_ERROR_BLOCK_LEN_ERR : no need parse
# Skip SDMMC_ERROR_ERASE_SEQ_ERR : no need parse
# Skip SDMMC_ERROR_BAD_ERASE_PARAM : no need parse
# Skip SDMMC_ERROR_WRITE_PROT_VIOLATION : no need parse
# Skip SDMMC_ERROR_LOCK_UNLOCK_FAILED : no need parse
# Skip SDMMC_ERROR_COM_CRC_FAILED : no need parse
# Skip SDMMC_ERROR_ILLEGAL_CMD : no need parse
# Skip SDMMC_ERROR_CARD_ECC_FAILED : no need parse
# Skip SDMMC_ERROR_CC_ERR : no need parse
# Skip SDMMC_ERROR_GENERAL_UNKNOWN_ERR : no need parse
# Skip SDMMC_ERROR_STREAM_READ_UNDERRUN : no need parse
# Skip SDMMC_ERROR_STREAM_WRITE_OVERRUN : no need parse
# Skip SDMMC_ERROR_CID_CSD_OVERWRITE : no need parse
# Skip SDMMC_ERROR_WP_ERASE_SKIP : no need parse
# Skip SDMMC_ERROR_CARD_ECC_DISABLED : no need parse
# Skip SDMMC_ERROR_ERASE_RESET : no need parse
# Skip SDMMC_ERROR_AKE_SEQ_ERR : no need parse
# Skip SDMMC_ERROR_INVALID_VOLTRANGE : no need parse
# Skip SDMMC_ERROR_ADDR_OUT_OF_RANGE : no need parse
# Skip SDMMC_ERROR_REQUEST_NOT_APPLICABLE : no need parse
# Skip SDMMC_ERROR_INVALID_PARAMETER : no need parse
# Skip SDMMC_ERROR_UNSUPPORTED_FEATURE : no need parse
# Skip SDMMC_ERROR_BUSY : no need parse
# Skip SDMMC_ERROR_DMA : no need parse
# Skip SDMMC_ERROR_TIMEOUT : no need parse
# Skip SDMMC_CMD_GO_IDLE_STATE : no need parse
# Skip SDMMC_CMD_SEND_OP_COND : no need parse
# Skip SDMMC_CMD_ALL_SEND_CID : no need parse
# Skip SDMMC_CMD_SET_REL_ADDR : no need parse
# Skip SDMMC_CMD_SET_DSR : no need parse
# Skip SDMMC_CMD_SDMMC_SEN_OP_COND : no need parse
# Skip SDMMC_CMD_HS_SWITCH : no need parse
# Skip SDMMC_CMD_SEL_DESEL_CARD : no need parse
# Skip SDMMC_CMD_HS_SEND_EXT_CSD : no need parse
# Skip SDMMC_CMD_SEND_CSD : no need parse
# Skip SDMMC_CMD_SEND_CID : no need parse
# Skip SDMMC_CMD_VOLTAGE_SWITCH : no need parse
# Skip SDMMC_CMD_STOP_TRANSMISSION : no need parse
# Skip SDMMC_CMD_SEND_STATUS : no need parse
# Skip SDMMC_CMD_HS_BUSTEST_READ : no need parse
# Skip SDMMC_CMD_GO_INACTIVE_STATE : no need parse
# Skip SDMMC_CMD_SET_BLOCKLEN : no need parse
# Skip SDMMC_CMD_READ_SINGLE_BLOCK : no need parse
# Skip SDMMC_CMD_READ_MULT_BLOCK : no need parse
# Skip SDMMC_CMD_HS_BUSTEST_WRITE : no need parse
# Skip SDMMC_CMD_WRITE_DAT_UNTIL_STOP : no need parse
# Skip SDMMC_CMD_SET_BLOCK_COUNT : no need parse
# Skip SDMMC_CMD_WRITE_SINGLE_BLOCK : no need parse
# Skip SDMMC_CMD_WRITE_MULT_BLOCK : no need parse
# Skip SDMMC_CMD_PROG_CID : no need parse
# Skip SDMMC_CMD_PROG_CSD : no need parse
# Skip SDMMC_CMD_SET_WRITE_PROT : no need parse
# Skip SDMMC_CMD_CLR_WRITE_PROT : no need parse
# Skip SDMMC_CMD_SEND_WRITE_PROT : no need parse
# Skip SDMMC_CMD_SD_ERASE_GRP_START : no need parse
# Skip SDMMC_CMD_SD_ERASE_GRP_END : no need parse
# Skip SDMMC_CMD_ERASE_GRP_START : no need parse
# Skip SDMMC_CMD_ERASE_GRP_END : no need parse
# Skip SDMMC_CMD_ERASE : no need parse
# Skip SDMMC_CMD_FAST_IO : no need parse
# Skip SDMMC_CMD_GO_IRQ_STATE : no need parse
# Skip SDMMC_CMD_LOCK_UNLOCK : no need parse
# Skip SDMMC_CMD_APP_CMD : no need parse
# Skip SDMMC_CMD_GEN_CMD : no need parse
# Skip SDMMC_CMD_NO_CMD : no need parse
# Skip SDMMC_CMD_APP_SD_SET_BUSWIDTH : no need parse
# Skip SDMMC_CMD_SD_APP_STATUS : no need parse
# Skip SDMMC_CMD_SD_APP_SEND_NUM_WRITE_BLOCKS : no need parse
# Skip SDMMC_CMD_SD_APP_OP_COND : no need parse
# Skip SDMMC_CMD_SD_APP_SET_CLR_CARD_DETECT : no need parse
# Skip SDMMC_CMD_SD_APP_SEND_SCR : no need parse
# Skip SDMMC_CMD_SDMMC_RW_DIRECT : no need parse
# Skip SDMMC_CMD_SDMMC_RW_EXTENDED : no need parse
# Skip SDMMC_CMD_SD_APP_GET_MKB : no need parse
# Skip SDMMC_CMD_SD_APP_GET_MID : no need parse
# Skip SDMMC_CMD_SD_APP_SET_CER_RN1 : no need parse
# Skip SDMMC_CMD_SD_APP_GET_CER_RN2 : no need parse
# Skip SDMMC_CMD_SD_APP_SET_CER_RES2 : no need parse
# Skip SDMMC_CMD_SD_APP_GET_CER_RES1 : no need parse
# Skip SDMMC_CMD_SD_APP_SECURE_READ_MULTIPLE_BLOCK : no need parse
# Skip SDMMC_CMD_SD_APP_SECURE_WRITE_MULTIPLE_BLOCK : no need parse
# Skip SDMMC_CMD_SD_APP_SECURE_ERASE : no need parse
# Skip SDMMC_CMD_SD_APP_CHANGE_SECURE_AREA : no need parse
# Skip SDMMC_CMD_SD_APP_SECURE_WRITE_MKB : no need parse
# Skip SDMMC_OCR_ADDR_OUT_OF_RANGE : no need parse
# Skip SDMMC_OCR_ADDR_MISALIGNED : no need parse
# Skip SDMMC_OCR_BLOCK_LEN_ERR : no need parse
# Skip SDMMC_OCR_ERASE_SEQ_ERR : no need parse
# Skip SDMMC_OCR_BAD_ERASE_PARAM : no need parse
# Skip SDMMC_OCR_WRITE_PROT_VIOLATION : no need parse
# Skip SDMMC_OCR_LOCK_UNLOCK_FAILED : no need parse
# Skip SDMMC_OCR_COM_CRC_FAILED : no need parse
# Skip SDMMC_OCR_ILLEGAL_CMD : no need parse
# Skip SDMMC_OCR_CARD_ECC_FAILED : no need parse
# Skip SDMMC_OCR_CC_ERROR : no need parse
# Skip SDMMC_OCR_GENERAL_UNKNOWN_ERROR : no need parse
# Skip SDMMC_OCR_STREAM_READ_UNDERRUN : no need parse
# Skip SDMMC_OCR_STREAM_WRITE_OVERRUN : no need parse
# Skip SDMMC_OCR_CID_CSD_OVERWRITE : no need parse
# Skip SDMMC_OCR_WP_ERASE_SKIP : no need parse
# Skip SDMMC_OCR_CARD_ECC_DISABLED : no need parse
# Skip SDMMC_OCR_ERASE_RESET : no need parse
# Skip SDMMC_OCR_AKE_SEQ_ERROR : no need parse
# Skip SDMMC_OCR_ERRORBITS : no need parse
# Skip SDMMC_R6_GENERAL_UNKNOWN_ERROR : no need parse
# Skip SDMMC_R6_ILLEGAL_CMD : no need parse
# Skip SDMMC_R6_COM_CRC_FAILED : no need parse
# Skip SDMMC_VOLTAGE_WINDOW_SD : no need parse
# Skip SDMMC_HIGH_CAPACITY : no need parse
# Skip SDMMC_STD_CAPACITY : no need parse
# Skip SDMMC_CHECK_PATTERN : no need parse
# Skip SD_SWITCH_1_8V_CAPACITY : no need parse
# Skip SDMMC_DDR50_SWITCH_PATTERN : no need parse
# Skip SDMMC_SDR104_SWITCH_PATTERN : no need parse
# Skip SDMMC_SDR50_SWITCH_PATTERN : no need parse
# Skip SDMMC_SDR25_SWITCH_PATTERN : no need parse
# Skip SDMMC_MAX_VOLT_TRIAL : no need parse
# Skip SDMMC_MAX_TRIAL : no need parse
# Skip SDMMC_ALLZERO : no need parse
# Skip SDMMC_WIDE_BUS_SUPPORT : no need parse
# Skip SDMMC_SINGLE_BUS_SUPPORT : no need parse
# Skip SDMMC_CARD_LOCKED : no need parse
# Skip SDMMC_DATATIMEOUT : no need parse
# Skip SDMMC_0TO7BITS : no need parse
# Skip SDMMC_8TO15BITS : no need parse
# Skip SDMMC_16TO23BITS : no need parse
# Skip SDMMC_24TO31BITS : no need parse
# Skip SDMMC_MAX_DATA_LENGTH : no need parse
# Skip SDMMC_HALFFIFO : no need parse
# Skip SDMMC_HALFFIFOBYTES : no need parse
# Skip SDMMC_CCCC_ERASE : no need parse
# Skip SDMMC_CMDTIMEOUT : no need parse
# Skip SDMMC_MAXERASETIMEOUT : no need parse
# Skip SDMMC_STOPTRANSFERTIMEOUT : no need parse
# Skip SDMMC_CLOCK_EDGE_RISING : no need parse
# Skip SDMMC_CLOCK_EDGE_FALLING : no need parse
# fun define IS_SDMMC_CLOCK_EDGE(EDGE) (((EDGE) == SDMMC_CLOCK_EDGE_RISING) || \
#                                   ((EDGE) == SDMMC_CLOCK_EDGE_FALLING))
# Skip SDMMC_CLOCK_POWER_SAVE_DISABLE : no need parse
# Skip SDMMC_CLOCK_POWER_SAVE_ENABLE : no need parse
# fun define IS_SDMMC_CLOCK_POWER_SAVE(SAVE) (((SAVE) == SDMMC_CLOCK_POWER_SAVE_DISABLE) || \
#                                         ((SAVE) == SDMMC_CLOCK_POWER_SAVE_ENABLE))
# Skip SDMMC_BUS_WIDE_1B : no need parse
# Skip SDMMC_BUS_WIDE_4B : no need parse
# Skip SDMMC_BUS_WIDE_8B : no need parse
# fun define IS_SDMMC_BUS_WIDE(WIDE) (((WIDE) == SDMMC_BUS_WIDE_1B) || \
#                                 ((WIDE) == SDMMC_BUS_WIDE_4B) || \
#                                 ((WIDE) == SDMMC_BUS_WIDE_8B))
# Skip SDMMC_SPEED_MODE_AUTO : no need parse
# Skip SDMMC_SPEED_MODE_DEFAULT : no need parse
# Skip SDMMC_SPEED_MODE_HIGH : no need parse
# Skip SDMMC_SPEED_MODE_ULTRA : no need parse
# Skip SDMMC_SPEED_MODE_DDR : no need parse
# fun define IS_SDMMC_SPEED_MODE(MODE) (((MODE) == SDMMC_SPEED_MODE_AUTO) || \
#                                ((MODE) == SDMMC_SPEED_MODE_DEFAULT) || \
#                                ((MODE) == SDMMC_SPEED_MODE_HIGH) || \
#                                ((MODE) == SDMMC_SPEED_MODE_ULTRA) || \
#                                ((MODE) == SDMMC_SPEED_MODE_DDR))
# Skip SDMMC_HARDWARE_FLOW_CONTROL_DISABLE : no need parse
# Skip SDMMC_HARDWARE_FLOW_CONTROL_ENABLE : no need parse
# fun define IS_SDMMC_HARDWARE_FLOW_CONTROL(CONTROL) (((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_DISABLE) || \
#                                                 ((CONTROL) == SDMMC_HARDWARE_FLOW_CONTROL_ENABLE))
# fun define IS_SDMMC_CLKDIV(DIV)   ((DIV) < 0x400U)
# Skip SDMMC_TRANSCEIVER_UNKNOWN : no need parse
# Skip SDMMC_TRANSCEIVER_NOT_PRESENT : no need parse
# Skip SDMMC_TRANSCEIVER_PRESENT : no need parse
# fun define IS_SDMMC_CMD_INDEX(INDEX)            ((INDEX) < 0x40U)
# Skip SDMMC_RESPONSE_NO : no need parse
# Skip SDMMC_RESPONSE_SHORT : no need parse
# Skip SDMMC_RESPONSE_LONG : no need parse
# fun define IS_SDMMC_RESPONSE(RESPONSE) (((RESPONSE) == SDMMC_RESPONSE_NO)    || \
#                                     ((RESPONSE) == SDMMC_RESPONSE_SHORT) || \
#                                     ((RESPONSE) == SDMMC_RESPONSE_LONG))
# Skip SDMMC_WAIT_NO : no need parse
# Skip SDMMC_WAIT_IT : no need parse
# Skip SDMMC_WAIT_PEND : no need parse
# fun define IS_SDMMC_WAIT(WAIT) (((WAIT) == SDMMC_WAIT_NO) || \
#                             ((WAIT) == SDMMC_WAIT_IT) || \
#                             ((WAIT) == SDMMC_WAIT_PEND))
# Skip SDMMC_CPSM_DISABLE : no need parse
# Skip SDMMC_CPSM_ENABLE : no need parse
# fun define IS_SDMMC_CPSM(CPSM) (((CPSM) == SDMMC_CPSM_DISABLE) || \
#                             ((CPSM) == SDMMC_CPSM_ENABLE))
# Skip SDMMC_RESP1 : no need parse
# Skip SDMMC_RESP2 : no need parse
# Skip SDMMC_RESP3 : no need parse
# Skip SDMMC_RESP4 : no need parse
# fun define IS_SDMMC_RESP(RESP) (((RESP) == SDMMC_RESP1) || \
#                             ((RESP) == SDMMC_RESP2) || \
#                             ((RESP) == SDMMC_RESP3) || \
#                             ((RESP) == SDMMC_RESP4))
# Skip SDMMC_DISABLE_IDMA : no need parse
# Skip SDMMC_ENABLE_IDMA_SINGLE_BUFF : no need parse
# Skip SDMMC_ENABLE_IDMA_DOUBLE_BUFF0 : no need parse
# Skip SDMMC_ENABLE_IDMA_DOUBLE_BUFF1 : no need parse
# fun define IS_SDMMC_DATA_LENGTH(LENGTH) ((LENGTH) <= 0x01FFFFFFU)
# Skip SDMMC_DATABLOCK_SIZE_1B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_2B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_4B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_8B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_16B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_32B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_64B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_128B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_256B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_512B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_1024B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_2048B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_4096B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_8192B : no need parse
# Skip SDMMC_DATABLOCK_SIZE_16384B : no need parse
# fun define IS_SDMMC_BLOCK_SIZE(SIZE) (((SIZE) == SDMMC_DATABLOCK_SIZE_1B)    || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_2B)    || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_4B)    || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_8B)    || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_16B)   || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_32B)   || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_64B)   || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_128B)  || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_256B)  || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_512B)  || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_1024B) || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_2048B) || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_4096B) || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_8192B) || \
#                                   ((SIZE) == SDMMC_DATABLOCK_SIZE_16384B))
# Skip SDMMC_TRANSFER_DIR_TO_CARD : no need parse
# Skip SDMMC_TRANSFER_DIR_TO_SDMMC : no need parse
# fun define IS_SDMMC_TRANSFER_DIR(DIR) (((DIR) == SDMMC_TRANSFER_DIR_TO_CARD) || \
#                                    ((DIR) == SDMMC_TRANSFER_DIR_TO_SDMMC))
# Skip SDMMC_TRANSFER_MODE_BLOCK : no need parse
# Skip SDMMC_TRANSFER_MODE_STREAM : no need parse
# fun define IS_SDMMC_TRANSFER_MODE(MODE) (((MODE) == SDMMC_TRANSFER_MODE_BLOCK) || \
#                                      ((MODE) == SDMMC_TRANSFER_MODE_STREAM))
# Skip SDMMC_DPSM_DISABLE : no need parse
# Skip SDMMC_DPSM_ENABLE : no need parse
# fun define IS_SDMMC_DPSM(DPSM) (((DPSM) == SDMMC_DPSM_DISABLE) ||\
#                             ((DPSM) == SDMMC_DPSM_ENABLE))
# Skip SDMMC_READ_WAIT_MODE_DATA2 : no need parse
# Skip SDMMC_READ_WAIT_MODE_CLK : no need parse
# fun define IS_SDMMC_READWAIT_MODE(MODE) (((MODE) == SDMMC_READ_WAIT_MODE_CLK) || \
#                                      ((MODE) == SDMMC_READ_WAIT_MODE_DATA2))
# Skip SDMMC_IT_CCRCFAIL : no need parse
# Skip SDMMC_IT_DCRCFAIL : no need parse
# Skip SDMMC_IT_CTIMEOUT : no need parse
# Skip SDMMC_IT_DTIMEOUT : no need parse
# Skip SDMMC_IT_TXUNDERR : no need parse
# Skip SDMMC_IT_RXOVERR : no need parse
# Skip SDMMC_IT_CMDREND : no need parse
# Skip SDMMC_IT_CMDSENT : no need parse
# Skip SDMMC_IT_DATAEND : no need parse
# Skip SDMMC_IT_DHOLD : no need parse
# Skip SDMMC_IT_DBCKEND : no need parse
# Skip SDMMC_IT_DABORT : no need parse
# Skip SDMMC_IT_TXFIFOHE : no need parse
# Skip SDMMC_IT_RXFIFOHF : no need parse
# Skip SDMMC_IT_RXFIFOF : no need parse
# Skip SDMMC_IT_TXFIFOE : no need parse
# Skip SDMMC_IT_BUSYD0END : no need parse
# Skip SDMMC_IT_SDIOIT : no need parse
# Skip SDMMC_IT_ACKFAIL : no need parse
# Skip SDMMC_IT_ACKTIMEOUT : no need parse
# Skip SDMMC_IT_VSWEND : no need parse
# Skip SDMMC_IT_CKSTOP : no need parse
# Skip SDMMC_IT_IDMABTC : no need parse
# Skip SDMMC_FLAG_CCRCFAIL : no need parse
# Skip SDMMC_FLAG_DCRCFAIL : no need parse
# Skip SDMMC_FLAG_CTIMEOUT : no need parse
# Skip SDMMC_FLAG_DTIMEOUT : no need parse
# Skip SDMMC_FLAG_TXUNDERR : no need parse
# Skip SDMMC_FLAG_RXOVERR : no need parse
# Skip SDMMC_FLAG_CMDREND : no need parse
# Skip SDMMC_FLAG_CMDSENT : no need parse
# Skip SDMMC_FLAG_DATAEND : no need parse
# Skip SDMMC_FLAG_DHOLD : no need parse
# Skip SDMMC_FLAG_DBCKEND : no need parse
# Skip SDMMC_FLAG_DABORT : no need parse
# Skip SDMMC_FLAG_DPSMACT : no need parse
# Skip SDMMC_FLAG_CMDACT : no need parse
# Skip SDMMC_FLAG_TXFIFOHE : no need parse
# Skip SDMMC_FLAG_RXFIFOHF : no need parse
# Skip SDMMC_FLAG_TXFIFOF : no need parse
# Skip SDMMC_FLAG_RXFIFOF : no need parse
# Skip SDMMC_FLAG_TXFIFOE : no need parse
# Skip SDMMC_FLAG_RXFIFOE : no need parse
# Skip SDMMC_FLAG_BUSYD0 : no need parse
# Skip SDMMC_FLAG_BUSYD0END : no need parse
# Skip SDMMC_FLAG_SDIOIT : no need parse
# Skip SDMMC_FLAG_ACKFAIL : no need parse
# Skip SDMMC_FLAG_ACKTIMEOUT : no need parse
# Skip SDMMC_FLAG_VSWEND : no need parse
# Skip SDMMC_FLAG_CKSTOP : no need parse
# Skip SDMMC_FLAG_IDMATE : no need parse
# Skip SDMMC_FLAG_IDMABTC : no need parse
# Skip SDMMC_STATIC_FLAGS : no need parse
# Skip SDMMC_STATIC_CMD_FLAGS : no need parse
# Skip SDMMC_STATIC_DATA_FLAGS : no need parse
# Skip CLKCR_CLEAR_MASK : no need parse
# Skip DCTRL_CLEAR_MASK : no need parse
# Skip CMD_CLEAR_MASK : no need parse
# Skip SDMMC_INIT_CLK_DIV : no need parse
# Skip SDMMC_NSpeed_CLK_DIV : no need parse
# Skip SDMMC_HSpeed_CLK_DIV : no need parse
# fun define __SDMMC_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)->MASK |= (__INTERRUPT__))
# fun define __SDMMC_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)->MASK &= ~(__INTERRUPT__))
# fun define __SDMMC_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)->STA &(__FLAG__)) != 0U)
# fun define __SDMMC_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)->ICR = (__FLAG__))
# fun define __SDMMC_GET_IT(__INSTANCE__, __INTERRUPT__)  (((__INSTANCE__)->STA &(__INTERRUPT__)) == (__INTERRUPT__))
# fun define __SDMMC_CLEAR_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)->ICR = (__INTERRUPT__))
# fun define __SDMMC_START_READWAIT_ENABLE(__INSTANCE__)  ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTART)
# fun define __SDMMC_START_READWAIT_DISABLE(__INSTANCE__)  ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTART)
# fun define __SDMMC_STOP_READWAIT_ENABLE(__INSTANCE__)  ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_RWSTOP)
# fun define __SDMMC_STOP_READWAIT_DISABLE(__INSTANCE__)  ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_RWSTOP)
# fun define __SDMMC_OPERATION_ENABLE(__INSTANCE__)  ((__INSTANCE__)->DCTRL |= SDMMC_DCTRL_SDIOEN)
# fun define __SDMMC_OPERATION_DISABLE(__INSTANCE__)  ((__INSTANCE__)->DCTRL &= ~SDMMC_DCTRL_SDIOEN)
# fun define __SDMMC_SUSPEND_CMD_ENABLE(__INSTANCE__)  ((__INSTANCE__)->CMD |= SDMMC_CMD_CMDSUSPEND)
# fun define __SDMMC_SUSPEND_CMD_DISABLE(__INSTANCE__)  ((__INSTANCE__)->CMD &= ~SDMMC_CMD_CMDSUSPEND)
# fun define __SDMMC_CMDTRANS_ENABLE(__INSTANCE__)  ((__INSTANCE__)->CMD |= SDMMC_CMD_CMDTRANS)
# fun define __SDMMC_CMDTRANS_DISABLE(__INSTANCE__)  ((__INSTANCE__)->CMD &= ~SDMMC_CMD_CMDTRANS)
# fun define __SDMMC_CMDSTOP_ENABLE(__INSTANCE__)  ((__INSTANCE__)->CMD |= SDMMC_CMD_CMDSTOP)
# fun define __SDMMC_CMDSTOP_DISABLE(__INSTANCE__)  ((__INSTANCE__)->CMD &= ~SDMMC_CMD_CMDSTOP)
# struct SDMMC_InitTypeDef

class SDMMC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct SDMMC_CmdInitTypeDef

class SDMMC_CmdInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# struct SDMMC_DataInitTypeDef

class SDMMC_DataInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_spi.h : 

# empty define STM32H7xx_LL_SPI_H
LL_SPI_SR_RXP = 0x1
LL_SPI_SR_TXP = 0x2
LL_SPI_SR_DXP = 0x4
LL_SPI_SR_EOT = 0x8
LL_SPI_SR_TXTF = 0x10
LL_SPI_SR_UDR = 0x20
LL_SPI_SR_CRCE = 0x80
LL_SPI_SR_MODF = 0x200
LL_SPI_SR_OVR = 0x40
LL_SPI_SR_TIFRE = 0x100
LL_SPI_SR_TSERF = 0x400
LL_SPI_SR_SUSP = 0x800
LL_SPI_SR_TXC = 0x1000
LL_SPI_SR_RXWNE = 0x8000
LL_SPI_IER_RXPIE = 0x1
LL_SPI_IER_TXPIE = 0x2
LL_SPI_IER_DXPIE = 0x4
LL_SPI_IER_EOTIE = 0x8
LL_SPI_IER_TXTFIE = 0x10
LL_SPI_IER_UDRIE = 0x20
LL_SPI_IER_OVRIE = 0x40
LL_SPI_IER_CRCEIE = 0x80
LL_SPI_IER_TIFREIE = 0x100
LL_SPI_IER_MODFIE = 0x200
LL_SPI_IER_TSERFIE = 0x400
LL_SPI_MODE_MASTER = 0x400000
LL_SPI_MODE_SLAVE = 0x0
LL_SPI_SS_LEVEL_HIGH = 0x1000
LL_SPI_SS_LEVEL_LOW = 0x0
LL_SPI_SS_IDLENESS_00CYCLE = 0x0
LL_SPI_SS_IDLENESS_01CYCLE = 0x1
LL_SPI_SS_IDLENESS_02CYCLE = 0x2
LL_SPI_SS_IDLENESS_03CYCLE = 0x3
LL_SPI_SS_IDLENESS_04CYCLE = 0x4
LL_SPI_SS_IDLENESS_05CYCLE = 0x5
LL_SPI_SS_IDLENESS_06CYCLE = 0x6
LL_SPI_SS_IDLENESS_07CYCLE = 0x7
LL_SPI_SS_IDLENESS_08CYCLE = 0x8
LL_SPI_SS_IDLENESS_09CYCLE = 0x9
LL_SPI_SS_IDLENESS_10CYCLE = 0xA
LL_SPI_SS_IDLENESS_11CYCLE = 0xB
LL_SPI_SS_IDLENESS_12CYCLE = 0xC
LL_SPI_SS_IDLENESS_13CYCLE = 0xD
LL_SPI_SS_IDLENESS_14CYCLE = 0xE
LL_SPI_SS_IDLENESS_15CYCLE = 0xF
LL_SPI_ID_IDLENESS_00CYCLE = 0x0
LL_SPI_ID_IDLENESS_01CYCLE = 0x10
LL_SPI_ID_IDLENESS_02CYCLE = 0x20
LL_SPI_ID_IDLENESS_03CYCLE = 0x30
LL_SPI_ID_IDLENESS_04CYCLE = 0x40
LL_SPI_ID_IDLENESS_05CYCLE = 0x50
LL_SPI_ID_IDLENESS_06CYCLE = 0x60
LL_SPI_ID_IDLENESS_07CYCLE = 0x70
LL_SPI_ID_IDLENESS_08CYCLE = 0x80
LL_SPI_ID_IDLENESS_09CYCLE = 0x90
LL_SPI_ID_IDLENESS_10CYCLE = 0xA0
LL_SPI_ID_IDLENESS_11CYCLE = 0xB0
LL_SPI_ID_IDLENESS_12CYCLE = 0xC0
LL_SPI_ID_IDLENESS_13CYCLE = 0xD0
LL_SPI_ID_IDLENESS_14CYCLE = 0xE0
LL_SPI_ID_IDLENESS_15CYCLE = 0xF0
LL_SPI_TXCRCINIT_ALL_ZERO_PATTERN = 0x0
LL_SPI_TXCRCINIT_ALL_ONES_PATTERN = 0x8000
LL_SPI_RXCRCINIT_ALL_ZERO_PATTERN = 0x0
LL_SPI_RXCRCINIT_ALL_ONES_PATTERN = 0x4000
LL_SPI_UDR_CONFIG_REGISTER_PATTERN = 0x0
LL_SPI_UDR_CONFIG_LAST_RECEIVED = 0x200
LL_SPI_UDR_CONFIG_LAST_TRANSMITTED = 0x400
LL_SPI_UDR_DETECT_BEGIN_DATA_FRAME = 0x0
LL_SPI_UDR_DETECT_END_DATA_FRAME = 0x800
LL_SPI_UDR_DETECT_BEGIN_ACTIVE_NSS = 0x1000
LL_SPI_PROTOCOL_MOTOROLA = 0x0
LL_SPI_PROTOCOL_TI = 0x80000
LL_SPI_PHASE_1EDGE = 0x0
LL_SPI_PHASE_2EDGE = 0x1000000
LL_SPI_POLARITY_LOW = 0x0
LL_SPI_POLARITY_HIGH = 0x2000000
LL_SPI_NSS_POLARITY_LOW = 0x0
LL_SPI_NSS_POLARITY_HIGH = 0x10000000
LL_SPI_BAUDRATEPRESCALER_DIV2 = 0x0
LL_SPI_BAUDRATEPRESCALER_DIV4 = 0x10000000
LL_SPI_BAUDRATEPRESCALER_DIV8 = 0x20000000
LL_SPI_BAUDRATEPRESCALER_DIV16 = 0x30000000
LL_SPI_BAUDRATEPRESCALER_DIV32 = 0x40000000
LL_SPI_BAUDRATEPRESCALER_DIV64 = 0x50000000
LL_SPI_BAUDRATEPRESCALER_DIV128 = 0x60000000
LL_SPI_BAUDRATEPRESCALER_DIV256 = 0x70000000
LL_SPI_LSB_FIRST = 0x800000
LL_SPI_MSB_FIRST = 0x0
LL_SPI_FULL_DUPLEX = 0x0
LL_SPI_SIMPLEX_TX = 0x20000
LL_SPI_SIMPLEX_RX = 0x40000
LL_SPI_HALF_DUPLEX_RX = 0x60000
LL_SPI_HALF_DUPLEX_TX = 0x60800
LL_SPI_DATAWIDTH_4BIT = 0x3
LL_SPI_DATAWIDTH_5BIT = 0x4
LL_SPI_DATAWIDTH_6BIT = 0x5
LL_SPI_DATAWIDTH_7BIT = 0x6
LL_SPI_DATAWIDTH_8BIT = 0x7
LL_SPI_DATAWIDTH_9BIT = 0x8
LL_SPI_DATAWIDTH_10BIT = 0x9
LL_SPI_DATAWIDTH_11BIT = 0xA
LL_SPI_DATAWIDTH_12BIT = 0xB
LL_SPI_DATAWIDTH_13BIT = 0xC
LL_SPI_DATAWIDTH_14BIT = 0xD
LL_SPI_DATAWIDTH_15BIT = 0xE
LL_SPI_DATAWIDTH_16BIT = 0xF
LL_SPI_DATAWIDTH_17BIT = 0x10
LL_SPI_DATAWIDTH_18BIT = 0x11
LL_SPI_DATAWIDTH_19BIT = 0x12
LL_SPI_DATAWIDTH_20BIT = 0x13
LL_SPI_DATAWIDTH_21BIT = 0x14
LL_SPI_DATAWIDTH_22BIT = 0x15
LL_SPI_DATAWIDTH_23BIT = 0x16
LL_SPI_DATAWIDTH_24BIT = 0x17
LL_SPI_DATAWIDTH_25BIT = 0x18
LL_SPI_DATAWIDTH_26BIT = 0x19
LL_SPI_DATAWIDTH_27BIT = 0x1A
LL_SPI_DATAWIDTH_28BIT = 0x1B
LL_SPI_DATAWIDTH_29BIT = 0x1C
LL_SPI_DATAWIDTH_30BIT = 0x1D
LL_SPI_DATAWIDTH_31BIT = 0x1E
LL_SPI_DATAWIDTH_32BIT = 0x1F
LL_SPI_FIFO_TH_01DATA = 0x0
LL_SPI_FIFO_TH_02DATA = 0x20
LL_SPI_FIFO_TH_03DATA = 0x40
LL_SPI_FIFO_TH_04DATA = 0x60
LL_SPI_FIFO_TH_05DATA = 0x80
LL_SPI_FIFO_TH_06DATA = 0xA0
LL_SPI_FIFO_TH_07DATA = 0xC0
LL_SPI_FIFO_TH_08DATA = 0xE0
LL_SPI_FIFO_TH_09DATA = 0x100
LL_SPI_FIFO_TH_10DATA = 0x120
LL_SPI_FIFO_TH_11DATA = 0x140
LL_SPI_FIFO_TH_12DATA = 0x160
LL_SPI_FIFO_TH_13DATA = 0x180
LL_SPI_FIFO_TH_14DATA = 0x1A0
LL_SPI_FIFO_TH_15DATA = 0x1C0
LL_SPI_FIFO_TH_16DATA = 0x1E0
LL_SPI_CRCCALCULATION_DISABLE = 0x0
LL_SPI_CRCCALCULATION_ENABLE = 0x400000
LL_SPI_CRC_4BIT = 0x30000
LL_SPI_CRC_5BIT = 0x40000
LL_SPI_CRC_6BIT = 0x50000
LL_SPI_CRC_7BIT = 0x60000
LL_SPI_CRC_8BIT = 0x70000
LL_SPI_CRC_9BIT = 0x80000
LL_SPI_CRC_10BIT = 0x90000
LL_SPI_CRC_11BIT = 0xA0000
LL_SPI_CRC_12BIT = 0xB0000
LL_SPI_CRC_13BIT = 0xC0000
LL_SPI_CRC_14BIT = 0xD0000
LL_SPI_CRC_15BIT = 0xE0000
LL_SPI_CRC_16BIT = 0xF0000
LL_SPI_CRC_17BIT = 0x100000
LL_SPI_CRC_18BIT = 0x110000
LL_SPI_CRC_19BIT = 0x120000
LL_SPI_CRC_20BIT = 0x130000
LL_SPI_CRC_21BIT = 0x140000
LL_SPI_CRC_22BIT = 0x150000
LL_SPI_CRC_23BIT = 0x160000
LL_SPI_CRC_24BIT = 0x170000
LL_SPI_CRC_25BIT = 0x180000
LL_SPI_CRC_26BIT = 0x190000
LL_SPI_CRC_27BIT = 0x1A0000
LL_SPI_CRC_28BIT = 0x1B0000
LL_SPI_CRC_29BIT = 0x1C0000
LL_SPI_CRC_30BIT = 0x1D0000
LL_SPI_CRC_31BIT = 0x1E0000
LL_SPI_CRC_32BIT = 0x1F0000
LL_SPI_NSS_SOFT = 0x4000000
LL_SPI_NSS_HARD_INPUT = 0x0
LL_SPI_NSS_HARD_OUTPUT = 0x20000000
LL_SPI_RX_FIFO_0PACKET = 0x0
LL_SPI_RX_FIFO_1PACKET = 0x2000
LL_SPI_RX_FIFO_2PACKET = 0x4000
LL_SPI_RX_FIFO_3PACKET = 0x6000
# fun define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
LL_I2S_DATAFORMAT_16B = 0x0
LL_I2S_DATAFORMAT_16B_EXTENDED = 0x400
LL_I2S_DATAFORMAT_24B = 0x500
LL_I2S_DATAFORMAT_24B_LEFT_ALIGNED = 0x4500
LL_I2S_DATAFORMAT_32B = 0x600
LL_I2S_SLAVE_VARIABLE_CH_LENGTH = 0x0
LL_I2S_SLAVE_FIXED_CH_LENGTH = 0x1000
LL_I2S_POLARITY_LOW = 0x0
LL_I2S_POLARITY_HIGH = 0x800
LL_I2S_STANDARD_PHILIPS = 0x0
LL_I2S_STANDARD_MSB = 0x10
LL_I2S_STANDARD_LSB = 0x20
LL_I2S_STANDARD_PCM_SHORT = 0x30
LL_I2S_STANDARD_PCM_LONG = 0xB0
LL_I2S_MODE_SLAVE_TX = 0x0
LL_I2S_MODE_SLAVE_RX = 0x2
LL_I2S_MODE_SLAVE_FULL_DUPLEX = 0x8
LL_I2S_MODE_MASTER_TX = 0x4
LL_I2S_MODE_MASTER_RX = 0x6
LL_I2S_MODE_MASTER_FULL_DUPLEX = 0xA
LL_I2S_PRESCALER_PARITY_EVEN = 0x0
LL_I2S_PRESCALER_PARITY_ODD = 0x1
LL_I2S_FIFO_TH_01DATA = 0x0
LL_I2S_FIFO_TH_02DATA = 0x20
LL_I2S_FIFO_TH_03DATA = 0x40
LL_I2S_FIFO_TH_04DATA = 0x60
LL_I2S_FIFO_TH_05DATA = 0x80
LL_I2S_FIFO_TH_06DATA = 0xA0
LL_I2S_FIFO_TH_07DATA = 0xC0
LL_I2S_FIFO_TH_08DATA = 0xE0
LL_I2S_LSB_FIRST = 0x800000
LL_I2S_MSB_FIRST = 0x0
LL_I2S_MCLK_OUTPUT_DISABLE = 0x0
LL_I2S_MCLK_OUTPUT_ENABLE = 0x2000000
LL_I2S_AUDIOFREQ_192K = 0x2EE00
LL_I2S_AUDIOFREQ_96K = 0x17700
LL_I2S_AUDIOFREQ_48K = 0xBB80
LL_I2S_AUDIOFREQ_44K = 0xAC44
LL_I2S_AUDIOFREQ_32K = 0x7D00
LL_I2S_AUDIOFREQ_22K = 0x5622
LL_I2S_AUDIOFREQ_16K = 0x3E80
LL_I2S_AUDIOFREQ_11K = 0x2B11
LL_I2S_AUDIOFREQ_8K = 0x1F40
LL_I2S_AUDIOFREQ_DEFAULT = 0x0
# fun define LL_I2S_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_I2S_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# struct LL_SPI_InitTypeDef

class LL_SPI_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('TransferDirection',	ctypes.c_uint32),
		('Mode',	ctypes.c_uint32),
		('DataWidth',	ctypes.c_uint32),
		('ClockPolarity',	ctypes.c_uint32),
		('ClockPhase',	ctypes.c_uint32),
		('NSS',	ctypes.c_uint32),
		('BaudRate',	ctypes.c_uint32),
		('BitOrder',	ctypes.c_uint32),
		('CRCCalculation',	ctypes.c_uint32),
		('CRCPoly',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_I2S_InitTypeDef

class LL_I2S_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('Mode',	ctypes.c_uint32),
		('Standard',	ctypes.c_uint32),
		('DataFormat',	ctypes.c_uint32),
		('MCLKOutput',	ctypes.c_uint32),
		('AudioFreq',	ctypes.c_uint32),
		('ClockPolarity',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_swpmi.h : 

# empty define STM32H7xx_LL_SWPMI_H
LL_SWPMI_ICR_CRXBFF = 0x1
LL_SWPMI_ICR_CTXBEF = 0x2
LL_SWPMI_ICR_CRXBERF = 0x4
LL_SWPMI_ICR_CRXOVRF = 0x8
LL_SWPMI_ICR_CTXUNRF = 0x10
LL_SWPMI_ICR_CTCF = 0x80
LL_SWPMI_ICR_CSRF = 0x100
LL_SWPMI_ISR_RXBFF = 0x1
LL_SWPMI_ISR_TXBEF = 0x2
LL_SWPMI_ISR_RXBERF = 0x4
LL_SWPMI_ISR_RXOVRF = 0x8
LL_SWPMI_ISR_TXUNRF = 0x10
LL_SWPMI_ISR_RXNE = 0x20
LL_SWPMI_ISR_TXE = 0x40
LL_SWPMI_ISR_TCF = 0x80
LL_SWPMI_ISR_SRF = 0x100
LL_SWPMI_ISR_SUSP = 0x200
LL_SWPMI_ISR_DEACTF = 0x400
LL_SWPMI_IER_SRIE = 0x100
LL_SWPMI_IER_TCIE = 0x80
LL_SWPMI_IER_TIE = 0x40
LL_SWPMI_IER_RIE = 0x20
LL_SWPMI_IER_TXUNRIE = 0x10
LL_SWPMI_IER_RXOVRIE = 0x8
LL_SWPMI_IER_RXBERIE = 0x4
LL_SWPMI_IER_TXBEIE = 0x2
LL_SWPMI_IER_RXBFIE = 0x1
LL_SWPMI_SW_BUFFER_RX_SINGLE = 0x0
LL_SWPMI_SW_BUFFER_RX_MULTI = 0x4
LL_SWPMI_SW_BUFFER_TX_SINGLE = 0x0
LL_SWPMI_SW_BUFFER_TX_MULTI = 0x8
LL_SWPMI_VOLTAGE_CLASS_C = 0x0
LL_SWPMI_VOLTAGE_CLASS_B = 0x2
LL_SWPMI_DMA_REG_DATA_TRANSMIT = 0x0
LL_SWPMI_DMA_REG_DATA_RECEIVE = 0x1
# fun define LL_SWPMI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_SWPMI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_SWPMI_CALC_BITRATE_PRESCALER(__FSWP__, __FSWPCLK__)   ((uint32_t)(((__FSWPCLK__) / ((__FSWP__) * 4)) - 1))
# struct LL_SWPMI_InitTypeDef

class LL_SWPMI_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('VoltageClass',	ctypes.c_uint32),
		('BitRatePrescaler',	ctypes.c_uint32),
		('TxBufferingMode',	ctypes.c_uint32),
		('RxBufferingMode',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_system.h : 

# empty define __STM32H7xx_LL_SYSTEM_H
LL_SYSCFG_FLASH_B1_SECTOR0_STATUS_BIT = 0x10000
LL_SYSCFG_FLASH_B1_SECTOR1_STATUS_BIT = 0x20000
LL_SYSCFG_FLASH_B1_SECTOR2_STATUS_BIT = 0x40000
LL_SYSCFG_FLASH_B1_SECTOR3_STATUS_BIT = 0x80000
LL_SYSCFG_FLASH_B1_SECTOR4_STATUS_BIT = 0x100000
LL_SYSCFG_FLASH_B1_SECTOR5_STATUS_BIT = 0x200000
LL_SYSCFG_FLASH_B1_SECTOR6_STATUS_BIT = 0x400000
LL_SYSCFG_FLASH_B1_SECTOR7_STATUS_BIT = 0x800000
LL_SYSCFG_FLASH_B2_SECTOR0_STATUS_BIT = 0x10000
LL_SYSCFG_FLASH_B2_SECTOR1_STATUS_BIT = 0x20000
LL_SYSCFG_FLASH_B2_SECTOR2_STATUS_BIT = 0x40000
LL_SYSCFG_FLASH_B2_SECTOR3_STATUS_BIT = 0x80000
LL_SYSCFG_FLASH_B2_SECTOR4_STATUS_BIT = 0x100000
LL_SYSCFG_FLASH_B2_SECTOR5_STATUS_BIT = 0x200000
LL_SYSCFG_FLASH_B2_SECTOR6_STATUS_BIT = 0x400000
LL_SYSCFG_FLASH_B2_SECTOR7_STATUS_BIT = 0x800000
LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 = 0x1
LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 = 0x2
LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 = 0x4
LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 = 0x8
LL_SYSCFG_I2C_FASTMODEPLUS_PB6 = 0x10
LL_SYSCFG_I2C_FASTMODEPLUS_PB7 = 0x20
LL_SYSCFG_I2C_FASTMODEPLUS_PB8 = 0x40
LL_SYSCFG_I2C_FASTMODEPLUS_PB9 = 0x80
LL_SYSCFG_ANALOG_SWITCH_BOOSTEN = 0x100
LL_SYSCFG_ANALOG_SWITCH_PA0 = 0x1000000
LL_SYSCFG_ANALOG_SWITCH_PA1 = 0x2000000
LL_SYSCFG_ANALOG_SWITCH_PC2 = 0x4000000
LL_SYSCFG_ANALOG_SWITCH_PC3 = 0x8000000
LL_SYSCFG_ETH_MII = 0x0
LL_SYSCFG_ETH_RMII = 0xE00000
LL_SYSCFG_EXTI_PORTA = 0x0
LL_SYSCFG_EXTI_PORTB = 0x1
LL_SYSCFG_EXTI_PORTC = 0x2
LL_SYSCFG_EXTI_PORTD = 0x3
LL_SYSCFG_EXTI_PORTE = 0x4
LL_SYSCFG_EXTI_PORTF = 0x5
LL_SYSCFG_EXTI_PORTG = 0x6
LL_SYSCFG_EXTI_PORTH = 0x7
LL_SYSCFG_EXTI_PORTI = 0x8
LL_SYSCFG_EXTI_PORTJ = 0x9
LL_SYSCFG_EXTI_PORTK = 0xA
LL_SYSCFG_EXTI_LINE0 = 0xF0000
LL_SYSCFG_EXTI_LINE1 = 0xF00000
LL_SYSCFG_EXTI_LINE2 = 0xF000000
LL_SYSCFG_EXTI_LINE3 = 0xF0000000
LL_SYSCFG_EXTI_LINE4 = 0xF0001
LL_SYSCFG_EXTI_LINE5 = 0xF00001
LL_SYSCFG_EXTI_LINE6 = 0xF000001
LL_SYSCFG_EXTI_LINE7 = 0xF0000001
LL_SYSCFG_EXTI_LINE8 = 0xF0002
LL_SYSCFG_EXTI_LINE9 = 0xF00002
LL_SYSCFG_EXTI_LINE10 = 0xF000002
LL_SYSCFG_EXTI_LINE11 = 0xF0000002
LL_SYSCFG_EXTI_LINE12 = 0xF0003
LL_SYSCFG_EXTI_LINE13 = 0xF00003
LL_SYSCFG_EXTI_LINE14 = 0xF000003
LL_SYSCFG_EXTI_LINE15 = 0xF0000003
LL_SYSCFG_TIMBREAK_AXISRAM_DBL_ECC = 0x8000
LL_SYSCFG_TIMBREAK_ITCM_DBL_ECC = 0x4000
LL_SYSCFG_TIMBREAK_DTCM_DBL_ECC = 0x2000
LL_SYSCFG_TIMBREAK_SRAM1_DBL_ECC = 0x1000
LL_SYSCFG_TIMBREAK_SRAM2_DBL_ECC = 0x800
LL_SYSCFG_TIMBREAK_SRAM3_DBL_ECC = 0x400
LL_SYSCFG_TIMBREAK_SRAM4_DBL_ECC = 0x200
LL_SYSCFG_TIMBREAK_BKRAM_DBL_ECC = 0x80
LL_SYSCFG_TIMBREAK_CM7_LOCKUP = 0x40
LL_SYSCFG_TIMBREAK_FLASH_DBL_ECC = 0x8
LL_SYSCFG_TIMBREAK_PVD = 0x4
# Skip LL_SYSCFG_TIMBREAK_CM4_LOCKUP : no need parse
LL_SYSCFG_CELL_CODE = 0x0
LL_SYSCFG_REGISTER_CODE = 0x2
LL_SYSCFG_IWDG1_SW_CONTROL_MODE = 0x0
LL_SYSCFG_IWDG1_HW_CONTROL_MODE = 0x10000
# Skip LL_SYSCFG_IWDG2_SW_CONTROL_MODE : no need parse
# Skip LL_SYSCFG_IWDG2_HW_CONTROL_MODE : no need parse
LL_SYSCFG_DTCM_RAM_SIZE_2KB = 0x0
LL_SYSCFG_DTCM_RAM_SIZE_4KB = 0x1
LL_SYSCFG_DTCM_RAM_SIZE_8KB = 0x2
LL_SYSCFG_DTCM_RAM_SIZE_16KB = 0x3
LL_SYSCFG_LQFP100_PACKAGE = 0x0
LL_SYSCFG_TQFP144_PACKAGE = 0x2
LL_SYSCFG_TQFP176_UFBGA176_PACKAGE = 0x5
LL_SYSCFG_LQFP208_TFBGA240_PACKAGE = 0x8
LL_SYSCFG_BOR_OFF_RESET_LEVEL = 0x0
LL_SYSCFG_BOR_LOW_RESET_LEVEL = 0x1
LL_SYSCFG_BOR_MEDIUM_RESET_LEVEL = 0x2
LL_SYSCFG_BOR_HIGH_RESET_LEVEL = 0x3
LL_DBGMCU_TRACE_NONE = 0x0
# Skip LL_DBGMCU_TRACE_ASYNCH : no need parse
# Skip LL_DBGMCU_TRACE_SYNCH_SIZE1 : no need parse
# Skip LL_DBGMCU_TRACE_SYNCH_SIZE2 : no need parse
# Skip LL_DBGMCU_TRACE_SYNCH_SIZE4 : no need parse
LL_DBGMCU_APB1_GRP1_TIM2_STOP = 0x1
LL_DBGMCU_APB1_GRP1_TIM3_STOP = 0x2
LL_DBGMCU_APB1_GRP1_TIM4_STOP = 0x4
LL_DBGMCU_APB1_GRP1_TIM5_STOP = 0x8
LL_DBGMCU_APB1_GRP1_TIM6_STOP = 0x10
LL_DBGMCU_APB1_GRP1_TIM7_STOP = 0x20
LL_DBGMCU_APB1_GRP1_TIM12_STOP = 0x40
LL_DBGMCU_APB1_GRP1_TIM13_STOP = 0x80
LL_DBGMCU_APB1_GRP1_TIM14_STOP = 0x100
LL_DBGMCU_APB1_GRP1_LPTIM1_STOP = 0x200
LL_DBGMCU_APB1_GRP1_I2C1_STOP = 0x200000
LL_DBGMCU_APB1_GRP1_I2C2_STOP = 0x400000
LL_DBGMCU_APB1_GRP1_I2C3_STOP = 0x800000
LL_DBGMCU_APB1_GRP2_FDCAN_STOP = 0x100
LL_DBGMCU_APB2_GRP1_TIM1_STOP = 0x1
LL_DBGMCU_APB2_GRP1_TIM8_STOP = 0x2
LL_DBGMCU_APB2_GRP1_TIM15_STOP = 0x10000
LL_DBGMCU_APB2_GRP1_TIM16_STOP = 0x20000
LL_DBGMCU_APB2_GRP1_TIM17_STOP = 0x40000
LL_DBGMCU_APB2_GRP1_HRTIM_STOP = 0x20000000
LL_DBGMCU_APB3_GRP1_WWDG1_STOP = 0x40
LL_DBGMCU_APB4_GRP1_I2C4_STOP = 0x80
LL_DBGMCU_APB4_GRP1_LPTIM2_STOP = 0x200
LL_DBGMCU_APB4_GRP1_LPTIM3_STOP = 0x400
LL_DBGMCU_APB4_GRP1_LPTIM4_STOP = 0x800
LL_DBGMCU_APB4_GRP1_LPTIM5_STOP = 0x1000
LL_DBGMCU_APB4_GRP1_RTC_STOP = 0x10000
LL_DBGMCU_APB4_GRP1_IWDG1_STOP = 0x40000
LL_FLASH_LATENCY_0 = 0x0
LL_FLASH_LATENCY_1 = 0x1
LL_FLASH_LATENCY_2 = 0x2
LL_FLASH_LATENCY_3 = 0x3
LL_FLASH_LATENCY_4 = 0x4
LL_FLASH_LATENCY_5 = 0x5
LL_FLASH_LATENCY_6 = 0x6
LL_FLASH_LATENCY_7 = 0x7
LL_DBGMCU_TRGIO_INPUT_DIRECTION = 0x0
LL_DBGMCU_TRGIO_OUTPUT_DIRECTION = 0x10000000
# ----------------------------------------

# file stm32h7xx_ll_tim.h : 

# empty define __STM32H7xx_LL_TIM_H
# Skip TIM_POSITION_BRK_SOURCE : no need parse
TIMx_AF1_BKINP = 0x200
TIMx_AF1_ETRSEL = 0x3C000
DT_DELAY_1 = 0x7F
DT_DELAY_2 = 0x3F
DT_DELAY_3 = 0x1F
DT_DELAY_4 = 0x1F
DT_RANGE_1 = 0x0
DT_RANGE_2 = 0x80
DT_RANGE_3 = 0xC0
DT_RANGE_4 = 0xE0
# fun define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
#  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
#   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
#   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
#   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
#   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
#   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
#   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
#   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U)
# fun define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
#  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
#   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
#   ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
LL_TIM_SR_UIF = 0x1
LL_TIM_SR_CC1IF = 0x2
LL_TIM_SR_CC2IF = 0x4
LL_TIM_SR_CC3IF = 0x8
LL_TIM_SR_CC4IF = 0x10
LL_TIM_SR_CC5IF = 0x10000
LL_TIM_SR_CC6IF = 0x20000
LL_TIM_SR_COMIF = 0x20
LL_TIM_SR_TIF = 0x40
LL_TIM_SR_BIF = 0x80
LL_TIM_SR_B2IF = 0x100
LL_TIM_SR_CC1OF = 0x200
LL_TIM_SR_CC2OF = 0x400
LL_TIM_SR_CC3OF = 0x800
LL_TIM_SR_CC4OF = 0x1000
LL_TIM_SR_SBIF = 0x2000
LL_TIM_BREAK_DISABLE = 0x0
LL_TIM_BREAK_ENABLE = 0x1000
LL_TIM_BREAK2_DISABLE = 0x0
LL_TIM_BREAK2_ENABLE = 0x1000000
LL_TIM_AUTOMATICOUTPUT_DISABLE = 0x0
LL_TIM_AUTOMATICOUTPUT_ENABLE = 0x4000
LL_TIM_DIER_UIE = 0x1
LL_TIM_DIER_CC1IE = 0x2
LL_TIM_DIER_CC2IE = 0x4
LL_TIM_DIER_CC3IE = 0x8
LL_TIM_DIER_CC4IE = 0x10
LL_TIM_DIER_COMIE = 0x20
LL_TIM_DIER_TIE = 0x40
LL_TIM_DIER_BIE = 0x80
LL_TIM_UPDATESOURCE_REGULAR = 0x0
LL_TIM_UPDATESOURCE_COUNTER = 0x4
LL_TIM_ONEPULSEMODE_SINGLE = 0x8
LL_TIM_ONEPULSEMODE_REPETITIVE = 0x0
LL_TIM_COUNTERMODE_UP = 0x0
LL_TIM_COUNTERMODE_DOWN = 0x10
LL_TIM_COUNTERMODE_CENTER_UP = 0x20
LL_TIM_COUNTERMODE_CENTER_DOWN = 0x40
LL_TIM_COUNTERMODE_CENTER_UP_DOWN = 0x60
LL_TIM_CLOCKDIVISION_DIV1 = 0x0
LL_TIM_CLOCKDIVISION_DIV2 = 0x100
LL_TIM_CLOCKDIVISION_DIV4 = 0x200
LL_TIM_COUNTERDIRECTION_UP = 0x0
LL_TIM_COUNTERDIRECTION_DOWN = 0x10
LL_TIM_CCUPDATESOURCE_COMG_ONLY = 0x0
LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI = 0x4
LL_TIM_CCDMAREQUEST_CC = 0x0
LL_TIM_CCDMAREQUEST_UPDATE = 0x8
LL_TIM_LOCKLEVEL_OFF = 0x0
LL_TIM_LOCKLEVEL_1 = 0x100
LL_TIM_LOCKLEVEL_2 = 0x200
LL_TIM_LOCKLEVEL_3 = 0x300
LL_TIM_CHANNEL_CH1 = 0x1
LL_TIM_CHANNEL_CH1N = 0x4
LL_TIM_CHANNEL_CH2 = 0x10
LL_TIM_CHANNEL_CH2N = 0x40
LL_TIM_CHANNEL_CH3 = 0x100
LL_TIM_CHANNEL_CH3N = 0x400
LL_TIM_CHANNEL_CH4 = 0x1000
LL_TIM_CHANNEL_CH5 = 0x10000
LL_TIM_CHANNEL_CH6 = 0x100000
LL_TIM_OCSTATE_DISABLE = 0x0
LL_TIM_OCSTATE_ENABLE = 0x1
LL_TIM_OCMODE_FROZEN = 0x0
LL_TIM_OCMODE_ACTIVE = 0x10
LL_TIM_OCMODE_INACTIVE = 0x20
LL_TIM_OCMODE_TOGGLE = 0x30
LL_TIM_OCMODE_FORCED_INACTIVE = 0x40
LL_TIM_OCMODE_FORCED_ACTIVE = 0x50
LL_TIM_OCMODE_PWM1 = 0x60
LL_TIM_OCMODE_PWM2 = 0x70
LL_TIM_OCMODE_RETRIG_OPM1 = 0x10000
LL_TIM_OCMODE_RETRIG_OPM2 = 0x10010
LL_TIM_OCMODE_COMBINED_PWM1 = 0x10040
LL_TIM_OCMODE_COMBINED_PWM2 = 0x10050
LL_TIM_OCMODE_ASSYMETRIC_PWM1 = 0x10060
LL_TIM_OCMODE_ASSYMETRIC_PWM2 = 0x10070
LL_TIM_OCPOLARITY_HIGH = 0x0
LL_TIM_OCPOLARITY_LOW = 0x2
LL_TIM_OCIDLESTATE_LOW = 0x0
LL_TIM_OCIDLESTATE_HIGH = 0x100
LL_TIM_GROUPCH5_NONE = 0x0
LL_TIM_GROUPCH5_OC1REFC = 0x20000000
LL_TIM_GROUPCH5_OC2REFC = 0x40000000
LL_TIM_GROUPCH5_OC3REFC = 0x80000000
LL_TIM_ACTIVEINPUT_DIRECTTI = 0x10000
LL_TIM_ACTIVEINPUT_INDIRECTTI = 0x20000
LL_TIM_ACTIVEINPUT_TRC = 0x30000
LL_TIM_ICPSC_DIV1 = 0x0
LL_TIM_ICPSC_DIV2 = 0x40000
LL_TIM_ICPSC_DIV4 = 0x80000
LL_TIM_ICPSC_DIV8 = 0xC0000
LL_TIM_IC_FILTER_FDIV1 = 0x0
LL_TIM_IC_FILTER_FDIV1_N2 = 0x100000
LL_TIM_IC_FILTER_FDIV1_N4 = 0x200000
LL_TIM_IC_FILTER_FDIV1_N8 = 0x300000
LL_TIM_IC_FILTER_FDIV2_N6 = 0x400000
LL_TIM_IC_FILTER_FDIV2_N8 = 0x500000
LL_TIM_IC_FILTER_FDIV4_N6 = 0x600000
LL_TIM_IC_FILTER_FDIV4_N8 = 0x700000
LL_TIM_IC_FILTER_FDIV8_N6 = 0x800000
LL_TIM_IC_FILTER_FDIV8_N8 = 0x900000
LL_TIM_IC_FILTER_FDIV16_N5 = 0xA00000
LL_TIM_IC_FILTER_FDIV16_N6 = 0xB00000
LL_TIM_IC_FILTER_FDIV16_N8 = 0xC00000
LL_TIM_IC_FILTER_FDIV32_N5 = 0xD00000
LL_TIM_IC_FILTER_FDIV32_N6 = 0xE00000
LL_TIM_IC_FILTER_FDIV32_N8 = 0xF00000
LL_TIM_IC_POLARITY_RISING = 0x0
LL_TIM_IC_POLARITY_FALLING = 0x2
LL_TIM_IC_POLARITY_BOTHEDGE = 0xA
LL_TIM_CLOCKSOURCE_INTERNAL = 0x0
LL_TIM_CLOCKSOURCE_EXT_MODE1 = 0x7
LL_TIM_CLOCKSOURCE_EXT_MODE2 = 0x4000
LL_TIM_ENCODERMODE_X2_TI1 = 0x1
LL_TIM_ENCODERMODE_X2_TI2 = 0x2
LL_TIM_ENCODERMODE_X4_TI12 = 0x3
LL_TIM_TRGO_RESET = 0x0
LL_TIM_TRGO_ENABLE = 0x10
LL_TIM_TRGO_UPDATE = 0x20
LL_TIM_TRGO_CC1IF = 0x30
LL_TIM_TRGO_OC1REF = 0x40
LL_TIM_TRGO_OC2REF = 0x50
LL_TIM_TRGO_OC3REF = 0x60
LL_TIM_TRGO_OC4REF = 0x70
LL_TIM_TRGO2_RESET = 0x0
LL_TIM_TRGO2_ENABLE = 0x100000
LL_TIM_TRGO2_UPDATE = 0x200000
LL_TIM_TRGO2_CC1F = 0x300000
LL_TIM_TRGO2_OC1 = 0x400000
LL_TIM_TRGO2_OC2 = 0x500000
LL_TIM_TRGO2_OC3 = 0x600000
LL_TIM_TRGO2_OC4 = 0x700000
LL_TIM_TRGO2_OC5 = 0x800000
LL_TIM_TRGO2_OC6 = 0x900000
LL_TIM_TRGO2_OC4_RISINGFALLING = 0xA00000
LL_TIM_TRGO2_OC6_RISINGFALLING = 0xB00000
LL_TIM_TRGO2_OC4_RISING_OC6_RISING = 0xC00000
LL_TIM_TRGO2_OC4_RISING_OC6_FALLING = 0xD00000
LL_TIM_TRGO2_OC5_RISING_OC6_RISING = 0xE00000
LL_TIM_TRGO2_OC5_RISING_OC6_FALLING = 0xF00000
LL_TIM_SLAVEMODE_DISABLED = 0x0
LL_TIM_SLAVEMODE_RESET = 0x4
LL_TIM_SLAVEMODE_GATED = 0x5
LL_TIM_SLAVEMODE_TRIGGER = 0x6
LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER = 0x10000
LL_TIM_TS_ITR0 = 0x0
LL_TIM_TS_ITR1 = 0x10
LL_TIM_TS_ITR2 = 0x20
LL_TIM_TS_ITR3 = 0x30
LL_TIM_TS_TI1F_ED = 0x40
LL_TIM_TS_TI1FP1 = 0x50
LL_TIM_TS_TI2FP2 = 0x60
LL_TIM_TS_ETRF = 0x70
LL_TIM_TS_ITR4 = 0x100000
LL_TIM_TS_ITR5 = 0x100010
LL_TIM_TS_ITR6 = 0x100020
LL_TIM_TS_ITR7 = 0x100030
LL_TIM_TS_ITR8 = 0x100040
LL_TIM_TS_ITR9 = 0x100050
LL_TIM_TS_ITR10 = 0x100060
LL_TIM_TS_ITR11 = 0x100070
LL_TIM_TS_ITR12 = 0x200000
LL_TIM_TS_ITR13 = 0x200010
LL_TIM_ETR_POLARITY_NONINVERTED = 0x0
LL_TIM_ETR_POLARITY_INVERTED = 0x8000
LL_TIM_ETR_PRESCALER_DIV1 = 0x0
LL_TIM_ETR_PRESCALER_DIV2 = 0x1000
LL_TIM_ETR_PRESCALER_DIV4 = 0x2000
LL_TIM_ETR_PRESCALER_DIV8 = 0x3000
LL_TIM_ETR_FILTER_FDIV1 = 0x0
LL_TIM_ETR_FILTER_FDIV1_N2 = 0x100
LL_TIM_ETR_FILTER_FDIV1_N4 = 0x200
LL_TIM_ETR_FILTER_FDIV1_N8 = 0x300
LL_TIM_ETR_FILTER_FDIV2_N6 = 0x400
LL_TIM_ETR_FILTER_FDIV2_N8 = 0x500
LL_TIM_ETR_FILTER_FDIV4_N6 = 0x600
LL_TIM_ETR_FILTER_FDIV4_N8 = 0x700
LL_TIM_ETR_FILTER_FDIV8_N6 = 0x800
LL_TIM_ETR_FILTER_FDIV8_N8 = 0x900
LL_TIM_ETR_FILTER_FDIV16_N5 = 0xA00
LL_TIM_ETR_FILTER_FDIV16_N6 = 0xB00
LL_TIM_ETR_FILTER_FDIV16_N8 = 0xC00
LL_TIM_ETR_FILTER_FDIV32_N5 = 0xD00
LL_TIM_ETR_FILTER_FDIV32_N6 = 0xE00
LL_TIM_ETR_FILTER_FDIV32_N8 = 0xF00
LL_TIM_TIM1_ETRSOURCE_GPIO = 0x0
LL_TIM_TIM1_ETRSOURCE_COMP1 = 0x4000
LL_TIM_TIM1_ETRSOURCE_COMP2 = 0x8000
LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1 = 0xC000
LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2 = 0x10000
LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3 = 0x14000
LL_TIM_TIM1_ETRSOURCE_ADC3_AWD1 = 0x18000
LL_TIM_TIM1_ETRSOURCE_ADC3_AWD2 = 0x1C000
LL_TIM_TIM1_ETRSOURCE_ADC3_AWD3 = 0x20000
LL_TIM_TIM8_ETRSOURCE_GPIO = 0x0
LL_TIM_TIM8_ETRSOURCE_COMP1 = 0x4000
LL_TIM_TIM8_ETRSOURCE_COMP2 = 0x8000
LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1 = 0xC000
LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2 = 0x10000
LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3 = 0x14000
LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1 = 0x18000
LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2 = 0x1C000
LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3 = 0x20000
LL_TIM_TIM2_ETRSOURCE_GPIO = 0x0
LL_TIM_TIM2_ETRSOURCE_COMP1 = 0x4000
LL_TIM_TIM2_ETRSOURCE_COMP2 = 0x8000
LL_TIM_TIM2_ETRSOURCE_RCC_LSE = 0xC000
LL_TIM_TIM2_ETRSOURCE_SAI1_FSA = 0x10000
LL_TIM_TIM2_ETRSOURCE_SAI1_FSB = 0x14000
LL_TIM_TIM3_ETRSOURCE_GPIO = 0x0
LL_TIM_TIM3_ETRSOURCE_COMP1 = 0x4000
LL_TIM_TIM5_ETRSOURCE_GPIO = 0x0
LL_TIM_TIM5_ETRSOURCE_SAI2_FSA = 0x4000
LL_TIM_TIM5_ETRSOURCE_SAI2_FSB = 0x8000
LL_TIM_TIM5_ETRSOURCE_SAI4_FSA = 0x4000
LL_TIM_TIM5_ETRSOURCE_SAI4_FSB = 0x8000
LL_TIM_TIM23_ETRSOURCE_GPIO = 0x0
LL_TIM_TIM23_ETRSOURCE_COMP1 = 0x4000
LL_TIM_TIM23_ETRSOURCE_COMP2 = 0x8000
LL_TIM_TIM24_ETRSOURCE_GPIO = 0x0
LL_TIM_TIM24_ETRSOURCE_SAI4_FSA = 0x4000
LL_TIM_TIM24_ETRSOURCE_SAI4_FSB = 0x8000
LL_TIM_TIM24_ETRSOURCE_SAI1_FSA = 0xC000
LL_TIM_TIM24_ETRSOURCE_SAI1_FSB = 0x10000
LL_TIM_BREAK_POLARITY_LOW = 0x0
LL_TIM_BREAK_POLARITY_HIGH = 0x2000
LL_TIM_BREAK_FILTER_FDIV1 = 0x0
LL_TIM_BREAK_FILTER_FDIV1_N2 = 0x10000
LL_TIM_BREAK_FILTER_FDIV1_N4 = 0x20000
LL_TIM_BREAK_FILTER_FDIV1_N8 = 0x30000
LL_TIM_BREAK_FILTER_FDIV2_N6 = 0x40000
LL_TIM_BREAK_FILTER_FDIV2_N8 = 0x50000
LL_TIM_BREAK_FILTER_FDIV4_N6 = 0x60000
LL_TIM_BREAK_FILTER_FDIV4_N8 = 0x70000
LL_TIM_BREAK_FILTER_FDIV8_N6 = 0x80000
LL_TIM_BREAK_FILTER_FDIV8_N8 = 0x90000
LL_TIM_BREAK_FILTER_FDIV16_N5 = 0xA0000
LL_TIM_BREAK_FILTER_FDIV16_N6 = 0xB0000
LL_TIM_BREAK_FILTER_FDIV16_N8 = 0xC0000
LL_TIM_BREAK_FILTER_FDIV32_N5 = 0xD0000
LL_TIM_BREAK_FILTER_FDIV32_N6 = 0xE0000
LL_TIM_BREAK_FILTER_FDIV32_N8 = 0xF0000
LL_TIM_BREAK2_POLARITY_LOW = 0x0
LL_TIM_BREAK2_POLARITY_HIGH = 0x2000000
LL_TIM_BREAK2_FILTER_FDIV1 = 0x0
LL_TIM_BREAK2_FILTER_FDIV1_N2 = 0x100000
LL_TIM_BREAK2_FILTER_FDIV1_N4 = 0x200000
LL_TIM_BREAK2_FILTER_FDIV1_N8 = 0x300000
LL_TIM_BREAK2_FILTER_FDIV2_N6 = 0x400000
LL_TIM_BREAK2_FILTER_FDIV2_N8 = 0x500000
LL_TIM_BREAK2_FILTER_FDIV4_N6 = 0x600000
LL_TIM_BREAK2_FILTER_FDIV4_N8 = 0x700000
LL_TIM_BREAK2_FILTER_FDIV8_N6 = 0x800000
LL_TIM_BREAK2_FILTER_FDIV8_N8 = 0x900000
LL_TIM_BREAK2_FILTER_FDIV16_N5 = 0xA00000
LL_TIM_BREAK2_FILTER_FDIV16_N6 = 0xB00000
LL_TIM_BREAK2_FILTER_FDIV16_N8 = 0xC00000
LL_TIM_BREAK2_FILTER_FDIV32_N5 = 0xD00000
LL_TIM_BREAK2_FILTER_FDIV32_N6 = 0xE00000
LL_TIM_BREAK2_FILTER_FDIV32_N8 = 0xF00000
LL_TIM_OSSI_DISABLE = 0x0
LL_TIM_OSSI_ENABLE = 0x400
LL_TIM_OSSR_DISABLE = 0x0
LL_TIM_OSSR_ENABLE = 0x800
LL_TIM_BREAK_INPUT_BKIN = 0x0
LL_TIM_BREAK_INPUT_BKIN2 = 0x4
LL_TIM_BKIN_SOURCE_BKIN = 0x1
LL_TIM_BKIN_SOURCE_BKCOMP1 = 0x2
LL_TIM_BKIN_SOURCE_BKCOMP2 = 0x4
LL_TIM_BKIN_SOURCE_DF1BK = 0x100
LL_TIM_BKIN_POLARITY_LOW = 0x200
LL_TIM_BKIN_POLARITY_HIGH = 0x0
LL_TIM_DMABURST_BASEADDR_CR1 = 0x0
LL_TIM_DMABURST_BASEADDR_CR2 = 0x1
LL_TIM_DMABURST_BASEADDR_SMCR = 0x2
LL_TIM_DMABURST_BASEADDR_DIER = 0x3
LL_TIM_DMABURST_BASEADDR_SR = 0x4
LL_TIM_DMABURST_BASEADDR_EGR = 0x5
LL_TIM_DMABURST_BASEADDR_CCMR1 = 0x6
LL_TIM_DMABURST_BASEADDR_CCMR2 = 0x7
LL_TIM_DMABURST_BASEADDR_CCER = 0x8
LL_TIM_DMABURST_BASEADDR_CNT = 0x9
LL_TIM_DMABURST_BASEADDR_PSC = 0xA
LL_TIM_DMABURST_BASEADDR_ARR = 0xB
LL_TIM_DMABURST_BASEADDR_RCR = 0xC
LL_TIM_DMABURST_BASEADDR_CCR1 = 0xD
LL_TIM_DMABURST_BASEADDR_CCR2 = 0xE
LL_TIM_DMABURST_BASEADDR_CCR3 = 0xF
LL_TIM_DMABURST_BASEADDR_CCR4 = 0x10
LL_TIM_DMABURST_BASEADDR_BDTR = 0x11
LL_TIM_DMABURST_BASEADDR_CCMR3 = 0x15
LL_TIM_DMABURST_BASEADDR_CCR5 = 0x16
LL_TIM_DMABURST_BASEADDR_CCR6 = 0x17
# Skip LL_TIM_DMABURST_BASEADDR_AF1 : no need parse
# Skip LL_TIM_DMABURST_BASEADDR_AF2 : no need parse
LL_TIM_DMABURST_BASEADDR_TISEL = 0x1A
LL_TIM_DMABURST_LENGTH_1TRANSFER = 0x0
LL_TIM_DMABURST_LENGTH_2TRANSFERS = 0x100
LL_TIM_DMABURST_LENGTH_3TRANSFERS = 0x200
LL_TIM_DMABURST_LENGTH_4TRANSFERS = 0x300
LL_TIM_DMABURST_LENGTH_5TRANSFERS = 0x400
LL_TIM_DMABURST_LENGTH_6TRANSFERS = 0x500
LL_TIM_DMABURST_LENGTH_7TRANSFERS = 0x600
LL_TIM_DMABURST_LENGTH_8TRANSFERS = 0x700
LL_TIM_DMABURST_LENGTH_9TRANSFERS = 0x800
LL_TIM_DMABURST_LENGTH_10TRANSFERS = 0x900
LL_TIM_DMABURST_LENGTH_11TRANSFERS = 0xA00
LL_TIM_DMABURST_LENGTH_12TRANSFERS = 0xB00
LL_TIM_DMABURST_LENGTH_13TRANSFERS = 0xC00
LL_TIM_DMABURST_LENGTH_14TRANSFERS = 0xD00
LL_TIM_DMABURST_LENGTH_15TRANSFERS = 0xE00
LL_TIM_DMABURST_LENGTH_16TRANSFERS = 0xF00
LL_TIM_DMABURST_LENGTH_17TRANSFERS = 0x1000
LL_TIM_DMABURST_LENGTH_18TRANSFERS = 0x1100
LL_TIM_TIM1_TI1_RMP_GPIO = 0x0
LL_TIM_TIM1_TI1_RMP_COMP1 = 0x1
LL_TIM_TIM8_TI1_RMP_GPIO = 0x0
LL_TIM_TIM8_TI1_RMP_COMP2 = 0x1
LL_TIM_TIM2_TI4_RMP_GPIO = 0x0
LL_TIM_TIM2_TI4_RMP_COMP1 = 0x1000000
LL_TIM_TIM2_TI4_RMP_COMP2 = 0x2000000
LL_TIM_TIM2_TI4_RMP_COMP1_COMP2 = 0x3000000
LL_TIM_TIM3_TI1_RMP_GPIO = 0x0
LL_TIM_TIM3_TI1_RMP_COMP1 = 0x1
LL_TIM_TIM3_TI1_RMP_COMP2 = 0x2
LL_TIM_TIM3_TI1_RMP_COMP1_COMP2 = 0x3
LL_TIM_TIM5_TI1_RMP_GPIO = 0x0
LL_TIM_TIM5_TI1_RMP_CAN_TMP = 0x1
LL_TIM_TIM5_TI1_RMP_CAN_RTP = 0x2
LL_TIM_TIM12_TI1_RMP_GPIO = 0x0
LL_TIM_TIM12_TI1_RMP_SPDIF_FS = 0x1
LL_TIM_TIM15_TI1_RMP_GPIO = 0x0
LL_TIM_TIM15_TI1_RMP_TIM2_CH1 = 0x1
LL_TIM_TIM15_TI1_RMP_TIM3_CH1 = 0x2
LL_TIM_TIM15_TI1_RMP_TIM4_CH1 = 0x3
LL_TIM_TIM15_TI1_RMP_RCC_LSE = 0x4
LL_TIM_TIM15_TI1_RMP_RCC_CSI = 0x5
LL_TIM_TIM15_TI1_RMP_RCC_MCO2 = 0x6
LL_TIM_TIM15_TI2_RMP_GPIO = 0x0
LL_TIM_TIM15_TI2_RMP_TIM2_CH2 = 0x100
LL_TIM_TIM15_TI2_RMP_TIM3_CH2 = 0x200
LL_TIM_TIM15_TI2_RMP_TIM4_CH2 = 0x300
LL_TIM_TIM16_TI1_RMP_GPIO = 0x0
LL_TIM_TIM16_TI1_RMP_RCC_LSI = 0x1
LL_TIM_TIM16_TI1_RMP_RCC_LSE = 0x2
LL_TIM_TIM16_TI1_RMP_WKUP_IT = 0x3
LL_TIM_TIM17_TI1_RMP_GPIO = 0x0
LL_TIM_TIM17_TI1_RMP_SPDIF_FS = 0x1
LL_TIM_TIM17_TI1_RMP_RCC_HSE1MHZ = 0x2
LL_TIM_TIM17_TI1_RMP_RCC_MCO1 = 0x3
LL_TIM_TIM23_TI4_RMP_GPIO = 0x0
LL_TIM_TIM23_TI4_RMP_COMP1 = 0x1000000
LL_TIM_TIM23_TI4_RMP_COMP2 = 0x2000000
LL_TIM_TIM23_TI4_RMP_COMP1_COMP2 = 0x3000000
LL_TIM_TIM24_TI1_RMP_GPIO = 0x0
LL_TIM_TIM24_TI1_RMP_CAN_TMP = 0x1
LL_TIM_TIM24_TI1_RMP_CAN_RTP = 0x2
LL_TIM_TIM24_TI1_RMP_CAN_SOC = 0x3000000
LL_TIM_BKIN_SOURCE_DFBK = 0x100
# fun define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
# fun define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
# fun define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
#  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
# fun define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
#  ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  & DT_DELAY_1) :                                               \
#    (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ? (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) :\
#    (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ? (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) :\
#    (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) :\
#    0U)
# fun define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
#  (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
# fun define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
#  ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)
# fun define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
#  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
#              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
# fun define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
#  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
#              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
# fun define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
#  ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
# struct LL_TIM_InitTypeDef

class LL_TIM_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('Prescaler',	ctypes.c_uint16),
		('CounterMode',	ctypes.c_uint32),
		('Autoreload',	ctypes.c_uint32),
		('ClockDivision',	ctypes.c_uint32),
		('RepetitionCounter',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_TIM_OC_InitTypeDef

class LL_TIM_OC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('OCMode',	ctypes.c_uint32),
		('OCState',	ctypes.c_uint32),
		('OCNState',	ctypes.c_uint32),
		('CompareValue',	ctypes.c_uint32),
		('OCPolarity',	ctypes.c_uint32),
		('OCNPolarity',	ctypes.c_uint32),
		('OCIdleState',	ctypes.c_uint32),
		('OCNIdleState',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_TIM_IC_InitTypeDef

class LL_TIM_IC_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ICPolarity',	ctypes.c_uint32),
		('ICActiveInput',	ctypes.c_uint32),
		('ICPrescaler',	ctypes.c_uint32),
		('ICFilter',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_TIM_ENCODER_InitTypeDef

class LL_TIM_ENCODER_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('EncoderMode',	ctypes.c_uint32),
		('IC1Polarity',	ctypes.c_uint32),
		('IC1ActiveInput',	ctypes.c_uint32),
		('IC1Prescaler',	ctypes.c_uint32),
		('IC1Filter',	ctypes.c_uint32),
		('IC2Polarity',	ctypes.c_uint32),
		('IC2ActiveInput',	ctypes.c_uint32),
		('IC2Prescaler',	ctypes.c_uint32),
		('IC2Filter',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_TIM_HALLSENSOR_InitTypeDef

class LL_TIM_HALLSENSOR_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('IC1Polarity',	ctypes.c_uint32),
		('IC1Prescaler',	ctypes.c_uint32),
		('IC1Filter',	ctypes.c_uint32),
		('CommutationDelay',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_TIM_BDTR_InitTypeDef

class LL_TIM_BDTR_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('OSSRState',	ctypes.c_uint32),
		('OSSIState',	ctypes.c_uint32),
		('LockLevel',	ctypes.c_uint32),
		('DeadTime',	ctypes.c_uint8),
		('BreakState',	ctypes.c_uint16),
		('BreakPolarity',	ctypes.c_uint32),
		('BreakFilter',	ctypes.c_uint32),
		('Break2State',	ctypes.c_uint32),
		('Break2Polarity',	ctypes.c_uint32),
		('Break2Filter',	ctypes.c_uint32),
		('AutomaticOutput',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_usart.h : 

# empty define STM32H7xx_LL_USART_H
LL_USART_ICR_PECF = 0x1
LL_USART_ICR_FECF = 0x2
LL_USART_ICR_NECF = 0x4
LL_USART_ICR_ORECF = 0x8
LL_USART_ICR_IDLECF = 0x10
LL_USART_ICR_TXFECF = 0x20
LL_USART_ICR_TCCF = 0x40
LL_USART_ICR_TCBGTCF = 0x80
LL_USART_ICR_LBDCF = 0x100
LL_USART_ICR_CTSCF = 0x200
LL_USART_ICR_RTOCF = 0x800
LL_USART_ICR_EOBCF = 0x1000
LL_USART_ICR_UDRCF = 0x2000
LL_USART_ICR_CMCF = 0x20000
LL_USART_ICR_WUCF = 0x100000
LL_USART_ISR_PE = 0x1
LL_USART_ISR_FE = 0x2
LL_USART_ISR_NE = 0x4
LL_USART_ISR_ORE = 0x8
LL_USART_ISR_IDLE = 0x10
LL_USART_ISR_RXNE_RXFNE = 0x20
LL_USART_ISR_TC = 0x40
LL_USART_ISR_TXE_TXFNF = 0x80
LL_USART_ISR_LBDF = 0x100
LL_USART_ISR_CTSIF = 0x200
LL_USART_ISR_CTS = 0x400
LL_USART_ISR_RTOF = 0x800
LL_USART_ISR_EOBF = 0x1000
LL_USART_ISR_UDR = 0x2000
LL_USART_ISR_ABRE = 0x4000
LL_USART_ISR_ABRF = 0x8000
LL_USART_ISR_BUSY = 0x10000
LL_USART_ISR_CMF = 0x20000
LL_USART_ISR_SBKF = 0x40000
LL_USART_ISR_RWU = 0x80000
LL_USART_ISR_WUF = 0x100000
LL_USART_ISR_TEACK = 0x200000
LL_USART_ISR_REACK = 0x400000
LL_USART_ISR_TXFE = 0x800000
LL_USART_ISR_RXFF = 0x1000000
LL_USART_ISR_TCBGT = 0x2000000
LL_USART_ISR_RXFT = 0x4000000
LL_USART_ISR_TXFT = 0x8000000
LL_USART_CR1_IDLEIE = 0x10
LL_USART_CR1_RXNEIE_RXFNEIE = 0x20
LL_USART_CR1_TCIE = 0x40
LL_USART_CR1_TXEIE_TXFNFIE = 0x80
LL_USART_CR1_PEIE = 0x100
LL_USART_CR1_CMIE = 0x4000
LL_USART_CR1_RTOIE = 0x4000000
LL_USART_CR1_EOBIE = 0x8000000
LL_USART_CR1_TXFEIE = 0x40000000
LL_USART_CR1_RXFFIE = 0x80000000
LL_USART_CR2_LBDIE = 0x40
LL_USART_CR3_EIE = 0x1
LL_USART_CR3_CTSIE = 0x400
LL_USART_CR3_WUFIE = 0x400000
LL_USART_CR3_TXFTIE = 0x800000
LL_USART_CR3_TCBGTIE = 0x1000000
LL_USART_CR3_RXFTIE = 0x10000000
LL_USART_FIFOTHRESHOLD_1_8 = 0x0
LL_USART_FIFOTHRESHOLD_1_4 = 0x1
LL_USART_FIFOTHRESHOLD_1_2 = 0x2
LL_USART_FIFOTHRESHOLD_3_4 = 0x3
LL_USART_FIFOTHRESHOLD_7_8 = 0x4
LL_USART_FIFOTHRESHOLD_8_8 = 0x5
LL_USART_DIRECTION_NONE = 0x0
LL_USART_DIRECTION_RX = 0x4
LL_USART_DIRECTION_TX = 0x8
LL_USART_DIRECTION_TX_RX = 0xC
LL_USART_PARITY_NONE = 0x0
LL_USART_PARITY_EVEN = 0x400
LL_USART_PARITY_ODD = 0x600
LL_USART_WAKEUP_IDLELINE = 0x0
LL_USART_WAKEUP_ADDRESSMARK = 0x800
LL_USART_DATAWIDTH_7B = 0x10000000
LL_USART_DATAWIDTH_8B = 0x0
LL_USART_DATAWIDTH_9B = 0x1000
LL_USART_OVERSAMPLING_16 = 0x0
LL_USART_OVERSAMPLING_8 = 0x8000
LL_USART_CLOCK_DISABLE = 0x0
LL_USART_CLOCK_ENABLE = 0x800
LL_USART_LASTCLKPULSE_NO_OUTPUT = 0x0
LL_USART_LASTCLKPULSE_OUTPUT = 0x100
LL_USART_PHASE_1EDGE = 0x0
LL_USART_PHASE_2EDGE = 0x200
LL_USART_POLARITY_LOW = 0x0
LL_USART_POLARITY_HIGH = 0x400
LL_USART_PRESCALER_DIV1 = 0x0
LL_USART_PRESCALER_DIV2 = 0x1
LL_USART_PRESCALER_DIV4 = 0x2
LL_USART_PRESCALER_DIV6 = 0x3
LL_USART_PRESCALER_DIV8 = 0x4
LL_USART_PRESCALER_DIV10 = 0x5
LL_USART_PRESCALER_DIV12 = 0x6
LL_USART_PRESCALER_DIV16 = 0x7
LL_USART_PRESCALER_DIV32 = 0x8
LL_USART_PRESCALER_DIV64 = 0x9
LL_USART_PRESCALER_DIV128 = 0xA
LL_USART_PRESCALER_DIV256 = 0xB
LL_USART_STOPBITS_0_5 = 0x1000
LL_USART_STOPBITS_1 = 0x0
LL_USART_STOPBITS_1_5 = 0x3000
LL_USART_STOPBITS_2 = 0x2000
LL_USART_TXRX_STANDARD = 0x0
LL_USART_TXRX_SWAPPED = 0x8000
LL_USART_RXPIN_LEVEL_STANDARD = 0x0
LL_USART_RXPIN_LEVEL_INVERTED = 0x10000
LL_USART_TXPIN_LEVEL_STANDARD = 0x0
LL_USART_TXPIN_LEVEL_INVERTED = 0x20000
LL_USART_BINARY_LOGIC_POSITIVE = 0x0
LL_USART_BINARY_LOGIC_NEGATIVE = 0x40000
LL_USART_BITORDER_LSBFIRST = 0x0
LL_USART_BITORDER_MSBFIRST = 0x80000
LL_USART_AUTOBAUD_DETECT_ON_STARTBIT = 0x0
LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE = 0x200000
LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME = 0x400000
LL_USART_AUTOBAUD_DETECT_ON_55_FRAME = 0x600000
LL_USART_ADDRESS_DETECT_4B = 0x0
LL_USART_ADDRESS_DETECT_7B = 0x10
LL_USART_HWCONTROL_NONE = 0x0
LL_USART_HWCONTROL_RTS = 0x100
LL_USART_HWCONTROL_CTS = 0x200
LL_USART_HWCONTROL_RTS_CTS = 0x300
LL_USART_WAKEUP_ON_ADDRESS = 0x0
LL_USART_WAKEUP_ON_STARTBIT = 0x200000
LL_USART_WAKEUP_ON_RXNE = 0x300000
LL_USART_IRDA_POWER_NORMAL = 0x0
LL_USART_IRDA_POWER_LOW = 0x4
LL_USART_LINBREAK_DETECT_10B = 0x0
LL_USART_LINBREAK_DETECT_11B = 0x20
LL_USART_DE_POLARITY_HIGH = 0x0
LL_USART_DE_POLARITY_LOW = 0x8000
LL_USART_DMA_REG_DATA_TRANSMIT = 0x0
LL_USART_DMA_REG_DATA_RECEIVE = 0x1
# fun define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# fun define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) (((((__PERIPHCLK__)/(USART_PRESCALER_TAB[(__PRESCALER__)]))*2U)\
#                                                                               + ((__BAUDRATE__)/2U))/(__BAUDRATE__))
# fun define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) ((((__PERIPHCLK__)/(USART_PRESCALER_TAB[(__PRESCALER__)]))\
#                                                                                + ((__BAUDRATE__)/2U))/(__BAUDRATE__))
# Skip LL_USART_IsActiveFlag_RXNE : no need parse
# Skip LL_USART_IsActiveFlag_TXE : no need parse
# Skip LL_USART_EnableIT_RXNE : no need parse
# Skip LL_USART_EnableIT_TXE : no need parse
# Skip LL_USART_DisableIT_RXNE : no need parse
# Skip LL_USART_DisableIT_TXE : no need parse
# Skip LL_USART_IsEnabledIT_RXNE : no need parse
# Skip LL_USART_IsEnabledIT_TXE : no need parse
# struct LL_USART_InitTypeDef

class LL_USART_InitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PrescalerValue',	ctypes.c_uint32),
		('BaudRate',	ctypes.c_uint32),
		('DataWidth',	ctypes.c_uint32),
		('StopBits',	ctypes.c_uint32),
		('Parity',	ctypes.c_uint32),
		('TransferDirection',	ctypes.c_uint32),
		('HardwareFlowControl',	ctypes.c_uint32),
		('OverSampling',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_USART_ClockInitTypeDef

class LL_USART_ClockInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('ClockOutput',	ctypes.c_uint32),
		('ClockPolarity',	ctypes.c_uint32),
		('ClockPhase',	ctypes.c_uint32),
		('LastBitClockPulse',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_utils.h : 

# empty define STM32H7xx_LL_UTILS_H
LL_MAX_DELAY = 0xFFFFFFFF
UID_BASE_ADDRESS = 0x1FF1E800
FLASHSIZE_BASE_ADDRESS = 0x1FF1E880
# Skip PACKAGE_BASE_ADDRESS : no need parse
LL_UTILS_HSEBYPASS_OFF = 0x0
LL_UTILS_HSEBYPASS_ON = 0x1
LL_UTILS_PACKAGETYPE_LQFP100 = 0x0
LL_UTILS_PACKAGETYPE_TQFP144 = 0x2
LL_UTILS_PACKAGETYPE_TQFP176_UFBGA176 = 0x5
LL_UTILS_PACKAGETYPE_LQFP208_TFBGA240 = 0x8
# Skip LL_UTILS_PACKAGETYPE_LQFP64 : no need parse
# Skip LL_UTILS_PACKAGETYPE_TFBGA100_LQFP100 : no need parse
# Skip LL_UTILS_PACKAGETYPE_LQFP100_SMPS : no need parse
# Skip LL_UTILS_PACKAGETYPE_TFBGA100_SMPS : no need parse
# Skip LL_UTILS_PACKAGETYPE_WLCSP132_SMPS : no need parse
# Skip LL_UTILS_PACKAGETYPE_LQFP144 : no need parse
# Skip LL_UTILS_PACKAGETYPE_LQFP144_SMPS : no need parse
# Skip LL_UTILS_PACKAGETYPE_UFBGA169 : no need parse
# Skip LL_UTILS_PACKAGETYPE_UFBGA176_LQFP176 : no need parse
# Skip LL_UTILS_PACKAGETYPE_LQFP176_SMPS : no need parse
# Skip LL_UTILS_PACKAGETYPE_UFBGA176_SMPS : no need parse
# Skip LL_UTILS_PACKAGETYPE_TFBGA216 : no need parse
# Skip LL_UTILS_PACKAGETYPE_TFBGA225 : no need parse
# struct LL_UTILS_PLLInitTypeDef

class LL_UTILS_PLLInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('PLLM',	ctypes.c_uint32),
		('PLLN',	ctypes.c_uint32),
		('PLLP',	ctypes.c_uint32),
		('FRACN',	ctypes.c_uint32),
		('VCO_Input',	ctypes.c_uint32),
		('VCO_Output',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# struct LL_UTILS_ClkInitTypeDef

class LL_UTILS_ClkInitTypeDef(ctypes.Structure):
	_pack_ = False
	_fields_ = [
		('SYSCLKDivider',	ctypes.c_uint32),
		('AHBCLKDivider',	ctypes.c_uint32),
		('APB1CLKDivider',	ctypes.c_uint32),
		('APB2CLKDivider',	ctypes.c_uint32),
		('APB3CLKDivider',	ctypes.c_uint32),
		('APB4CLKDivider',	ctypes.c_uint32),
	]
	def ref(self):
		return ctypes.byref(self)

# ----------------------------------------

# file stm32h7xx_ll_wwdg.h : 

# empty define STM32H7xx_LL_WWDG_H
LL_WWDG_CFR_EWI = 0x200
LL_WWDG_PRESCALER_1 = 0x0
LL_WWDG_PRESCALER_2 = 0x800
LL_WWDG_PRESCALER_4 = 0x1000
LL_WWDG_PRESCALER_8 = 0x1800
LL_WWDG_PRESCALER_16 = 0x2000
LL_WWDG_PRESCALER_32 = 0x2800
LL_WWDG_PRESCALER_64 = 0x3000
LL_WWDG_PRESCALER_128 = 0x3800
# fun define LL_WWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
# fun define LL_WWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
# ----------------------------------------


__all__ =  ['__version__', '__RUN', '__HALT', '__ERROR', '__WARNING', '__INFO', '__DEBUG',
    '__ALL_LOG', 'DEFAULT_OPENOCD_PORT', 'DEFAULT_GDB_PORT', 'RESET', 'SET', 'DISABLE',
    'ENABLE', 'SUCCESS', 'ERROR', '__STM32H7xx_CMSIS_DEVICE_VERSION_MAIN',
    '__STM32H7xx_CMSIS_DEVICE_VERSION_SUB1', '__STM32H7xx_CMSIS_DEVICE_VERSION_SUB2',
    '__STM32H7xx_CMSIS_DEVICE_VERSION_RC', 'NonMaskableInt_IRQn', 'HardFault_IRQn',
    'MemoryManagement_IRQn', 'BusFault_IRQn', 'UsageFault_IRQn', 'SVCall_IRQn',
    'DebugMonitor_IRQn', 'PendSV_IRQn', 'SysTick_IRQn', 'WWDG_IRQn', 'PVD_AVD_IRQn',
    'TAMP_STAMP_IRQn', 'RTC_WKUP_IRQn', 'FLASH_IRQn', 'RCC_IRQn', 'EXTI0_IRQn',
    'EXTI1_IRQn', 'EXTI2_IRQn', 'EXTI3_IRQn', 'EXTI4_IRQn', 'DMA1_Stream0_IRQn',
    'DMA1_Stream1_IRQn', 'DMA1_Stream2_IRQn', 'DMA1_Stream3_IRQn', 'DMA1_Stream4_IRQn',
    'DMA1_Stream5_IRQn', 'DMA1_Stream6_IRQn', 'ADC_IRQn', 'FDCAN1_IT0_IRQn',
    'FDCAN2_IT0_IRQn', 'FDCAN1_IT1_IRQn', 'FDCAN2_IT1_IRQn', 'EXTI9_5_IRQn',
    'TIM1_BRK_IRQn', 'TIM1_UP_IRQn', 'TIM1_TRG_COM_IRQn', 'TIM1_CC_IRQn', 'TIM2_IRQn',
    'TIM3_IRQn', 'TIM4_IRQn', 'I2C1_EV_IRQn', 'I2C1_ER_IRQn', 'I2C2_EV_IRQn',
    'I2C2_ER_IRQn', 'SPI1_IRQn', 'SPI2_IRQn', 'USART1_IRQn', 'USART2_IRQn',
    'USART3_IRQn', 'EXTI15_10_IRQn', 'RTC_Alarm_IRQn', 'TIM8_BRK_TIM12_IRQn',
    'TIM8_UP_TIM13_IRQn', 'TIM8_TRG_COM_TIM14_IRQn', 'TIM8_CC_IRQn',
    'DMA1_Stream7_IRQn', 'FMC_IRQn', 'SDMMC1_IRQn', 'TIM5_IRQn', 'SPI3_IRQn',
    'UART4_IRQn', 'UART5_IRQn', 'TIM6_DAC_IRQn', 'TIM7_IRQn', 'DMA2_Stream0_IRQn',
    'DMA2_Stream1_IRQn', 'DMA2_Stream2_IRQn', 'DMA2_Stream3_IRQn', 'DMA2_Stream4_IRQn',
    'ETH_IRQn', 'ETH_WKUP_IRQn', 'FDCAN_CAL_IRQn', 'DMA2_Stream5_IRQn',
    'DMA2_Stream6_IRQn', 'DMA2_Stream7_IRQn', 'USART6_IRQn', 'I2C3_EV_IRQn',
    'I2C3_ER_IRQn', 'OTG_HS_EP1_OUT_IRQn', 'OTG_HS_EP1_IN_IRQn', 'OTG_HS_WKUP_IRQn',
    'OTG_HS_IRQn', 'DCMI_IRQn', 'RNG_IRQn', 'FPU_IRQn', 'UART7_IRQn', 'UART8_IRQn',
    'SPI4_IRQn', 'SPI5_IRQn', 'SPI6_IRQn', 'SAI1_IRQn', 'DMA2D_IRQn', 'SAI2_IRQn',
    'QUADSPI_IRQn', 'LPTIM1_IRQn', 'CEC_IRQn', 'I2C4_EV_IRQn', 'I2C4_ER_IRQn',
    'SPDIF_RX_IRQn', 'OTG_FS_EP1_OUT_IRQn', 'OTG_FS_EP1_IN_IRQn', 'OTG_FS_WKUP_IRQn',
    'OTG_FS_IRQn', 'DMAMUX1_OVR_IRQn', 'HRTIM1_Master_IRQn', 'HRTIM1_TIMA_IRQn',
    'HRTIM1_TIMB_IRQn', 'HRTIM1_TIMC_IRQn', 'HRTIM1_TIMD_IRQn', 'HRTIM1_TIME_IRQn',
    'HRTIM1_FLT_IRQn', 'DFSDM1_FLT0_IRQn', 'DFSDM1_FLT1_IRQn', 'DFSDM1_FLT2_IRQn',
    'DFSDM1_FLT3_IRQn', 'SAI3_IRQn', 'SWPMI1_IRQn', 'TIM15_IRQn', 'TIM16_IRQn',
    'TIM17_IRQn', 'MDIOS_WKUP_IRQn', 'MDIOS_IRQn', 'MDMA_IRQn', 'SDMMC2_IRQn',
    'HSEM1_IRQn', 'ADC3_IRQn', 'DMAMUX2_OVR_IRQn', 'BDMA_Channel0_IRQn',
    'BDMA_Channel1_IRQn', 'BDMA_Channel2_IRQn', 'BDMA_Channel3_IRQn',
    'BDMA_Channel4_IRQn', 'BDMA_Channel5_IRQn', 'BDMA_Channel6_IRQn',
    'BDMA_Channel7_IRQn', 'COMP_IRQn', 'LPTIM2_IRQn', 'LPTIM3_IRQn', 'LPTIM4_IRQn',
    'LPTIM5_IRQn', 'LPUART1_IRQn', 'CRS_IRQn', 'ECC_IRQn', 'SAI4_IRQn',
    'WAKEUP_PIN_IRQn', '__CM7_REV', '__MPU_PRESENT', '__NVIC_PRIO_BITS',
    '__Vendor_SysTickConfig', '__FPU_PRESENT', '__ICACHE_PRESENT', '__DCACHE_PRESENT',
    'D1_ITCMRAM_BASE', 'D1_ITCMICP_BASE', 'D1_DTCMRAM_BASE', 'D1_AXIFLASH_BASE',
    'D1_AXIICP_BASE', 'D1_AXISRAM_BASE', 'D2_AXISRAM_BASE', 'D2_AHBSRAM_BASE',
    'D3_BKPSRAM_BASE', 'D3_SRAM_BASE', 'PERIPH_BASE', 'QSPI_BASE', 'FLASH_BANK1_BASE',
    'FLASH_BANK2_BASE', 'FLASH_END', 'FLASH_BASE', 'UID_BASE', 'FLASHSIZE_BASE',
    'D2_APB1PERIPH_BASE', 'D2_APB2PERIPH_BASE', 'D2_AHB1PERIPH_BASE',
    'D2_AHB2PERIPH_BASE', 'D1_APB1PERIPH_BASE', 'D1_AHB1PERIPH_BASE',
    'D3_APB1PERIPH_BASE', 'D3_AHB1PERIPH_BASE', 'APB1PERIPH_BASE', 'APB2PERIPH_BASE',
    'AHB1PERIPH_BASE', 'AHB2PERIPH_BASE', 'MDMA_BASE', 'DMA2D_BASE', 'FLASH_R_BASE',
    'FMC_R_BASE', 'QSPI_R_BASE', 'DLYB_QSPI_BASE', 'SDMMC1_BASE', 'DLYB_SDMMC1_BASE',
    'RAMECC1_BASE', 'DMA1_BASE', 'DMA2_BASE', 'DMAMUX1_BASE', 'ADC1_BASE', 'ADC2_BASE',
    'ADC12_COMMON_BASE', 'ETH_BASE', 'ETH_MAC_BASE', 'USB1_OTG_HS_PERIPH_BASE',
    'USB2_OTG_FS_PERIPH_BASE', 'USB_OTG_GLOBAL_BASE', 'USB_OTG_DEVICE_BASE',
    'USB_OTG_IN_ENDPOINT_BASE', 'USB_OTG_OUT_ENDPOINT_BASE', 'USB_OTG_EP_REG_SIZE',
    'USB_OTG_HOST_BASE', 'USB_OTG_HOST_PORT_BASE', 'USB_OTG_HOST_CHANNEL_BASE',
    'USB_OTG_HOST_CHANNEL_SIZE', 'USB_OTG_PCGCCTL_BASE', 'USB_OTG_FIFO_BASE',
    'USB_OTG_FIFO_SIZE', 'DCMI_BASE', 'RNG_BASE', 'SDMMC2_BASE', 'DLYB_SDMMC2_BASE',
    'RAMECC2_BASE', 'GPIOA_BASE', 'GPIOB_BASE', 'GPIOC_BASE', 'GPIOD_BASE',
    'GPIOE_BASE', 'GPIOF_BASE', 'GPIOG_BASE', 'GPIOH_BASE', 'GPIOI_BASE', 'GPIOJ_BASE',
    'GPIOK_BASE', 'RCC_BASE', 'PWR_BASE', 'CRC_BASE', 'BDMA_BASE', 'DMAMUX2_BASE',
    'ADC3_BASE', 'ADC3_COMMON_BASE', 'HSEM_BASE', 'RAMECC3_BASE', 'WWDG1_BASE',
    'TIM2_BASE', 'TIM3_BASE', 'TIM4_BASE', 'TIM5_BASE', 'TIM6_BASE', 'TIM7_BASE',
    'TIM12_BASE', 'TIM13_BASE', 'TIM14_BASE', 'LPTIM1_BASE', 'SPI2_BASE', 'SPI3_BASE',
    'SPDIFRX_BASE', 'USART2_BASE', 'USART3_BASE', 'UART4_BASE', 'UART5_BASE',
    'I2C1_BASE', 'I2C2_BASE', 'I2C3_BASE', 'CEC_BASE', 'DAC1_BASE', 'UART7_BASE',
    'UART8_BASE', 'CRS_BASE', 'SWPMI1_BASE', 'OPAMP_BASE', 'OPAMP1_BASE', 'OPAMP2_BASE',
    'MDIOS_BASE', 'FDCAN1_BASE', 'FDCAN2_BASE', 'FDCAN_CCU_BASE', 'SRAMCAN_BASE',
    'TIM1_BASE', 'TIM8_BASE', 'USART1_BASE', 'USART6_BASE', 'SPI1_BASE', 'SPI4_BASE',
    'TIM15_BASE', 'TIM16_BASE', 'TIM17_BASE', 'SPI5_BASE', 'SAI1_BASE',
    'SAI1_Block_A_BASE', 'SAI1_Block_B_BASE', 'SAI2_BASE', 'SAI2_Block_A_BASE',
    'SAI2_Block_B_BASE', 'SAI3_BASE', 'SAI3_Block_A_BASE', 'SAI3_Block_B_BASE',
    'DFSDM1_BASE', 'DFSDM1_Channel0_BASE', 'DFSDM1_Channel1_BASE',
    'DFSDM1_Channel2_BASE', 'DFSDM1_Channel3_BASE', 'DFSDM1_Channel4_BASE',
    'DFSDM1_Channel5_BASE', 'DFSDM1_Channel6_BASE', 'DFSDM1_Channel7_BASE',
    'DFSDM1_Filter0_BASE', 'DFSDM1_Filter1_BASE', 'DFSDM1_Filter2_BASE',
    'DFSDM1_Filter3_BASE', 'HRTIM1_BASE', 'HRTIM1_TIMA_BASE', 'HRTIM1_TIMB_BASE',
    'HRTIM1_TIMC_BASE', 'HRTIM1_TIMD_BASE', 'HRTIM1_TIME_BASE', 'HRTIM1_COMMON_BASE',
    'EXTI_BASE', 'EXTI_D1_BASE', 'EXTI_D2_BASE', 'SYSCFG_BASE', 'LPUART1_BASE',
    'SPI6_BASE', 'I2C4_BASE', 'LPTIM2_BASE', 'LPTIM3_BASE', 'LPTIM4_BASE',
    'LPTIM5_BASE', 'COMP12_BASE', 'COMP1_BASE', 'COMP2_BASE', 'VREFBUF_BASE',
    'RTC_BASE', 'IWDG1_BASE', 'SAI4_BASE', 'SAI4_Block_A_BASE', 'SAI4_Block_B_BASE',
    'BDMA_Channel0_BASE', 'BDMA_Channel1_BASE', 'BDMA_Channel2_BASE',
    'BDMA_Channel3_BASE', 'BDMA_Channel4_BASE', 'BDMA_Channel5_BASE',
    'BDMA_Channel6_BASE', 'BDMA_Channel7_BASE', 'DMAMUX2_Channel0_BASE',
    'DMAMUX2_Channel1_BASE', 'DMAMUX2_Channel2_BASE', 'DMAMUX2_Channel3_BASE',
    'DMAMUX2_Channel4_BASE', 'DMAMUX2_Channel5_BASE', 'DMAMUX2_Channel6_BASE',
    'DMAMUX2_Channel7_BASE', 'DMAMUX2_RequestGenerator0_BASE',
    'DMAMUX2_RequestGenerator1_BASE', 'DMAMUX2_RequestGenerator2_BASE',
    'DMAMUX2_RequestGenerator3_BASE', 'DMAMUX2_RequestGenerator4_BASE',
    'DMAMUX2_RequestGenerator5_BASE', 'DMAMUX2_RequestGenerator6_BASE',
    'DMAMUX2_RequestGenerator7_BASE', 'DMAMUX2_ChannelStatus_BASE',
    'DMAMUX2_RequestGenStatus_BASE', 'DMA1_Stream0_BASE', 'DMA1_Stream1_BASE',
    'DMA1_Stream2_BASE', 'DMA1_Stream3_BASE', 'DMA1_Stream4_BASE', 'DMA1_Stream5_BASE',
    'DMA1_Stream6_BASE', 'DMA1_Stream7_BASE', 'DMA2_Stream0_BASE', 'DMA2_Stream1_BASE',
    'DMA2_Stream2_BASE', 'DMA2_Stream3_BASE', 'DMA2_Stream4_BASE', 'DMA2_Stream5_BASE',
    'DMA2_Stream6_BASE', 'DMA2_Stream7_BASE', 'DMAMUX1_Channel0_BASE',
    'DMAMUX1_Channel1_BASE', 'DMAMUX1_Channel2_BASE', 'DMAMUX1_Channel3_BASE',
    'DMAMUX1_Channel4_BASE', 'DMAMUX1_Channel5_BASE', 'DMAMUX1_Channel6_BASE',
    'DMAMUX1_Channel7_BASE', 'DMAMUX1_Channel8_BASE', 'DMAMUX1_Channel9_BASE',
    'DMAMUX1_Channel10_BASE', 'DMAMUX1_Channel11_BASE', 'DMAMUX1_Channel12_BASE',
    'DMAMUX1_Channel13_BASE', 'DMAMUX1_Channel14_BASE', 'DMAMUX1_Channel15_BASE',
    'DMAMUX1_RequestGenerator0_BASE', 'DMAMUX1_RequestGenerator1_BASE',
    'DMAMUX1_RequestGenerator2_BASE', 'DMAMUX1_RequestGenerator3_BASE',
    'DMAMUX1_RequestGenerator4_BASE', 'DMAMUX1_RequestGenerator5_BASE',
    'DMAMUX1_RequestGenerator6_BASE', 'DMAMUX1_RequestGenerator7_BASE',
    'DMAMUX1_ChannelStatus_BASE', 'DMAMUX1_RequestGenStatus_BASE', 'FMC_Bank1_R_BASE',
    'FMC_Bank1E_R_BASE', 'FMC_Bank2_R_BASE', 'FMC_Bank3_R_BASE', 'FMC_Bank5_6_R_BASE',
    'DBGMCU_BASE', 'MDMA_Channel0_BASE', 'MDMA_Channel1_BASE', 'MDMA_Channel2_BASE',
    'MDMA_Channel3_BASE', 'MDMA_Channel4_BASE', 'MDMA_Channel5_BASE',
    'MDMA_Channel6_BASE', 'MDMA_Channel7_BASE', 'MDMA_Channel8_BASE',
    'MDMA_Channel9_BASE', 'MDMA_Channel10_BASE', 'MDMA_Channel11_BASE',
    'MDMA_Channel12_BASE', 'MDMA_Channel13_BASE', 'MDMA_Channel14_BASE',
    'MDMA_Channel15_BASE', 'RAMECC1_Monitor1_BASE', 'RAMECC1_Monitor2_BASE',
    'RAMECC1_Monitor3_BASE', 'RAMECC1_Monitor4_BASE', 'RAMECC1_Monitor5_BASE',
    'RAMECC2_Monitor1_BASE', 'RAMECC2_Monitor2_BASE', 'RAMECC2_Monitor3_BASE',
    'RAMECC2_Monitor4_BASE', 'RAMECC2_Monitor5_BASE', 'RAMECC3_Monitor1_BASE',
    'RAMECC3_Monitor2_BASE', 'TIM2', 'TIM3', 'TIM4', 'TIM5', 'TIM6', 'TIM7', 'TIM13',
    'TIM14', 'VREFBUF', 'RTC', 'WWDG1', 'IWDG1', 'SPI2', 'SPI3', 'SPI4', 'SPI5', 'SPI6',
    'USART2', 'USART3', 'USART6', 'UART7', 'UART8', 'CRS', 'UART4', 'UART5', 'I2C1',
    'I2C2', 'I2C3', 'I2C4', 'FDCAN1', 'FDCAN2', 'FDCAN_CCU', 'CEC', 'LPTIM1', 'PWR',
    'DAC1', 'LPUART1', 'SWPMI1', 'LPTIM2', 'LPTIM3', 'LPTIM4', 'LPTIM5', 'SYSCFG',
    'COMP12', 'COMP1', 'COMP2', 'COMP12_COMMON', 'OPAMP', 'OPAMP1', 'OPAMP2', 'EXTI',
    'EXTI_D1', 'EXTI_D2', 'TIM1', 'SPI1', 'TIM8', 'USART1', 'TIM12', 'TIM15', 'TIM16',
    'TIM17', 'HRTIM1', 'HRTIM1_TIMA', 'HRTIM1_TIMB', 'HRTIM1_TIMC', 'HRTIM1_TIMD',
    'HRTIM1_TIME', 'HRTIM1_COMMON', 'SAI1', 'SAI1_Block_A', 'SAI1_Block_B', 'SAI2',
    'SAI2_Block_A', 'SAI2_Block_B', 'SAI3', 'SAI3_Block_A', 'SAI3_Block_B', 'SAI4',
    'SAI4_Block_A', 'SAI4_Block_B', 'SPDIFRX', 'DFSDM1_Channel0', 'DFSDM1_Channel1',
    'DFSDM1_Channel2', 'DFSDM1_Channel3', 'DFSDM1_Channel4', 'DFSDM1_Channel5',
    'DFSDM1_Channel6', 'DFSDM1_Channel7', 'DFSDM1_Filter0', 'DFSDM1_Filter1',
    'DFSDM1_Filter2', 'DFSDM1_Filter3', 'DMA2D', 'DCMI', 'RCC', 'FLASH', 'CRC', 'GPIOA',
    'GPIOB', 'GPIOC', 'GPIOD', 'GPIOE', 'GPIOF', 'GPIOG', 'GPIOH', 'GPIOI', 'GPIOJ',
    'GPIOK', 'ADC1', 'ADC2', 'ADC3', 'ADC3_COMMON', 'ADC12_COMMON', 'RNG', 'SDMMC2',
    'DLYB_SDMMC2', 'BDMA', 'BDMA_Channel0', 'BDMA_Channel1', 'BDMA_Channel2',
    'BDMA_Channel3', 'BDMA_Channel4', 'BDMA_Channel5', 'BDMA_Channel6', 'BDMA_Channel7',
    'RAMECC1', 'RAMECC1_Monitor1', 'RAMECC1_Monitor2', 'RAMECC1_Monitor3',
    'RAMECC1_Monitor4', 'RAMECC1_Monitor5', 'RAMECC2', 'RAMECC2_Monitor1',
    'RAMECC2_Monitor2', 'RAMECC2_Monitor3', 'RAMECC2_Monitor4', 'RAMECC2_Monitor5',
    'RAMECC3', 'RAMECC3_Monitor1', 'RAMECC3_Monitor2', 'DMAMUX2', 'DMAMUX2_Channel0',
    'DMAMUX2_Channel1', 'DMAMUX2_Channel2', 'DMAMUX2_Channel3', 'DMAMUX2_Channel4',
    'DMAMUX2_Channel5', 'DMAMUX2_Channel6', 'DMAMUX2_Channel7',
    'DMAMUX2_RequestGenerator0', 'DMAMUX2_RequestGenerator1',
    'DMAMUX2_RequestGenerator2', 'DMAMUX2_RequestGenerator3',
    'DMAMUX2_RequestGenerator4', 'DMAMUX2_RequestGenerator5',
    'DMAMUX2_RequestGenerator6', 'DMAMUX2_RequestGenerator7', 'DMAMUX2_ChannelStatus',
    'DMAMUX2_RequestGenStatus', 'DMA2', 'DMA2_Stream0', 'DMA2_Stream1', 'DMA2_Stream2',
    'DMA2_Stream3', 'DMA2_Stream4', 'DMA2_Stream5', 'DMA2_Stream6', 'DMA2_Stream7',
    'DMA1', 'DMA1_Stream0', 'DMA1_Stream1', 'DMA1_Stream2', 'DMA1_Stream3',
    'DMA1_Stream4', 'DMA1_Stream5', 'DMA1_Stream6', 'DMA1_Stream7', 'DMAMUX1',
    'DMAMUX1_Channel0', 'DMAMUX1_Channel1', 'DMAMUX1_Channel2', 'DMAMUX1_Channel3',
    'DMAMUX1_Channel4', 'DMAMUX1_Channel5', 'DMAMUX1_Channel6', 'DMAMUX1_Channel7',
    'DMAMUX1_Channel8', 'DMAMUX1_Channel9', 'DMAMUX1_Channel10', 'DMAMUX1_Channel11',
    'DMAMUX1_Channel12', 'DMAMUX1_Channel13', 'DMAMUX1_Channel14', 'DMAMUX1_Channel15',
    'DMAMUX1_RequestGenerator0', 'DMAMUX1_RequestGenerator1',
    'DMAMUX1_RequestGenerator2', 'DMAMUX1_RequestGenerator3',
    'DMAMUX1_RequestGenerator4', 'DMAMUX1_RequestGenerator5',
    'DMAMUX1_RequestGenerator6', 'DMAMUX1_RequestGenerator7', 'DMAMUX1_ChannelStatus',
    'DMAMUX1_RequestGenStatus', 'FMC_Bank1_R', 'FMC_Bank1E_R', 'FMC_Bank2_R',
    'FMC_Bank3_R', 'FMC_Bank5_6_R', 'QUADSPI', 'DLYB_QUADSPI', 'SDMMC1', 'DLYB_SDMMC1',
    'DBGMCU', 'HSEM', 'HSEM_COMMON', 'MDIOS', 'ETH', 'MDMA', 'MDMA_Channel0',
    'MDMA_Channel1', 'MDMA_Channel2', 'MDMA_Channel3', 'MDMA_Channel4', 'MDMA_Channel5',
    'MDMA_Channel6', 'MDMA_Channel7', 'MDMA_Channel8', 'MDMA_Channel9',
    'MDMA_Channel10', 'MDMA_Channel11', 'MDMA_Channel12', 'MDMA_Channel13',
    'MDMA_Channel14', 'MDMA_Channel15', 'USB1_OTG_HS', 'USB2_OTG_FS', 'USB_OTG_HS',
    'USB_OTG_HS_PERIPH_BASE', 'USB_OTG_FS', 'USB_OTG_FS_PERIPH_BASE',
    'ADC_ISR_ADRDY_Pos', 'ADC_ISR_ADRDY_Msk', 'ADC_ISR_ADRDY', 'ADC_ISR_EOSMP_Pos',
    'ADC_ISR_EOSMP_Msk', 'ADC_ISR_EOSMP', 'ADC_ISR_EOC_Pos', 'ADC_ISR_EOC_Msk',
    'ADC_ISR_EOC', 'ADC_ISR_EOS_Pos', 'ADC_ISR_EOS_Msk', 'ADC_ISR_EOS',
    'ADC_ISR_OVR_Pos', 'ADC_ISR_OVR_Msk', 'ADC_ISR_OVR', 'ADC_ISR_JEOC_Pos',
    'ADC_ISR_JEOC_Msk', 'ADC_ISR_JEOC', 'ADC_ISR_JEOS_Pos', 'ADC_ISR_JEOS_Msk',
    'ADC_ISR_JEOS', 'ADC_ISR_AWD1_Pos', 'ADC_ISR_AWD1_Msk', 'ADC_ISR_AWD1',
    'ADC_ISR_AWD2_Pos', 'ADC_ISR_AWD2_Msk', 'ADC_ISR_AWD2', 'ADC_ISR_AWD3_Pos',
    'ADC_ISR_AWD3_Msk', 'ADC_ISR_AWD3', 'ADC_ISR_JQOVF_Pos', 'ADC_ISR_JQOVF_Msk',
    'ADC_ISR_JQOVF', 'ADC_IER_ADRDYIE_Pos', 'ADC_IER_ADRDYIE_Msk', 'ADC_IER_ADRDYIE',
    'ADC_IER_EOSMPIE_Pos', 'ADC_IER_EOSMPIE_Msk', 'ADC_IER_EOSMPIE',
    'ADC_IER_EOCIE_Pos', 'ADC_IER_EOCIE_Msk', 'ADC_IER_EOCIE', 'ADC_IER_EOSIE_Pos',
    'ADC_IER_EOSIE_Msk', 'ADC_IER_EOSIE', 'ADC_IER_OVRIE_Pos', 'ADC_IER_OVRIE_Msk',
    'ADC_IER_OVRIE', 'ADC_IER_JEOCIE_Pos', 'ADC_IER_JEOCIE_Msk', 'ADC_IER_JEOCIE',
    'ADC_IER_JEOSIE_Pos', 'ADC_IER_JEOSIE_Msk', 'ADC_IER_JEOSIE', 'ADC_IER_AWD1IE_Pos',
    'ADC_IER_AWD1IE_Msk', 'ADC_IER_AWD1IE', 'ADC_IER_AWD2IE_Pos', 'ADC_IER_AWD2IE_Msk',
    'ADC_IER_AWD2IE', 'ADC_IER_AWD3IE_Pos', 'ADC_IER_AWD3IE_Msk', 'ADC_IER_AWD3IE',
    'ADC_IER_JQOVFIE_Pos', 'ADC_IER_JQOVFIE_Msk', 'ADC_IER_JQOVFIE', 'ADC_CR_ADEN_Pos',
    'ADC_CR_ADEN_Msk', 'ADC_CR_ADEN', 'ADC_CR_ADDIS_Pos', 'ADC_CR_ADDIS_Msk',
    'ADC_CR_ADDIS', 'ADC_CR_ADSTART_Pos', 'ADC_CR_ADSTART_Msk', 'ADC_CR_ADSTART',
    'ADC_CR_JADSTART_Pos', 'ADC_CR_JADSTART_Msk', 'ADC_CR_JADSTART', 'ADC_CR_ADSTP_Pos',
    'ADC_CR_ADSTP_Msk', 'ADC_CR_ADSTP', 'ADC_CR_JADSTP_Pos', 'ADC_CR_JADSTP_Msk',
    'ADC_CR_JADSTP', 'ADC_CR_BOOST_Pos', 'ADC_CR_BOOST_Msk', 'ADC_CR_BOOST',
    'ADC_CR_BOOST_0', 'ADC_CR_BOOST_1', 'ADC_CR_ADCALLIN_Pos', 'ADC_CR_ADCALLIN_Msk',
    'ADC_CR_ADCALLIN', 'ADC_CR_LINCALRDYW1_Pos', 'ADC_CR_LINCALRDYW1_Msk',
    'ADC_CR_LINCALRDYW1', 'ADC_CR_LINCALRDYW2_Pos', 'ADC_CR_LINCALRDYW2_Msk',
    'ADC_CR_LINCALRDYW2', 'ADC_CR_LINCALRDYW3_Pos', 'ADC_CR_LINCALRDYW3_Msk',
    'ADC_CR_LINCALRDYW3', 'ADC_CR_LINCALRDYW4_Pos', 'ADC_CR_LINCALRDYW4_Msk',
    'ADC_CR_LINCALRDYW4', 'ADC_CR_LINCALRDYW5_Pos', 'ADC_CR_LINCALRDYW5_Msk',
    'ADC_CR_LINCALRDYW5', 'ADC_CR_LINCALRDYW6_Pos', 'ADC_CR_LINCALRDYW6_Msk',
    'ADC_CR_LINCALRDYW6', 'ADC_CR_ADVREGEN_Pos', 'ADC_CR_ADVREGEN_Msk',
    'ADC_CR_ADVREGEN', 'ADC_CR_DEEPPWD_Pos', 'ADC_CR_DEEPPWD_Msk', 'ADC_CR_DEEPPWD',
    'ADC_CR_ADCALDIF_Pos', 'ADC_CR_ADCALDIF_Msk', 'ADC_CR_ADCALDIF', 'ADC_CR_ADCAL_Pos',
    'ADC_CR_ADCAL_Msk', 'ADC_CR_ADCAL', 'ADC_CFGR_DMNGT_Pos', 'ADC_CFGR_DMNGT_Msk',
    'ADC_CFGR_DMNGT', 'ADC_CFGR_DMNGT_0', 'ADC_CFGR_DMNGT_1', 'ADC_CFGR_RES_Pos',
    'ADC_CFGR_RES_Msk', 'ADC_CFGR_RES', 'ADC_CFGR_RES_0', 'ADC_CFGR_RES_1',
    'ADC_CFGR_RES_2', 'ADC_CFGR_EXTSEL_Pos', 'ADC_CFGR_EXTSEL_Msk', 'ADC_CFGR_EXTSEL',
    'ADC_CFGR_EXTSEL_0', 'ADC_CFGR_EXTSEL_1', 'ADC_CFGR_EXTSEL_2', 'ADC_CFGR_EXTSEL_3',
    'ADC_CFGR_EXTSEL_4', 'ADC_CFGR_EXTEN_Pos', 'ADC_CFGR_EXTEN_Msk', 'ADC_CFGR_EXTEN',
    'ADC_CFGR_EXTEN_0', 'ADC_CFGR_EXTEN_1', 'ADC_CFGR_OVRMOD_Pos',
    'ADC_CFGR_OVRMOD_Msk', 'ADC_CFGR_OVRMOD', 'ADC_CFGR_CONT_Pos', 'ADC_CFGR_CONT_Msk',
    'ADC_CFGR_CONT', 'ADC_CFGR_AUTDLY_Pos', 'ADC_CFGR_AUTDLY_Msk', 'ADC_CFGR_AUTDLY',
    'ADC_CFGR_DISCEN_Pos', 'ADC_CFGR_DISCEN_Msk', 'ADC_CFGR_DISCEN',
    'ADC_CFGR_DISCNUM_Pos', 'ADC_CFGR_DISCNUM_Msk', 'ADC_CFGR_DISCNUM',
    'ADC_CFGR_DISCNUM_0', 'ADC_CFGR_DISCNUM_1', 'ADC_CFGR_DISCNUM_2',
    'ADC_CFGR_JDISCEN_Pos', 'ADC_CFGR_JDISCEN_Msk', 'ADC_CFGR_JDISCEN',
    'ADC_CFGR_JQM_Pos', 'ADC_CFGR_JQM_Msk', 'ADC_CFGR_JQM', 'ADC_CFGR_AWD1SGL_Pos',
    'ADC_CFGR_AWD1SGL_Msk', 'ADC_CFGR_AWD1SGL', 'ADC_CFGR_AWD1EN_Pos',
    'ADC_CFGR_AWD1EN_Msk', 'ADC_CFGR_AWD1EN', 'ADC_CFGR_JAWD1EN_Pos',
    'ADC_CFGR_JAWD1EN_Msk', 'ADC_CFGR_JAWD1EN', 'ADC_CFGR_JAUTO_Pos',
    'ADC_CFGR_JAUTO_Msk', 'ADC_CFGR_JAUTO', 'ADC_CFGR_AWD1CH_Pos',
    'ADC_CFGR_AWD1CH_Msk', 'ADC_CFGR_AWD1CH', 'ADC_CFGR_AWD1CH_0', 'ADC_CFGR_AWD1CH_1',
    'ADC_CFGR_AWD1CH_2', 'ADC_CFGR_AWD1CH_3', 'ADC_CFGR_AWD1CH_4', 'ADC_CFGR_JQDIS_Pos',
    'ADC_CFGR_JQDIS_Msk', 'ADC_CFGR_JQDIS', 'ADC_CFGR2_ROVSE_Pos',
    'ADC_CFGR2_ROVSE_Msk', 'ADC_CFGR2_ROVSE', 'ADC_CFGR2_JOVSE_Pos',
    'ADC_CFGR2_JOVSE_Msk', 'ADC_CFGR2_JOVSE', 'ADC_CFGR2_OVSS_Pos',
    'ADC_CFGR2_OVSS_Msk', 'ADC_CFGR2_OVSS', 'ADC_CFGR2_OVSS_0', 'ADC_CFGR2_OVSS_1',
    'ADC_CFGR2_OVSS_2', 'ADC_CFGR2_OVSS_3', 'ADC_CFGR2_TROVS_Pos',
    'ADC_CFGR2_TROVS_Msk', 'ADC_CFGR2_TROVS', 'ADC_CFGR2_ROVSM_Pos',
    'ADC_CFGR2_ROVSM_Msk', 'ADC_CFGR2_ROVSM', 'ADC_CFGR2_RSHIFT1_Pos',
    'ADC_CFGR2_RSHIFT1_Msk', 'ADC_CFGR2_RSHIFT1', 'ADC_CFGR2_RSHIFT2_Pos',
    'ADC_CFGR2_RSHIFT2_Msk', 'ADC_CFGR2_RSHIFT2', 'ADC_CFGR2_RSHIFT3_Pos',
    'ADC_CFGR2_RSHIFT3_Msk', 'ADC_CFGR2_RSHIFT3', 'ADC_CFGR2_RSHIFT4_Pos',
    'ADC_CFGR2_RSHIFT4_Msk', 'ADC_CFGR2_RSHIFT4', 'ADC_CFGR2_OVSR_Pos',
    'ADC_CFGR2_OVSR_Msk', 'ADC_CFGR2_OVSR', 'ADC_CFGR2_OVSR_0', 'ADC_CFGR2_OVSR_1',
    'ADC_CFGR2_OVSR_2', 'ADC_CFGR2_OVSR_3', 'ADC_CFGR2_OVSR_4', 'ADC_CFGR2_OVSR_5',
    'ADC_CFGR2_OVSR_6', 'ADC_CFGR2_OVSR_7', 'ADC_CFGR2_OVSR_8', 'ADC_CFGR2_OVSR_9',
    'ADC_CFGR2_LSHIFT_Pos', 'ADC_CFGR2_LSHIFT_Msk', 'ADC_CFGR2_LSHIFT',
    'ADC_CFGR2_LSHIFT_0', 'ADC_CFGR2_LSHIFT_1', 'ADC_CFGR2_LSHIFT_2',
    'ADC_CFGR2_LSHIFT_3', 'ADC_SMPR1_SMP0_Pos', 'ADC_SMPR1_SMP0_Msk', 'ADC_SMPR1_SMP0',
    'ADC_SMPR1_SMP0_0', 'ADC_SMPR1_SMP0_1', 'ADC_SMPR1_SMP0_2', 'ADC_SMPR1_SMP1_Pos',
    'ADC_SMPR1_SMP1_Msk', 'ADC_SMPR1_SMP1', 'ADC_SMPR1_SMP1_0', 'ADC_SMPR1_SMP1_1',
    'ADC_SMPR1_SMP1_2', 'ADC_SMPR1_SMP2_Pos', 'ADC_SMPR1_SMP2_Msk', 'ADC_SMPR1_SMP2',
    'ADC_SMPR1_SMP2_0', 'ADC_SMPR1_SMP2_1', 'ADC_SMPR1_SMP2_2', 'ADC_SMPR1_SMP3_Pos',
    'ADC_SMPR1_SMP3_Msk', 'ADC_SMPR1_SMP3', 'ADC_SMPR1_SMP3_0', 'ADC_SMPR1_SMP3_1',
    'ADC_SMPR1_SMP3_2', 'ADC_SMPR1_SMP4_Pos', 'ADC_SMPR1_SMP4_Msk', 'ADC_SMPR1_SMP4',
    'ADC_SMPR1_SMP4_0', 'ADC_SMPR1_SMP4_1', 'ADC_SMPR1_SMP4_2', 'ADC_SMPR1_SMP5_Pos',
    'ADC_SMPR1_SMP5_Msk', 'ADC_SMPR1_SMP5', 'ADC_SMPR1_SMP5_0', 'ADC_SMPR1_SMP5_1',
    'ADC_SMPR1_SMP5_2', 'ADC_SMPR1_SMP6_Pos', 'ADC_SMPR1_SMP6_Msk', 'ADC_SMPR1_SMP6',
    'ADC_SMPR1_SMP6_0', 'ADC_SMPR1_SMP6_1', 'ADC_SMPR1_SMP6_2', 'ADC_SMPR1_SMP7_Pos',
    'ADC_SMPR1_SMP7_Msk', 'ADC_SMPR1_SMP7', 'ADC_SMPR1_SMP7_0', 'ADC_SMPR1_SMP7_1',
    'ADC_SMPR1_SMP7_2', 'ADC_SMPR1_SMP8_Pos', 'ADC_SMPR1_SMP8_Msk', 'ADC_SMPR1_SMP8',
    'ADC_SMPR1_SMP8_0', 'ADC_SMPR1_SMP8_1', 'ADC_SMPR1_SMP8_2', 'ADC_SMPR1_SMP9_Pos',
    'ADC_SMPR1_SMP9_Msk', 'ADC_SMPR1_SMP9', 'ADC_SMPR1_SMP9_0', 'ADC_SMPR1_SMP9_1',
    'ADC_SMPR1_SMP9_2', 'ADC_SMPR2_SMP10_Pos', 'ADC_SMPR2_SMP10_Msk', 'ADC_SMPR2_SMP10',
    'ADC_SMPR2_SMP10_0', 'ADC_SMPR2_SMP10_1', 'ADC_SMPR2_SMP10_2',
    'ADC_SMPR2_SMP11_Pos', 'ADC_SMPR2_SMP11_Msk', 'ADC_SMPR2_SMP11',
    'ADC_SMPR2_SMP11_0', 'ADC_SMPR2_SMP11_1', 'ADC_SMPR2_SMP11_2',
    'ADC_SMPR2_SMP12_Pos', 'ADC_SMPR2_SMP12_Msk', 'ADC_SMPR2_SMP12',
    'ADC_SMPR2_SMP12_0', 'ADC_SMPR2_SMP12_1', 'ADC_SMPR2_SMP12_2',
    'ADC_SMPR2_SMP13_Pos', 'ADC_SMPR2_SMP13_Msk', 'ADC_SMPR2_SMP13',
    'ADC_SMPR2_SMP13_0', 'ADC_SMPR2_SMP13_1', 'ADC_SMPR2_SMP13_2',
    'ADC_SMPR2_SMP14_Pos', 'ADC_SMPR2_SMP14_Msk', 'ADC_SMPR2_SMP14',
    'ADC_SMPR2_SMP14_0', 'ADC_SMPR2_SMP14_1', 'ADC_SMPR2_SMP14_2',
    'ADC_SMPR2_SMP15_Pos', 'ADC_SMPR2_SMP15_Msk', 'ADC_SMPR2_SMP15',
    'ADC_SMPR2_SMP15_0', 'ADC_SMPR2_SMP15_1', 'ADC_SMPR2_SMP15_2',
    'ADC_SMPR2_SMP16_Pos', 'ADC_SMPR2_SMP16_Msk', 'ADC_SMPR2_SMP16',
    'ADC_SMPR2_SMP16_0', 'ADC_SMPR2_SMP16_1', 'ADC_SMPR2_SMP16_2',
    'ADC_SMPR2_SMP17_Pos', 'ADC_SMPR2_SMP17_Msk', 'ADC_SMPR2_SMP17',
    'ADC_SMPR2_SMP17_0', 'ADC_SMPR2_SMP17_1', 'ADC_SMPR2_SMP17_2',
    'ADC_SMPR2_SMP18_Pos', 'ADC_SMPR2_SMP18_Msk', 'ADC_SMPR2_SMP18',
    'ADC_SMPR2_SMP18_0', 'ADC_SMPR2_SMP18_1', 'ADC_SMPR2_SMP18_2',
    'ADC_SMPR2_SMP19_Pos', 'ADC_SMPR2_SMP19_Msk', 'ADC_SMPR2_SMP19',
    'ADC_SMPR2_SMP19_0', 'ADC_SMPR2_SMP19_1', 'ADC_SMPR2_SMP19_2',
    'ADC_PCSEL_PCSEL_Pos', 'ADC_PCSEL_PCSEL_Msk', 'ADC_PCSEL_PCSEL',
    'ADC_PCSEL_PCSEL_0', 'ADC_PCSEL_PCSEL_1', 'ADC_PCSEL_PCSEL_2', 'ADC_PCSEL_PCSEL_3',
    'ADC_PCSEL_PCSEL_4', 'ADC_PCSEL_PCSEL_5', 'ADC_PCSEL_PCSEL_6', 'ADC_PCSEL_PCSEL_7',
    'ADC_PCSEL_PCSEL_8', 'ADC_PCSEL_PCSEL_9', 'ADC_PCSEL_PCSEL_10',
    'ADC_PCSEL_PCSEL_11', 'ADC_PCSEL_PCSEL_12', 'ADC_PCSEL_PCSEL_13',
    'ADC_PCSEL_PCSEL_14', 'ADC_PCSEL_PCSEL_15', 'ADC_PCSEL_PCSEL_16',
    'ADC_PCSEL_PCSEL_17', 'ADC_PCSEL_PCSEL_18', 'ADC_PCSEL_PCSEL_19', 'ADC_LTR_LT_Pos',
    'ADC_LTR_LT_Msk', 'ADC_LTR_LT', 'ADC_HTR_HT_Pos', 'ADC_HTR_HT_Msk', 'ADC_HTR_HT',
    'ADC_SQR1_L_Pos', 'ADC_SQR1_L_Msk', 'ADC_SQR1_L', 'ADC_SQR1_L_0', 'ADC_SQR1_L_1',
    'ADC_SQR1_L_2', 'ADC_SQR1_L_3', 'ADC_SQR1_SQ1_Pos', 'ADC_SQR1_SQ1_Msk',
    'ADC_SQR1_SQ1', 'ADC_SQR1_SQ1_0', 'ADC_SQR1_SQ1_1', 'ADC_SQR1_SQ1_2',
    'ADC_SQR1_SQ1_3', 'ADC_SQR1_SQ1_4', 'ADC_SQR1_SQ2_Pos', 'ADC_SQR1_SQ2_Msk',
    'ADC_SQR1_SQ2', 'ADC_SQR1_SQ2_0', 'ADC_SQR1_SQ2_1', 'ADC_SQR1_SQ2_2',
    'ADC_SQR1_SQ2_3', 'ADC_SQR1_SQ2_4', 'ADC_SQR1_SQ3_Pos', 'ADC_SQR1_SQ3_Msk',
    'ADC_SQR1_SQ3', 'ADC_SQR1_SQ3_0', 'ADC_SQR1_SQ3_1', 'ADC_SQR1_SQ3_2',
    'ADC_SQR1_SQ3_3', 'ADC_SQR1_SQ3_4', 'ADC_SQR1_SQ4_Pos', 'ADC_SQR1_SQ4_Msk',
    'ADC_SQR1_SQ4', 'ADC_SQR1_SQ4_0', 'ADC_SQR1_SQ4_1', 'ADC_SQR1_SQ4_2',
    'ADC_SQR1_SQ4_3', 'ADC_SQR1_SQ4_4', 'ADC_SQR2_SQ5_Pos', 'ADC_SQR2_SQ5_Msk',
    'ADC_SQR2_SQ5', 'ADC_SQR2_SQ5_0', 'ADC_SQR2_SQ5_1', 'ADC_SQR2_SQ5_2',
    'ADC_SQR2_SQ5_3', 'ADC_SQR2_SQ5_4', 'ADC_SQR2_SQ6_Pos', 'ADC_SQR2_SQ6_Msk',
    'ADC_SQR2_SQ6', 'ADC_SQR2_SQ6_0', 'ADC_SQR2_SQ6_1', 'ADC_SQR2_SQ6_2',
    'ADC_SQR2_SQ6_3', 'ADC_SQR2_SQ6_4', 'ADC_SQR2_SQ7_Pos', 'ADC_SQR2_SQ7_Msk',
    'ADC_SQR2_SQ7', 'ADC_SQR2_SQ7_0', 'ADC_SQR2_SQ7_1', 'ADC_SQR2_SQ7_2',
    'ADC_SQR2_SQ7_3', 'ADC_SQR2_SQ7_4', 'ADC_SQR2_SQ8_Pos', 'ADC_SQR2_SQ8_Msk',
    'ADC_SQR2_SQ8', 'ADC_SQR2_SQ8_0', 'ADC_SQR2_SQ8_1', 'ADC_SQR2_SQ8_2',
    'ADC_SQR2_SQ8_3', 'ADC_SQR2_SQ8_4', 'ADC_SQR2_SQ9_Pos', 'ADC_SQR2_SQ9_Msk',
    'ADC_SQR2_SQ9', 'ADC_SQR2_SQ9_0', 'ADC_SQR2_SQ9_1', 'ADC_SQR2_SQ9_2',
    'ADC_SQR2_SQ9_3', 'ADC_SQR2_SQ9_4', 'ADC_SQR3_SQ10_Pos', 'ADC_SQR3_SQ10_Msk',
    'ADC_SQR3_SQ10', 'ADC_SQR3_SQ10_0', 'ADC_SQR3_SQ10_1', 'ADC_SQR3_SQ10_2',
    'ADC_SQR3_SQ10_3', 'ADC_SQR3_SQ10_4', 'ADC_SQR3_SQ11_Pos', 'ADC_SQR3_SQ11_Msk',
    'ADC_SQR3_SQ11', 'ADC_SQR3_SQ11_0', 'ADC_SQR3_SQ11_1', 'ADC_SQR3_SQ11_2',
    'ADC_SQR3_SQ11_3', 'ADC_SQR3_SQ11_4', 'ADC_SQR3_SQ12_Pos', 'ADC_SQR3_SQ12_Msk',
    'ADC_SQR3_SQ12', 'ADC_SQR3_SQ12_0', 'ADC_SQR3_SQ12_1', 'ADC_SQR3_SQ12_2',
    'ADC_SQR3_SQ12_3', 'ADC_SQR3_SQ12_4', 'ADC_SQR3_SQ13_Pos', 'ADC_SQR3_SQ13_Msk',
    'ADC_SQR3_SQ13', 'ADC_SQR3_SQ13_0', 'ADC_SQR3_SQ13_1', 'ADC_SQR3_SQ13_2',
    'ADC_SQR3_SQ13_3', 'ADC_SQR3_SQ13_4', 'ADC_SQR3_SQ14_Pos', 'ADC_SQR3_SQ14_Msk',
    'ADC_SQR3_SQ14', 'ADC_SQR3_SQ14_0', 'ADC_SQR3_SQ14_1', 'ADC_SQR3_SQ14_2',
    'ADC_SQR3_SQ14_3', 'ADC_SQR3_SQ14_4', 'ADC_SQR4_SQ15_Pos', 'ADC_SQR4_SQ15_Msk',
    'ADC_SQR4_SQ15', 'ADC_SQR4_SQ15_0', 'ADC_SQR4_SQ15_1', 'ADC_SQR4_SQ15_2',
    'ADC_SQR4_SQ15_3', 'ADC_SQR4_SQ15_4', 'ADC_SQR4_SQ16_Pos', 'ADC_SQR4_SQ16_Msk',
    'ADC_SQR4_SQ16', 'ADC_SQR4_SQ16_0', 'ADC_SQR4_SQ16_1', 'ADC_SQR4_SQ16_2',
    'ADC_SQR4_SQ16_3', 'ADC_SQR4_SQ16_4', 'ADC_DR_RDATA_Pos', 'ADC_DR_RDATA_Msk',
    'ADC_DR_RDATA', 'ADC_JSQR_JL_Pos', 'ADC_JSQR_JL_Msk', 'ADC_JSQR_JL',
    'ADC_JSQR_JL_0', 'ADC_JSQR_JL_1', 'ADC_JSQR_JEXTSEL_Pos', 'ADC_JSQR_JEXTSEL_Msk',
    'ADC_JSQR_JEXTSEL', 'ADC_JSQR_JEXTSEL_0', 'ADC_JSQR_JEXTSEL_1',
    'ADC_JSQR_JEXTSEL_2', 'ADC_JSQR_JEXTSEL_3', 'ADC_JSQR_JEXTSEL_4',
    'ADC_JSQR_JEXTEN_Pos', 'ADC_JSQR_JEXTEN_Msk', 'ADC_JSQR_JEXTEN',
    'ADC_JSQR_JEXTEN_0', 'ADC_JSQR_JEXTEN_1', 'ADC_JSQR_JSQ1_Pos', 'ADC_JSQR_JSQ1_Msk',
    'ADC_JSQR_JSQ1', 'ADC_JSQR_JSQ1_0', 'ADC_JSQR_JSQ1_1', 'ADC_JSQR_JSQ1_2',
    'ADC_JSQR_JSQ1_3', 'ADC_JSQR_JSQ1_4', 'ADC_JSQR_JSQ2_Pos', 'ADC_JSQR_JSQ2_Msk',
    'ADC_JSQR_JSQ2', 'ADC_JSQR_JSQ2_0', 'ADC_JSQR_JSQ2_1', 'ADC_JSQR_JSQ2_2',
    'ADC_JSQR_JSQ2_3', 'ADC_JSQR_JSQ2_4', 'ADC_JSQR_JSQ3_Pos', 'ADC_JSQR_JSQ3_Msk',
    'ADC_JSQR_JSQ3', 'ADC_JSQR_JSQ3_0', 'ADC_JSQR_JSQ3_1', 'ADC_JSQR_JSQ3_2',
    'ADC_JSQR_JSQ3_3', 'ADC_JSQR_JSQ3_4', 'ADC_JSQR_JSQ4_Pos', 'ADC_JSQR_JSQ4_Msk',
    'ADC_JSQR_JSQ4', 'ADC_JSQR_JSQ4_0', 'ADC_JSQR_JSQ4_1', 'ADC_JSQR_JSQ4_2',
    'ADC_JSQR_JSQ4_3', 'ADC_JSQR_JSQ4_4', 'ADC_OFR1_OFFSET1_Pos',
    'ADC_OFR1_OFFSET1_Msk', 'ADC_OFR1_OFFSET1', 'ADC_OFR1_OFFSET1_0',
    'ADC_OFR1_OFFSET1_1', 'ADC_OFR1_OFFSET1_2', 'ADC_OFR1_OFFSET1_3',
    'ADC_OFR1_OFFSET1_4', 'ADC_OFR1_OFFSET1_5', 'ADC_OFR1_OFFSET1_6',
    'ADC_OFR1_OFFSET1_7', 'ADC_OFR1_OFFSET1_8', 'ADC_OFR1_OFFSET1_9',
    'ADC_OFR1_OFFSET1_10', 'ADC_OFR1_OFFSET1_11', 'ADC_OFR1_OFFSET1_12',
    'ADC_OFR1_OFFSET1_13', 'ADC_OFR1_OFFSET1_14', 'ADC_OFR1_OFFSET1_15',
    'ADC_OFR1_OFFSET1_16', 'ADC_OFR1_OFFSET1_17', 'ADC_OFR1_OFFSET1_18',
    'ADC_OFR1_OFFSET1_19', 'ADC_OFR1_OFFSET1_20', 'ADC_OFR1_OFFSET1_21',
    'ADC_OFR1_OFFSET1_22', 'ADC_OFR1_OFFSET1_23', 'ADC_OFR1_OFFSET1_24',
    'ADC_OFR1_OFFSET1_25', 'ADC_OFR1_OFFSET1_CH_Pos', 'ADC_OFR1_OFFSET1_CH_Msk',
    'ADC_OFR1_OFFSET1_CH', 'ADC_OFR1_OFFSET1_CH_0', 'ADC_OFR1_OFFSET1_CH_1',
    'ADC_OFR1_OFFSET1_CH_2', 'ADC_OFR1_OFFSET1_CH_3', 'ADC_OFR1_OFFSET1_CH_4',
    'ADC_OFR1_SSATE_Pos', 'ADC_OFR1_SSATE_Msk', 'ADC_OFR1_SSATE',
    'ADC_OFR2_OFFSET2_Pos', 'ADC_OFR2_OFFSET2_Msk', 'ADC_OFR2_OFFSET2',
    'ADC_OFR2_OFFSET2_0', 'ADC_OFR2_OFFSET2_1', 'ADC_OFR2_OFFSET2_2',
    'ADC_OFR2_OFFSET2_3', 'ADC_OFR2_OFFSET2_4', 'ADC_OFR2_OFFSET2_5',
    'ADC_OFR2_OFFSET2_6', 'ADC_OFR2_OFFSET2_7', 'ADC_OFR2_OFFSET2_8',
    'ADC_OFR2_OFFSET2_9', 'ADC_OFR2_OFFSET2_10', 'ADC_OFR2_OFFSET2_11',
    'ADC_OFR2_OFFSET2_12', 'ADC_OFR2_OFFSET2_13', 'ADC_OFR2_OFFSET2_14',
    'ADC_OFR2_OFFSET2_15', 'ADC_OFR2_OFFSET2_16', 'ADC_OFR2_OFFSET2_17',
    'ADC_OFR2_OFFSET2_18', 'ADC_OFR2_OFFSET2_19', 'ADC_OFR2_OFFSET2_20',
    'ADC_OFR2_OFFSET2_21', 'ADC_OFR2_OFFSET2_22', 'ADC_OFR2_OFFSET2_23',
    'ADC_OFR2_OFFSET2_24', 'ADC_OFR2_OFFSET2_25', 'ADC_OFR2_OFFSET2_CH_Pos',
    'ADC_OFR2_OFFSET2_CH_Msk', 'ADC_OFR2_OFFSET2_CH', 'ADC_OFR2_OFFSET2_CH_0',
    'ADC_OFR2_OFFSET2_CH_1', 'ADC_OFR2_OFFSET2_CH_2', 'ADC_OFR2_OFFSET2_CH_3',
    'ADC_OFR2_OFFSET2_CH_4', 'ADC_OFR2_SSATE_Pos', 'ADC_OFR2_SSATE_Msk',
    'ADC_OFR2_SSATE', 'ADC_OFR3_OFFSET3_Pos', 'ADC_OFR3_OFFSET3_Msk',
    'ADC_OFR3_OFFSET3', 'ADC_OFR3_OFFSET3_0', 'ADC_OFR3_OFFSET3_1',
    'ADC_OFR3_OFFSET3_2', 'ADC_OFR3_OFFSET3_3', 'ADC_OFR3_OFFSET3_4',
    'ADC_OFR3_OFFSET3_5', 'ADC_OFR3_OFFSET3_6', 'ADC_OFR3_OFFSET3_7',
    'ADC_OFR3_OFFSET3_8', 'ADC_OFR3_OFFSET3_9', 'ADC_OFR3_OFFSET3_10',
    'ADC_OFR3_OFFSET3_11', 'ADC_OFR3_OFFSET3_12', 'ADC_OFR3_OFFSET3_13',
    'ADC_OFR3_OFFSET3_14', 'ADC_OFR3_OFFSET3_15', 'ADC_OFR3_OFFSET3_16',
    'ADC_OFR3_OFFSET3_17', 'ADC_OFR3_OFFSET3_18', 'ADC_OFR3_OFFSET3_19',
    'ADC_OFR3_OFFSET3_20', 'ADC_OFR3_OFFSET3_21', 'ADC_OFR3_OFFSET3_22',
    'ADC_OFR3_OFFSET3_23', 'ADC_OFR3_OFFSET3_24', 'ADC_OFR3_OFFSET3_25',
    'ADC_OFR3_OFFSET3_CH_Pos', 'ADC_OFR3_OFFSET3_CH_Msk', 'ADC_OFR3_OFFSET3_CH',
    'ADC_OFR3_OFFSET3_CH_0', 'ADC_OFR3_OFFSET3_CH_1', 'ADC_OFR3_OFFSET3_CH_2',
    'ADC_OFR3_OFFSET3_CH_3', 'ADC_OFR3_OFFSET3_CH_4', 'ADC_OFR3_SSATE_Pos',
    'ADC_OFR3_SSATE_Msk', 'ADC_OFR3_SSATE', 'ADC_OFR4_OFFSET4_Pos',
    'ADC_OFR4_OFFSET4_Msk', 'ADC_OFR4_OFFSET4', 'ADC_OFR4_OFFSET4_0',
    'ADC_OFR4_OFFSET4_1', 'ADC_OFR4_OFFSET4_2', 'ADC_OFR4_OFFSET4_3',
    'ADC_OFR4_OFFSET4_4', 'ADC_OFR4_OFFSET4_5', 'ADC_OFR4_OFFSET4_6',
    'ADC_OFR4_OFFSET4_7', 'ADC_OFR4_OFFSET4_8', 'ADC_OFR4_OFFSET4_9',
    'ADC_OFR4_OFFSET4_10', 'ADC_OFR4_OFFSET4_11', 'ADC_OFR4_OFFSET4_12',
    'ADC_OFR4_OFFSET4_13', 'ADC_OFR4_OFFSET4_14', 'ADC_OFR4_OFFSET4_15',
    'ADC_OFR4_OFFSET4_16', 'ADC_OFR4_OFFSET4_17', 'ADC_OFR4_OFFSET4_18',
    'ADC_OFR4_OFFSET4_19', 'ADC_OFR4_OFFSET4_20', 'ADC_OFR4_OFFSET4_21',
    'ADC_OFR4_OFFSET4_22', 'ADC_OFR4_OFFSET4_23', 'ADC_OFR4_OFFSET4_24',
    'ADC_OFR4_OFFSET4_25', 'ADC_OFR4_OFFSET4_CH_Pos', 'ADC_OFR4_OFFSET4_CH_Msk',
    'ADC_OFR4_OFFSET4_CH', 'ADC_OFR4_OFFSET4_CH_0', 'ADC_OFR4_OFFSET4_CH_1',
    'ADC_OFR4_OFFSET4_CH_2', 'ADC_OFR4_OFFSET4_CH_3', 'ADC_OFR4_OFFSET4_CH_4',
    'ADC_OFR4_SSATE_Pos', 'ADC_OFR4_SSATE_Msk', 'ADC_OFR4_SSATE', 'ADC_JDR1_JDATA_Pos',
    'ADC_JDR1_JDATA_Msk', 'ADC_JDR1_JDATA', 'ADC_JDR1_JDATA_0', 'ADC_JDR1_JDATA_1',
    'ADC_JDR1_JDATA_2', 'ADC_JDR1_JDATA_3', 'ADC_JDR1_JDATA_4', 'ADC_JDR1_JDATA_5',
    'ADC_JDR1_JDATA_6', 'ADC_JDR1_JDATA_7', 'ADC_JDR1_JDATA_8', 'ADC_JDR1_JDATA_9',
    'ADC_JDR1_JDATA_10', 'ADC_JDR1_JDATA_11', 'ADC_JDR1_JDATA_12', 'ADC_JDR1_JDATA_13',
    'ADC_JDR1_JDATA_14', 'ADC_JDR1_JDATA_15', 'ADC_JDR1_JDATA_16', 'ADC_JDR1_JDATA_17',
    'ADC_JDR1_JDATA_18', 'ADC_JDR1_JDATA_19', 'ADC_JDR1_JDATA_20', 'ADC_JDR1_JDATA_21',
    'ADC_JDR1_JDATA_22', 'ADC_JDR1_JDATA_23', 'ADC_JDR1_JDATA_24', 'ADC_JDR1_JDATA_25',
    'ADC_JDR1_JDATA_26', 'ADC_JDR1_JDATA_27', 'ADC_JDR1_JDATA_28', 'ADC_JDR1_JDATA_29',
    'ADC_JDR1_JDATA_30', 'ADC_JDR1_JDATA_31', 'ADC_JDR2_JDATA_Pos',
    'ADC_JDR2_JDATA_Msk', 'ADC_JDR2_JDATA', 'ADC_JDR2_JDATA_0', 'ADC_JDR2_JDATA_1',
    'ADC_JDR2_JDATA_2', 'ADC_JDR2_JDATA_3', 'ADC_JDR2_JDATA_4', 'ADC_JDR2_JDATA_5',
    'ADC_JDR2_JDATA_6', 'ADC_JDR2_JDATA_7', 'ADC_JDR2_JDATA_8', 'ADC_JDR2_JDATA_9',
    'ADC_JDR2_JDATA_10', 'ADC_JDR2_JDATA_11', 'ADC_JDR2_JDATA_12', 'ADC_JDR2_JDATA_13',
    'ADC_JDR2_JDATA_14', 'ADC_JDR2_JDATA_15', 'ADC_JDR2_JDATA_16', 'ADC_JDR2_JDATA_17',
    'ADC_JDR2_JDATA_18', 'ADC_JDR2_JDATA_19', 'ADC_JDR2_JDATA_20', 'ADC_JDR2_JDATA_21',
    'ADC_JDR2_JDATA_22', 'ADC_JDR2_JDATA_23', 'ADC_JDR2_JDATA_24', 'ADC_JDR2_JDATA_25',
    'ADC_JDR2_JDATA_26', 'ADC_JDR2_JDATA_27', 'ADC_JDR2_JDATA_28', 'ADC_JDR2_JDATA_29',
    'ADC_JDR2_JDATA_30', 'ADC_JDR2_JDATA_31', 'ADC_JDR3_JDATA_Pos',
    'ADC_JDR3_JDATA_Msk', 'ADC_JDR3_JDATA', 'ADC_JDR3_JDATA_0', 'ADC_JDR3_JDATA_1',
    'ADC_JDR3_JDATA_2', 'ADC_JDR3_JDATA_3', 'ADC_JDR3_JDATA_4', 'ADC_JDR3_JDATA_5',
    'ADC_JDR3_JDATA_6', 'ADC_JDR3_JDATA_7', 'ADC_JDR3_JDATA_8', 'ADC_JDR3_JDATA_9',
    'ADC_JDR3_JDATA_10', 'ADC_JDR3_JDATA_11', 'ADC_JDR3_JDATA_12', 'ADC_JDR3_JDATA_13',
    'ADC_JDR3_JDATA_14', 'ADC_JDR3_JDATA_15', 'ADC_JDR3_JDATA_16', 'ADC_JDR3_JDATA_17',
    'ADC_JDR3_JDATA_18', 'ADC_JDR3_JDATA_19', 'ADC_JDR3_JDATA_20', 'ADC_JDR3_JDATA_21',
    'ADC_JDR3_JDATA_22', 'ADC_JDR3_JDATA_23', 'ADC_JDR3_JDATA_24', 'ADC_JDR3_JDATA_25',
    'ADC_JDR3_JDATA_26', 'ADC_JDR3_JDATA_27', 'ADC_JDR3_JDATA_28', 'ADC_JDR3_JDATA_29',
    'ADC_JDR3_JDATA_30', 'ADC_JDR3_JDATA_31', 'ADC_JDR4_JDATA_Pos',
    'ADC_JDR4_JDATA_Msk', 'ADC_JDR4_JDATA', 'ADC_JDR4_JDATA_0', 'ADC_JDR4_JDATA_1',
    'ADC_JDR4_JDATA_2', 'ADC_JDR4_JDATA_3', 'ADC_JDR4_JDATA_4', 'ADC_JDR4_JDATA_5',
    'ADC_JDR4_JDATA_6', 'ADC_JDR4_JDATA_7', 'ADC_JDR4_JDATA_8', 'ADC_JDR4_JDATA_9',
    'ADC_JDR4_JDATA_10', 'ADC_JDR4_JDATA_11', 'ADC_JDR4_JDATA_12', 'ADC_JDR4_JDATA_13',
    'ADC_JDR4_JDATA_14', 'ADC_JDR4_JDATA_15', 'ADC_JDR4_JDATA_16', 'ADC_JDR4_JDATA_17',
    'ADC_JDR4_JDATA_18', 'ADC_JDR4_JDATA_19', 'ADC_JDR4_JDATA_20', 'ADC_JDR4_JDATA_21',
    'ADC_JDR4_JDATA_22', 'ADC_JDR4_JDATA_23', 'ADC_JDR4_JDATA_24', 'ADC_JDR4_JDATA_25',
    'ADC_JDR4_JDATA_26', 'ADC_JDR4_JDATA_27', 'ADC_JDR4_JDATA_28', 'ADC_JDR4_JDATA_29',
    'ADC_JDR4_JDATA_30', 'ADC_JDR4_JDATA_31', 'ADC_AWD2CR_AWD2CH_Pos',
    'ADC_AWD2CR_AWD2CH_Msk', 'ADC_AWD2CR_AWD2CH', 'ADC_AWD2CR_AWD2CH_0',
    'ADC_AWD2CR_AWD2CH_1', 'ADC_AWD2CR_AWD2CH_2', 'ADC_AWD2CR_AWD2CH_3',
    'ADC_AWD2CR_AWD2CH_4', 'ADC_AWD2CR_AWD2CH_5', 'ADC_AWD2CR_AWD2CH_6',
    'ADC_AWD2CR_AWD2CH_7', 'ADC_AWD2CR_AWD2CH_8', 'ADC_AWD2CR_AWD2CH_9',
    'ADC_AWD2CR_AWD2CH_10', 'ADC_AWD2CR_AWD2CH_11', 'ADC_AWD2CR_AWD2CH_12',
    'ADC_AWD2CR_AWD2CH_13', 'ADC_AWD2CR_AWD2CH_14', 'ADC_AWD2CR_AWD2CH_15',
    'ADC_AWD2CR_AWD2CH_16', 'ADC_AWD2CR_AWD2CH_17', 'ADC_AWD2CR_AWD2CH_18',
    'ADC_AWD2CR_AWD2CH_19', 'ADC_AWD3CR_AWD3CH_Pos', 'ADC_AWD3CR_AWD3CH_Msk',
    'ADC_AWD3CR_AWD3CH', 'ADC_AWD3CR_AWD3CH_0', 'ADC_AWD3CR_AWD3CH_1',
    'ADC_AWD3CR_AWD3CH_2', 'ADC_AWD3CR_AWD3CH_3', 'ADC_AWD3CR_AWD3CH_4',
    'ADC_AWD3CR_AWD3CH_5', 'ADC_AWD3CR_AWD3CH_6', 'ADC_AWD3CR_AWD3CH_7',
    'ADC_AWD3CR_AWD3CH_8', 'ADC_AWD3CR_AWD3CH_9', 'ADC_AWD3CR_AWD3CH_10',
    'ADC_AWD3CR_AWD3CH_11', 'ADC_AWD3CR_AWD3CH_12', 'ADC_AWD3CR_AWD3CH_13',
    'ADC_AWD3CR_AWD3CH_14', 'ADC_AWD3CR_AWD3CH_15', 'ADC_AWD3CR_AWD3CH_16',
    'ADC_AWD3CR_AWD3CH_17', 'ADC_AWD3CR_AWD3CH_18', 'ADC_AWD3CR_AWD3CH_19',
    'ADC_DIFSEL_DIFSEL_Pos', 'ADC_DIFSEL_DIFSEL_Msk', 'ADC_DIFSEL_DIFSEL',
    'ADC_DIFSEL_DIFSEL_0', 'ADC_DIFSEL_DIFSEL_1', 'ADC_DIFSEL_DIFSEL_2',
    'ADC_DIFSEL_DIFSEL_3', 'ADC_DIFSEL_DIFSEL_4', 'ADC_DIFSEL_DIFSEL_5',
    'ADC_DIFSEL_DIFSEL_6', 'ADC_DIFSEL_DIFSEL_7', 'ADC_DIFSEL_DIFSEL_8',
    'ADC_DIFSEL_DIFSEL_9', 'ADC_DIFSEL_DIFSEL_10', 'ADC_DIFSEL_DIFSEL_11',
    'ADC_DIFSEL_DIFSEL_12', 'ADC_DIFSEL_DIFSEL_13', 'ADC_DIFSEL_DIFSEL_14',
    'ADC_DIFSEL_DIFSEL_15', 'ADC_DIFSEL_DIFSEL_16', 'ADC_DIFSEL_DIFSEL_17',
    'ADC_DIFSEL_DIFSEL_18', 'ADC_DIFSEL_DIFSEL_19', 'ADC_CALFACT_CALFACT_S_Pos',
    'ADC_CALFACT_CALFACT_S_Msk', 'ADC_CALFACT_CALFACT_S', 'ADC_CALFACT_CALFACT_S_0',
    'ADC_CALFACT_CALFACT_S_1', 'ADC_CALFACT_CALFACT_S_2', 'ADC_CALFACT_CALFACT_S_3',
    'ADC_CALFACT_CALFACT_S_4', 'ADC_CALFACT_CALFACT_S_5', 'ADC_CALFACT_CALFACT_S_6',
    'ADC_CALFACT_CALFACT_S_7', 'ADC_CALFACT_CALFACT_S_8', 'ADC_CALFACT_CALFACT_S_9',
    'ADC_CALFACT_CALFACT_S_10', 'ADC_CALFACT_CALFACT_D_Pos',
    'ADC_CALFACT_CALFACT_D_Msk', 'ADC_CALFACT_CALFACT_D', 'ADC_CALFACT_CALFACT_D_0',
    'ADC_CALFACT_CALFACT_D_1', 'ADC_CALFACT_CALFACT_D_2', 'ADC_CALFACT_CALFACT_D_3',
    'ADC_CALFACT_CALFACT_D_4', 'ADC_CALFACT_CALFACT_D_5', 'ADC_CALFACT_CALFACT_D_6',
    'ADC_CALFACT_CALFACT_D_7', 'ADC_CALFACT_CALFACT_D_8', 'ADC_CALFACT_CALFACT_D_9',
    'ADC_CALFACT_CALFACT_D_10', 'ADC_CALFACT2_LINCALFACT_Pos',
    'ADC_CALFACT2_LINCALFACT_Msk', 'ADC_CALFACT2_LINCALFACT',
    'ADC_CALFACT2_LINCALFACT_0', 'ADC_CALFACT2_LINCALFACT_1',
    'ADC_CALFACT2_LINCALFACT_2', 'ADC_CALFACT2_LINCALFACT_3',
    'ADC_CALFACT2_LINCALFACT_4', 'ADC_CALFACT2_LINCALFACT_5',
    'ADC_CALFACT2_LINCALFACT_6', 'ADC_CALFACT2_LINCALFACT_7',
    'ADC_CALFACT2_LINCALFACT_8', 'ADC_CALFACT2_LINCALFACT_9',
    'ADC_CALFACT2_LINCALFACT_10', 'ADC_CALFACT2_LINCALFACT_11',
    'ADC_CALFACT2_LINCALFACT_12', 'ADC_CALFACT2_LINCALFACT_13',
    'ADC_CALFACT2_LINCALFACT_14', 'ADC_CALFACT2_LINCALFACT_15',
    'ADC_CALFACT2_LINCALFACT_16', 'ADC_CALFACT2_LINCALFACT_17',
    'ADC_CALFACT2_LINCALFACT_18', 'ADC_CALFACT2_LINCALFACT_19',
    'ADC_CALFACT2_LINCALFACT_20', 'ADC_CALFACT2_LINCALFACT_21',
    'ADC_CALFACT2_LINCALFACT_22', 'ADC_CALFACT2_LINCALFACT_23',
    'ADC_CALFACT2_LINCALFACT_24', 'ADC_CALFACT2_LINCALFACT_25',
    'ADC_CALFACT2_LINCALFACT_26', 'ADC_CALFACT2_LINCALFACT_27',
    'ADC_CALFACT2_LINCALFACT_28', 'ADC_CALFACT2_LINCALFACT_29', 'ADC_CSR_ADRDY_MST_Pos',
    'ADC_CSR_ADRDY_MST_Msk', 'ADC_CSR_ADRDY_MST', 'ADC_CSR_EOSMP_MST_Pos',
    'ADC_CSR_EOSMP_MST_Msk', 'ADC_CSR_EOSMP_MST', 'ADC_CSR_EOC_MST_Pos',
    'ADC_CSR_EOC_MST_Msk', 'ADC_CSR_EOC_MST', 'ADC_CSR_EOS_MST_Pos',
    'ADC_CSR_EOS_MST_Msk', 'ADC_CSR_EOS_MST', 'ADC_CSR_OVR_MST_Pos',
    'ADC_CSR_OVR_MST_Msk', 'ADC_CSR_OVR_MST', 'ADC_CSR_JEOC_MST_Pos',
    'ADC_CSR_JEOC_MST_Msk', 'ADC_CSR_JEOC_MST', 'ADC_CSR_JEOS_MST_Pos',
    'ADC_CSR_JEOS_MST_Msk', 'ADC_CSR_JEOS_MST', 'ADC_CSR_AWD1_MST_Pos',
    'ADC_CSR_AWD1_MST_Msk', 'ADC_CSR_AWD1_MST', 'ADC_CSR_AWD2_MST_Pos',
    'ADC_CSR_AWD2_MST_Msk', 'ADC_CSR_AWD2_MST', 'ADC_CSR_AWD3_MST_Pos',
    'ADC_CSR_AWD3_MST_Msk', 'ADC_CSR_AWD3_MST', 'ADC_CSR_JQOVF_MST_Pos',
    'ADC_CSR_JQOVF_MST_Msk', 'ADC_CSR_JQOVF_MST', 'ADC_CSR_ADRDY_SLV_Pos',
    'ADC_CSR_ADRDY_SLV_Msk', 'ADC_CSR_ADRDY_SLV', 'ADC_CSR_EOSMP_SLV_Pos',
    'ADC_CSR_EOSMP_SLV_Msk', 'ADC_CSR_EOSMP_SLV', 'ADC_CSR_EOC_SLV_Pos',
    'ADC_CSR_EOC_SLV_Msk', 'ADC_CSR_EOC_SLV', 'ADC_CSR_EOS_SLV_Pos',
    'ADC_CSR_EOS_SLV_Msk', 'ADC_CSR_EOS_SLV', 'ADC_CSR_OVR_SLV_Pos',
    'ADC_CSR_OVR_SLV_Msk', 'ADC_CSR_OVR_SLV', 'ADC_CSR_JEOC_SLV_Pos',
    'ADC_CSR_JEOC_SLV_Msk', 'ADC_CSR_JEOC_SLV', 'ADC_CSR_JEOS_SLV_Pos',
    'ADC_CSR_JEOS_SLV_Msk', 'ADC_CSR_JEOS_SLV', 'ADC_CSR_AWD1_SLV_Pos',
    'ADC_CSR_AWD1_SLV_Msk', 'ADC_CSR_AWD1_SLV', 'ADC_CSR_AWD2_SLV_Pos',
    'ADC_CSR_AWD2_SLV_Msk', 'ADC_CSR_AWD2_SLV', 'ADC_CSR_AWD3_SLV_Pos',
    'ADC_CSR_AWD3_SLV_Msk', 'ADC_CSR_AWD3_SLV', 'ADC_CSR_JQOVF_SLV_Pos',
    'ADC_CSR_JQOVF_SLV_Msk', 'ADC_CSR_JQOVF_SLV', 'ADC_CCR_DUAL_Pos',
    'ADC_CCR_DUAL_Msk', 'ADC_CCR_DUAL', 'ADC_CCR_DUAL_0', 'ADC_CCR_DUAL_1',
    'ADC_CCR_DUAL_2', 'ADC_CCR_DUAL_3', 'ADC_CCR_DUAL_4', 'ADC_CCR_DELAY_Pos',
    'ADC_CCR_DELAY_Msk', 'ADC_CCR_DELAY', 'ADC_CCR_DELAY_0', 'ADC_CCR_DELAY_1',
    'ADC_CCR_DELAY_2', 'ADC_CCR_DELAY_3', 'ADC_CCR_DAMDF_Pos', 'ADC_CCR_DAMDF_Msk',
    'ADC_CCR_DAMDF', 'ADC_CCR_DAMDF_0', 'ADC_CCR_DAMDF_1', 'ADC_CCR_CKMODE_Pos',
    'ADC_CCR_CKMODE_Msk', 'ADC_CCR_CKMODE', 'ADC_CCR_CKMODE_0', 'ADC_CCR_CKMODE_1',
    'ADC_CCR_PRESC_Pos', 'ADC_CCR_PRESC_Msk', 'ADC_CCR_PRESC', 'ADC_CCR_PRESC_0',
    'ADC_CCR_PRESC_1', 'ADC_CCR_PRESC_2', 'ADC_CCR_PRESC_3', 'ADC_CCR_VREFEN_Pos',
    'ADC_CCR_VREFEN_Msk', 'ADC_CCR_VREFEN', 'ADC_CCR_TSEN_Pos', 'ADC_CCR_TSEN_Msk',
    'ADC_CCR_TSEN', 'ADC_CCR_VBATEN_Pos', 'ADC_CCR_VBATEN_Msk', 'ADC_CCR_VBATEN',
    'ADC_CDR_RDATA_MST_Pos', 'ADC_CDR_RDATA_MST_Msk', 'ADC_CDR_RDATA_MST',
    'ADC_CDR_RDATA_SLV_Pos', 'ADC_CDR_RDATA_SLV_Msk', 'ADC_CDR_RDATA_SLV',
    'ADC_CDR2_RDATA_ALT_Pos', 'ADC_CDR2_RDATA_ALT_Msk', 'ADC_CDR2_RDATA_ALT',
    'VREFBUF_CSR_ENVR_Pos', 'VREFBUF_CSR_ENVR_Msk', 'VREFBUF_CSR_ENVR',
    'VREFBUF_CSR_HIZ_Pos', 'VREFBUF_CSR_HIZ_Msk', 'VREFBUF_CSR_HIZ',
    'VREFBUF_CSR_VRR_Pos', 'VREFBUF_CSR_VRR_Msk', 'VREFBUF_CSR_VRR',
    'VREFBUF_CSR_VRS_Pos', 'VREFBUF_CSR_VRS_Msk', 'VREFBUF_CSR_VRS',
    'VREFBUF_CSR_VRS_OUT1', 'VREFBUF_CSR_VRS_OUT2_Pos', 'VREFBUF_CSR_VRS_OUT2_Msk',
    'VREFBUF_CSR_VRS_OUT2', 'VREFBUF_CSR_VRS_OUT3_Pos', 'VREFBUF_CSR_VRS_OUT3_Msk',
    'VREFBUF_CSR_VRS_OUT3', 'VREFBUF_CSR_VRS_OUT4_Pos', 'VREFBUF_CSR_VRS_OUT4_Msk',
    'VREFBUF_CSR_VRS_OUT4', 'VREFBUF_CCR_TRIM_Pos', 'VREFBUF_CCR_TRIM_Msk',
    'VREFBUF_CCR_TRIM', 'FDCAN_CREL_DAY_Pos', 'FDCAN_CREL_DAY_Msk', 'FDCAN_CREL_DAY',
    'FDCAN_CREL_MON_Pos', 'FDCAN_CREL_MON_Msk', 'FDCAN_CREL_MON', 'FDCAN_CREL_YEAR_Pos',
    'FDCAN_CREL_YEAR_Msk', 'FDCAN_CREL_YEAR', 'FDCAN_CREL_SUBSTEP_Pos',
    'FDCAN_CREL_SUBSTEP_Msk', 'FDCAN_CREL_SUBSTEP', 'FDCAN_CREL_STEP_Pos',
    'FDCAN_CREL_STEP_Msk', 'FDCAN_CREL_STEP', 'FDCAN_CREL_REL_Pos',
    'FDCAN_CREL_REL_Msk', 'FDCAN_CREL_REL', 'FDCAN_ENDN_ETV_Pos', 'FDCAN_ENDN_ETV_Msk',
    'FDCAN_ENDN_ETV', 'FDCAN_DBTP_DSJW_Pos', 'FDCAN_DBTP_DSJW_Msk', 'FDCAN_DBTP_DSJW',
    'FDCAN_DBTP_DTSEG2_Pos', 'FDCAN_DBTP_DTSEG2_Msk', 'FDCAN_DBTP_DTSEG2',
    'FDCAN_DBTP_DTSEG1_Pos', 'FDCAN_DBTP_DTSEG1_Msk', 'FDCAN_DBTP_DTSEG1',
    'FDCAN_DBTP_DBRP_Pos', 'FDCAN_DBTP_DBRP_Msk', 'FDCAN_DBTP_DBRP',
    'FDCAN_DBTP_TDC_Pos', 'FDCAN_DBTP_TDC_Msk', 'FDCAN_DBTP_TDC', 'FDCAN_TEST_LBCK_Pos',
    'FDCAN_TEST_LBCK_Msk', 'FDCAN_TEST_LBCK', 'FDCAN_TEST_TX_Pos', 'FDCAN_TEST_TX_Msk',
    'FDCAN_TEST_TX', 'FDCAN_TEST_RX_Pos', 'FDCAN_TEST_RX_Msk', 'FDCAN_TEST_RX',
    'FDCAN_RWD_WDC_Pos', 'FDCAN_RWD_WDC_Msk', 'FDCAN_RWD_WDC', 'FDCAN_RWD_WDV_Pos',
    'FDCAN_RWD_WDV_Msk', 'FDCAN_RWD_WDV', 'FDCAN_CCCR_INIT_Pos', 'FDCAN_CCCR_INIT_Msk',
    'FDCAN_CCCR_INIT', 'FDCAN_CCCR_CCE_Pos', 'FDCAN_CCCR_CCE_Msk', 'FDCAN_CCCR_CCE',
    'FDCAN_CCCR_ASM_Pos', 'FDCAN_CCCR_ASM_Msk', 'FDCAN_CCCR_ASM', 'FDCAN_CCCR_CSA_Pos',
    'FDCAN_CCCR_CSA_Msk', 'FDCAN_CCCR_CSA', 'FDCAN_CCCR_CSR_Pos', 'FDCAN_CCCR_CSR_Msk',
    'FDCAN_CCCR_CSR', 'FDCAN_CCCR_MON_Pos', 'FDCAN_CCCR_MON_Msk', 'FDCAN_CCCR_MON',
    'FDCAN_CCCR_DAR_Pos', 'FDCAN_CCCR_DAR_Msk', 'FDCAN_CCCR_DAR', 'FDCAN_CCCR_TEST_Pos',
    'FDCAN_CCCR_TEST_Msk', 'FDCAN_CCCR_TEST', 'FDCAN_CCCR_FDOE_Pos',
    'FDCAN_CCCR_FDOE_Msk', 'FDCAN_CCCR_FDOE', 'FDCAN_CCCR_BRSE_Pos',
    'FDCAN_CCCR_BRSE_Msk', 'FDCAN_CCCR_BRSE', 'FDCAN_CCCR_PXHD_Pos',
    'FDCAN_CCCR_PXHD_Msk', 'FDCAN_CCCR_PXHD', 'FDCAN_CCCR_EFBI_Pos',
    'FDCAN_CCCR_EFBI_Msk', 'FDCAN_CCCR_EFBI', 'FDCAN_CCCR_TXP_Pos',
    'FDCAN_CCCR_TXP_Msk', 'FDCAN_CCCR_TXP', 'FDCAN_CCCR_NISO_Pos',
    'FDCAN_CCCR_NISO_Msk', 'FDCAN_CCCR_NISO', 'FDCAN_NBTP_NTSEG2_Pos',
    'FDCAN_NBTP_NTSEG2_Msk', 'FDCAN_NBTP_NTSEG2', 'FDCAN_NBTP_NTSEG1_Pos',
    'FDCAN_NBTP_NTSEG1_Msk', 'FDCAN_NBTP_NTSEG1', 'FDCAN_NBTP_NBRP_Pos',
    'FDCAN_NBTP_NBRP_Msk', 'FDCAN_NBTP_NBRP', 'FDCAN_NBTP_NSJW_Pos',
    'FDCAN_NBTP_NSJW_Msk', 'FDCAN_NBTP_NSJW', 'FDCAN_TSCC_TSS_Pos',
    'FDCAN_TSCC_TSS_Msk', 'FDCAN_TSCC_TSS', 'FDCAN_TSCC_TCP_Pos', 'FDCAN_TSCC_TCP_Msk',
    'FDCAN_TSCC_TCP', 'FDCAN_TSCV_TSC_Pos', 'FDCAN_TSCV_TSC_Msk', 'FDCAN_TSCV_TSC',
    'FDCAN_TOCC_ETOC_Pos', 'FDCAN_TOCC_ETOC_Msk', 'FDCAN_TOCC_ETOC',
    'FDCAN_TOCC_TOS_Pos', 'FDCAN_TOCC_TOS_Msk', 'FDCAN_TOCC_TOS', 'FDCAN_TOCC_TOP_Pos',
    'FDCAN_TOCC_TOP_Msk', 'FDCAN_TOCC_TOP', 'FDCAN_TOCV_TOC_Pos', 'FDCAN_TOCV_TOC_Msk',
    'FDCAN_TOCV_TOC', 'FDCAN_ECR_TEC_Pos', 'FDCAN_ECR_TEC_Msk', 'FDCAN_ECR_TEC',
    'FDCAN_ECR_REC_Pos', 'FDCAN_ECR_REC_Msk', 'FDCAN_ECR_REC', 'FDCAN_ECR_RP_Pos',
    'FDCAN_ECR_RP_Msk', 'FDCAN_ECR_RP', 'FDCAN_ECR_CEL_Pos', 'FDCAN_ECR_CEL_Msk',
    'FDCAN_ECR_CEL', 'FDCAN_PSR_LEC_Pos', 'FDCAN_PSR_LEC_Msk', 'FDCAN_PSR_LEC',
    'FDCAN_PSR_ACT_Pos', 'FDCAN_PSR_ACT_Msk', 'FDCAN_PSR_ACT', 'FDCAN_PSR_EP_Pos',
    'FDCAN_PSR_EP_Msk', 'FDCAN_PSR_EP', 'FDCAN_PSR_EW_Pos', 'FDCAN_PSR_EW_Msk',
    'FDCAN_PSR_EW', 'FDCAN_PSR_BO_Pos', 'FDCAN_PSR_BO_Msk', 'FDCAN_PSR_BO',
    'FDCAN_PSR_DLEC_Pos', 'FDCAN_PSR_DLEC_Msk', 'FDCAN_PSR_DLEC', 'FDCAN_PSR_RESI_Pos',
    'FDCAN_PSR_RESI_Msk', 'FDCAN_PSR_RESI', 'FDCAN_PSR_RBRS_Pos', 'FDCAN_PSR_RBRS_Msk',
    'FDCAN_PSR_RBRS', 'FDCAN_PSR_REDL_Pos', 'FDCAN_PSR_REDL_Msk', 'FDCAN_PSR_REDL',
    'FDCAN_PSR_PXE_Pos', 'FDCAN_PSR_PXE_Msk', 'FDCAN_PSR_PXE', 'FDCAN_PSR_TDCV_Pos',
    'FDCAN_PSR_TDCV_Msk', 'FDCAN_PSR_TDCV', 'FDCAN_TDCR_TDCF_Pos',
    'FDCAN_TDCR_TDCF_Msk', 'FDCAN_TDCR_TDCF', 'FDCAN_TDCR_TDCO_Pos',
    'FDCAN_TDCR_TDCO_Msk', 'FDCAN_TDCR_TDCO', 'FDCAN_IR_RF0N_Pos', 'FDCAN_IR_RF0N_Msk',
    'FDCAN_IR_RF0N', 'FDCAN_IR_RF0W_Pos', 'FDCAN_IR_RF0W_Msk', 'FDCAN_IR_RF0W',
    'FDCAN_IR_RF0F_Pos', 'FDCAN_IR_RF0F_Msk', 'FDCAN_IR_RF0F', 'FDCAN_IR_RF0L_Pos',
    'FDCAN_IR_RF0L_Msk', 'FDCAN_IR_RF0L', 'FDCAN_IR_RF1N_Pos', 'FDCAN_IR_RF1N_Msk',
    'FDCAN_IR_RF1N', 'FDCAN_IR_RF1W_Pos', 'FDCAN_IR_RF1W_Msk', 'FDCAN_IR_RF1W',
    'FDCAN_IR_RF1F_Pos', 'FDCAN_IR_RF1F_Msk', 'FDCAN_IR_RF1F', 'FDCAN_IR_RF1L_Pos',
    'FDCAN_IR_RF1L_Msk', 'FDCAN_IR_RF1L', 'FDCAN_IR_HPM_Pos', 'FDCAN_IR_HPM_Msk',
    'FDCAN_IR_HPM', 'FDCAN_IR_TC_Pos', 'FDCAN_IR_TC_Msk', 'FDCAN_IR_TC',
    'FDCAN_IR_TCF_Pos', 'FDCAN_IR_TCF_Msk', 'FDCAN_IR_TCF', 'FDCAN_IR_TFE_Pos',
    'FDCAN_IR_TFE_Msk', 'FDCAN_IR_TFE', 'FDCAN_IR_TEFN_Pos', 'FDCAN_IR_TEFN_Msk',
    'FDCAN_IR_TEFN', 'FDCAN_IR_TEFW_Pos', 'FDCAN_IR_TEFW_Msk', 'FDCAN_IR_TEFW',
    'FDCAN_IR_TEFF_Pos', 'FDCAN_IR_TEFF_Msk', 'FDCAN_IR_TEFF', 'FDCAN_IR_TEFL_Pos',
    'FDCAN_IR_TEFL_Msk', 'FDCAN_IR_TEFL', 'FDCAN_IR_TSW_Pos', 'FDCAN_IR_TSW_Msk',
    'FDCAN_IR_TSW', 'FDCAN_IR_MRAF_Pos', 'FDCAN_IR_MRAF_Msk', 'FDCAN_IR_MRAF',
    'FDCAN_IR_TOO_Pos', 'FDCAN_IR_TOO_Msk', 'FDCAN_IR_TOO', 'FDCAN_IR_DRX_Pos',
    'FDCAN_IR_DRX_Msk', 'FDCAN_IR_DRX', 'FDCAN_IR_ELO_Pos', 'FDCAN_IR_ELO_Msk',
    'FDCAN_IR_ELO', 'FDCAN_IR_EP_Pos', 'FDCAN_IR_EP_Msk', 'FDCAN_IR_EP',
    'FDCAN_IR_EW_Pos', 'FDCAN_IR_EW_Msk', 'FDCAN_IR_EW', 'FDCAN_IR_BO_Pos',
    'FDCAN_IR_BO_Msk', 'FDCAN_IR_BO', 'FDCAN_IR_WDI_Pos', 'FDCAN_IR_WDI_Msk',
    'FDCAN_IR_WDI', 'FDCAN_IR_PEA_Pos', 'FDCAN_IR_PEA_Msk', 'FDCAN_IR_PEA',
    'FDCAN_IR_PED_Pos', 'FDCAN_IR_PED_Msk', 'FDCAN_IR_PED', 'FDCAN_IR_ARA_Pos',
    'FDCAN_IR_ARA_Msk', 'FDCAN_IR_ARA', 'FDCAN_IE_RF0NE_Pos', 'FDCAN_IE_RF0NE_Msk',
    'FDCAN_IE_RF0NE', 'FDCAN_IE_RF0WE_Pos', 'FDCAN_IE_RF0WE_Msk', 'FDCAN_IE_RF0WE',
    'FDCAN_IE_RF0FE_Pos', 'FDCAN_IE_RF0FE_Msk', 'FDCAN_IE_RF0FE', 'FDCAN_IE_RF0LE_Pos',
    'FDCAN_IE_RF0LE_Msk', 'FDCAN_IE_RF0LE', 'FDCAN_IE_RF1NE_Pos', 'FDCAN_IE_RF1NE_Msk',
    'FDCAN_IE_RF1NE', 'FDCAN_IE_RF1WE_Pos', 'FDCAN_IE_RF1WE_Msk', 'FDCAN_IE_RF1WE',
    'FDCAN_IE_RF1FE_Pos', 'FDCAN_IE_RF1FE_Msk', 'FDCAN_IE_RF1FE', 'FDCAN_IE_RF1LE_Pos',
    'FDCAN_IE_RF1LE_Msk', 'FDCAN_IE_RF1LE', 'FDCAN_IE_HPME_Pos', 'FDCAN_IE_HPME_Msk',
    'FDCAN_IE_HPME', 'FDCAN_IE_TCE_Pos', 'FDCAN_IE_TCE_Msk', 'FDCAN_IE_TCE',
    'FDCAN_IE_TCFE_Pos', 'FDCAN_IE_TCFE_Msk', 'FDCAN_IE_TCFE', 'FDCAN_IE_TFEE_Pos',
    'FDCAN_IE_TFEE_Msk', 'FDCAN_IE_TFEE', 'FDCAN_IE_TEFNE_Pos', 'FDCAN_IE_TEFNE_Msk',
    'FDCAN_IE_TEFNE', 'FDCAN_IE_TEFWE_Pos', 'FDCAN_IE_TEFWE_Msk', 'FDCAN_IE_TEFWE',
    'FDCAN_IE_TEFFE_Pos', 'FDCAN_IE_TEFFE_Msk', 'FDCAN_IE_TEFFE', 'FDCAN_IE_TEFLE_Pos',
    'FDCAN_IE_TEFLE_Msk', 'FDCAN_IE_TEFLE', 'FDCAN_IE_TSWE_Pos', 'FDCAN_IE_TSWE_Msk',
    'FDCAN_IE_TSWE', 'FDCAN_IE_MRAFE_Pos', 'FDCAN_IE_MRAFE_Msk', 'FDCAN_IE_MRAFE',
    'FDCAN_IE_TOOE_Pos', 'FDCAN_IE_TOOE_Msk', 'FDCAN_IE_TOOE', 'FDCAN_IE_DRXE_Pos',
    'FDCAN_IE_DRXE_Msk', 'FDCAN_IE_DRXE', 'FDCAN_IE_BECE_Pos', 'FDCAN_IE_BECE_Msk',
    'FDCAN_IE_BECE', 'FDCAN_IE_BEUE_Pos', 'FDCAN_IE_BEUE_Msk', 'FDCAN_IE_BEUE',
    'FDCAN_IE_ELOE_Pos', 'FDCAN_IE_ELOE_Msk', 'FDCAN_IE_ELOE', 'FDCAN_IE_EPE_Pos',
    'FDCAN_IE_EPE_Msk', 'FDCAN_IE_EPE', 'FDCAN_IE_EWE_Pos', 'FDCAN_IE_EWE_Msk',
    'FDCAN_IE_EWE', 'FDCAN_IE_BOE_Pos', 'FDCAN_IE_BOE_Msk', 'FDCAN_IE_BOE',
    'FDCAN_IE_WDIE_Pos', 'FDCAN_IE_WDIE_Msk', 'FDCAN_IE_WDIE', 'FDCAN_IE_PEAE_Pos',
    'FDCAN_IE_PEAE_Msk', 'FDCAN_IE_PEAE', 'FDCAN_IE_PEDE_Pos', 'FDCAN_IE_PEDE_Msk',
    'FDCAN_IE_PEDE', 'FDCAN_IE_ARAE_Pos', 'FDCAN_IE_ARAE_Msk', 'FDCAN_IE_ARAE',
    'FDCAN_ILS_RF0NL_Pos', 'FDCAN_ILS_RF0NL_Msk', 'FDCAN_ILS_RF0NL',
    'FDCAN_ILS_RF0WL_Pos', 'FDCAN_ILS_RF0WL_Msk', 'FDCAN_ILS_RF0WL',
    'FDCAN_ILS_RF0FL_Pos', 'FDCAN_ILS_RF0FL_Msk', 'FDCAN_ILS_RF0FL',
    'FDCAN_ILS_RF0LL_Pos', 'FDCAN_ILS_RF0LL_Msk', 'FDCAN_ILS_RF0LL',
    'FDCAN_ILS_RF1NL_Pos', 'FDCAN_ILS_RF1NL_Msk', 'FDCAN_ILS_RF1NL',
    'FDCAN_ILS_RF1WL_Pos', 'FDCAN_ILS_RF1WL_Msk', 'FDCAN_ILS_RF1WL',
    'FDCAN_ILS_RF1FL_Pos', 'FDCAN_ILS_RF1FL_Msk', 'FDCAN_ILS_RF1FL',
    'FDCAN_ILS_RF1LL_Pos', 'FDCAN_ILS_RF1LL_Msk', 'FDCAN_ILS_RF1LL',
    'FDCAN_ILS_HPML_Pos', 'FDCAN_ILS_HPML_Msk', 'FDCAN_ILS_HPML', 'FDCAN_ILS_TCL_Pos',
    'FDCAN_ILS_TCL_Msk', 'FDCAN_ILS_TCL', 'FDCAN_ILS_TCFL_Pos', 'FDCAN_ILS_TCFL_Msk',
    'FDCAN_ILS_TCFL', 'FDCAN_ILS_TFEL_Pos', 'FDCAN_ILS_TFEL_Msk', 'FDCAN_ILS_TFEL',
    'FDCAN_ILS_TEFNL_Pos', 'FDCAN_ILS_TEFNL_Msk', 'FDCAN_ILS_TEFNL',
    'FDCAN_ILS_TEFWL_Pos', 'FDCAN_ILS_TEFWL_Msk', 'FDCAN_ILS_TEFWL',
    'FDCAN_ILS_TEFFL_Pos', 'FDCAN_ILS_TEFFL_Msk', 'FDCAN_ILS_TEFFL',
    'FDCAN_ILS_TEFLL_Pos', 'FDCAN_ILS_TEFLL_Msk', 'FDCAN_ILS_TEFLL',
    'FDCAN_ILS_TSWL_Pos', 'FDCAN_ILS_TSWL_Msk', 'FDCAN_ILS_TSWL', 'FDCAN_ILS_MRAFE_Pos',
    'FDCAN_ILS_MRAFE_Msk', 'FDCAN_ILS_MRAFE', 'FDCAN_ILS_TOOE_Pos',
    'FDCAN_ILS_TOOE_Msk', 'FDCAN_ILS_TOOE', 'FDCAN_ILS_DRXE_Pos', 'FDCAN_ILS_DRXE_Msk',
    'FDCAN_ILS_DRXE', 'FDCAN_ILS_BECE_Pos', 'FDCAN_ILS_BECE_Msk', 'FDCAN_ILS_BECE',
    'FDCAN_ILS_BEUE_Pos', 'FDCAN_ILS_BEUE_Msk', 'FDCAN_ILS_BEUE', 'FDCAN_ILS_ELOE_Pos',
    'FDCAN_ILS_ELOE_Msk', 'FDCAN_ILS_ELOE', 'FDCAN_ILS_EPE_Pos', 'FDCAN_ILS_EPE_Msk',
    'FDCAN_ILS_EPE', 'FDCAN_ILS_EWE_Pos', 'FDCAN_ILS_EWE_Msk', 'FDCAN_ILS_EWE',
    'FDCAN_ILS_BOE_Pos', 'FDCAN_ILS_BOE_Msk', 'FDCAN_ILS_BOE', 'FDCAN_ILS_WDIE_Pos',
    'FDCAN_ILS_WDIE_Msk', 'FDCAN_ILS_WDIE', 'FDCAN_ILS_PEAE_Pos', 'FDCAN_ILS_PEAE_Msk',
    'FDCAN_ILS_PEAE', 'FDCAN_ILS_PEDE_Pos', 'FDCAN_ILS_PEDE_Msk', 'FDCAN_ILS_PEDE',
    'FDCAN_ILS_ARAE_Pos', 'FDCAN_ILS_ARAE_Msk', 'FDCAN_ILS_ARAE', 'FDCAN_ILE_EINT0_Pos',
    'FDCAN_ILE_EINT0_Msk', 'FDCAN_ILE_EINT0', 'FDCAN_ILE_EINT1_Pos',
    'FDCAN_ILE_EINT1_Msk', 'FDCAN_ILE_EINT1', 'FDCAN_GFC_RRFE_Pos',
    'FDCAN_GFC_RRFE_Msk', 'FDCAN_GFC_RRFE', 'FDCAN_GFC_RRFS_Pos', 'FDCAN_GFC_RRFS_Msk',
    'FDCAN_GFC_RRFS', 'FDCAN_GFC_ANFE_Pos', 'FDCAN_GFC_ANFE_Msk', 'FDCAN_GFC_ANFE',
    'FDCAN_GFC_ANFS_Pos', 'FDCAN_GFC_ANFS_Msk', 'FDCAN_GFC_ANFS',
    'FDCAN_SIDFC_FLSSA_Pos', 'FDCAN_SIDFC_FLSSA_Msk', 'FDCAN_SIDFC_FLSSA',
    'FDCAN_SIDFC_LSS_Pos', 'FDCAN_SIDFC_LSS_Msk', 'FDCAN_SIDFC_LSS',
    'FDCAN_XIDFC_FLESA_Pos', 'FDCAN_XIDFC_FLESA_Msk', 'FDCAN_XIDFC_FLESA',
    'FDCAN_XIDFC_LSE_Pos', 'FDCAN_XIDFC_LSE_Msk', 'FDCAN_XIDFC_LSE',
    'FDCAN_XIDAM_EIDM_Pos', 'FDCAN_XIDAM_EIDM_Msk', 'FDCAN_XIDAM_EIDM',
    'FDCAN_HPMS_BIDX_Pos', 'FDCAN_HPMS_BIDX_Msk', 'FDCAN_HPMS_BIDX',
    'FDCAN_HPMS_MSI_Pos', 'FDCAN_HPMS_MSI_Msk', 'FDCAN_HPMS_MSI', 'FDCAN_HPMS_FIDX_Pos',
    'FDCAN_HPMS_FIDX_Msk', 'FDCAN_HPMS_FIDX', 'FDCAN_HPMS_FLST_Pos',
    'FDCAN_HPMS_FLST_Msk', 'FDCAN_HPMS_FLST', 'FDCAN_NDAT1_ND0_Pos',
    'FDCAN_NDAT1_ND0_Msk', 'FDCAN_NDAT1_ND0', 'FDCAN_NDAT1_ND1_Pos',
    'FDCAN_NDAT1_ND1_Msk', 'FDCAN_NDAT1_ND1', 'FDCAN_NDAT1_ND2_Pos',
    'FDCAN_NDAT1_ND2_Msk', 'FDCAN_NDAT1_ND2', 'FDCAN_NDAT1_ND3_Pos',
    'FDCAN_NDAT1_ND3_Msk', 'FDCAN_NDAT1_ND3', 'FDCAN_NDAT1_ND4_Pos',
    'FDCAN_NDAT1_ND4_Msk', 'FDCAN_NDAT1_ND4', 'FDCAN_NDAT1_ND5_Pos',
    'FDCAN_NDAT1_ND5_Msk', 'FDCAN_NDAT1_ND5', 'FDCAN_NDAT1_ND6_Pos',
    'FDCAN_NDAT1_ND6_Msk', 'FDCAN_NDAT1_ND6', 'FDCAN_NDAT1_ND7_Pos',
    'FDCAN_NDAT1_ND7_Msk', 'FDCAN_NDAT1_ND7', 'FDCAN_NDAT1_ND8_Pos',
    'FDCAN_NDAT1_ND8_Msk', 'FDCAN_NDAT1_ND8', 'FDCAN_NDAT1_ND9_Pos',
    'FDCAN_NDAT1_ND9_Msk', 'FDCAN_NDAT1_ND9', 'FDCAN_NDAT1_ND10_Pos',
    'FDCAN_NDAT1_ND10_Msk', 'FDCAN_NDAT1_ND10', 'FDCAN_NDAT1_ND11_Pos',
    'FDCAN_NDAT1_ND11_Msk', 'FDCAN_NDAT1_ND11', 'FDCAN_NDAT1_ND12_Pos',
    'FDCAN_NDAT1_ND12_Msk', 'FDCAN_NDAT1_ND12', 'FDCAN_NDAT1_ND13_Pos',
    'FDCAN_NDAT1_ND13_Msk', 'FDCAN_NDAT1_ND13', 'FDCAN_NDAT1_ND14_Pos',
    'FDCAN_NDAT1_ND14_Msk', 'FDCAN_NDAT1_ND14', 'FDCAN_NDAT1_ND15_Pos',
    'FDCAN_NDAT1_ND15_Msk', 'FDCAN_NDAT1_ND15', 'FDCAN_NDAT1_ND16_Pos',
    'FDCAN_NDAT1_ND16_Msk', 'FDCAN_NDAT1_ND16', 'FDCAN_NDAT1_ND17_Pos',
    'FDCAN_NDAT1_ND17_Msk', 'FDCAN_NDAT1_ND17', 'FDCAN_NDAT1_ND18_Pos',
    'FDCAN_NDAT1_ND18_Msk', 'FDCAN_NDAT1_ND18', 'FDCAN_NDAT1_ND19_Pos',
    'FDCAN_NDAT1_ND19_Msk', 'FDCAN_NDAT1_ND19', 'FDCAN_NDAT1_ND20_Pos',
    'FDCAN_NDAT1_ND20_Msk', 'FDCAN_NDAT1_ND20', 'FDCAN_NDAT1_ND21_Pos',
    'FDCAN_NDAT1_ND21_Msk', 'FDCAN_NDAT1_ND21', 'FDCAN_NDAT1_ND22_Pos',
    'FDCAN_NDAT1_ND22_Msk', 'FDCAN_NDAT1_ND22', 'FDCAN_NDAT1_ND23_Pos',
    'FDCAN_NDAT1_ND23_Msk', 'FDCAN_NDAT1_ND23', 'FDCAN_NDAT1_ND24_Pos',
    'FDCAN_NDAT1_ND24_Msk', 'FDCAN_NDAT1_ND24', 'FDCAN_NDAT1_ND25_Pos',
    'FDCAN_NDAT1_ND25_Msk', 'FDCAN_NDAT1_ND25', 'FDCAN_NDAT1_ND26_Pos',
    'FDCAN_NDAT1_ND26_Msk', 'FDCAN_NDAT1_ND26', 'FDCAN_NDAT1_ND27_Pos',
    'FDCAN_NDAT1_ND27_Msk', 'FDCAN_NDAT1_ND27', 'FDCAN_NDAT1_ND28_Pos',
    'FDCAN_NDAT1_ND28_Msk', 'FDCAN_NDAT1_ND28', 'FDCAN_NDAT1_ND29_Pos',
    'FDCAN_NDAT1_ND29_Msk', 'FDCAN_NDAT1_ND29', 'FDCAN_NDAT1_ND30_Pos',
    'FDCAN_NDAT1_ND30_Msk', 'FDCAN_NDAT1_ND30', 'FDCAN_NDAT1_ND31_Pos',
    'FDCAN_NDAT1_ND31_Msk', 'FDCAN_NDAT1_ND31', 'FDCAN_NDAT2_ND32_Pos',
    'FDCAN_NDAT2_ND32_Msk', 'FDCAN_NDAT2_ND32', 'FDCAN_NDAT2_ND33_Pos',
    'FDCAN_NDAT2_ND33_Msk', 'FDCAN_NDAT2_ND33', 'FDCAN_NDAT2_ND34_Pos',
    'FDCAN_NDAT2_ND34_Msk', 'FDCAN_NDAT2_ND34', 'FDCAN_NDAT2_ND35_Pos',
    'FDCAN_NDAT2_ND35_Msk', 'FDCAN_NDAT2_ND35', 'FDCAN_NDAT2_ND36_Pos',
    'FDCAN_NDAT2_ND36_Msk', 'FDCAN_NDAT2_ND36', 'FDCAN_NDAT2_ND37_Pos',
    'FDCAN_NDAT2_ND37_Msk', 'FDCAN_NDAT2_ND37', 'FDCAN_NDAT2_ND38_Pos',
    'FDCAN_NDAT2_ND38_Msk', 'FDCAN_NDAT2_ND38', 'FDCAN_NDAT2_ND39_Pos',
    'FDCAN_NDAT2_ND39_Msk', 'FDCAN_NDAT2_ND39', 'FDCAN_NDAT2_ND40_Pos',
    'FDCAN_NDAT2_ND40_Msk', 'FDCAN_NDAT2_ND40', 'FDCAN_NDAT2_ND41_Pos',
    'FDCAN_NDAT2_ND41_Msk', 'FDCAN_NDAT2_ND41', 'FDCAN_NDAT2_ND42_Pos',
    'FDCAN_NDAT2_ND42_Msk', 'FDCAN_NDAT2_ND42', 'FDCAN_NDAT2_ND43_Pos',
    'FDCAN_NDAT2_ND43_Msk', 'FDCAN_NDAT2_ND43', 'FDCAN_NDAT2_ND44_Pos',
    'FDCAN_NDAT2_ND44_Msk', 'FDCAN_NDAT2_ND44', 'FDCAN_NDAT2_ND45_Pos',
    'FDCAN_NDAT2_ND45_Msk', 'FDCAN_NDAT2_ND45', 'FDCAN_NDAT2_ND46_Pos',
    'FDCAN_NDAT2_ND46_Msk', 'FDCAN_NDAT2_ND46', 'FDCAN_NDAT2_ND47_Pos',
    'FDCAN_NDAT2_ND47_Msk', 'FDCAN_NDAT2_ND47', 'FDCAN_NDAT2_ND48_Pos',
    'FDCAN_NDAT2_ND48_Msk', 'FDCAN_NDAT2_ND48', 'FDCAN_NDAT2_ND49_Pos',
    'FDCAN_NDAT2_ND49_Msk', 'FDCAN_NDAT2_ND49', 'FDCAN_NDAT2_ND50_Pos',
    'FDCAN_NDAT2_ND50_Msk', 'FDCAN_NDAT2_ND50', 'FDCAN_NDAT2_ND51_Pos',
    'FDCAN_NDAT2_ND51_Msk', 'FDCAN_NDAT2_ND51', 'FDCAN_NDAT2_ND52_Pos',
    'FDCAN_NDAT2_ND52_Msk', 'FDCAN_NDAT2_ND52', 'FDCAN_NDAT2_ND53_Pos',
    'FDCAN_NDAT2_ND53_Msk', 'FDCAN_NDAT2_ND53', 'FDCAN_NDAT2_ND54_Pos',
    'FDCAN_NDAT2_ND54_Msk', 'FDCAN_NDAT2_ND54', 'FDCAN_NDAT2_ND55_Pos',
    'FDCAN_NDAT2_ND55_Msk', 'FDCAN_NDAT2_ND55', 'FDCAN_NDAT2_ND56_Pos',
    'FDCAN_NDAT2_ND56_Msk', 'FDCAN_NDAT2_ND56', 'FDCAN_NDAT2_ND57_Pos',
    'FDCAN_NDAT2_ND57_Msk', 'FDCAN_NDAT2_ND57', 'FDCAN_NDAT2_ND58_Pos',
    'FDCAN_NDAT2_ND58_Msk', 'FDCAN_NDAT2_ND58', 'FDCAN_NDAT2_ND59_Pos',
    'FDCAN_NDAT2_ND59_Msk', 'FDCAN_NDAT2_ND59', 'FDCAN_NDAT2_ND60_Pos',
    'FDCAN_NDAT2_ND60_Msk', 'FDCAN_NDAT2_ND60', 'FDCAN_NDAT2_ND61_Pos',
    'FDCAN_NDAT2_ND61_Msk', 'FDCAN_NDAT2_ND61', 'FDCAN_NDAT2_ND62_Pos',
    'FDCAN_NDAT2_ND62_Msk', 'FDCAN_NDAT2_ND62', 'FDCAN_NDAT2_ND63_Pos',
    'FDCAN_NDAT2_ND63_Msk', 'FDCAN_NDAT2_ND63', 'FDCAN_RXF0C_F0SA_Pos',
    'FDCAN_RXF0C_F0SA_Msk', 'FDCAN_RXF0C_F0SA', 'FDCAN_RXF0C_F0S_Pos',
    'FDCAN_RXF0C_F0S_Msk', 'FDCAN_RXF0C_F0S', 'FDCAN_RXF0C_F0WM_Pos',
    'FDCAN_RXF0C_F0WM_Msk', 'FDCAN_RXF0C_F0WM', 'FDCAN_RXF0C_F0OM_Pos',
    'FDCAN_RXF0C_F0OM_Msk', 'FDCAN_RXF0C_F0OM', 'FDCAN_RXF0S_F0FL_Pos',
    'FDCAN_RXF0S_F0FL_Msk', 'FDCAN_RXF0S_F0FL', 'FDCAN_RXF0S_F0GI_Pos',
    'FDCAN_RXF0S_F0GI_Msk', 'FDCAN_RXF0S_F0GI', 'FDCAN_RXF0S_F0PI_Pos',
    'FDCAN_RXF0S_F0PI_Msk', 'FDCAN_RXF0S_F0PI', 'FDCAN_RXF0S_F0F_Pos',
    'FDCAN_RXF0S_F0F_Msk', 'FDCAN_RXF0S_F0F', 'FDCAN_RXF0S_RF0L_Pos',
    'FDCAN_RXF0S_RF0L_Msk', 'FDCAN_RXF0S_RF0L', 'FDCAN_RXF0A_F0AI_Pos',
    'FDCAN_RXF0A_F0AI_Msk', 'FDCAN_RXF0A_F0AI', 'FDCAN_RXBC_RBSA_Pos',
    'FDCAN_RXBC_RBSA_Msk', 'FDCAN_RXBC_RBSA', 'FDCAN_RXF1C_F1SA_Pos',
    'FDCAN_RXF1C_F1SA_Msk', 'FDCAN_RXF1C_F1SA', 'FDCAN_RXF1C_F1S_Pos',
    'FDCAN_RXF1C_F1S_Msk', 'FDCAN_RXF1C_F1S', 'FDCAN_RXF1C_F1WM_Pos',
    'FDCAN_RXF1C_F1WM_Msk', 'FDCAN_RXF1C_F1WM', 'FDCAN_RXF1C_F1OM_Pos',
    'FDCAN_RXF1C_F1OM_Msk', 'FDCAN_RXF1C_F1OM', 'FDCAN_RXF1S_F1FL_Pos',
    'FDCAN_RXF1S_F1FL_Msk', 'FDCAN_RXF1S_F1FL', 'FDCAN_RXF1S_F1GI_Pos',
    'FDCAN_RXF1S_F1GI_Msk', 'FDCAN_RXF1S_F1GI', 'FDCAN_RXF1S_F1PI_Pos',
    'FDCAN_RXF1S_F1PI_Msk', 'FDCAN_RXF1S_F1PI', 'FDCAN_RXF1S_F1F_Pos',
    'FDCAN_RXF1S_F1F_Msk', 'FDCAN_RXF1S_F1F', 'FDCAN_RXF1S_RF1L_Pos',
    'FDCAN_RXF1S_RF1L_Msk', 'FDCAN_RXF1S_RF1L', 'FDCAN_RXF1A_F1AI_Pos',
    'FDCAN_RXF1A_F1AI_Msk', 'FDCAN_RXF1A_F1AI', 'FDCAN_RXESC_F0DS_Pos',
    'FDCAN_RXESC_F0DS_Msk', 'FDCAN_RXESC_F0DS', 'FDCAN_RXESC_F1DS_Pos',
    'FDCAN_RXESC_F1DS_Msk', 'FDCAN_RXESC_F1DS', 'FDCAN_RXESC_RBDS_Pos',
    'FDCAN_RXESC_RBDS_Msk', 'FDCAN_RXESC_RBDS', 'FDCAN_TXBC_TBSA_Pos',
    'FDCAN_TXBC_TBSA_Msk', 'FDCAN_TXBC_TBSA', 'FDCAN_TXBC_NDTB_Pos',
    'FDCAN_TXBC_NDTB_Msk', 'FDCAN_TXBC_NDTB', 'FDCAN_TXBC_TFQS_Pos',
    'FDCAN_TXBC_TFQS_Msk', 'FDCAN_TXBC_TFQS', 'FDCAN_TXBC_TFQM_Pos',
    'FDCAN_TXBC_TFQM_Msk', 'FDCAN_TXBC_TFQM', 'FDCAN_TXFQS_TFFL_Pos',
    'FDCAN_TXFQS_TFFL_Msk', 'FDCAN_TXFQS_TFFL', 'FDCAN_TXFQS_TFGI_Pos',
    'FDCAN_TXFQS_TFGI_Msk', 'FDCAN_TXFQS_TFGI', 'FDCAN_TXFQS_TFQPI_Pos',
    'FDCAN_TXFQS_TFQPI_Msk', 'FDCAN_TXFQS_TFQPI', 'FDCAN_TXFQS_TFQF_Pos',
    'FDCAN_TXFQS_TFQF_Msk', 'FDCAN_TXFQS_TFQF', 'FDCAN_TXESC_TBDS_Pos',
    'FDCAN_TXESC_TBDS_Msk', 'FDCAN_TXESC_TBDS', 'FDCAN_TXBRP_TRP_Pos',
    'FDCAN_TXBRP_TRP_Msk', 'FDCAN_TXBRP_TRP', 'FDCAN_TXBAR_AR_Pos',
    'FDCAN_TXBAR_AR_Msk', 'FDCAN_TXBAR_AR', 'FDCAN_TXBCR_CR_Pos', 'FDCAN_TXBCR_CR_Msk',
    'FDCAN_TXBCR_CR', 'FDCAN_TXBTO_TO_Pos', 'FDCAN_TXBTO_TO_Msk', 'FDCAN_TXBTO_TO',
    'FDCAN_TXBCF_CF_Pos', 'FDCAN_TXBCF_CF_Msk', 'FDCAN_TXBCF_CF',
    'FDCAN_TXBTIE_TIE_Pos', 'FDCAN_TXBTIE_TIE_Msk', 'FDCAN_TXBTIE_TIE',
    'FDCAN_TXBCIE_CFIE_Pos', 'FDCAN_TXBCIE_CFIE_Msk', 'FDCAN_TXBCIE_CFIE',
    'FDCAN_TXEFC_EFSA_Pos', 'FDCAN_TXEFC_EFSA_Msk', 'FDCAN_TXEFC_EFSA',
    'FDCAN_TXEFC_EFS_Pos', 'FDCAN_TXEFC_EFS_Msk', 'FDCAN_TXEFC_EFS',
    'FDCAN_TXEFC_EFWM_Pos', 'FDCAN_TXEFC_EFWM_Msk', 'FDCAN_TXEFC_EFWM',
    'FDCAN_TXEFS_EFFL_Pos', 'FDCAN_TXEFS_EFFL_Msk', 'FDCAN_TXEFS_EFFL',
    'FDCAN_TXEFS_EFGI_Pos', 'FDCAN_TXEFS_EFGI_Msk', 'FDCAN_TXEFS_EFGI',
    'FDCAN_TXEFS_EFPI_Pos', 'FDCAN_TXEFS_EFPI_Msk', 'FDCAN_TXEFS_EFPI',
    'FDCAN_TXEFS_EFF_Pos', 'FDCAN_TXEFS_EFF_Msk', 'FDCAN_TXEFS_EFF',
    'FDCAN_TXEFS_TEFL_Pos', 'FDCAN_TXEFS_TEFL_Msk', 'FDCAN_TXEFS_TEFL',
    'FDCAN_TXEFA_EFAI_Pos', 'FDCAN_TXEFA_EFAI_Msk', 'FDCAN_TXEFA_EFAI',
    'FDCAN_TTTMC_TMSA_Pos', 'FDCAN_TTTMC_TMSA_Msk', 'FDCAN_TTTMC_TMSA',
    'FDCAN_TTTMC_TME_Pos', 'FDCAN_TTTMC_TME_Msk', 'FDCAN_TTTMC_TME',
    'FDCAN_TTRMC_RID_Pos', 'FDCAN_TTRMC_RID_Msk', 'FDCAN_TTRMC_RID',
    'FDCAN_TTRMC_XTD_Pos', 'FDCAN_TTRMC_XTD_Msk', 'FDCAN_TTRMC_XTD',
    'FDCAN_TTRMC_RMPS_Pos', 'FDCAN_TTRMC_RMPS_Msk', 'FDCAN_TTRMC_RMPS',
    'FDCAN_TTOCF_OM_Pos', 'FDCAN_TTOCF_OM_Msk', 'FDCAN_TTOCF_OM', 'FDCAN_TTOCF_GEN_Pos',
    'FDCAN_TTOCF_GEN_Msk', 'FDCAN_TTOCF_GEN', 'FDCAN_TTOCF_TM_Pos',
    'FDCAN_TTOCF_TM_Msk', 'FDCAN_TTOCF_TM', 'FDCAN_TTOCF_LDSDL_Pos',
    'FDCAN_TTOCF_LDSDL_Msk', 'FDCAN_TTOCF_LDSDL', 'FDCAN_TTOCF_IRTO_Pos',
    'FDCAN_TTOCF_IRTO_Msk', 'FDCAN_TTOCF_IRTO', 'FDCAN_TTOCF_EECS_Pos',
    'FDCAN_TTOCF_EECS_Msk', 'FDCAN_TTOCF_EECS', 'FDCAN_TTOCF_AWL_Pos',
    'FDCAN_TTOCF_AWL_Msk', 'FDCAN_TTOCF_AWL', 'FDCAN_TTOCF_EGTF_Pos',
    'FDCAN_TTOCF_EGTF_Msk', 'FDCAN_TTOCF_EGTF', 'FDCAN_TTOCF_ECC_Pos',
    'FDCAN_TTOCF_ECC_Msk', 'FDCAN_TTOCF_ECC', 'FDCAN_TTOCF_EVTP_Pos',
    'FDCAN_TTOCF_EVTP_Msk', 'FDCAN_TTOCF_EVTP', 'FDCAN_TTMLM_CCM_Pos',
    'FDCAN_TTMLM_CCM_Msk', 'FDCAN_TTMLM_CCM', 'FDCAN_TTMLM_CSS_Pos',
    'FDCAN_TTMLM_CSS_Msk', 'FDCAN_TTMLM_CSS', 'FDCAN_TTMLM_TXEW_Pos',
    'FDCAN_TTMLM_TXEW_Msk', 'FDCAN_TTMLM_TXEW', 'FDCAN_TTMLM_ENTT_Pos',
    'FDCAN_TTMLM_ENTT_Msk', 'FDCAN_TTMLM_ENTT', 'FDCAN_TURCF_NCL_Pos',
    'FDCAN_TURCF_NCL_Msk', 'FDCAN_TURCF_NCL', 'FDCAN_TURCF_DC_Pos',
    'FDCAN_TURCF_DC_Msk', 'FDCAN_TURCF_DC', 'FDCAN_TURCF_ELT_Pos',
    'FDCAN_TURCF_ELT_Msk', 'FDCAN_TURCF_ELT', 'FDCAN_TTOCN_SGT_Pos',
    'FDCAN_TTOCN_SGT_Msk', 'FDCAN_TTOCN_SGT', 'FDCAN_TTOCN_ECS_Pos',
    'FDCAN_TTOCN_ECS_Msk', 'FDCAN_TTOCN_ECS', 'FDCAN_TTOCN_SWP_Pos',
    'FDCAN_TTOCN_SWP_Msk', 'FDCAN_TTOCN_SWP', 'FDCAN_TTOCN_SWS_Pos',
    'FDCAN_TTOCN_SWS_Msk', 'FDCAN_TTOCN_SWS', 'FDCAN_TTOCN_RTIE_Pos',
    'FDCAN_TTOCN_RTIE_Msk', 'FDCAN_TTOCN_RTIE', 'FDCAN_TTOCN_TMC_Pos',
    'FDCAN_TTOCN_TMC_Msk', 'FDCAN_TTOCN_TMC', 'FDCAN_TTOCN_TTIE_Pos',
    'FDCAN_TTOCN_TTIE_Msk', 'FDCAN_TTOCN_TTIE', 'FDCAN_TTOCN_GCS_Pos',
    'FDCAN_TTOCN_GCS_Msk', 'FDCAN_TTOCN_GCS', 'FDCAN_TTOCN_FGP_Pos',
    'FDCAN_TTOCN_FGP_Msk', 'FDCAN_TTOCN_FGP', 'FDCAN_TTOCN_TMG_Pos',
    'FDCAN_TTOCN_TMG_Msk', 'FDCAN_TTOCN_TMG', 'FDCAN_TTOCN_NIG_Pos',
    'FDCAN_TTOCN_NIG_Msk', 'FDCAN_TTOCN_NIG', 'FDCAN_TTOCN_ESCN_Pos',
    'FDCAN_TTOCN_ESCN_Msk', 'FDCAN_TTOCN_ESCN', 'FDCAN_TTOCN_LCKC_Pos',
    'FDCAN_TTOCN_LCKC_Msk', 'FDCAN_TTOCN_LCKC', 'FDCAN_TTGTP_TP_Pos',
    'FDCAN_TTGTP_TP_Msk', 'FDCAN_TTGTP_TP', 'FDCAN_TTGTP_CTP_Pos',
    'FDCAN_TTGTP_CTP_Msk', 'FDCAN_TTGTP_CTP', 'FDCAN_TTTMK_TM_Pos',
    'FDCAN_TTTMK_TM_Msk', 'FDCAN_TTTMK_TM', 'FDCAN_TTTMK_TICC_Pos',
    'FDCAN_TTTMK_TICC_Msk', 'FDCAN_TTTMK_TICC', 'FDCAN_TTTMK_LCKM_Pos',
    'FDCAN_TTTMK_LCKM_Msk', 'FDCAN_TTTMK_LCKM', 'FDCAN_TTIR_SBC_Pos',
    'FDCAN_TTIR_SBC_Msk', 'FDCAN_TTIR_SBC', 'FDCAN_TTIR_SMC_Pos', 'FDCAN_TTIR_SMC_Msk',
    'FDCAN_TTIR_SMC', 'FDCAN_TTIR_CSM_Pos', 'FDCAN_TTIR_CSM_Msk', 'FDCAN_TTIR_CSM',
    'FDCAN_TTIR_SOG_Pos', 'FDCAN_TTIR_SOG_Msk', 'FDCAN_TTIR_SOG', 'FDCAN_TTIR_RTMI_Pos',
    'FDCAN_TTIR_RTMI_Msk', 'FDCAN_TTIR_RTMI', 'FDCAN_TTIR_TTMI_Pos',
    'FDCAN_TTIR_TTMI_Msk', 'FDCAN_TTIR_TTMI', 'FDCAN_TTIR_SWE_Pos',
    'FDCAN_TTIR_SWE_Msk', 'FDCAN_TTIR_SWE', 'FDCAN_TTIR_GTW_Pos', 'FDCAN_TTIR_GTW_Msk',
    'FDCAN_TTIR_GTW', 'FDCAN_TTIR_GTD_Pos', 'FDCAN_TTIR_GTD_Msk', 'FDCAN_TTIR_GTD',
    'FDCAN_TTIR_GTE_Pos', 'FDCAN_TTIR_GTE_Msk', 'FDCAN_TTIR_GTE', 'FDCAN_TTIR_TXU_Pos',
    'FDCAN_TTIR_TXU_Msk', 'FDCAN_TTIR_TXU', 'FDCAN_TTIR_TXO_Pos', 'FDCAN_TTIR_TXO_Msk',
    'FDCAN_TTIR_TXO', 'FDCAN_TTIR_SE1_Pos', 'FDCAN_TTIR_SE1_Msk', 'FDCAN_TTIR_SE1',
    'FDCAN_TTIR_SE2_Pos', 'FDCAN_TTIR_SE2_Msk', 'FDCAN_TTIR_SE2', 'FDCAN_TTIR_ELC_Pos',
    'FDCAN_TTIR_ELC_Msk', 'FDCAN_TTIR_ELC', 'FDCAN_TTIR_IWT_Pos', 'FDCAN_TTIR_IWT_Msk',
    'FDCAN_TTIR_IWT', 'FDCAN_TTIR_WT_Pos', 'FDCAN_TTIR_WT_Msk', 'FDCAN_TTIR_WT',
    'FDCAN_TTIR_AW_Pos', 'FDCAN_TTIR_AW_Msk', 'FDCAN_TTIR_AW', 'FDCAN_TTIR_CER_Pos',
    'FDCAN_TTIR_CER_Msk', 'FDCAN_TTIR_CER', 'FDCAN_TTIE_SBCE_Pos',
    'FDCAN_TTIE_SBCE_Msk', 'FDCAN_TTIE_SBCE', 'FDCAN_TTIE_SMCE_Pos',
    'FDCAN_TTIE_SMCE_Msk', 'FDCAN_TTIE_SMCE', 'FDCAN_TTIE_CSME_Pos',
    'FDCAN_TTIE_CSME_Msk', 'FDCAN_TTIE_CSME', 'FDCAN_TTIE_SOGE_Pos',
    'FDCAN_TTIE_SOGE_Msk', 'FDCAN_TTIE_SOGE', 'FDCAN_TTIE_RTMIE_Pos',
    'FDCAN_TTIE_RTMIE_Msk', 'FDCAN_TTIE_RTMIE', 'FDCAN_TTIE_TTMIE_Pos',
    'FDCAN_TTIE_TTMIE_Msk', 'FDCAN_TTIE_TTMIE', 'FDCAN_TTIE_SWEE_Pos',
    'FDCAN_TTIE_SWEE_Msk', 'FDCAN_TTIE_SWEE', 'FDCAN_TTIE_GTWE_Pos',
    'FDCAN_TTIE_GTWE_Msk', 'FDCAN_TTIE_GTWE', 'FDCAN_TTIE_GTDE_Pos',
    'FDCAN_TTIE_GTDE_Msk', 'FDCAN_TTIE_GTDE', 'FDCAN_TTIE_GTEE_Pos',
    'FDCAN_TTIE_GTEE_Msk', 'FDCAN_TTIE_GTEE', 'FDCAN_TTIE_TXUE_Pos',
    'FDCAN_TTIE_TXUE_Msk', 'FDCAN_TTIE_TXUE', 'FDCAN_TTIE_TXOE_Pos',
    'FDCAN_TTIE_TXOE_Msk', 'FDCAN_TTIE_TXOE', 'FDCAN_TTIE_SE1E_Pos',
    'FDCAN_TTIE_SE1E_Msk', 'FDCAN_TTIE_SE1E', 'FDCAN_TTIE_SE2E_Pos',
    'FDCAN_TTIE_SE2E_Msk', 'FDCAN_TTIE_SE2E', 'FDCAN_TTIE_ELCE_Pos',
    'FDCAN_TTIE_ELCE_Msk', 'FDCAN_TTIE_ELCE', 'FDCAN_TTIE_IWTE_Pos',
    'FDCAN_TTIE_IWTE_Msk', 'FDCAN_TTIE_IWTE', 'FDCAN_TTIE_WTE_Pos',
    'FDCAN_TTIE_WTE_Msk', 'FDCAN_TTIE_WTE', 'FDCAN_TTIE_AWE_Pos', 'FDCAN_TTIE_AWE_Msk',
    'FDCAN_TTIE_AWE', 'FDCAN_TTIE_CERE_Pos', 'FDCAN_TTIE_CERE_Msk', 'FDCAN_TTIE_CERE',
    'FDCAN_TTILS_SBCS_Pos', 'FDCAN_TTILS_SBCS_Msk', 'FDCAN_TTILS_SBCS',
    'FDCAN_TTILS_SMCS_Pos', 'FDCAN_TTILS_SMCS_Msk', 'FDCAN_TTILS_SMCS',
    'FDCAN_TTILS_CSMS_Pos', 'FDCAN_TTILS_CSMS_Msk', 'FDCAN_TTILS_CSMS',
    'FDCAN_TTILS_SOGS_Pos', 'FDCAN_TTILS_SOGS_Msk', 'FDCAN_TTILS_SOGS',
    'FDCAN_TTILS_RTMIS_Pos', 'FDCAN_TTILS_RTMIS_Msk', 'FDCAN_TTILS_RTMIS',
    'FDCAN_TTILS_TTMIS_Pos', 'FDCAN_TTILS_TTMIS_Msk', 'FDCAN_TTILS_TTMIS',
    'FDCAN_TTILS_SWES_Pos', 'FDCAN_TTILS_SWES_Msk', 'FDCAN_TTILS_SWES',
    'FDCAN_TTILS_GTWS_Pos', 'FDCAN_TTILS_GTWS_Msk', 'FDCAN_TTILS_GTWS',
    'FDCAN_TTILS_GTDS_Pos', 'FDCAN_TTILS_GTDS_Msk', 'FDCAN_TTILS_GTDS',
    'FDCAN_TTILS_GTES_Pos', 'FDCAN_TTILS_GTES_Msk', 'FDCAN_TTILS_GTES',
    'FDCAN_TTILS_TXUS_Pos', 'FDCAN_TTILS_TXUS_Msk', 'FDCAN_TTILS_TXUS',
    'FDCAN_TTILS_TXOS_Pos', 'FDCAN_TTILS_TXOS_Msk', 'FDCAN_TTILS_TXOS',
    'FDCAN_TTILS_SE1S_Pos', 'FDCAN_TTILS_SE1S_Msk', 'FDCAN_TTILS_SE1S',
    'FDCAN_TTILS_SE2S_Pos', 'FDCAN_TTILS_SE2S_Msk', 'FDCAN_TTILS_SE2S',
    'FDCAN_TTILS_ELCS_Pos', 'FDCAN_TTILS_ELCS_Msk', 'FDCAN_TTILS_ELCS',
    'FDCAN_TTILS_IWTS_Pos', 'FDCAN_TTILS_IWTS_Msk', 'FDCAN_TTILS_IWTS',
    'FDCAN_TTILS_WTS_Pos', 'FDCAN_TTILS_WTS_Msk', 'FDCAN_TTILS_WTS',
    'FDCAN_TTILS_AWS_Pos', 'FDCAN_TTILS_AWS_Msk', 'FDCAN_TTILS_AWS',
    'FDCAN_TTILS_CERS_Pos', 'FDCAN_TTILS_CERS_Msk', 'FDCAN_TTILS_CERS',
    'FDCAN_TTOST_EL_Pos', 'FDCAN_TTOST_EL_Msk', 'FDCAN_TTOST_EL', 'FDCAN_TTOST_MS_Pos',
    'FDCAN_TTOST_MS_Msk', 'FDCAN_TTOST_MS', 'FDCAN_TTOST_SYS_Pos',
    'FDCAN_TTOST_SYS_Msk', 'FDCAN_TTOST_SYS', 'FDCAN_TTOST_QGTP_Pos',
    'FDCAN_TTOST_QGTP_Msk', 'FDCAN_TTOST_QGTP', 'FDCAN_TTOST_QCS_Pos',
    'FDCAN_TTOST_QCS_Msk', 'FDCAN_TTOST_QCS', 'FDCAN_TTOST_RTO_Pos',
    'FDCAN_TTOST_RTO_Msk', 'FDCAN_TTOST_RTO', 'FDCAN_TTOST_WGTD_Pos',
    'FDCAN_TTOST_WGTD_Msk', 'FDCAN_TTOST_WGTD', 'FDCAN_TTOST_GFI_Pos',
    'FDCAN_TTOST_GFI_Msk', 'FDCAN_TTOST_GFI', 'FDCAN_TTOST_TMP_Pos',
    'FDCAN_TTOST_TMP_Msk', 'FDCAN_TTOST_TMP', 'FDCAN_TTOST_GSI_Pos',
    'FDCAN_TTOST_GSI_Msk', 'FDCAN_TTOST_GSI', 'FDCAN_TTOST_WFE_Pos',
    'FDCAN_TTOST_WFE_Msk', 'FDCAN_TTOST_WFE', 'FDCAN_TTOST_AWE_Pos',
    'FDCAN_TTOST_AWE_Msk', 'FDCAN_TTOST_AWE', 'FDCAN_TTOST_WECS_Pos',
    'FDCAN_TTOST_WECS_Msk', 'FDCAN_TTOST_WECS', 'FDCAN_TTOST_SPL_Pos',
    'FDCAN_TTOST_SPL_Msk', 'FDCAN_TTOST_SPL', 'FDCAN_TURNA_NAV_Pos',
    'FDCAN_TURNA_NAV_Msk', 'FDCAN_TURNA_NAV', 'FDCAN_TTLGT_LT_Pos',
    'FDCAN_TTLGT_LT_Msk', 'FDCAN_TTLGT_LT', 'FDCAN_TTLGT_GT_Pos', 'FDCAN_TTLGT_GT_Msk',
    'FDCAN_TTLGT_GT', 'FDCAN_TTCTC_CT_Pos', 'FDCAN_TTCTC_CT_Msk', 'FDCAN_TTCTC_CT',
    'FDCAN_TTCTC_CC_Pos', 'FDCAN_TTCTC_CC_Msk', 'FDCAN_TTCTC_CC', 'FDCAN_TTCPT_CCV_Pos',
    'FDCAN_TTCPT_CCV_Msk', 'FDCAN_TTCPT_CCV', 'FDCAN_TTCPT_SWV_Pos',
    'FDCAN_TTCPT_SWV_Msk', 'FDCAN_TTCPT_SWV', 'FDCAN_TTCSM_CSM_Pos',
    'FDCAN_TTCSM_CSM_Msk', 'FDCAN_TTCSM_CSM', 'FDCAN_TTTS_SWTSEL_Pos',
    'FDCAN_TTTS_SWTSEL_Msk', 'FDCAN_TTTS_SWTSEL', 'FDCAN_TTTS_EVTSEL_Pos',
    'FDCAN_TTTS_EVTSEL_Msk', 'FDCAN_TTTS_EVTSEL', 'FDCANCCU_CREL_DAY_Pos',
    'FDCANCCU_CREL_DAY_Msk', 'FDCANCCU_CREL_DAY', 'FDCANCCU_CREL_MON_Pos',
    'FDCANCCU_CREL_MON_Msk', 'FDCANCCU_CREL_MON', 'FDCANCCU_CREL_YEAR_Pos',
    'FDCANCCU_CREL_YEAR_Msk', 'FDCANCCU_CREL_YEAR', 'FDCANCCU_CREL_SUBSTEP_Pos',
    'FDCANCCU_CREL_SUBSTEP_Msk', 'FDCANCCU_CREL_SUBSTEP', 'FDCANCCU_CREL_STEP_Pos',
    'FDCANCCU_CREL_STEP_Msk', 'FDCANCCU_CREL_STEP', 'FDCANCCU_CREL_REL_Pos',
    'FDCANCCU_CREL_REL_Msk', 'FDCANCCU_CREL_REL', 'FDCANCCU_CCFG_TQBT_Pos',
    'FDCANCCU_CCFG_TQBT_Msk', 'FDCANCCU_CCFG_TQBT', 'FDCANCCU_CCFG_BCC_Pos',
    'FDCANCCU_CCFG_BCC_Msk', 'FDCANCCU_CCFG_BCC', 'FDCANCCU_CCFG_CFL_Pos',
    'FDCANCCU_CCFG_CFL_Msk', 'FDCANCCU_CCFG_CFL', 'FDCANCCU_CCFG_OCPM_Pos',
    'FDCANCCU_CCFG_OCPM_Msk', 'FDCANCCU_CCFG_OCPM', 'FDCANCCU_CCFG_CDIV_Pos',
    'FDCANCCU_CCFG_CDIV_Msk', 'FDCANCCU_CCFG_CDIV', 'FDCANCCU_CCFG_SWR_Pos',
    'FDCANCCU_CCFG_SWR_Msk', 'FDCANCCU_CCFG_SWR', 'FDCANCCU_CSTAT_OCPC_Pos',
    'FDCANCCU_CSTAT_OCPC_Msk', 'FDCANCCU_CSTAT_OCPC', 'FDCANCCU_CSTAT_TQC_Pos',
    'FDCANCCU_CSTAT_TQC_Msk', 'FDCANCCU_CSTAT_TQC', 'FDCANCCU_CSTAT_CALS_Pos',
    'FDCANCCU_CSTAT_CALS_Msk', 'FDCANCCU_CSTAT_CALS', 'FDCANCCU_CWD_WDC_Pos',
    'FDCANCCU_CWD_WDC_Msk', 'FDCANCCU_CWD_WDC', 'FDCANCCU_CWD_WDV_Pos',
    'FDCANCCU_CWD_WDV_Msk', 'FDCANCCU_CWD_WDV', 'FDCANCCU_IR_CWE_Pos',
    'FDCANCCU_IR_CWE_Msk', 'FDCANCCU_IR_CWE', 'FDCANCCU_IR_CSC_Pos',
    'FDCANCCU_IR_CSC_Msk', 'FDCANCCU_IR_CSC', 'FDCANCCU_IE_CWEE_Pos',
    'FDCANCCU_IE_CWEE_Msk', 'FDCANCCU_IE_CWEE', 'FDCANCCU_IE_CSCE_Pos',
    'FDCANCCU_IE_CSCE_Msk', 'FDCANCCU_IE_CSCE', 'CEC_CR_CECEN_Pos', 'CEC_CR_CECEN_Msk',
    'CEC_CR_CECEN', 'CEC_CR_TXSOM_Pos', 'CEC_CR_TXSOM_Msk', 'CEC_CR_TXSOM',
    'CEC_CR_TXEOM_Pos', 'CEC_CR_TXEOM_Msk', 'CEC_CR_TXEOM', 'CEC_CFGR_SFT_Pos',
    'CEC_CFGR_SFT_Msk', 'CEC_CFGR_SFT', 'CEC_CFGR_RXTOL_Pos', 'CEC_CFGR_RXTOL_Msk',
    'CEC_CFGR_RXTOL', 'CEC_CFGR_BRESTP_Pos', 'CEC_CFGR_BRESTP_Msk', 'CEC_CFGR_BRESTP',
    'CEC_CFGR_BREGEN_Pos', 'CEC_CFGR_BREGEN_Msk', 'CEC_CFGR_BREGEN',
    'CEC_CFGR_LBPEGEN_Pos', 'CEC_CFGR_LBPEGEN_Msk', 'CEC_CFGR_LBPEGEN',
    'CEC_CFGR_SFTOPT_Pos', 'CEC_CFGR_SFTOPT_Msk', 'CEC_CFGR_SFTOPT',
    'CEC_CFGR_BRDNOGEN_Pos', 'CEC_CFGR_BRDNOGEN_Msk', 'CEC_CFGR_BRDNOGEN',
    'CEC_CFGR_OAR_Pos', 'CEC_CFGR_OAR_Msk', 'CEC_CFGR_OAR', 'CEC_CFGR_LSTN_Pos',
    'CEC_CFGR_LSTN_Msk', 'CEC_CFGR_LSTN', 'CEC_TXDR_TXD_Pos', 'CEC_TXDR_TXD_Msk',
    'CEC_TXDR_TXD', 'CEC_RXDR_RXD_Pos', 'CEC_RXDR_RXD_Msk', 'CEC_RXDR_RXD',
    'CEC_ISR_RXBR_Pos', 'CEC_ISR_RXBR_Msk', 'CEC_ISR_RXBR', 'CEC_ISR_RXEND_Pos',
    'CEC_ISR_RXEND_Msk', 'CEC_ISR_RXEND', 'CEC_ISR_RXOVR_Pos', 'CEC_ISR_RXOVR_Msk',
    'CEC_ISR_RXOVR', 'CEC_ISR_BRE_Pos', 'CEC_ISR_BRE_Msk', 'CEC_ISR_BRE',
    'CEC_ISR_SBPE_Pos', 'CEC_ISR_SBPE_Msk', 'CEC_ISR_SBPE', 'CEC_ISR_LBPE_Pos',
    'CEC_ISR_LBPE_Msk', 'CEC_ISR_LBPE', 'CEC_ISR_RXACKE_Pos', 'CEC_ISR_RXACKE_Msk',
    'CEC_ISR_RXACKE', 'CEC_ISR_ARBLST_Pos', 'CEC_ISR_ARBLST_Msk', 'CEC_ISR_ARBLST',
    'CEC_ISR_TXBR_Pos', 'CEC_ISR_TXBR_Msk', 'CEC_ISR_TXBR', 'CEC_ISR_TXEND_Pos',
    'CEC_ISR_TXEND_Msk', 'CEC_ISR_TXEND', 'CEC_ISR_TXUDR_Pos', 'CEC_ISR_TXUDR_Msk',
    'CEC_ISR_TXUDR', 'CEC_ISR_TXERR_Pos', 'CEC_ISR_TXERR_Msk', 'CEC_ISR_TXERR',
    'CEC_ISR_TXACKE_Pos', 'CEC_ISR_TXACKE_Msk', 'CEC_ISR_TXACKE', 'CEC_IER_RXBRIE_Pos',
    'CEC_IER_RXBRIE_Msk', 'CEC_IER_RXBRIE', 'CEC_IER_RXENDIE_Pos',
    'CEC_IER_RXENDIE_Msk', 'CEC_IER_RXENDIE', 'CEC_IER_RXOVRIE_Pos',
    'CEC_IER_RXOVRIE_Msk', 'CEC_IER_RXOVRIE', 'CEC_IER_BREIE_Pos', 'CEC_IER_BREIE_Msk',
    'CEC_IER_BREIE', 'CEC_IER_SBPEIE_Pos', 'CEC_IER_SBPEIE_Msk', 'CEC_IER_SBPEIE',
    'CEC_IER_LBPEIE_Pos', 'CEC_IER_LBPEIE_Msk', 'CEC_IER_LBPEIE',
    'CEC_IER_RXACKEIE_Pos', 'CEC_IER_RXACKEIE_Msk', 'CEC_IER_RXACKEIE',
    'CEC_IER_ARBLSTIE_Pos', 'CEC_IER_ARBLSTIE_Msk', 'CEC_IER_ARBLSTIE',
    'CEC_IER_TXBRIE_Pos', 'CEC_IER_TXBRIE_Msk', 'CEC_IER_TXBRIE', 'CEC_IER_TXENDIE_Pos',
    'CEC_IER_TXENDIE_Msk', 'CEC_IER_TXENDIE', 'CEC_IER_TXUDRIE_Pos',
    'CEC_IER_TXUDRIE_Msk', 'CEC_IER_TXUDRIE', 'CEC_IER_TXERRIE_Pos',
    'CEC_IER_TXERRIE_Msk', 'CEC_IER_TXERRIE', 'CEC_IER_TXACKEIE_Pos',
    'CEC_IER_TXACKEIE_Msk', 'CEC_IER_TXACKEIE', 'CRC_DR_DR_Pos', 'CRC_DR_DR_Msk',
    'CRC_DR_DR', 'CRC_IDR_IDR_Pos', 'CRC_IDR_IDR_Msk', 'CRC_IDR_IDR',
    'CRC_CR_RESET_Pos', 'CRC_CR_RESET_Msk', 'CRC_CR_RESET', 'CRC_CR_POLYSIZE_Pos',
    'CRC_CR_POLYSIZE_Msk', 'CRC_CR_POLYSIZE', 'CRC_CR_POLYSIZE_0', 'CRC_CR_POLYSIZE_1',
    'CRC_CR_REV_IN_Pos', 'CRC_CR_REV_IN_Msk', 'CRC_CR_REV_IN', 'CRC_CR_REV_IN_0',
    'CRC_CR_REV_IN_1', 'CRC_CR_REV_OUT_Pos', 'CRC_CR_REV_OUT_Msk', 'CRC_CR_REV_OUT',
    'CRC_INIT_INIT_Pos', 'CRC_INIT_INIT_Msk', 'CRC_INIT_INIT', 'CRC_POL_POL_Pos',
    'CRC_POL_POL_Msk', 'CRC_POL_POL', 'CRS_CR_SYNCOKIE_Pos', 'CRS_CR_SYNCOKIE_Msk',
    'CRS_CR_SYNCOKIE', 'CRS_CR_SYNCWARNIE_Pos', 'CRS_CR_SYNCWARNIE_Msk',
    'CRS_CR_SYNCWARNIE', 'CRS_CR_ERRIE_Pos', 'CRS_CR_ERRIE_Msk', 'CRS_CR_ERRIE',
    'CRS_CR_ESYNCIE_Pos', 'CRS_CR_ESYNCIE_Msk', 'CRS_CR_ESYNCIE', 'CRS_CR_CEN_Pos',
    'CRS_CR_CEN_Msk', 'CRS_CR_CEN', 'CRS_CR_AUTOTRIMEN_Pos', 'CRS_CR_AUTOTRIMEN_Msk',
    'CRS_CR_AUTOTRIMEN', 'CRS_CR_SWSYNC_Pos', 'CRS_CR_SWSYNC_Msk', 'CRS_CR_SWSYNC',
    'CRS_CR_TRIM_Pos', 'CRS_CR_TRIM_Msk', 'CRS_CR_TRIM', 'CRS_CFGR_RELOAD_Pos',
    'CRS_CFGR_RELOAD_Msk', 'CRS_CFGR_RELOAD', 'CRS_CFGR_FELIM_Pos',
    'CRS_CFGR_FELIM_Msk', 'CRS_CFGR_FELIM', 'CRS_CFGR_SYNCDIV_Pos',
    'CRS_CFGR_SYNCDIV_Msk', 'CRS_CFGR_SYNCDIV', 'CRS_CFGR_SYNCDIV_0',
    'CRS_CFGR_SYNCDIV_1', 'CRS_CFGR_SYNCDIV_2', 'CRS_CFGR_SYNCSRC_Pos',
    'CRS_CFGR_SYNCSRC_Msk', 'CRS_CFGR_SYNCSRC', 'CRS_CFGR_SYNCSRC_0',
    'CRS_CFGR_SYNCSRC_1', 'CRS_CFGR_SYNCPOL_Pos', 'CRS_CFGR_SYNCPOL_Msk',
    'CRS_CFGR_SYNCPOL', 'CRS_ISR_SYNCOKF_Pos', 'CRS_ISR_SYNCOKF_Msk', 'CRS_ISR_SYNCOKF',
    'CRS_ISR_SYNCWARNF_Pos', 'CRS_ISR_SYNCWARNF_Msk', 'CRS_ISR_SYNCWARNF',
    'CRS_ISR_ERRF_Pos', 'CRS_ISR_ERRF_Msk', 'CRS_ISR_ERRF', 'CRS_ISR_ESYNCF_Pos',
    'CRS_ISR_ESYNCF_Msk', 'CRS_ISR_ESYNCF', 'CRS_ISR_SYNCERR_Pos',
    'CRS_ISR_SYNCERR_Msk', 'CRS_ISR_SYNCERR', 'CRS_ISR_SYNCMISS_Pos',
    'CRS_ISR_SYNCMISS_Msk', 'CRS_ISR_SYNCMISS', 'CRS_ISR_TRIMOVF_Pos',
    'CRS_ISR_TRIMOVF_Msk', 'CRS_ISR_TRIMOVF', 'CRS_ISR_FEDIR_Pos', 'CRS_ISR_FEDIR_Msk',
    'CRS_ISR_FEDIR', 'CRS_ISR_FECAP_Pos', 'CRS_ISR_FECAP_Msk', 'CRS_ISR_FECAP',
    'CRS_ICR_SYNCOKC_Pos', 'CRS_ICR_SYNCOKC_Msk', 'CRS_ICR_SYNCOKC',
    'CRS_ICR_SYNCWARNC_Pos', 'CRS_ICR_SYNCWARNC_Msk', 'CRS_ICR_SYNCWARNC',
    'CRS_ICR_ERRC_Pos', 'CRS_ICR_ERRC_Msk', 'CRS_ICR_ERRC', 'CRS_ICR_ESYNCC_Pos',
    'CRS_ICR_ESYNCC_Msk', 'CRS_ICR_ESYNCC', 'DAC_CR_EN1_Pos', 'DAC_CR_EN1_Msk',
    'DAC_CR_EN1', 'DAC_CR_TEN1_Pos', 'DAC_CR_TEN1_Msk', 'DAC_CR_TEN1',
    'DAC_CR_TSEL1_Pos', 'DAC_CR_TSEL1_Msk', 'DAC_CR_TSEL1', 'DAC_CR_TSEL1_0',
    'DAC_CR_TSEL1_1', 'DAC_CR_TSEL1_2', 'DAC_CR_TSEL1_3', 'DAC_CR_WAVE1_Pos',
    'DAC_CR_WAVE1_Msk', 'DAC_CR_WAVE1', 'DAC_CR_WAVE1_0', 'DAC_CR_WAVE1_1',
    'DAC_CR_MAMP1_Pos', 'DAC_CR_MAMP1_Msk', 'DAC_CR_MAMP1', 'DAC_CR_MAMP1_0',
    'DAC_CR_MAMP1_1', 'DAC_CR_MAMP1_2', 'DAC_CR_MAMP1_3', 'DAC_CR_DMAEN1_Pos',
    'DAC_CR_DMAEN1_Msk', 'DAC_CR_DMAEN1', 'DAC_CR_DMAUDRIE1_Pos',
    'DAC_CR_DMAUDRIE1_Msk', 'DAC_CR_DMAUDRIE1', 'DAC_CR_CEN1_Pos', 'DAC_CR_CEN1_Msk',
    'DAC_CR_CEN1', 'DAC_CR_EN2_Pos', 'DAC_CR_EN2_Msk', 'DAC_CR_EN2', 'DAC_CR_TEN2_Pos',
    'DAC_CR_TEN2_Msk', 'DAC_CR_TEN2', 'DAC_CR_TSEL2_Pos', 'DAC_CR_TSEL2_Msk',
    'DAC_CR_TSEL2', 'DAC_CR_TSEL2_0', 'DAC_CR_TSEL2_1', 'DAC_CR_TSEL2_2',
    'DAC_CR_TSEL2_3', 'DAC_CR_WAVE2_Pos', 'DAC_CR_WAVE2_Msk', 'DAC_CR_WAVE2',
    'DAC_CR_WAVE2_0', 'DAC_CR_WAVE2_1', 'DAC_CR_MAMP2_Pos', 'DAC_CR_MAMP2_Msk',
    'DAC_CR_MAMP2', 'DAC_CR_MAMP2_0', 'DAC_CR_MAMP2_1', 'DAC_CR_MAMP2_2',
    'DAC_CR_MAMP2_3', 'DAC_CR_DMAEN2_Pos', 'DAC_CR_DMAEN2_Msk', 'DAC_CR_DMAEN2',
    'DAC_CR_DMAUDRIE2_Pos', 'DAC_CR_DMAUDRIE2_Msk', 'DAC_CR_DMAUDRIE2',
    'DAC_CR_CEN2_Pos', 'DAC_CR_CEN2_Msk', 'DAC_CR_CEN2', 'DAC_SWTRIGR_SWTRIG1_Pos',
    'DAC_SWTRIGR_SWTRIG1_Msk', 'DAC_SWTRIGR_SWTRIG1', 'DAC_SWTRIGR_SWTRIG2_Pos',
    'DAC_SWTRIGR_SWTRIG2_Msk', 'DAC_SWTRIGR_SWTRIG2', 'DAC_DHR12R1_DACC1DHR_Pos',
    'DAC_DHR12R1_DACC1DHR_Msk', 'DAC_DHR12R1_DACC1DHR', 'DAC_DHR12L1_DACC1DHR_Pos',
    'DAC_DHR12L1_DACC1DHR_Msk', 'DAC_DHR12L1_DACC1DHR', 'DAC_DHR8R1_DACC1DHR_Pos',
    'DAC_DHR8R1_DACC1DHR_Msk', 'DAC_DHR8R1_DACC1DHR', 'DAC_DHR12R2_DACC2DHR_Pos',
    'DAC_DHR12R2_DACC2DHR_Msk', 'DAC_DHR12R2_DACC2DHR', 'DAC_DHR12L2_DACC2DHR_Pos',
    'DAC_DHR12L2_DACC2DHR_Msk', 'DAC_DHR12L2_DACC2DHR', 'DAC_DHR8R2_DACC2DHR_Pos',
    'DAC_DHR8R2_DACC2DHR_Msk', 'DAC_DHR8R2_DACC2DHR', 'DAC_DHR12RD_DACC1DHR_Pos',
    'DAC_DHR12RD_DACC1DHR_Msk', 'DAC_DHR12RD_DACC1DHR', 'DAC_DHR12RD_DACC2DHR_Pos',
    'DAC_DHR12RD_DACC2DHR_Msk', 'DAC_DHR12RD_DACC2DHR', 'DAC_DHR12LD_DACC1DHR_Pos',
    'DAC_DHR12LD_DACC1DHR_Msk', 'DAC_DHR12LD_DACC1DHR', 'DAC_DHR12LD_DACC2DHR_Pos',
    'DAC_DHR12LD_DACC2DHR_Msk', 'DAC_DHR12LD_DACC2DHR', 'DAC_DHR8RD_DACC1DHR_Pos',
    'DAC_DHR8RD_DACC1DHR_Msk', 'DAC_DHR8RD_DACC1DHR', 'DAC_DHR8RD_DACC2DHR_Pos',
    'DAC_DHR8RD_DACC2DHR_Msk', 'DAC_DHR8RD_DACC2DHR', 'DAC_DOR1_DACC1DOR_Pos',
    'DAC_DOR1_DACC1DOR_Msk', 'DAC_DOR1_DACC1DOR', 'DAC_DOR2_DACC2DOR_Pos',
    'DAC_DOR2_DACC2DOR_Msk', 'DAC_DOR2_DACC2DOR', 'DAC_SR_DMAUDR1_Pos',
    'DAC_SR_DMAUDR1_Msk', 'DAC_SR_DMAUDR1', 'DAC_SR_CAL_FLAG1_Pos',
    'DAC_SR_CAL_FLAG1_Msk', 'DAC_SR_CAL_FLAG1', 'DAC_SR_BWST1_Pos', 'DAC_SR_BWST1_Msk',
    'DAC_SR_BWST1', 'DAC_SR_DMAUDR2_Pos', 'DAC_SR_DMAUDR2_Msk', 'DAC_SR_DMAUDR2',
    'DAC_SR_CAL_FLAG2_Pos', 'DAC_SR_CAL_FLAG2_Msk', 'DAC_SR_CAL_FLAG2',
    'DAC_SR_BWST2_Pos', 'DAC_SR_BWST2_Msk', 'DAC_SR_BWST2', 'DAC_CCR_OTRIM1_Pos',
    'DAC_CCR_OTRIM1_Msk', 'DAC_CCR_OTRIM1', 'DAC_CCR_OTRIM2_Pos', 'DAC_CCR_OTRIM2_Msk',
    'DAC_CCR_OTRIM2', 'DAC_MCR_MODE1_Pos', 'DAC_MCR_MODE1_Msk', 'DAC_MCR_MODE1',
    'DAC_MCR_MODE1_0', 'DAC_MCR_MODE1_1', 'DAC_MCR_MODE1_2', 'DAC_MCR_MODE2_Pos',
    'DAC_MCR_MODE2_Msk', 'DAC_MCR_MODE2', 'DAC_MCR_MODE2_0', 'DAC_MCR_MODE2_1',
    'DAC_MCR_MODE2_2', 'DAC_SHSR1_TSAMPLE1_Pos', 'DAC_SHSR1_TSAMPLE1_Msk',
    'DAC_SHSR1_TSAMPLE1', 'DAC_SHSR2_TSAMPLE2_Pos', 'DAC_SHSR2_TSAMPLE2_Msk',
    'DAC_SHSR2_TSAMPLE2', 'DAC_SHHR_THOLD1_Pos', 'DAC_SHHR_THOLD1_Msk',
    'DAC_SHHR_THOLD1', 'DAC_SHHR_THOLD2_Pos', 'DAC_SHHR_THOLD2_Msk', 'DAC_SHHR_THOLD2',
    'DAC_SHRR_TREFRESH1_Pos', 'DAC_SHRR_TREFRESH1_Msk', 'DAC_SHRR_TREFRESH1',
    'DAC_SHRR_TREFRESH2_Pos', 'DAC_SHRR_TREFRESH2_Msk', 'DAC_SHRR_TREFRESH2',
    'DCMI_CR_CAPTURE_Pos', 'DCMI_CR_CAPTURE_Msk', 'DCMI_CR_CAPTURE', 'DCMI_CR_CM_Pos',
    'DCMI_CR_CM_Msk', 'DCMI_CR_CM', 'DCMI_CR_CROP_Pos', 'DCMI_CR_CROP_Msk',
    'DCMI_CR_CROP', 'DCMI_CR_JPEG_Pos', 'DCMI_CR_JPEG_Msk', 'DCMI_CR_JPEG',
    'DCMI_CR_ESS_Pos', 'DCMI_CR_ESS_Msk', 'DCMI_CR_ESS', 'DCMI_CR_PCKPOL_Pos',
    'DCMI_CR_PCKPOL_Msk', 'DCMI_CR_PCKPOL', 'DCMI_CR_HSPOL_Pos', 'DCMI_CR_HSPOL_Msk',
    'DCMI_CR_HSPOL', 'DCMI_CR_VSPOL_Pos', 'DCMI_CR_VSPOL_Msk', 'DCMI_CR_VSPOL',
    'DCMI_CR_FCRC_0', 'DCMI_CR_FCRC_1', 'DCMI_CR_EDM_0', 'DCMI_CR_EDM_1',
    'DCMI_CR_CRE_Pos', 'DCMI_CR_CRE_Msk', 'DCMI_CR_CRE', 'DCMI_CR_ENABLE_Pos',
    'DCMI_CR_ENABLE_Msk', 'DCMI_CR_ENABLE', 'DCMI_CR_BSM_Pos', 'DCMI_CR_BSM_Msk',
    'DCMI_CR_BSM', 'DCMI_CR_BSM_0', 'DCMI_CR_BSM_1', 'DCMI_CR_OEBS_Pos',
    'DCMI_CR_OEBS_Msk', 'DCMI_CR_OEBS', 'DCMI_CR_LSM_Pos', 'DCMI_CR_LSM_Msk',
    'DCMI_CR_LSM', 'DCMI_CR_OELS_Pos', 'DCMI_CR_OELS_Msk', 'DCMI_CR_OELS',
    'DCMI_SR_HSYNC_Pos', 'DCMI_SR_HSYNC_Msk', 'DCMI_SR_HSYNC', 'DCMI_SR_VSYNC_Pos',
    'DCMI_SR_VSYNC_Msk', 'DCMI_SR_VSYNC', 'DCMI_SR_FNE_Pos', 'DCMI_SR_FNE_Msk',
    'DCMI_SR_FNE', 'DCMI_RIS_FRAME_RIS_Pos', 'DCMI_RIS_FRAME_RIS_Msk',
    'DCMI_RIS_FRAME_RIS', 'DCMI_RIS_OVR_RIS_Pos', 'DCMI_RIS_OVR_RIS_Msk',
    'DCMI_RIS_OVR_RIS', 'DCMI_RIS_ERR_RIS_Pos', 'DCMI_RIS_ERR_RIS_Msk',
    'DCMI_RIS_ERR_RIS', 'DCMI_RIS_VSYNC_RIS_Pos', 'DCMI_RIS_VSYNC_RIS_Msk',
    'DCMI_RIS_VSYNC_RIS', 'DCMI_RIS_LINE_RIS_Pos', 'DCMI_RIS_LINE_RIS_Msk',
    'DCMI_RIS_LINE_RIS', 'DCMI_IER_FRAME_IE_Pos', 'DCMI_IER_FRAME_IE_Msk',
    'DCMI_IER_FRAME_IE', 'DCMI_IER_OVR_IE_Pos', 'DCMI_IER_OVR_IE_Msk',
    'DCMI_IER_OVR_IE', 'DCMI_IER_ERR_IE_Pos', 'DCMI_IER_ERR_IE_Msk', 'DCMI_IER_ERR_IE',
    'DCMI_IER_VSYNC_IE_Pos', 'DCMI_IER_VSYNC_IE_Msk', 'DCMI_IER_VSYNC_IE',
    'DCMI_IER_LINE_IE_Pos', 'DCMI_IER_LINE_IE_Msk', 'DCMI_IER_LINE_IE',
    'DCMI_MIS_FRAME_MIS_Pos', 'DCMI_MIS_FRAME_MIS_Msk', 'DCMI_MIS_FRAME_MIS',
    'DCMI_MIS_OVR_MIS_Pos', 'DCMI_MIS_OVR_MIS_Msk', 'DCMI_MIS_OVR_MIS',
    'DCMI_MIS_ERR_MIS_Pos', 'DCMI_MIS_ERR_MIS_Msk', 'DCMI_MIS_ERR_MIS',
    'DCMI_MIS_VSYNC_MIS_Pos', 'DCMI_MIS_VSYNC_MIS_Msk', 'DCMI_MIS_VSYNC_MIS',
    'DCMI_MIS_LINE_MIS_Pos', 'DCMI_MIS_LINE_MIS_Msk', 'DCMI_MIS_LINE_MIS',
    'DCMI_ICR_FRAME_ISC_Pos', 'DCMI_ICR_FRAME_ISC_Msk', 'DCMI_ICR_FRAME_ISC',
    'DCMI_ICR_OVR_ISC_Pos', 'DCMI_ICR_OVR_ISC_Msk', 'DCMI_ICR_OVR_ISC',
    'DCMI_ICR_ERR_ISC_Pos', 'DCMI_ICR_ERR_ISC_Msk', 'DCMI_ICR_ERR_ISC',
    'DCMI_ICR_VSYNC_ISC_Pos', 'DCMI_ICR_VSYNC_ISC_Msk', 'DCMI_ICR_VSYNC_ISC',
    'DCMI_ICR_LINE_ISC_Pos', 'DCMI_ICR_LINE_ISC_Msk', 'DCMI_ICR_LINE_ISC',
    'DCMI_ESCR_FSC_Pos', 'DCMI_ESCR_FSC_Msk', 'DCMI_ESCR_FSC', 'DCMI_ESCR_LSC_Pos',
    'DCMI_ESCR_LSC_Msk', 'DCMI_ESCR_LSC', 'DCMI_ESCR_LEC_Pos', 'DCMI_ESCR_LEC_Msk',
    'DCMI_ESCR_LEC', 'DCMI_ESCR_FEC_Pos', 'DCMI_ESCR_FEC_Msk', 'DCMI_ESCR_FEC',
    'DCMI_ESUR_FSU_Pos', 'DCMI_ESUR_FSU_Msk', 'DCMI_ESUR_FSU', 'DCMI_ESUR_LSU_Pos',
    'DCMI_ESUR_LSU_Msk', 'DCMI_ESUR_LSU', 'DCMI_ESUR_LEU_Pos', 'DCMI_ESUR_LEU_Msk',
    'DCMI_ESUR_LEU', 'DCMI_ESUR_FEU_Pos', 'DCMI_ESUR_FEU_Msk', 'DCMI_ESUR_FEU',
    'DCMI_CWSTRT_HOFFCNT_Pos', 'DCMI_CWSTRT_HOFFCNT_Msk', 'DCMI_CWSTRT_HOFFCNT',
    'DCMI_CWSTRT_VST_Pos', 'DCMI_CWSTRT_VST_Msk', 'DCMI_CWSTRT_VST',
    'DCMI_CWSIZE_CAPCNT_Pos', 'DCMI_CWSIZE_CAPCNT_Msk', 'DCMI_CWSIZE_CAPCNT',
    'DCMI_CWSIZE_VLINE_Pos', 'DCMI_CWSIZE_VLINE_Msk', 'DCMI_CWSIZE_VLINE',
    'DCMI_DR_BYTE0_Pos', 'DCMI_DR_BYTE0_Msk', 'DCMI_DR_BYTE0', 'DCMI_DR_BYTE1_Pos',
    'DCMI_DR_BYTE1_Msk', 'DCMI_DR_BYTE1', 'DCMI_DR_BYTE2_Pos', 'DCMI_DR_BYTE2_Msk',
    'DCMI_DR_BYTE2', 'DCMI_DR_BYTE3_Pos', 'DCMI_DR_BYTE3_Msk', 'DCMI_DR_BYTE3',
    'DFSDM_CHCFGR1_DFSDMEN_Pos', 'DFSDM_CHCFGR1_DFSDMEN_Msk', 'DFSDM_CHCFGR1_DFSDMEN',
    'DFSDM_CHCFGR1_CKOUTSRC_Pos', 'DFSDM_CHCFGR1_CKOUTSRC_Msk',
    'DFSDM_CHCFGR1_CKOUTSRC', 'DFSDM_CHCFGR1_CKOUTDIV_Pos',
    'DFSDM_CHCFGR1_CKOUTDIV_Msk', 'DFSDM_CHCFGR1_CKOUTDIV', 'DFSDM_CHCFGR1_DATPACK_Pos',
    'DFSDM_CHCFGR1_DATPACK_Msk', 'DFSDM_CHCFGR1_DATPACK', 'DFSDM_CHCFGR1_DATPACK_1',
    'DFSDM_CHCFGR1_DATPACK_0', 'DFSDM_CHCFGR1_DATMPX_Pos', 'DFSDM_CHCFGR1_DATMPX_Msk',
    'DFSDM_CHCFGR1_DATMPX', 'DFSDM_CHCFGR1_DATMPX_1', 'DFSDM_CHCFGR1_DATMPX_0',
    'DFSDM_CHCFGR1_CHINSEL_Pos', 'DFSDM_CHCFGR1_CHINSEL_Msk', 'DFSDM_CHCFGR1_CHINSEL',
    'DFSDM_CHCFGR1_CHEN_Pos', 'DFSDM_CHCFGR1_CHEN_Msk', 'DFSDM_CHCFGR1_CHEN',
    'DFSDM_CHCFGR1_CKABEN_Pos', 'DFSDM_CHCFGR1_CKABEN_Msk', 'DFSDM_CHCFGR1_CKABEN',
    'DFSDM_CHCFGR1_SCDEN_Pos', 'DFSDM_CHCFGR1_SCDEN_Msk', 'DFSDM_CHCFGR1_SCDEN',
    'DFSDM_CHCFGR1_SPICKSEL_Pos', 'DFSDM_CHCFGR1_SPICKSEL_Msk',
    'DFSDM_CHCFGR1_SPICKSEL', 'DFSDM_CHCFGR1_SPICKSEL_1', 'DFSDM_CHCFGR1_SPICKSEL_0',
    'DFSDM_CHCFGR1_SITP_Pos', 'DFSDM_CHCFGR1_SITP_Msk', 'DFSDM_CHCFGR1_SITP',
    'DFSDM_CHCFGR1_SITP_1', 'DFSDM_CHCFGR1_SITP_0', 'DFSDM_CHCFGR2_OFFSET_Pos',
    'DFSDM_CHCFGR2_OFFSET_Msk', 'DFSDM_CHCFGR2_OFFSET', 'DFSDM_CHCFGR2_DTRBS_Pos',
    'DFSDM_CHCFGR2_DTRBS_Msk', 'DFSDM_CHCFGR2_DTRBS', 'DFSDM_CHAWSCDR_AWFORD_Pos',
    'DFSDM_CHAWSCDR_AWFORD_Msk', 'DFSDM_CHAWSCDR_AWFORD', 'DFSDM_CHAWSCDR_AWFORD_1',
    'DFSDM_CHAWSCDR_AWFORD_0', 'DFSDM_CHAWSCDR_AWFOSR_Pos', 'DFSDM_CHAWSCDR_AWFOSR_Msk',
    'DFSDM_CHAWSCDR_AWFOSR', 'DFSDM_CHAWSCDR_BKSCD_Pos', 'DFSDM_CHAWSCDR_BKSCD_Msk',
    'DFSDM_CHAWSCDR_BKSCD', 'DFSDM_CHAWSCDR_SCDT_Pos', 'DFSDM_CHAWSCDR_SCDT_Msk',
    'DFSDM_CHAWSCDR_SCDT', 'DFSDM_CHWDATR_WDATA_Pos', 'DFSDM_CHWDATR_WDATA_Msk',
    'DFSDM_CHWDATR_WDATA', 'DFSDM_CHDATINR_INDAT0_Pos', 'DFSDM_CHDATINR_INDAT0_Msk',
    'DFSDM_CHDATINR_INDAT0', 'DFSDM_CHDATINR_INDAT1_Pos', 'DFSDM_CHDATINR_INDAT1_Msk',
    'DFSDM_CHDATINR_INDAT1', 'DFSDM_FLTCR1_AWFSEL_Pos', 'DFSDM_FLTCR1_AWFSEL_Msk',
    'DFSDM_FLTCR1_AWFSEL', 'DFSDM_FLTCR1_FAST_Pos', 'DFSDM_FLTCR1_FAST_Msk',
    'DFSDM_FLTCR1_FAST', 'DFSDM_FLTCR1_RCH_Pos', 'DFSDM_FLTCR1_RCH_Msk',
    'DFSDM_FLTCR1_RCH', 'DFSDM_FLTCR1_RDMAEN_Pos', 'DFSDM_FLTCR1_RDMAEN_Msk',
    'DFSDM_FLTCR1_RDMAEN', 'DFSDM_FLTCR1_RSYNC_Pos', 'DFSDM_FLTCR1_RSYNC_Msk',
    'DFSDM_FLTCR1_RSYNC', 'DFSDM_FLTCR1_RCONT_Pos', 'DFSDM_FLTCR1_RCONT_Msk',
    'DFSDM_FLTCR1_RCONT', 'DFSDM_FLTCR1_RSWSTART_Pos', 'DFSDM_FLTCR1_RSWSTART_Msk',
    'DFSDM_FLTCR1_RSWSTART', 'DFSDM_FLTCR1_JEXTEN_Pos', 'DFSDM_FLTCR1_JEXTEN_Msk',
    'DFSDM_FLTCR1_JEXTEN', 'DFSDM_FLTCR1_JEXTEN_1', 'DFSDM_FLTCR1_JEXTEN_0',
    'DFSDM_FLTCR1_JEXTSEL_Pos', 'DFSDM_FLTCR1_JEXTSEL_Msk', 'DFSDM_FLTCR1_JEXTSEL',
    'DFSDM_FLTCR1_JEXTSEL_0', 'DFSDM_FLTCR1_JEXTSEL_1', 'DFSDM_FLTCR1_JEXTSEL_2',
    'DFSDM_FLTCR1_JEXTSEL_3', 'DFSDM_FLTCR1_JEXTSEL_4', 'DFSDM_FLTCR1_JDMAEN_Pos',
    'DFSDM_FLTCR1_JDMAEN_Msk', 'DFSDM_FLTCR1_JDMAEN', 'DFSDM_FLTCR1_JSCAN_Pos',
    'DFSDM_FLTCR1_JSCAN_Msk', 'DFSDM_FLTCR1_JSCAN', 'DFSDM_FLTCR1_JSYNC_Pos',
    'DFSDM_FLTCR1_JSYNC_Msk', 'DFSDM_FLTCR1_JSYNC', 'DFSDM_FLTCR1_JSWSTART_Pos',
    'DFSDM_FLTCR1_JSWSTART_Msk', 'DFSDM_FLTCR1_JSWSTART', 'DFSDM_FLTCR1_DFEN_Pos',
    'DFSDM_FLTCR1_DFEN_Msk', 'DFSDM_FLTCR1_DFEN', 'DFSDM_FLTCR2_AWDCH_Pos',
    'DFSDM_FLTCR2_AWDCH_Msk', 'DFSDM_FLTCR2_AWDCH', 'DFSDM_FLTCR2_EXCH_Pos',
    'DFSDM_FLTCR2_EXCH_Msk', 'DFSDM_FLTCR2_EXCH', 'DFSDM_FLTCR2_CKABIE_Pos',
    'DFSDM_FLTCR2_CKABIE_Msk', 'DFSDM_FLTCR2_CKABIE', 'DFSDM_FLTCR2_SCDIE_Pos',
    'DFSDM_FLTCR2_SCDIE_Msk', 'DFSDM_FLTCR2_SCDIE', 'DFSDM_FLTCR2_AWDIE_Pos',
    'DFSDM_FLTCR2_AWDIE_Msk', 'DFSDM_FLTCR2_AWDIE', 'DFSDM_FLTCR2_ROVRIE_Pos',
    'DFSDM_FLTCR2_ROVRIE_Msk', 'DFSDM_FLTCR2_ROVRIE', 'DFSDM_FLTCR2_JOVRIE_Pos',
    'DFSDM_FLTCR2_JOVRIE_Msk', 'DFSDM_FLTCR2_JOVRIE', 'DFSDM_FLTCR2_REOCIE_Pos',
    'DFSDM_FLTCR2_REOCIE_Msk', 'DFSDM_FLTCR2_REOCIE', 'DFSDM_FLTCR2_JEOCIE_Pos',
    'DFSDM_FLTCR2_JEOCIE_Msk', 'DFSDM_FLTCR2_JEOCIE', 'DFSDM_FLTISR_SCDF_Pos',
    'DFSDM_FLTISR_SCDF_Msk', 'DFSDM_FLTISR_SCDF', 'DFSDM_FLTISR_CKABF_Pos',
    'DFSDM_FLTISR_CKABF_Msk', 'DFSDM_FLTISR_CKABF', 'DFSDM_FLTISR_RCIP_Pos',
    'DFSDM_FLTISR_RCIP_Msk', 'DFSDM_FLTISR_RCIP', 'DFSDM_FLTISR_JCIP_Pos',
    'DFSDM_FLTISR_JCIP_Msk', 'DFSDM_FLTISR_JCIP', 'DFSDM_FLTISR_AWDF_Pos',
    'DFSDM_FLTISR_AWDF_Msk', 'DFSDM_FLTISR_AWDF', 'DFSDM_FLTISR_ROVRF_Pos',
    'DFSDM_FLTISR_ROVRF_Msk', 'DFSDM_FLTISR_ROVRF', 'DFSDM_FLTISR_JOVRF_Pos',
    'DFSDM_FLTISR_JOVRF_Msk', 'DFSDM_FLTISR_JOVRF', 'DFSDM_FLTISR_REOCF_Pos',
    'DFSDM_FLTISR_REOCF_Msk', 'DFSDM_FLTISR_REOCF', 'DFSDM_FLTISR_JEOCF_Pos',
    'DFSDM_FLTISR_JEOCF_Msk', 'DFSDM_FLTISR_JEOCF', 'DFSDM_FLTICR_CLRSCDF_Pos',
    'DFSDM_FLTICR_CLRSCDF_Msk', 'DFSDM_FLTICR_CLRSCDF', 'DFSDM_FLTICR_CLRCKABF_Pos',
    'DFSDM_FLTICR_CLRCKABF_Msk', 'DFSDM_FLTICR_CLRCKABF', 'DFSDM_FLTICR_CLRROVRF_Pos',
    'DFSDM_FLTICR_CLRROVRF_Msk', 'DFSDM_FLTICR_CLRROVRF', 'DFSDM_FLTICR_CLRJOVRF_Pos',
    'DFSDM_FLTICR_CLRJOVRF_Msk', 'DFSDM_FLTICR_CLRJOVRF', 'DFSDM_FLTJCHGR_JCHG_Pos',
    'DFSDM_FLTJCHGR_JCHG_Msk', 'DFSDM_FLTJCHGR_JCHG', 'DFSDM_FLTFCR_FORD_Pos',
    'DFSDM_FLTFCR_FORD_Msk', 'DFSDM_FLTFCR_FORD', 'DFSDM_FLTFCR_FORD_2',
    'DFSDM_FLTFCR_FORD_1', 'DFSDM_FLTFCR_FORD_0', 'DFSDM_FLTFCR_FOSR_Pos',
    'DFSDM_FLTFCR_FOSR_Msk', 'DFSDM_FLTFCR_FOSR', 'DFSDM_FLTFCR_IOSR_Pos',
    'DFSDM_FLTFCR_IOSR_Msk', 'DFSDM_FLTFCR_IOSR', 'DFSDM_FLTJDATAR_JDATA_Pos',
    'DFSDM_FLTJDATAR_JDATA_Msk', 'DFSDM_FLTJDATAR_JDATA', 'DFSDM_FLTJDATAR_JDATACH_Pos',
    'DFSDM_FLTJDATAR_JDATACH_Msk', 'DFSDM_FLTJDATAR_JDATACH',
    'DFSDM_FLTRDATAR_RDATA_Pos', 'DFSDM_FLTRDATAR_RDATA_Msk', 'DFSDM_FLTRDATAR_RDATA',
    'DFSDM_FLTRDATAR_RPEND_Pos', 'DFSDM_FLTRDATAR_RPEND_Msk', 'DFSDM_FLTRDATAR_RPEND',
    'DFSDM_FLTRDATAR_RDATACH_Pos', 'DFSDM_FLTRDATAR_RDATACH_Msk',
    'DFSDM_FLTRDATAR_RDATACH', 'DFSDM_FLTAWHTR_AWHT_Pos', 'DFSDM_FLTAWHTR_AWHT_Msk',
    'DFSDM_FLTAWHTR_AWHT', 'DFSDM_FLTAWHTR_BKAWH_Pos', 'DFSDM_FLTAWHTR_BKAWH_Msk',
    'DFSDM_FLTAWHTR_BKAWH', 'DFSDM_FLTAWLTR_AWLT_Pos', 'DFSDM_FLTAWLTR_AWLT_Msk',
    'DFSDM_FLTAWLTR_AWLT', 'DFSDM_FLTAWLTR_BKAWL_Pos', 'DFSDM_FLTAWLTR_BKAWL_Msk',
    'DFSDM_FLTAWLTR_BKAWL', 'DFSDM_FLTAWSR_AWHTF_Pos', 'DFSDM_FLTAWSR_AWHTF_Msk',
    'DFSDM_FLTAWSR_AWHTF', 'DFSDM_FLTAWSR_AWLTF_Pos', 'DFSDM_FLTAWSR_AWLTF_Msk',
    'DFSDM_FLTAWSR_AWLTF', 'DFSDM_FLTAWCFR_CLRAWHTF_Pos', 'DFSDM_FLTAWCFR_CLRAWHTF_Msk',
    'DFSDM_FLTAWCFR_CLRAWHTF', 'DFSDM_FLTAWCFR_CLRAWLTF_Pos',
    'DFSDM_FLTAWCFR_CLRAWLTF_Msk', 'DFSDM_FLTAWCFR_CLRAWLTF',
    'DFSDM_FLTEXMAX_EXMAX_Pos', 'DFSDM_FLTEXMAX_EXMAX_Msk', 'DFSDM_FLTEXMAX_EXMAX',
    'DFSDM_FLTEXMAX_EXMAXCH_Pos', 'DFSDM_FLTEXMAX_EXMAXCH_Msk',
    'DFSDM_FLTEXMAX_EXMAXCH', 'DFSDM_FLTEXMIN_EXMIN_Pos', 'DFSDM_FLTEXMIN_EXMIN_Msk',
    'DFSDM_FLTEXMIN_EXMIN', 'DFSDM_FLTEXMIN_EXMINCH_Pos', 'DFSDM_FLTEXMIN_EXMINCH_Msk',
    'DFSDM_FLTEXMIN_EXMINCH', 'DFSDM_FLTCNVTIMR_CNVCNT_Pos',
    'DFSDM_FLTCNVTIMR_CNVCNT_Msk', 'DFSDM_FLTCNVTIMR_CNVCNT', 'BDMA_ISR_GIF0_Pos',
    'BDMA_ISR_GIF0_Msk', 'BDMA_ISR_GIF0', 'BDMA_ISR_TCIF0_Pos', 'BDMA_ISR_TCIF0_Msk',
    'BDMA_ISR_TCIF0', 'BDMA_ISR_HTIF0_Pos', 'BDMA_ISR_HTIF0_Msk', 'BDMA_ISR_HTIF0',
    'BDMA_ISR_TEIF0_Pos', 'BDMA_ISR_TEIF0_Msk', 'BDMA_ISR_TEIF0', 'BDMA_ISR_GIF1_Pos',
    'BDMA_ISR_GIF1_Msk', 'BDMA_ISR_GIF1', 'BDMA_ISR_TCIF1_Pos', 'BDMA_ISR_TCIF1_Msk',
    'BDMA_ISR_TCIF1', 'BDMA_ISR_HTIF1_Pos', 'BDMA_ISR_HTIF1_Msk', 'BDMA_ISR_HTIF1',
    'BDMA_ISR_TEIF1_Pos', 'BDMA_ISR_TEIF1_Msk', 'BDMA_ISR_TEIF1', 'BDMA_ISR_GIF2_Pos',
    'BDMA_ISR_GIF2_Msk', 'BDMA_ISR_GIF2', 'BDMA_ISR_TCIF2_Pos', 'BDMA_ISR_TCIF2_Msk',
    'BDMA_ISR_TCIF2', 'BDMA_ISR_HTIF2_Pos', 'BDMA_ISR_HTIF2_Msk', 'BDMA_ISR_HTIF2',
    'BDMA_ISR_TEIF2_Pos', 'BDMA_ISR_TEIF2_Msk', 'BDMA_ISR_TEIF2', 'BDMA_ISR_GIF3_Pos',
    'BDMA_ISR_GIF3_Msk', 'BDMA_ISR_GIF3', 'BDMA_ISR_TCIF3_Pos', 'BDMA_ISR_TCIF3_Msk',
    'BDMA_ISR_TCIF3', 'BDMA_ISR_HTIF3_Pos', 'BDMA_ISR_HTIF3_Msk', 'BDMA_ISR_HTIF3',
    'BDMA_ISR_TEIF3_Pos', 'BDMA_ISR_TEIF3_Msk', 'BDMA_ISR_TEIF3', 'BDMA_ISR_GIF4_Pos',
    'BDMA_ISR_GIF4_Msk', 'BDMA_ISR_GIF4', 'BDMA_ISR_TCIF4_Pos', 'BDMA_ISR_TCIF4_Msk',
    'BDMA_ISR_TCIF4', 'BDMA_ISR_HTIF4_Pos', 'BDMA_ISR_HTIF4_Msk', 'BDMA_ISR_HTIF4',
    'BDMA_ISR_TEIF4_Pos', 'BDMA_ISR_TEIF4_Msk', 'BDMA_ISR_TEIF4', 'BDMA_ISR_GIF5_Pos',
    'BDMA_ISR_GIF5_Msk', 'BDMA_ISR_GIF5', 'BDMA_ISR_TCIF5_Pos', 'BDMA_ISR_TCIF5_Msk',
    'BDMA_ISR_TCIF5', 'BDMA_ISR_HTIF5_Pos', 'BDMA_ISR_HTIF5_Msk', 'BDMA_ISR_HTIF5',
    'BDMA_ISR_TEIF5_Pos', 'BDMA_ISR_TEIF5_Msk', 'BDMA_ISR_TEIF5', 'BDMA_ISR_GIF6_Pos',
    'BDMA_ISR_GIF6_Msk', 'BDMA_ISR_GIF6', 'BDMA_ISR_TCIF6_Pos', 'BDMA_ISR_TCIF6_Msk',
    'BDMA_ISR_TCIF6', 'BDMA_ISR_HTIF6_Pos', 'BDMA_ISR_HTIF6_Msk', 'BDMA_ISR_HTIF6',
    'BDMA_ISR_TEIF6_Pos', 'BDMA_ISR_TEIF6_Msk', 'BDMA_ISR_TEIF6', 'BDMA_ISR_GIF7_Pos',
    'BDMA_ISR_GIF7_Msk', 'BDMA_ISR_GIF7', 'BDMA_ISR_TCIF7_Pos', 'BDMA_ISR_TCIF7_Msk',
    'BDMA_ISR_TCIF7', 'BDMA_ISR_HTIF7_Pos', 'BDMA_ISR_HTIF7_Msk', 'BDMA_ISR_HTIF7',
    'BDMA_ISR_TEIF7_Pos', 'BDMA_ISR_TEIF7_Msk', 'BDMA_ISR_TEIF7', 'BDMA_IFCR_CGIF0_Pos',
    'BDMA_IFCR_CGIF0_Msk', 'BDMA_IFCR_CGIF0', 'BDMA_IFCR_CTCIF0_Pos',
    'BDMA_IFCR_CTCIF0_Msk', 'BDMA_IFCR_CTCIF0', 'BDMA_IFCR_CHTIF0_Pos',
    'BDMA_IFCR_CHTIF0_Msk', 'BDMA_IFCR_CHTIF0', 'BDMA_IFCR_CTEIF0_Pos',
    'BDMA_IFCR_CTEIF0_Msk', 'BDMA_IFCR_CTEIF0', 'BDMA_IFCR_CGIF1_Pos',
    'BDMA_IFCR_CGIF1_Msk', 'BDMA_IFCR_CGIF1', 'BDMA_IFCR_CTCIF1_Pos',
    'BDMA_IFCR_CTCIF1_Msk', 'BDMA_IFCR_CTCIF1', 'BDMA_IFCR_CHTIF1_Pos',
    'BDMA_IFCR_CHTIF1_Msk', 'BDMA_IFCR_CHTIF1', 'BDMA_IFCR_CTEIF1_Pos',
    'BDMA_IFCR_CTEIF1_Msk', 'BDMA_IFCR_CTEIF1', 'BDMA_IFCR_CGIF2_Pos',
    'BDMA_IFCR_CGIF2_Msk', 'BDMA_IFCR_CGIF2', 'BDMA_IFCR_CTCIF2_Pos',
    'BDMA_IFCR_CTCIF2_Msk', 'BDMA_IFCR_CTCIF2', 'BDMA_IFCR_CHTIF2_Pos',
    'BDMA_IFCR_CHTIF2_Msk', 'BDMA_IFCR_CHTIF2', 'BDMA_IFCR_CTEIF2_Pos',
    'BDMA_IFCR_CTEIF2_Msk', 'BDMA_IFCR_CTEIF2', 'BDMA_IFCR_CGIF3_Pos',
    'BDMA_IFCR_CGIF3_Msk', 'BDMA_IFCR_CGIF3', 'BDMA_IFCR_CTCIF3_Pos',
    'BDMA_IFCR_CTCIF3_Msk', 'BDMA_IFCR_CTCIF3', 'BDMA_IFCR_CHTIF3_Pos',
    'BDMA_IFCR_CHTIF3_Msk', 'BDMA_IFCR_CHTIF3', 'BDMA_IFCR_CTEIF3_Pos',
    'BDMA_IFCR_CTEIF3_Msk', 'BDMA_IFCR_CTEIF3', 'BDMA_IFCR_CGIF4_Pos',
    'BDMA_IFCR_CGIF4_Msk', 'BDMA_IFCR_CGIF4', 'BDMA_IFCR_CTCIF4_Pos',
    'BDMA_IFCR_CTCIF4_Msk', 'BDMA_IFCR_CTCIF4', 'BDMA_IFCR_CHTIF4_Pos',
    'BDMA_IFCR_CHTIF4_Msk', 'BDMA_IFCR_CHTIF4', 'BDMA_IFCR_CTEIF4_Pos',
    'BDMA_IFCR_CTEIF4_Msk', 'BDMA_IFCR_CTEIF4', 'BDMA_IFCR_CGIF5_Pos',
    'BDMA_IFCR_CGIF5_Msk', 'BDMA_IFCR_CGIF5', 'BDMA_IFCR_CTCIF5_Pos',
    'BDMA_IFCR_CTCIF5_Msk', 'BDMA_IFCR_CTCIF5', 'BDMA_IFCR_CHTIF5_Pos',
    'BDMA_IFCR_CHTIF5_Msk', 'BDMA_IFCR_CHTIF5', 'BDMA_IFCR_CTEIF5_Pos',
    'BDMA_IFCR_CTEIF5_Msk', 'BDMA_IFCR_CTEIF5', 'BDMA_IFCR_CGIF6_Pos',
    'BDMA_IFCR_CGIF6_Msk', 'BDMA_IFCR_CGIF6', 'BDMA_IFCR_CTCIF6_Pos',
    'BDMA_IFCR_CTCIF6_Msk', 'BDMA_IFCR_CTCIF6', 'BDMA_IFCR_CHTIF6_Pos',
    'BDMA_IFCR_CHTIF6_Msk', 'BDMA_IFCR_CHTIF6', 'BDMA_IFCR_CTEIF6_Pos',
    'BDMA_IFCR_CTEIF6_Msk', 'BDMA_IFCR_CTEIF6', 'BDMA_IFCR_CGIF7_Pos',
    'BDMA_IFCR_CGIF7_Msk', 'BDMA_IFCR_CGIF7', 'BDMA_IFCR_CTCIF7_Pos',
    'BDMA_IFCR_CTCIF7_Msk', 'BDMA_IFCR_CTCIF7', 'BDMA_IFCR_CHTIF7_Pos',
    'BDMA_IFCR_CHTIF7_Msk', 'BDMA_IFCR_CHTIF7', 'BDMA_IFCR_CTEIF7_Pos',
    'BDMA_IFCR_CTEIF7_Msk', 'BDMA_IFCR_CTEIF7', 'BDMA_CCR_EN_Pos', 'BDMA_CCR_EN_Msk',
    'BDMA_CCR_EN', 'BDMA_CCR_TCIE_Pos', 'BDMA_CCR_TCIE_Msk', 'BDMA_CCR_TCIE',
    'BDMA_CCR_HTIE_Pos', 'BDMA_CCR_HTIE_Msk', 'BDMA_CCR_HTIE', 'BDMA_CCR_TEIE_Pos',
    'BDMA_CCR_TEIE_Msk', 'BDMA_CCR_TEIE', 'BDMA_CCR_DIR_Pos', 'BDMA_CCR_DIR_Msk',
    'BDMA_CCR_DIR', 'BDMA_CCR_CIRC_Pos', 'BDMA_CCR_CIRC_Msk', 'BDMA_CCR_CIRC',
    'BDMA_CCR_PINC_Pos', 'BDMA_CCR_PINC_Msk', 'BDMA_CCR_PINC', 'BDMA_CCR_MINC_Pos',
    'BDMA_CCR_MINC_Msk', 'BDMA_CCR_MINC', 'BDMA_CCR_PSIZE_Pos', 'BDMA_CCR_PSIZE_Msk',
    'BDMA_CCR_PSIZE', 'BDMA_CCR_PSIZE_0', 'BDMA_CCR_PSIZE_1', 'BDMA_CCR_MSIZE_Pos',
    'BDMA_CCR_MSIZE_Msk', 'BDMA_CCR_MSIZE', 'BDMA_CCR_MSIZE_0', 'BDMA_CCR_MSIZE_1',
    'BDMA_CCR_PL_Pos', 'BDMA_CCR_PL_Msk', 'BDMA_CCR_PL', 'BDMA_CCR_PL_0',
    'BDMA_CCR_PL_1', 'BDMA_CCR_MEM2MEM_Pos', 'BDMA_CCR_MEM2MEM_Msk', 'BDMA_CCR_MEM2MEM',
    'BDMA_CCR_DBM_Pos', 'BDMA_CCR_DBM_Msk', 'BDMA_CCR_DBM', 'BDMA_CCR_CT_Pos',
    'BDMA_CCR_CT_Msk', 'BDMA_CCR_CT', 'BDMA_CNDTR_NDT_Pos', 'BDMA_CNDTR_NDT_Msk',
    'BDMA_CNDTR_NDT', 'BDMA_CPAR_PA_Pos', 'BDMA_CPAR_PA_Msk', 'BDMA_CPAR_PA',
    'BDMA_CM0AR_MA_Pos', 'BDMA_CM0AR_MA_Msk', 'BDMA_CM0AR_MA', 'BDMA_CM1AR_MA_Pos',
    'BDMA_CM1AR_MA_Msk', 'BDMA_CM1AR_MA', 'ETH_MACCR_ARP_Pos', 'ETH_MACCR_ARP_Msk',
    'ETH_MACCR_ARP', 'ETH_MACCR_SARC_Pos', 'ETH_MACCR_SARC_Msk', 'ETH_MACCR_SARC',
    'ETH_MACCR_SARC_MTIATI', 'ETH_MACCR_SARC_INSADDR0_Pos',
    'ETH_MACCR_SARC_INSADDR0_Msk', 'ETH_MACCR_SARC_INSADDR0',
    'ETH_MACCR_SARC_INSADDR1_Pos', 'ETH_MACCR_SARC_INSADDR1_Msk',
    'ETH_MACCR_SARC_INSADDR1', 'ETH_MACCR_SARC_REPADDR0_Pos',
    'ETH_MACCR_SARC_REPADDR0_Msk', 'ETH_MACCR_SARC_REPADDR0',
    'ETH_MACCR_SARC_REPADDR1_Pos', 'ETH_MACCR_SARC_REPADDR1_Msk',
    'ETH_MACCR_SARC_REPADDR1', 'ETH_MACCR_IPC_Pos', 'ETH_MACCR_IPC_Msk',
    'ETH_MACCR_IPC', 'ETH_MACCR_IPG_Pos', 'ETH_MACCR_IPG_Msk', 'ETH_MACCR_IPG',
    'ETH_MACCR_IPG_96BIT', 'ETH_MACCR_IPG_88BIT', 'ETH_MACCR_IPG_80BIT',
    'ETH_MACCR_IPG_72BIT', 'ETH_MACCR_IPG_64BIT', 'ETH_MACCR_IPG_56BIT',
    'ETH_MACCR_IPG_48BIT', 'ETH_MACCR_IPG_40BIT', 'ETH_MACCR_GPSLCE_Pos',
    'ETH_MACCR_GPSLCE_Msk', 'ETH_MACCR_GPSLCE', 'ETH_MACCR_S2KP_Pos',
    'ETH_MACCR_S2KP_Msk', 'ETH_MACCR_S2KP', 'ETH_MACCR_CST_Pos', 'ETH_MACCR_CST_Msk',
    'ETH_MACCR_CST', 'ETH_MACCR_ACS_Pos', 'ETH_MACCR_ACS_Msk', 'ETH_MACCR_ACS',
    'ETH_MACCR_WD_Pos', 'ETH_MACCR_WD_Msk', 'ETH_MACCR_WD', 'ETH_MACCR_JD_Pos',
    'ETH_MACCR_JD_Msk', 'ETH_MACCR_JD', 'ETH_MACCR_JE_Pos', 'ETH_MACCR_JE_Msk',
    'ETH_MACCR_JE', 'ETH_MACCR_FES_Pos', 'ETH_MACCR_FES_Msk', 'ETH_MACCR_FES',
    'ETH_MACCR_DM_Pos', 'ETH_MACCR_DM_Msk', 'ETH_MACCR_DM', 'ETH_MACCR_LM_Pos',
    'ETH_MACCR_LM_Msk', 'ETH_MACCR_LM', 'ETH_MACCR_ECRSFD_Pos', 'ETH_MACCR_ECRSFD_Msk',
    'ETH_MACCR_ECRSFD', 'ETH_MACCR_DO_Pos', 'ETH_MACCR_DO_Msk', 'ETH_MACCR_DO',
    'ETH_MACCR_DCRS_Pos', 'ETH_MACCR_DCRS_Msk', 'ETH_MACCR_DCRS', 'ETH_MACCR_DR_Pos',
    'ETH_MACCR_DR_Msk', 'ETH_MACCR_DR', 'ETH_MACCR_BL_Pos', 'ETH_MACCR_BL_Msk',
    'ETH_MACCR_BL', 'ETH_MACCR_BL_10', 'ETH_MACCR_BL_8', 'ETH_MACCR_BL_4',
    'ETH_MACCR_BL_1', 'ETH_MACCR_DC_Pos', 'ETH_MACCR_DC_Msk', 'ETH_MACCR_DC',
    'ETH_MACCR_PRELEN_Pos', 'ETH_MACCR_PRELEN_Msk', 'ETH_MACCR_PRELEN',
    'ETH_MACCR_PRELEN_7', 'ETH_MACCR_PRELEN_5', 'ETH_MACCR_PRELEN_3',
    'ETH_MACCR_TE_Pos', 'ETH_MACCR_TE_Msk', 'ETH_MACCR_TE', 'ETH_MACCR_RE_Pos',
    'ETH_MACCR_RE_Msk', 'ETH_MACCR_RE', 'ETH_MACECR_EIPG_Pos', 'ETH_MACECR_EIPG_Msk',
    'ETH_MACECR_EIPG', 'ETH_MACECR_EIPGEN_Pos', 'ETH_MACECR_EIPGEN_Msk',
    'ETH_MACECR_EIPGEN', 'ETH_MACECR_USP_Pos', 'ETH_MACECR_USP_Msk', 'ETH_MACECR_USP',
    'ETH_MACECR_SPEN_Pos', 'ETH_MACECR_SPEN_Msk', 'ETH_MACECR_SPEN',
    'ETH_MACECR_DCRCC_Pos', 'ETH_MACECR_DCRCC_Msk', 'ETH_MACECR_DCRCC',
    'ETH_MACECR_GPSL_Pos', 'ETH_MACECR_GPSL_Msk', 'ETH_MACECR_GPSL',
    'ETH_MACPFR_RA_Pos', 'ETH_MACPFR_RA_Msk', 'ETH_MACPFR_RA', 'ETH_MACPFR_DNTU_Pos',
    'ETH_MACPFR_DNTU_Msk', 'ETH_MACPFR_DNTU', 'ETH_MACPFR_IPFE_Pos',
    'ETH_MACPFR_IPFE_Msk', 'ETH_MACPFR_IPFE', 'ETH_MACPFR_VTFE_Pos',
    'ETH_MACPFR_VTFE_Msk', 'ETH_MACPFR_VTFE', 'ETH_MACPFR_HPF_Pos',
    'ETH_MACPFR_HPF_Msk', 'ETH_MACPFR_HPF', 'ETH_MACPFR_SAF_Pos', 'ETH_MACPFR_SAF_Msk',
    'ETH_MACPFR_SAF', 'ETH_MACPFR_SAIF_Pos', 'ETH_MACPFR_SAIF_Msk', 'ETH_MACPFR_SAIF',
    'ETH_MACPFR_PCF_Pos', 'ETH_MACPFR_PCF_Msk', 'ETH_MACPFR_PCF',
    'ETH_MACPFR_PCF_BLOCKALL', 'ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Pos',
    'ETH_MACPFR_PCF_FORWARDALLEXCEPTPA_Msk', 'ETH_MACPFR_PCF_FORWARDALLEXCEPTPA',
    'ETH_MACPFR_PCF_FORWARDALL_Pos', 'ETH_MACPFR_PCF_FORWARDALL_Msk',
    'ETH_MACPFR_PCF_FORWARDALL', 'ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Pos',
    'ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER_Msk',
    'ETH_MACPFR_PCF_FORWARDPASSEDADDRFILTER', 'ETH_MACPFR_DBF_Pos',
    'ETH_MACPFR_DBF_Msk', 'ETH_MACPFR_DBF', 'ETH_MACPFR_PM_Pos', 'ETH_MACPFR_PM_Msk',
    'ETH_MACPFR_PM', 'ETH_MACPFR_DAIF_Pos', 'ETH_MACPFR_DAIF_Msk', 'ETH_MACPFR_DAIF',
    'ETH_MACPFR_HMC_Pos', 'ETH_MACPFR_HMC_Msk', 'ETH_MACPFR_HMC', 'ETH_MACPFR_HUC_Pos',
    'ETH_MACPFR_HUC_Msk', 'ETH_MACPFR_HUC', 'ETH_MACPFR_PR_Pos', 'ETH_MACPFR_PR_Msk',
    'ETH_MACPFR_PR', 'ETH_MACWTR_PWE_Pos', 'ETH_MACWTR_PWE_Msk', 'ETH_MACWTR_PWE',
    'ETH_MACWTR_WTO_Pos', 'ETH_MACWTR_WTO_Msk', 'ETH_MACWTR_WTO', 'ETH_MACWTR_WTO_2KB',
    'ETH_MACWTR_WTO_3KB', 'ETH_MACWTR_WTO_4KB', 'ETH_MACWTR_WTO_5KB',
    'ETH_MACWTR_WTO_6KB', 'ETH_MACWTR_WTO_7KB', 'ETH_MACWTR_WTO_8KB',
    'ETH_MACWTR_WTO_9KB', 'ETH_MACWTR_WTO_10KB', 'ETH_MACWTR_WTO_11KB',
    'ETH_MACWTR_WTO_12KB', 'ETH_MACWTR_WTO_13KB', 'ETH_MACWTR_WTO_14KB',
    'ETH_MACWTR_WTO_15KB', 'ETH_MACWTR_WTO_16KB', 'ETH_MACHTHR_HTH_Pos',
    'ETH_MACHTHR_HTH_Msk', 'ETH_MACHTHR_HTH', 'ETH_MACHTLR_HTL_Pos',
    'ETH_MACHTLR_HTL_Msk', 'ETH_MACHTLR_HTL', 'ETH_MACVTR_EIVLRXS_Pos',
    'ETH_MACVTR_EIVLRXS_Msk', 'ETH_MACVTR_EIVLRXS', 'ETH_MACVTR_EIVLS_Pos',
    'ETH_MACVTR_EIVLS_Msk', 'ETH_MACVTR_EIVLS', 'ETH_MACVTR_EIVLS_DONOTSTRIP',
    'ETH_MACVTR_EIVLS_STRIPIFPASS_Pos', 'ETH_MACVTR_EIVLS_STRIPIFPASS_Msk',
    'ETH_MACVTR_EIVLS_STRIPIFPASS', 'ETH_MACVTR_EIVLS_STRIPIFFAILS_Pos',
    'ETH_MACVTR_EIVLS_STRIPIFFAILS_Msk', 'ETH_MACVTR_EIVLS_STRIPIFFAILS',
    'ETH_MACVTR_EIVLS_ALWAYSSTRIP_Pos', 'ETH_MACVTR_EIVLS_ALWAYSSTRIP_Msk',
    'ETH_MACVTR_EIVLS_ALWAYSSTRIP', 'ETH_MACVTR_ERIVLT_Pos', 'ETH_MACVTR_ERIVLT_Msk',
    'ETH_MACVTR_ERIVLT', 'ETH_MACVTR_EDVLP_Pos', 'ETH_MACVTR_EDVLP_Msk',
    'ETH_MACVTR_EDVLP', 'ETH_MACVTR_VTHM_Pos', 'ETH_MACVTR_VTHM_Msk', 'ETH_MACVTR_VTHM',
    'ETH_MACVTR_EVLRXS_Pos', 'ETH_MACVTR_EVLRXS_Msk', 'ETH_MACVTR_EVLRXS',
    'ETH_MACVTR_EVLS_Pos', 'ETH_MACVTR_EVLS_Msk', 'ETH_MACVTR_EVLS',
    'ETH_MACVTR_EVLS_DONOTSTRIP', 'ETH_MACVTR_EVLS_STRIPIFPASS_Pos',
    'ETH_MACVTR_EVLS_STRIPIFPASS_Msk', 'ETH_MACVTR_EVLS_STRIPIFPASS',
    'ETH_MACVTR_EVLS_STRIPIFFAILS_Pos', 'ETH_MACVTR_EVLS_STRIPIFFAILS_Msk',
    'ETH_MACVTR_EVLS_STRIPIFFAILS', 'ETH_MACVTR_EVLS_ALWAYSSTRIP_Pos',
    'ETH_MACVTR_EVLS_ALWAYSSTRIP_Msk', 'ETH_MACVTR_EVLS_ALWAYSSTRIP',
    'ETH_MACVTR_DOVLTC_Pos', 'ETH_MACVTR_DOVLTC_Msk', 'ETH_MACVTR_DOVLTC',
    'ETH_MACVTR_ERSVLM_Pos', 'ETH_MACVTR_ERSVLM_Msk', 'ETH_MACVTR_ERSVLM',
    'ETH_MACVTR_ESVL_Pos', 'ETH_MACVTR_ESVL_Msk', 'ETH_MACVTR_ESVL',
    'ETH_MACVTR_VTIM_Pos', 'ETH_MACVTR_VTIM_Msk', 'ETH_MACVTR_VTIM',
    'ETH_MACVTR_ETV_Pos', 'ETH_MACVTR_ETV_Msk', 'ETH_MACVTR_ETV', 'ETH_MACVTR_VL_Pos',
    'ETH_MACVTR_VL_Msk', 'ETH_MACVTR_VL', 'ETH_MACVTR_VL_UP_Pos',
    'ETH_MACVTR_VL_UP_Msk', 'ETH_MACVTR_VL_UP', 'ETH_MACVTR_VL_CFIDEI_Pos',
    'ETH_MACVTR_VL_CFIDEI_Msk', 'ETH_MACVTR_VL_CFIDEI', 'ETH_MACVTR_VL_VID_Pos',
    'ETH_MACVTR_VL_VID_Msk', 'ETH_MACVTR_VL_VID', 'ETH_MACVHTR_VLHT_Pos',
    'ETH_MACVHTR_VLHT_Msk', 'ETH_MACVHTR_VLHT', 'ETH_MACVIR_VLTI_Pos',
    'ETH_MACVIR_VLTI_Msk', 'ETH_MACVIR_VLTI', 'ETH_MACVIR_CSVL_Pos',
    'ETH_MACVIR_CSVL_Msk', 'ETH_MACVIR_CSVL', 'ETH_MACVIR_VLP_Pos',
    'ETH_MACVIR_VLP_Msk', 'ETH_MACVIR_VLP', 'ETH_MACVIR_VLC_Pos', 'ETH_MACVIR_VLC_Msk',
    'ETH_MACVIR_VLC', 'ETH_MACVIR_VLC_NOVLANTAG', 'ETH_MACVIR_VLC_VLANTAGDELETE_Pos',
    'ETH_MACVIR_VLC_VLANTAGDELETE_Msk', 'ETH_MACVIR_VLC_VLANTAGDELETE',
    'ETH_MACVIR_VLC_VLANTAGINSERT_Pos', 'ETH_MACVIR_VLC_VLANTAGINSERT_Msk',
    'ETH_MACVIR_VLC_VLANTAGINSERT', 'ETH_MACVIR_VLC_VLANTAGREPLACE_Pos',
    'ETH_MACVIR_VLC_VLANTAGREPLACE_Msk', 'ETH_MACVIR_VLC_VLANTAGREPLACE',
    'ETH_MACVIR_VLT_Pos', 'ETH_MACVIR_VLT_Msk', 'ETH_MACVIR_VLT',
    'ETH_MACVIR_VLT_UP_Pos', 'ETH_MACVIR_VLT_UP_Msk', 'ETH_MACVIR_VLT_UP',
    'ETH_MACVIR_VLT_CFIDEI_Pos', 'ETH_MACVIR_VLT_CFIDEI_Msk', 'ETH_MACVIR_VLT_CFIDEI',
    'ETH_MACVIR_VLT_VID_Pos', 'ETH_MACVIR_VLT_VID_Msk', 'ETH_MACVIR_VLT_VID',
    'ETH_MACIVIR_VLTI_Pos', 'ETH_MACIVIR_VLTI_Msk', 'ETH_MACIVIR_VLTI',
    'ETH_MACIVIR_CSVL_Pos', 'ETH_MACIVIR_CSVL_Msk', 'ETH_MACIVIR_CSVL',
    'ETH_MACIVIR_VLP_Pos', 'ETH_MACIVIR_VLP_Msk', 'ETH_MACIVIR_VLP',
    'ETH_MACIVIR_VLC_Pos', 'ETH_MACIVIR_VLC_Msk', 'ETH_MACIVIR_VLC',
    'ETH_MACIVIR_VLC_NOVLANTAG', 'ETH_MACIVIR_VLC_VLANTAGDELETE_Pos',
    'ETH_MACIVIR_VLC_VLANTAGDELETE_Msk', 'ETH_MACIVIR_VLC_VLANTAGDELETE',
    'ETH_MACIVIR_VLC_VLANTAGINSERT_Pos', 'ETH_MACIVIR_VLC_VLANTAGINSERT_Msk',
    'ETH_MACIVIR_VLC_VLANTAGINSERT', 'ETH_MACIVIR_VLC_VLANTAGREPLACE_Pos',
    'ETH_MACIVIR_VLC_VLANTAGREPLACE_Msk', 'ETH_MACIVIR_VLC_VLANTAGREPLACE',
    'ETH_MACIVIR_VLT_Pos', 'ETH_MACIVIR_VLT_Msk', 'ETH_MACIVIR_VLT',
    'ETH_MACIVIR_VLT_UP_Pos', 'ETH_MACIVIR_VLT_UP_Msk', 'ETH_MACIVIR_VLT_UP',
    'ETH_MACIVIR_VLT_CFIDEI_Pos', 'ETH_MACIVIR_VLT_CFIDEI_Msk',
    'ETH_MACIVIR_VLT_CFIDEI', 'ETH_MACIVIR_VLT_VID_Pos', 'ETH_MACIVIR_VLT_VID_Msk',
    'ETH_MACIVIR_VLT_VID', 'ETH_MACTFCR_PT_Pos', 'ETH_MACTFCR_PT_Msk', 'ETH_MACTFCR_PT',
    'ETH_MACTFCR_DZPQ_Pos', 'ETH_MACTFCR_DZPQ_Msk', 'ETH_MACTFCR_DZPQ',
    'ETH_MACTFCR_PLT_Pos', 'ETH_MACTFCR_PLT_Msk', 'ETH_MACTFCR_PLT',
    'ETH_MACTFCR_PLT_MINUS4', 'ETH_MACTFCR_PLT_MINUS28_Pos',
    'ETH_MACTFCR_PLT_MINUS28_Msk', 'ETH_MACTFCR_PLT_MINUS28',
    'ETH_MACTFCR_PLT_MINUS36_Pos', 'ETH_MACTFCR_PLT_MINUS36_Msk',
    'ETH_MACTFCR_PLT_MINUS36', 'ETH_MACTFCR_PLT_MINUS144_Pos',
    'ETH_MACTFCR_PLT_MINUS144_Msk', 'ETH_MACTFCR_PLT_MINUS144',
    'ETH_MACTFCR_PLT_MINUS256_Pos', 'ETH_MACTFCR_PLT_MINUS256_Msk',
    'ETH_MACTFCR_PLT_MINUS256', 'ETH_MACTFCR_PLT_MINUS512_Pos',
    'ETH_MACTFCR_PLT_MINUS512_Msk', 'ETH_MACTFCR_PLT_MINUS512', 'ETH_MACTFCR_TFE_Pos',
    'ETH_MACTFCR_TFE_Msk', 'ETH_MACTFCR_TFE', 'ETH_MACTFCR_FCB_Pos',
    'ETH_MACTFCR_FCB_Msk', 'ETH_MACTFCR_FCB', 'ETH_MACRFCR_UP_Pos',
    'ETH_MACRFCR_UP_Msk', 'ETH_MACRFCR_UP', 'ETH_MACRFCR_RFE_Pos',
    'ETH_MACRFCR_RFE_Msk', 'ETH_MACRFCR_RFE', 'ETH_MACISR_RXSTSIS_Pos',
    'ETH_MACISR_RXSTSIS_Msk', 'ETH_MACISR_RXSTSIS', 'ETH_MACISR_TXSTSIS_Pos',
    'ETH_MACISR_TXSTSIS_Msk', 'ETH_MACISR_TXSTSIS', 'ETH_MACISR_TSIS_Pos',
    'ETH_MACISR_TSIS_Msk', 'ETH_MACISR_TSIS', 'ETH_MACISR_MMCTXIS_Pos',
    'ETH_MACISR_MMCTXIS_Msk', 'ETH_MACISR_MMCTXIS', 'ETH_MACISR_MMCRXIS_Pos',
    'ETH_MACISR_MMCRXIS_Msk', 'ETH_MACISR_MMCRXIS', 'ETH_MACISR_MMCIS_Pos',
    'ETH_MACISR_MMCIS_Msk', 'ETH_MACISR_MMCIS', 'ETH_MACISR_LPIIS_Pos',
    'ETH_MACISR_LPIIS_Msk', 'ETH_MACISR_LPIIS', 'ETH_MACISR_PMTIS_Pos',
    'ETH_MACISR_PMTIS_Msk', 'ETH_MACISR_PMTIS', 'ETH_MACISR_PHYIS_Pos',
    'ETH_MACISR_PHYIS_Msk', 'ETH_MACISR_PHYIS', 'ETH_MACIER_RXSTSIE_Pos',
    'ETH_MACIER_RXSTSIE_Msk', 'ETH_MACIER_RXSTSIE', 'ETH_MACIER_TXSTSIE_Pos',
    'ETH_MACIER_TXSTSIE_Msk', 'ETH_MACIER_TXSTSIE', 'ETH_MACIER_TSIE_Pos',
    'ETH_MACIER_TSIE_Msk', 'ETH_MACIER_TSIE', 'ETH_MACIER_LPIIE_Pos',
    'ETH_MACIER_LPIIE_Msk', 'ETH_MACIER_LPIIE', 'ETH_MACIER_PMTIE_Pos',
    'ETH_MACIER_PMTIE_Msk', 'ETH_MACIER_PMTIE', 'ETH_MACIER_PHYIE_Pos',
    'ETH_MACIER_PHYIE_Msk', 'ETH_MACIER_PHYIE', 'ETH_MACRXTXSR_RWT_Pos',
    'ETH_MACRXTXSR_RWT_Msk', 'ETH_MACRXTXSR_RWT', 'ETH_MACRXTXSR_EXCOL_Pos',
    'ETH_MACRXTXSR_EXCOL_Msk', 'ETH_MACRXTXSR_EXCOL', 'ETH_MACRXTXSR_LCOL_Pos',
    'ETH_MACRXTXSR_LCOL_Msk', 'ETH_MACRXTXSR_LCOL', 'ETH_MACRXTXSR_EXDEF_Pos',
    'ETH_MACRXTXSR_EXDEF_Msk', 'ETH_MACRXTXSR_EXDEF', 'ETH_MACRXTXSR_LCARR_Pos',
    'ETH_MACRXTXSR_LCARR_Msk', 'ETH_MACRXTXSR_LCARR', 'ETH_MACRXTXSR_NCARR_Pos',
    'ETH_MACRXTXSR_NCARR_Msk', 'ETH_MACRXTXSR_NCARR', 'ETH_MACRXTXSR_TJT_Pos',
    'ETH_MACRXTXSR_TJT_Msk', 'ETH_MACRXTXSR_TJT', 'ETH_MACPCSR_RWKFILTRST_Pos',
    'ETH_MACPCSR_RWKFILTRST_Msk', 'ETH_MACPCSR_RWKFILTRST', 'ETH_MACPCSR_RWKPTR_Pos',
    'ETH_MACPCSR_RWKPTR_Msk', 'ETH_MACPCSR_RWKPTR', 'ETH_MACPCSR_RWKPFE_Pos',
    'ETH_MACPCSR_RWKPFE_Msk', 'ETH_MACPCSR_RWKPFE', 'ETH_MACPCSR_GLBLUCAST_Pos',
    'ETH_MACPCSR_GLBLUCAST_Msk', 'ETH_MACPCSR_GLBLUCAST', 'ETH_MACPCSR_RWKPRCVD_Pos',
    'ETH_MACPCSR_RWKPRCVD_Msk', 'ETH_MACPCSR_RWKPRCVD', 'ETH_MACPCSR_MGKPRCVD_Pos',
    'ETH_MACPCSR_MGKPRCVD_Msk', 'ETH_MACPCSR_MGKPRCVD', 'ETH_MACPCSR_RWKPKTEN_Pos',
    'ETH_MACPCSR_RWKPKTEN_Msk', 'ETH_MACPCSR_RWKPKTEN', 'ETH_MACPCSR_MGKPKTEN_Pos',
    'ETH_MACPCSR_MGKPKTEN_Msk', 'ETH_MACPCSR_MGKPKTEN', 'ETH_MACPCSR_PWRDWN_Pos',
    'ETH_MACPCSR_PWRDWN_Msk', 'ETH_MACPCSR_PWRDWN', 'ETH_MACRWUPFR_D_Pos',
    'ETH_MACRWUPFR_D_Msk', 'ETH_MACRWUPFR_D', 'ETH_MACLCSR_LPITCSE_Pos',
    'ETH_MACLCSR_LPITCSE_Msk', 'ETH_MACLCSR_LPITCSE', 'ETH_MACLCSR_LPITE_Pos',
    'ETH_MACLCSR_LPITE_Msk', 'ETH_MACLCSR_LPITE', 'ETH_MACLCSR_LPITXA_Pos',
    'ETH_MACLCSR_LPITXA_Msk', 'ETH_MACLCSR_LPITXA', 'ETH_MACLCSR_PLS_Pos',
    'ETH_MACLCSR_PLS_Msk', 'ETH_MACLCSR_PLS', 'ETH_MACLCSR_LPIEN_Pos',
    'ETH_MACLCSR_LPIEN_Msk', 'ETH_MACLCSR_LPIEN', 'ETH_MACLCSR_RLPIST_Pos',
    'ETH_MACLCSR_RLPIST_Msk', 'ETH_MACLCSR_RLPIST', 'ETH_MACLCSR_TLPIST_Pos',
    'ETH_MACLCSR_TLPIST_Msk', 'ETH_MACLCSR_TLPIST', 'ETH_MACLCSR_RLPIEX_Pos',
    'ETH_MACLCSR_RLPIEX_Msk', 'ETH_MACLCSR_RLPIEX', 'ETH_MACLCSR_RLPIEN_Pos',
    'ETH_MACLCSR_RLPIEN_Msk', 'ETH_MACLCSR_RLPIEN', 'ETH_MACLCSR_TLPIEX_Pos',
    'ETH_MACLCSR_TLPIEX_Msk', 'ETH_MACLCSR_TLPIEX', 'ETH_MACLCSR_TLPIEN_Pos',
    'ETH_MACLCSR_TLPIEN_Msk', 'ETH_MACLCSR_TLPIEN', 'ETH_MACLTCR_LST_Pos',
    'ETH_MACLTCR_LST_Msk', 'ETH_MACLTCR_LST', 'ETH_MACLTCR_TWT_Pos',
    'ETH_MACLTCR_TWT_Msk', 'ETH_MACLTCR_TWT', 'ETH_MACLETR_LPIET_Pos',
    'ETH_MACLETR_LPIET_Msk', 'ETH_MACLETR_LPIET', 'ETH_MAC1USTCR_TIC1USCNTR_Pos',
    'ETH_MAC1USTCR_TIC1USCNTR_Msk', 'ETH_MAC1USTCR_TIC1USCNTR', 'ETH_MACVR_USERVER_Pos',
    'ETH_MACVR_USERVER_Msk', 'ETH_MACVR_USERVER', 'ETH_MACVR_SNPSVER_Pos',
    'ETH_MACVR_SNPSVER_Msk', 'ETH_MACVR_SNPSVER', 'ETH_MACDR_TFCSTS_Pos',
    'ETH_MACDR_TFCSTS_Msk', 'ETH_MACDR_TFCSTS', 'ETH_MACDR_TFCSTS_IDLE',
    'ETH_MACDR_TFCSTS_WAIT_Pos', 'ETH_MACDR_TFCSTS_WAIT_Msk', 'ETH_MACDR_TFCSTS_WAIT',
    'ETH_MACDR_TFCSTS_GENERATEPCP_Pos', 'ETH_MACDR_TFCSTS_GENERATEPCP_Msk',
    'ETH_MACDR_TFCSTS_GENERATEPCP', 'ETH_MACDR_TFCSTS_TRASFERIP_Pos',
    'ETH_MACDR_TFCSTS_TRASFERIP_Msk', 'ETH_MACDR_TFCSTS_TRASFERIP',
    'ETH_MACDR_TPESTS_Pos', 'ETH_MACDR_TPESTS_Msk', 'ETH_MACDR_TPESTS',
    'ETH_MACDR_RFCFCSTS_Pos', 'ETH_MACDR_RFCFCSTS_Msk', 'ETH_MACDR_RFCFCSTS',
    'ETH_MACDR_RPESTS_Pos', 'ETH_MACDR_RPESTS_Msk', 'ETH_MACDR_RPESTS',
    'ETH_MACHWF0R_ACTPHYSEL_Pos', 'ETH_MACHWF0R_ACTPHYSEL_Msk',
    'ETH_MACHWF0R_ACTPHYSEL', 'ETH_MACHWF0R_ACTPHYSEL_MII',
    'ETH_MACHWF0R_ACTPHYSEL_RMII_Pos', 'ETH_MACHWF0R_ACTPHYSEL_RMII_Msk',
    'ETH_MACHWF0R_ACTPHYSEL_RMII', 'ETH_MACHWF0R_ACTPHYSEL_REVMII_Pos',
    'ETH_MACHWF0R_ACTPHYSEL_REVMII_Msk', 'ETH_MACHWF0R_ACTPHYSEL_REVMII',
    'ETH_MACHWF0R_SAVLANINS_Pos', 'ETH_MACHWF0R_SAVLANINS_Msk',
    'ETH_MACHWF0R_SAVLANINS', 'ETH_MACHWF0R_TSSTSSEL_Pos', 'ETH_MACHWF0R_TSSTSSEL_Msk',
    'ETH_MACHWF0R_TSSTSSEL', 'ETH_MACHWF0R_TSSTSSEL_INTERNAL_Pos',
    'ETH_MACHWF0R_TSSTSSEL_INTERNAL_Msk', 'ETH_MACHWF0R_TSSTSSEL_INTERNAL',
    'ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Pos', 'ETH_MACHWF0R_TSSTSSEL_EXTERNAL_Msk',
    'ETH_MACHWF0R_TSSTSSEL_EXTERNAL', 'ETH_MACHWF0R_TSSTSSEL_BOTH_Pos',
    'ETH_MACHWF0R_TSSTSSEL_BOTH_Msk', 'ETH_MACHWF0R_TSSTSSEL_BOTH',
    'ETH_MACHWF0R_MACADR64SEL_Pos', 'ETH_MACHWF0R_MACADR64SEL_Msk',
    'ETH_MACHWF0R_MACADR64SEL', 'ETH_MACHWF0R_MACADR32SEL_Pos',
    'ETH_MACHWF0R_MACADR32SEL_Msk', 'ETH_MACHWF0R_MACADR32SEL',
    'ETH_MACHWF0R_ADDMACADRSEL_Pos', 'ETH_MACHWF0R_ADDMACADRSEL_Msk',
    'ETH_MACHWF0R_ADDMACADRSEL', 'ETH_MACHWF0R_RXCOESEL_Pos',
    'ETH_MACHWF0R_RXCOESEL_Msk', 'ETH_MACHWF0R_RXCOESEL', 'ETH_MACHWF0R_TXCOESEL_Pos',
    'ETH_MACHWF0R_TXCOESEL_Msk', 'ETH_MACHWF0R_TXCOESEL', 'ETH_MACHWF0R_EEESEL_Pos',
    'ETH_MACHWF0R_EEESEL_Msk', 'ETH_MACHWF0R_EEESEL', 'ETH_MACHWF0R_TSSEL_Pos',
    'ETH_MACHWF0R_TSSEL_Msk', 'ETH_MACHWF0R_TSSEL', 'ETH_MACHWF0R_ARPOFFSEL_Pos',
    'ETH_MACHWF0R_ARPOFFSEL_Msk', 'ETH_MACHWF0R_ARPOFFSEL', 'ETH_MACHWF0R_MMCSEL_Pos',
    'ETH_MACHWF0R_MMCSEL_Msk', 'ETH_MACHWF0R_MMCSEL', 'ETH_MACHWF0R_MGKSEL_Pos',
    'ETH_MACHWF0R_MGKSEL_Msk', 'ETH_MACHWF0R_MGKSEL', 'ETH_MACHWF0R_RWKSEL_Pos',
    'ETH_MACHWF0R_RWKSEL_Msk', 'ETH_MACHWF0R_RWKSEL', 'ETH_MACHWF0R_SMASEL_Pos',
    'ETH_MACHWF0R_SMASEL_Msk', 'ETH_MACHWF0R_SMASEL', 'ETH_MACHWF0R_VLHASH_Pos',
    'ETH_MACHWF0R_VLHASH_Msk', 'ETH_MACHWF0R_VLHASH', 'ETH_MACHWF0R_PCSSEL_Pos',
    'ETH_MACHWF0R_PCSSEL_Msk', 'ETH_MACHWF0R_PCSSEL', 'ETH_MACHWF0R_HDSEL_Pos',
    'ETH_MACHWF0R_HDSEL_Msk', 'ETH_MACHWF0R_HDSEL', 'ETH_MACHWF0R_GMIISEL_Pos',
    'ETH_MACHWF0R_GMIISEL_Msk', 'ETH_MACHWF0R_GMIISEL', 'ETH_MACHWF0R_MIISEL_Pos',
    'ETH_MACHWF0R_MIISEL_Msk', 'ETH_MACHWF0R_MIISEL', 'ETH_MACHWF1R_L3L4FNUM_Pos',
    'ETH_MACHWF1R_L3L4FNUM_Msk', 'ETH_MACHWF1R_L3L4FNUM', 'ETH_MACHWF1R_HASHTBLSZ_Pos',
    'ETH_MACHWF1R_HASHTBLSZ_Msk', 'ETH_MACHWF1R_HASHTBLSZ', 'ETH_MACHWF1R_AVSEL_Pos',
    'ETH_MACHWF1R_AVSEL_Msk', 'ETH_MACHWF1R_AVSEL', 'ETH_MACHWF1R_DBGMEMA_Pos',
    'ETH_MACHWF1R_DBGMEMA_Msk', 'ETH_MACHWF1R_DBGMEMA', 'ETH_MACHWF1R_TSOEN_Pos',
    'ETH_MACHWF1R_TSOEN_Msk', 'ETH_MACHWF1R_TSOEN', 'ETH_MACHWF1R_SPHEN_Pos',
    'ETH_MACHWF1R_SPHEN_Msk', 'ETH_MACHWF1R_SPHEN', 'ETH_MACHWF1R_DCBEN_Pos',
    'ETH_MACHWF1R_DCBEN_Msk', 'ETH_MACHWF1R_DCBEN', 'ETH_MACHWF1R_ADDR64_Pos',
    'ETH_MACHWF1R_ADDR64_Msk', 'ETH_MACHWF1R_ADDR64', 'ETH_MACHWF1R_ADDR64_32',
    'ETH_MACHWF1R_ADDR64_40', 'ETH_MACHWF1R_ADDR64_48', 'ETH_MACHWF1R_ADVTHWORD_Pos',
    'ETH_MACHWF1R_ADVTHWORD_Msk', 'ETH_MACHWF1R_ADVTHWORD', 'ETH_MACHWF1R_PTOEN_Pos',
    'ETH_MACHWF1R_PTOEN_Msk', 'ETH_MACHWF1R_PTOEN', 'ETH_MACHWF1R_OSTEN_Pos',
    'ETH_MACHWF1R_OSTEN_Msk', 'ETH_MACHWF1R_OSTEN', 'ETH_MACHWF1R_TXFIFOSIZE_Pos',
    'ETH_MACHWF1R_TXFIFOSIZE_Msk', 'ETH_MACHWF1R_TXFIFOSIZE',
    'ETH_MACHWF1R_RXFIFOSIZE_Pos', 'ETH_MACHWF1R_RXFIFOSIZE_Msk',
    'ETH_MACHWF1R_RXFIFOSIZE', 'ETH_MACHWF2R_AUXSNAPNUM_Pos',
    'ETH_MACHWF2R_AUXSNAPNUM_Msk', 'ETH_MACHWF2R_AUXSNAPNUM',
    'ETH_MACHWF2R_PPSOUTNUM_Pos', 'ETH_MACHWF2R_PPSOUTNUM_Msk',
    'ETH_MACHWF2R_PPSOUTNUM', 'ETH_MACHWF2R_TXCHCNT_Pos', 'ETH_MACHWF2R_TXCHCNT_Msk',
    'ETH_MACHWF2R_TXCHCNT', 'ETH_MACHWF2R_RXCHCNT_Pos', 'ETH_MACHWF2R_RXCHCNT_Msk',
    'ETH_MACHWF2R_RXCHCNT', 'ETH_MACHWF2R_TXQCNT_Pos', 'ETH_MACHWF2R_TXQCNT_Msk',
    'ETH_MACHWF2R_TXQCNT', 'ETH_MACHWF2R_RXQCNT_Pos', 'ETH_MACHWF2R_RXQCNT_Msk',
    'ETH_MACHWF2R_RXQCNT', 'ETH_MACMDIOAR_PSE_Pos', 'ETH_MACMDIOAR_PSE_Msk',
    'ETH_MACMDIOAR_PSE', 'ETH_MACMDIOAR_BTB_Pos', 'ETH_MACMDIOAR_BTB_Msk',
    'ETH_MACMDIOAR_BTB', 'ETH_MACMDIOAR_PA_Pos', 'ETH_MACMDIOAR_PA_Msk',
    'ETH_MACMDIOAR_PA', 'ETH_MACMDIOAR_RDA_Pos', 'ETH_MACMDIOAR_RDA_Msk',
    'ETH_MACMDIOAR_RDA', 'ETH_MACMDIOAR_NTC_Pos', 'ETH_MACMDIOAR_NTC_Msk',
    'ETH_MACMDIOAR_NTC', 'ETH_MACMDIOAR_CR_Pos', 'ETH_MACMDIOAR_CR_Msk',
    'ETH_MACMDIOAR_CR', 'ETH_MACMDIOAR_CR_DIV42', 'ETH_MACMDIOAR_CR_DIV62_Pos',
    'ETH_MACMDIOAR_CR_DIV62_Msk', 'ETH_MACMDIOAR_CR_DIV62',
    'ETH_MACMDIOAR_CR_DIV16_Pos', 'ETH_MACMDIOAR_CR_DIV16_Msk',
    'ETH_MACMDIOAR_CR_DIV16', 'ETH_MACMDIOAR_CR_DIV26_Pos',
    'ETH_MACMDIOAR_CR_DIV26_Msk', 'ETH_MACMDIOAR_CR_DIV26',
    'ETH_MACMDIOAR_CR_DIV102_Pos', 'ETH_MACMDIOAR_CR_DIV102_Msk',
    'ETH_MACMDIOAR_CR_DIV102', 'ETH_MACMDIOAR_CR_DIV124_Pos',
    'ETH_MACMDIOAR_CR_DIV124_Msk', 'ETH_MACMDIOAR_CR_DIV124',
    'ETH_MACMDIOAR_CR_DIV4AR_Pos', 'ETH_MACMDIOAR_CR_DIV4AR_Msk',
    'ETH_MACMDIOAR_CR_DIV4AR', 'ETH_MACMDIOAR_CR_DIV6AR_Pos',
    'ETH_MACMDIOAR_CR_DIV6AR_Msk', 'ETH_MACMDIOAR_CR_DIV6AR',
    'ETH_MACMDIOAR_CR_DIV8AR_Pos', 'ETH_MACMDIOAR_CR_DIV8AR_Msk',
    'ETH_MACMDIOAR_CR_DIV8AR', 'ETH_MACMDIOAR_CR_DIV10AR_Pos',
    'ETH_MACMDIOAR_CR_DIV10AR_Msk', 'ETH_MACMDIOAR_CR_DIV10AR',
    'ETH_MACMDIOAR_CR_DIV12AR_Pos', 'ETH_MACMDIOAR_CR_DIV12AR_Msk',
    'ETH_MACMDIOAR_CR_DIV12AR', 'ETH_MACMDIOAR_CR_DIV14AR_Pos',
    'ETH_MACMDIOAR_CR_DIV14AR_Msk', 'ETH_MACMDIOAR_CR_DIV14AR',
    'ETH_MACMDIOAR_CR_DIV16AR_Pos', 'ETH_MACMDIOAR_CR_DIV16AR_Msk',
    'ETH_MACMDIOAR_CR_DIV16AR', 'ETH_MACMDIOAR_CR_DIV18AR_Pos',
    'ETH_MACMDIOAR_CR_DIV18AR_Msk', 'ETH_MACMDIOAR_CR_DIV18AR',
    'ETH_MACMDIOAR_SKAP_Pos', 'ETH_MACMDIOAR_SKAP_Msk', 'ETH_MACMDIOAR_SKAP',
    'ETH_MACMDIOAR_MOC_Pos', 'ETH_MACMDIOAR_MOC_Msk', 'ETH_MACMDIOAR_MOC',
    'ETH_MACMDIOAR_MOC_WR_Pos', 'ETH_MACMDIOAR_MOC_WR_Msk', 'ETH_MACMDIOAR_MOC_WR',
    'ETH_MACMDIOAR_MOC_PRDIA_Pos', 'ETH_MACMDIOAR_MOC_PRDIA_Msk',
    'ETH_MACMDIOAR_MOC_PRDIA', 'ETH_MACMDIOAR_MOC_RD_Pos', 'ETH_MACMDIOAR_MOC_RD_Msk',
    'ETH_MACMDIOAR_MOC_RD', 'ETH_MACMDIOAR_C45E_Pos', 'ETH_MACMDIOAR_C45E_Msk',
    'ETH_MACMDIOAR_C45E', 'ETH_MACMDIOAR_MB_Pos', 'ETH_MACMDIOAR_MB_Msk',
    'ETH_MACMDIOAR_MB', 'ETH_MACMDIODR_RA_Pos', 'ETH_MACMDIODR_RA_Msk',
    'ETH_MACMDIODR_RA', 'ETH_MACMDIODR_MD_Pos', 'ETH_MACMDIODR_MD_Msk',
    'ETH_MACMDIODR_MD', 'ETH_MACARPAR_ARPPA_Pos', 'ETH_MACARPAR_ARPPA_Msk',
    'ETH_MACARPAR_ARPPA', 'ETH_MACA0HR_AE_Pos', 'ETH_MACA0HR_AE_Msk', 'ETH_MACA0HR_AE',
    'ETH_MACA0HR_ADDRHI_Pos', 'ETH_MACA0HR_ADDRHI_Msk', 'ETH_MACA0HR_ADDRHI',
    'ETH_MACA0LR_ADDRLO_Pos', 'ETH_MACA0LR_ADDRLO_Msk', 'ETH_MACA0LR_ADDRLO',
    'ETH_MACA1HR_AE_Pos', 'ETH_MACA1HR_AE_Msk', 'ETH_MACA1HR_AE', 'ETH_MACA1HR_SA_Pos',
    'ETH_MACA1HR_SA_Msk', 'ETH_MACA1HR_SA', 'ETH_MACA1HR_MBC_Pos',
    'ETH_MACA1HR_MBC_Msk', 'ETH_MACA1HR_MBC', 'ETH_MACA1HR_ADDRHI_Pos',
    'ETH_MACA1HR_ADDRHI_Msk', 'ETH_MACA1HR_ADDRHI', 'ETH_MACA1LR_ADDRLO_Pos',
    'ETH_MACA1LR_ADDRLO_Msk', 'ETH_MACA1LR_ADDRLO', 'ETH_MACA2HR_AE_Pos',
    'ETH_MACA2HR_AE_Msk', 'ETH_MACA2HR_AE', 'ETH_MACA2HR_SA_Pos', 'ETH_MACA2HR_SA_Msk',
    'ETH_MACA2HR_SA', 'ETH_MACA2HR_MBC_Pos', 'ETH_MACA2HR_MBC_Msk', 'ETH_MACA2HR_MBC',
    'ETH_MACA2HR_ADDRHI_Pos', 'ETH_MACA2HR_ADDRHI_Msk', 'ETH_MACA2HR_ADDRHI',
    'ETH_MACA2LR_ADDRLO_Pos', 'ETH_MACA2LR_ADDRLO_Msk', 'ETH_MACA2LR_ADDRLO',
    'ETH_MACA3HR_AE_Pos', 'ETH_MACA3HR_AE_Msk', 'ETH_MACA3HR_AE', 'ETH_MACA3HR_SA_Pos',
    'ETH_MACA3HR_SA_Msk', 'ETH_MACA3HR_SA', 'ETH_MACA3HR_MBC_Pos',
    'ETH_MACA3HR_MBC_Msk', 'ETH_MACA3HR_MBC', 'ETH_MACA3HR_ADDRHI_Pos',
    'ETH_MACA3HR_ADDRHI_Msk', 'ETH_MACA3HR_ADDRHI', 'ETH_MACA3LR_ADDRLO_Pos',
    'ETH_MACA3LR_ADDRLO_Msk', 'ETH_MACA3LR_ADDRLO', 'ETH_MACAHR_AE_Pos',
    'ETH_MACAHR_AE_Msk', 'ETH_MACAHR_AE', 'ETH_MACAHR_SA_Pos', 'ETH_MACAHR_SA_Msk',
    'ETH_MACAHR_SA', 'ETH_MACAHR_MBC_Pos', 'ETH_MACAHR_MBC_Msk', 'ETH_MACAHR_MBC',
    'ETH_MACAHR_MBC_HBITS15_8', 'ETH_MACAHR_MBC_HBITS7_0', 'ETH_MACAHR_MBC_LBITS31_24',
    'ETH_MACAHR_MBC_LBITS23_16', 'ETH_MACAHR_MBC_LBITS15_8', 'ETH_MACAHR_MBC_LBITS7_0',
    'ETH_MACAHR_MACAH_Pos', 'ETH_MACAHR_MACAH_Msk', 'ETH_MACAHR_MACAH',
    'ETH_MACALR_MACAL_Pos', 'ETH_MACALR_MACAL_Msk', 'ETH_MACALR_MACAL',
    'ETH_MMCCR_UCDBC_Pos', 'ETH_MMCCR_UCDBC_Msk', 'ETH_MMCCR_UCDBC',
    'ETH_MMCCR_CNTPRSTLVL_Pos', 'ETH_MMCCR_CNTPRSTLVL_Msk', 'ETH_MMCCR_CNTPRSTLVL',
    'ETH_MMCCR_CNTPRST_Pos', 'ETH_MMCCR_CNTPRST_Msk', 'ETH_MMCCR_CNTPRST',
    'ETH_MMCCR_CNTFREEZ_Pos', 'ETH_MMCCR_CNTFREEZ_Msk', 'ETH_MMCCR_CNTFREEZ',
    'ETH_MMCCR_RSTONRD_Pos', 'ETH_MMCCR_RSTONRD_Msk', 'ETH_MMCCR_RSTONRD',
    'ETH_MMCCR_CNTSTOPRO_Pos', 'ETH_MMCCR_CNTSTOPRO_Msk', 'ETH_MMCCR_CNTSTOPRO',
    'ETH_MMCCR_CNTRST_Pos', 'ETH_MMCCR_CNTRST_Msk', 'ETH_MMCCR_CNTRST',
    'ETH_MMCRIR_RXLPITRCIS_Pos', 'ETH_MMCRIR_RXLPITRCIS_Msk', 'ETH_MMCRIR_RXLPITRCIS',
    'ETH_MMCRIR_RXLPIUSCIS_Pos', 'ETH_MMCRIR_RXLPIUSCIS_Msk', 'ETH_MMCRIR_RXLPIUSCIS',
    'ETH_MMCRIR_RXUCGPIS_Pos', 'ETH_MMCRIR_RXUCGPIS_Msk', 'ETH_MMCRIR_RXUCGPIS',
    'ETH_MMCRIR_RXALGNERPIS_Pos', 'ETH_MMCRIR_RXALGNERPIS_Msk',
    'ETH_MMCRIR_RXALGNERPIS', 'ETH_MMCRIR_RXCRCERPIS_Pos', 'ETH_MMCRIR_RXCRCERPIS_Msk',
    'ETH_MMCRIR_RXCRCERPIS', 'ETH_MMCTIR_TXLPITRCIS_Pos', 'ETH_MMCTIR_TXLPITRCIS_Msk',
    'ETH_MMCTIR_TXLPITRCIS', 'ETH_MMCTIR_TXLPIUSCIS_Pos', 'ETH_MMCTIR_TXLPIUSCIS_Msk',
    'ETH_MMCTIR_TXLPIUSCIS', 'ETH_MMCTIR_TXGPKTIS_Pos', 'ETH_MMCTIR_TXGPKTIS_Msk',
    'ETH_MMCTIR_TXGPKTIS', 'ETH_MMCTIR_TXMCOLGPIS_Pos', 'ETH_MMCTIR_TXMCOLGPIS_Msk',
    'ETH_MMCTIR_TXMCOLGPIS', 'ETH_MMCTIR_TXSCOLGPIS_Pos', 'ETH_MMCTIR_TXSCOLGPIS_Msk',
    'ETH_MMCTIR_TXSCOLGPIS', 'ETH_MMCRIMR_RXLPITRCIM_Pos', 'ETH_MMCRIMR_RXLPITRCIM_Msk',
    'ETH_MMCRIMR_RXLPITRCIM', 'ETH_MMCRIMR_RXLPIUSCIM_Pos',
    'ETH_MMCRIMR_RXLPIUSCIM_Msk', 'ETH_MMCRIMR_RXLPIUSCIM', 'ETH_MMCRIMR_RXUCGPIM_Pos',
    'ETH_MMCRIMR_RXUCGPIM_Msk', 'ETH_MMCRIMR_RXUCGPIM', 'ETH_MMCRIMR_RXALGNERPIM_Pos',
    'ETH_MMCRIMR_RXALGNERPIM_Msk', 'ETH_MMCRIMR_RXALGNERPIM',
    'ETH_MMCRIMR_RXCRCERPIM_Pos', 'ETH_MMCRIMR_RXCRCERPIM_Msk',
    'ETH_MMCRIMR_RXCRCERPIM', 'ETH_MMCTIMR_TXLPITRCIM_Pos',
    'ETH_MMCTIMR_TXLPITRCIM_Msk', 'ETH_MMCTIMR_TXLPITRCIM',
    'ETH_MMCTIMR_TXLPIUSCIM_Pos', 'ETH_MMCTIMR_TXLPIUSCIM_Msk',
    'ETH_MMCTIMR_TXLPIUSCIM', 'ETH_MMCTIMR_TXGPKTIM_Pos', 'ETH_MMCTIMR_TXGPKTIM_Msk',
    'ETH_MMCTIMR_TXGPKTIM', 'ETH_MMCTIMR_TXMCOLGPIM_Pos', 'ETH_MMCTIMR_TXMCOLGPIM_Msk',
    'ETH_MMCTIMR_TXMCOLGPIM', 'ETH_MMCTIMR_TXSCOLGPIM_Pos',
    'ETH_MMCTIMR_TXSCOLGPIM_Msk', 'ETH_MMCTIMR_TXSCOLGPIM',
    'ETH_MMCTSCGPR_TXSNGLCOLG_Pos', 'ETH_MMCTSCGPR_TXSNGLCOLG_msk',
    'ETH_MMCTSCGPR_TXSNGLCOLG', 'ETH_MMCTMCGPR_TXMULTCOLG_Pos',
    'ETH_MMCTMCGPR_TXMULTCOLG_msk', 'ETH_MMCTMCGPR_TXMULTCOLG',
    'ETH_MMCTPCGR_TXPKTG_Pos', 'ETH_MMCTPCGR_TXPKTG_msk', 'ETH_MMCTPCGR_TXPKTG',
    'ETH_MMCRCRCEPR_RXCRCERR_Pos', 'ETH_MMCRCRCEPR_RXCRCERR_msk',
    'ETH_MMCRCRCEPR_RXCRCERR', 'ETH_MMCRAEPR_RXALGNERR_Pos',
    'ETH_MMCRAEPR_RXALGNERR_msk', 'ETH_MMCRAEPR_RXALGNERR', 'ETH_MMCRUPGR_RXUCASTG_Pos',
    'ETH_MMCRUPGR_RXUCASTG_msk', 'ETH_MMCRUPGR_RXUCASTG',
    'ETH_MMCTLPIMSTR_TXLPIUSC_Pos', 'ETH_MMCTLPIMSTR_TXLPIUSC_msk',
    'ETH_MMCTLPIMSTR_TXLPIUSC', 'ETH_MMCTLPITCR_TXLPITRC_Pos',
    'ETH_MMCTLPITCR_TXLPITRC_msk', 'ETH_MMCTLPITCR_TXLPITRC',
    'ETH_MMCRLPIMSTR_RXLPIUSC_Pos', 'ETH_MMCRLPIMSTR_RXLPIUSC_msk',
    'ETH_MMCRLPIMSTR_RXLPIUSC', 'ETH_MMCRLPITCR_RXLPITRC_Pos',
    'ETH_MMCRLPITCR_RXLPITRC_msk', 'ETH_MMCRLPITCR_RXLPITRC',
    'ETH_MACL3L4CR_L4DPIM_Pos', 'ETH_MACL3L4CR_L4DPIM_Msk', 'ETH_MACL3L4CR_L4DPIM',
    'ETH_MACL3L4CR_L4DPM_Pos', 'ETH_MACL3L4CR_L4DPM_Msk', 'ETH_MACL3L4CR_L4DPM',
    'ETH_MACL3L4CR_L4SPIM_Pos', 'ETH_MACL3L4CR_L4SPIM_Msk', 'ETH_MACL3L4CR_L4SPIM',
    'ETH_MACL3L4CR_L4SPM_Pos', 'ETH_MACL3L4CR_L4SPM_Msk', 'ETH_MACL3L4CR_L4SPM',
    'ETH_MACL3L4CR_L4PEN_Pos', 'ETH_MACL3L4CR_L4PEN_Msk', 'ETH_MACL3L4CR_L4PEN',
    'ETH_MACL3L4CR_L3HDBM_Pos', 'ETH_MACL3L4CR_L3HDBM_Msk', 'ETH_MACL3L4CR_L3HDBM',
    'ETH_MACL3L4CR_L3HSBM_Pos', 'ETH_MACL3L4CR_L3HSBM_Msk', 'ETH_MACL3L4CR_L3HSBM',
    'ETH_MACL3L4CR_L3DAIM_Pos', 'ETH_MACL3L4CR_L3DAIM_Msk', 'ETH_MACL3L4CR_L3DAIM',
    'ETH_MACL3L4CR_L3DAM_Pos', 'ETH_MACL3L4CR_L3DAM_Msk', 'ETH_MACL3L4CR_L3DAM',
    'ETH_MACL3L4CR_L3SAIM_Pos', 'ETH_MACL3L4CR_L3SAIM_Msk', 'ETH_MACL3L4CR_L3SAIM',
    'ETH_MACL3L4CR_L3SAM_Pos', 'ETH_MACL3L4CR_L3SAM_Msk', 'ETH_MACL3L4CR_L3SAM',
    'ETH_MACL3L4CR_L3PEN_Pos', 'ETH_MACL3L4CR_L3PEN_Msk', 'ETH_MACL3L4CR_L3PEN',
    'ETH_MACL4AR_L4DP_Pos', 'ETH_MACL4AR_L4DP_Msk', 'ETH_MACL4AR_L4DP',
    'ETH_MACL4AR_L4SP_Pos', 'ETH_MACL4AR_L4SP_Msk', 'ETH_MACL4AR_L4SP',
    'ETH_MACL3A0R_L3A0_Pos', 'ETH_MACL3A0R_L3A0_Msk', 'ETH_MACL3A0R_L3A0',
    'ETH_MACL3A1R_L3A1_Pos', 'ETH_MACL3A1R_L3A1_Msk', 'ETH_MACL3A1R_L3A1',
    'ETH_MACL3A2R_L3A2_Pos', 'ETH_MACL3A2R_L3A2_Msk', 'ETH_MACL3A2R_L3A2',
    'ETH_MACL3A3R_L3A3_Pos', 'ETH_MACL3A3R_L3A3_Msk', 'ETH_MACL3A3R_L3A3',
    'ETH_MACTSCR_TXTSSTSM_Pos', 'ETH_MACTSCR_TXTSSTSM_Msk', 'ETH_MACTSCR_TXTSSTSM',
    'ETH_MACTSCR_CSC_Pos', 'ETH_MACTSCR_CSC_Msk', 'ETH_MACTSCR_CSC',
    'ETH_MACTSCR_TSENMACADDR_Pos', 'ETH_MACTSCR_TSENMACADDR_Msk',
    'ETH_MACTSCR_TSENMACADDR', 'ETH_MACTSCR_SNAPTYPSEL_Pos',
    'ETH_MACTSCR_SNAPTYPSEL_Msk', 'ETH_MACTSCR_SNAPTYPSEL', 'ETH_MACTSCR_TSMSTRENA_Pos',
    'ETH_MACTSCR_TSMSTRENA_Msk', 'ETH_MACTSCR_TSMSTRENA', 'ETH_MACTSCR_TSEVNTENA_Pos',
    'ETH_MACTSCR_TSEVNTENA_Msk', 'ETH_MACTSCR_TSEVNTENA', 'ETH_MACTSCR_TSIPV4ENA_Pos',
    'ETH_MACTSCR_TSIPV4ENA_Msk', 'ETH_MACTSCR_TSIPV4ENA', 'ETH_MACTSCR_TSIPV6ENA_Pos',
    'ETH_MACTSCR_TSIPV6ENA_Msk', 'ETH_MACTSCR_TSIPV6ENA', 'ETH_MACTSCR_TSIPENA_Pos',
    'ETH_MACTSCR_TSIPENA_Msk', 'ETH_MACTSCR_TSIPENA', 'ETH_MACTSCR_TSVER2ENA_Pos',
    'ETH_MACTSCR_TSVER2ENA_Msk', 'ETH_MACTSCR_TSVER2ENA', 'ETH_MACTSCR_TSCTRLSSR_Pos',
    'ETH_MACTSCR_TSCTRLSSR_Msk', 'ETH_MACTSCR_TSCTRLSSR', 'ETH_MACTSCR_TSENALL_Pos',
    'ETH_MACTSCR_TSENALL_Msk', 'ETH_MACTSCR_TSENALL', 'ETH_MACTSCR_TSADDREG_Pos',
    'ETH_MACTSCR_TSADDREG_Msk', 'ETH_MACTSCR_TSADDREG', 'ETH_MACTSCR_TSUPDT_Pos',
    'ETH_MACTSCR_TSUPDT_Msk', 'ETH_MACTSCR_TSUPDT', 'ETH_MACTSCR_TSINIT_Pos',
    'ETH_MACTSCR_TSINIT_Msk', 'ETH_MACTSCR_TSINIT', 'ETH_MACTSCR_TSCFUPDT_Pos',
    'ETH_MACTSCR_TSCFUPDT_Msk', 'ETH_MACTSCR_TSCFUPDT', 'ETH_MACTSCR_TSENA_Pos',
    'ETH_MACTSCR_TSENA_Msk', 'ETH_MACTSCR_TSENA', 'ETH_MACMACSSIR_SSINC_Pos',
    'ETH_MACMACSSIR_SSINC_Msk', 'ETH_MACMACSSIR_SSINC', 'ETH_MACMACSSIR_SNSINC_Pos',
    'ETH_MACMACSSIR_SNSINC_Msk', 'ETH_MACMACSSIR_SNSINC', 'ETH_MACSTSR_TSS_Pos',
    'ETH_MACSTSR_TSS_Msk', 'ETH_MACSTSR_TSS', 'ETH_MACSTNR_TSSS_Pos',
    'ETH_MACSTNR_TSSS_Msk', 'ETH_MACSTNR_TSSS', 'ETH_MACSTSUR_TSS_Pos',
    'ETH_MACSTSUR_TSS_Msk', 'ETH_MACSTSUR_TSS', 'ETH_MACSTNUR_ADDSUB_Pos',
    'ETH_MACSTNUR_ADDSUB_Msk', 'ETH_MACSTNUR_ADDSUB', 'ETH_MACSTNUR_TSSS_Pos',
    'ETH_MACSTNUR_TSSS_Msk', 'ETH_MACSTNUR_TSSS', 'ETH_MACTSAR_TSAR_Pos',
    'ETH_MACTSAR_TSAR_Msk', 'ETH_MACTSAR_TSAR', 'ETH_MACTSSR_ATSNS_Pos',
    'ETH_MACTSSR_ATSNS_Msk', 'ETH_MACTSSR_ATSNS', 'ETH_MACTSSR_ATSSTM_Pos',
    'ETH_MACTSSR_ATSSTM_Msk', 'ETH_MACTSSR_ATSSTM', 'ETH_MACTSSR_ATSSTN_Pos',
    'ETH_MACTSSR_ATSSTN_Msk', 'ETH_MACTSSR_ATSSTN', 'ETH_MACTSSR_TXTSSIS_Pos',
    'ETH_MACTSSR_TXTSSIS_Msk', 'ETH_MACTSSR_TXTSSIS', 'ETH_MACTSSR_TSTRGTERR0_Pos',
    'ETH_MACTSSR_TSTRGTERR0_Msk', 'ETH_MACTSSR_TSTRGTERR0', 'ETH_MACTSSR_AUXTSTRIG_Pos',
    'ETH_MACTSSR_AUXTSTRIG_Msk', 'ETH_MACTSSR_AUXTSTRIG', 'ETH_MACTSSR_TSTARGT0_Pos',
    'ETH_MACTSSR_TSTARGT0_Msk', 'ETH_MACTSSR_TSTARGT0', 'ETH_MACTSSR_TSSOVF_Pos',
    'ETH_MACTSSR_TSSOVF_Msk', 'ETH_MACTSSR_TSSOVF', 'ETH_MACTTSSNR_TXTSSMIS_Pos',
    'ETH_MACTTSSNR_TXTSSMIS_Msk', 'ETH_MACTTSSNR_TXTSSMIS', 'ETH_MACTTSSNR_TXTSSLO_Pos',
    'ETH_MACTTSSNR_TXTSSLO_Msk', 'ETH_MACTTSSNR_TXTSSLO', 'ETH_MACTTSSSR_TXTSSHI_Pos',
    'ETH_MACTTSSSR_TXTSSHI_Msk', 'ETH_MACTTSSSR_TXTSSHI', 'ETH_MACACR_ATSEN3_Pos',
    'ETH_MACACR_ATSEN3_Msk', 'ETH_MACACR_ATSEN3', 'ETH_MACACR_ATSEN2_Pos',
    'ETH_MACACR_ATSEN2_Msk', 'ETH_MACACR_ATSEN2', 'ETH_MACACR_ATSEN1_Pos',
    'ETH_MACACR_ATSEN1_Msk', 'ETH_MACACR_ATSEN1', 'ETH_MACACR_ATSEN0_Pos',
    'ETH_MACACR_ATSEN0_Msk', 'ETH_MACACR_ATSEN0', 'ETH_MACACR_ATSFC_Pos',
    'ETH_MACACR_ATSFC_Msk', 'ETH_MACACR_ATSFC', 'ETH_MACATSNR_AUXTSLO_Pos',
    'ETH_MACATSNR_AUXTSLO_Msk', 'ETH_MACATSNR_AUXTSLO', 'ETH_MACATSSR_AUXTSHI_Pos',
    'ETH_MACATSSR_AUXTSHI_Msk', 'ETH_MACATSSR_AUXTSHI', 'ETH_MACTSIACR_OSTIAC_Pos',
    'ETH_MACTSIACR_OSTIAC_Msk', 'ETH_MACTSIACR_OSTIAC', 'ETH_MACTSEACR_OSTEAC_Pos',
    'ETH_MACTSEACR_OSTEAC_Msk', 'ETH_MACTSEACR_OSTEAC', 'ETH_MACTSICNR_TSIC_Pos',
    'ETH_MACTSICNR_TSIC_Msk', 'ETH_MACTSICNR_TSIC', 'ETH_MACTSECNR_TSEC_Pos',
    'ETH_MACTSECNR_TSEC_Msk', 'ETH_MACTSECNR_TSEC', 'ETH_MACPPSCR_TRGTMODSEL0_Pos',
    'ETH_MACPPSCR_TRGTMODSEL0_Msk', 'ETH_MACPPSCR_TRGTMODSEL0',
    'ETH_MACPPSCR_PPSEN0_Pos', 'ETH_MACPPSCR_PPSEN0_Msk', 'ETH_MACPPSCR_PPSEN0',
    'ETH_MACPPSCR_PPSCTRL_Pos', 'ETH_MACPPSCR_PPSCTRL_Msk', 'ETH_MACPPSCR_PPSCTRL',
    'ETH_MACPPSTTSR_TSTRH0_Pos', 'ETH_MACPPSTTSR_TSTRH0_Msk', 'ETH_MACPPSTTSR_TSTRH0',
    'ETH_MACPPSTTNR_TRGTBUSY0_Pos', 'ETH_MACPPSTTNR_TRGTBUSY0_Msk',
    'ETH_MACPPSTTNR_TRGTBUSY0', 'ETH_MACPPSTTNR_TTSL0_Pos', 'ETH_MACPPSTTNR_TTSL0_Msk',
    'ETH_MACPPSTTNR_TTSL0', 'ETH_MACPPSIR_PPSINT0_Pos', 'ETH_MACPPSIR_PPSINT0_Msk',
    'ETH_MACPPSIR_PPSINT0', 'ETH_MACPPSWR_PPSWIDTH0_Pos', 'ETH_MACPPSWR_PPSWIDTH0_Msk',
    'ETH_MACPPSWR_PPSWIDTH0', 'ETH_MACPOCR_DN_Pos', 'ETH_MACPOCR_DN_Msk',
    'ETH_MACPOCR_DN', 'ETH_MACPOCR_DRRDIS_Pos', 'ETH_MACPOCR_DRRDIS_Msk',
    'ETH_MACPOCR_DRRDIS', 'ETH_MACPOCR_APDREQTRIG_Pos', 'ETH_MACPOCR_APDREQTRIG_Msk',
    'ETH_MACPOCR_APDREQTRIG', 'ETH_MACPOCR_ASYNCTRIG_Pos', 'ETH_MACPOCR_ASYNCTRIG_Msk',
    'ETH_MACPOCR_ASYNCTRIG', 'ETH_MACPOCR_APDREQEN_Pos', 'ETH_MACPOCR_APDREQEN_Msk',
    'ETH_MACPOCR_APDREQEN', 'ETH_MACPOCR_ASYNCEN_Pos', 'ETH_MACPOCR_ASYNCEN_Msk',
    'ETH_MACPOCR_ASYNCEN', 'ETH_MACPOCR_PTOEN_Pos', 'ETH_MACPOCR_PTOEN_Msk',
    'ETH_MACPOCR_PTOEN', 'ETH_MACSPI0R_SPI0_Pos', 'ETH_MACSPI0R_SPI0_Msk',
    'ETH_MACSPI0R_SPI0', 'ETH_MACSPI1R_SPI1_Pos', 'ETH_MACSPI1R_SPI1_Msk',
    'ETH_MACSPI1R_SPI1', 'ETH_MACSPI2R_SPI2_Pos', 'ETH_MACSPI2R_SPI2_Msk',
    'ETH_MACSPI2R_SPI2', 'ETH_MACLMIR_LMPDRI_Pos', 'ETH_MACLMIR_LMPDRI_Msk',
    'ETH_MACLMIR_LMPDRI', 'ETH_MACLMIR_DRSYNCR_Pos', 'ETH_MACLMIR_DRSYNCR_Msk',
    'ETH_MACLMIR_DRSYNCR', 'ETH_MACLMIR_LSI_Pos', 'ETH_MACLMIR_LSI_Msk',
    'ETH_MACLMIR_LSI', 'ETH_MTLOMR_CNTCLR_Pos', 'ETH_MTLOMR_CNTCLR_Msk',
    'ETH_MTLOMR_CNTCLR', 'ETH_MTLOMR_CNTPRST_Pos', 'ETH_MTLOMR_CNTPRST_Msk',
    'ETH_MTLOMR_CNTPRST', 'ETH_MTLOMR_DTXSTS_Pos', 'ETH_MTLOMR_DTXSTS_Msk',
    'ETH_MTLOMR_DTXSTS', 'ETH_MTLISR_MACIS_Pos', 'ETH_MTLISR_MACIS_Msk',
    'ETH_MTLISR_MACIS', 'ETH_MTLISR_QIS_Pos', 'ETH_MTLISR_QIS_Msk', 'ETH_MTLISR_QIS',
    'ETH_MTLTQOMR_TTC_Pos', 'ETH_MTLTQOMR_TTC_Msk', 'ETH_MTLTQOMR_TTC',
    'ETH_MTLTQOMR_TTC_32BITS', 'ETH_MTLTQOMR_TTC_64BITS', 'ETH_MTLTQOMR_TTC_96BITS',
    'ETH_MTLTQOMR_TTC_128BITS', 'ETH_MTLTQOMR_TTC_192BITS', 'ETH_MTLTQOMR_TTC_256BITS',
    'ETH_MTLTQOMR_TTC_384BITS', 'ETH_MTLTQOMR_TTC_512BITS', 'ETH_MTLTQOMR_TSF_Pos',
    'ETH_MTLTQOMR_TSF_Msk', 'ETH_MTLTQOMR_TSF', 'ETH_MTLTQOMR_FTQ_Pos',
    'ETH_MTLTQOMR_FTQ_Msk', 'ETH_MTLTQOMR_FTQ', 'ETH_MTLTQUR_UFCNTOVF_Pos',
    'ETH_MTLTQUR_UFCNTOVF_Msk', 'ETH_MTLTQUR_UFCNTOVF', 'ETH_MTLTQUR_UFPKTCNT_Pos',
    'ETH_MTLTQUR_UFPKTCNT_Msk', 'ETH_MTLTQUR_UFPKTCNT', 'ETH_MTLTQDR_STXSTSF_Pos',
    'ETH_MTLTQDR_STXSTSF_Msk', 'ETH_MTLTQDR_STXSTSF', 'ETH_MTLTQDR_PTXQ_Pos',
    'ETH_MTLTQDR_PTXQ_Msk', 'ETH_MTLTQDR_PTXQ', 'ETH_MTLTQDR_TXSTSFSTS_Pos',
    'ETH_MTLTQDR_TXSTSFSTS_Msk', 'ETH_MTLTQDR_TXSTSFSTS', 'ETH_MTLTQDR_TXQSTS_Pos',
    'ETH_MTLTQDR_TXQSTS_Msk', 'ETH_MTLTQDR_TXQSTS', 'ETH_MTLTQDR_TWCSTS_Pos',
    'ETH_MTLTQDR_TWCSTS_Msk', 'ETH_MTLTQDR_TWCSTS', 'ETH_MTLTQDR_TRCSTS_Pos',
    'ETH_MTLTQDR_TRCSTS_Msk', 'ETH_MTLTQDR_TRCSTS', 'ETH_MTLTQDR_TRCSTS_IDLE',
    'ETH_MTLTQDR_TRCSTS_READ', 'ETH_MTLTQDR_TRCSTS_WAITING',
    'ETH_MTLTQDR_TRCSTS_FLUSHING', 'ETH_MTLTQDR_TXQPAUSED_Pos',
    'ETH_MTLTQDR_TXQPAUSED_Msk', 'ETH_MTLTQDR_TXQPAUSED', 'ETH_MTLQICSR_RXOIE_Pos',
    'ETH_MTLQICSR_RXOIE_Msk', 'ETH_MTLQICSR_RXOIE', 'ETH_MTLQICSR_RXOVFIS_Pos',
    'ETH_MTLQICSR_RXOVFIS_Msk', 'ETH_MTLQICSR_RXOVFIS', 'ETH_MTLQICSR_TXUIE_Pos',
    'ETH_MTLQICSR_TXUIE_Msk', 'ETH_MTLQICSR_TXUIE', 'ETH_MTLQICSR_TXUNFIS_Pos',
    'ETH_MTLQICSR_TXUNFIS_Msk', 'ETH_MTLQICSR_TXUNFIS', 'ETH_MTLRQOMR_RQS_Pos',
    'ETH_MTLRQOMR_RQS_Msk', 'ETH_MTLRQOMR_RQS', 'ETH_MTLRQOMR_RFD_Pos',
    'ETH_MTLRQOMR_RFD_Msk', 'ETH_MTLRQOMR_RFD', 'ETH_MTLRQOMR_RFA_Pos',
    'ETH_MTLRQOMR_RFA_Msk', 'ETH_MTLRQOMR_RFA', 'ETH_MTLRQOMR_EHFC_Pos',
    'ETH_MTLRQOMR_EHFC_Msk', 'ETH_MTLRQOMR_EHFC', 'ETH_MTLRQOMR_DISTCPEF_Pos',
    'ETH_MTLRQOMR_DISTCPEF_Msk', 'ETH_MTLRQOMR_DISTCPEF', 'ETH_MTLRQOMR_RSF_Pos',
    'ETH_MTLRQOMR_RSF_Msk', 'ETH_MTLRQOMR_RSF', 'ETH_MTLRQOMR_FEP_Pos',
    'ETH_MTLRQOMR_FEP_Msk', 'ETH_MTLRQOMR_FEP', 'ETH_MTLRQOMR_FUP_Pos',
    'ETH_MTLRQOMR_FUP_Msk', 'ETH_MTLRQOMR_FUP', 'ETH_MTLRQOMR_RTC_Pos',
    'ETH_MTLRQOMR_RTC_Msk', 'ETH_MTLRQOMR_RTC', 'ETH_MTLRQOMR_RTC_64BITS',
    'ETH_MTLRQOMR_RTC_32BITS', 'ETH_MTLRQOMR_RTC_96BITS', 'ETH_MTLRQOMR_RTC_128BITS',
    'ETH_MTLRQMPOCR_MISCNTOVF_Pos', 'ETH_MTLRQMPOCR_MISCNTOVF_Msk',
    'ETH_MTLRQMPOCR_MISCNTOVF', 'ETH_MTLRQMPOCR_MISPKTCNT_Pos',
    'ETH_MTLRQMPOCR_MISPKTCNT_Msk', 'ETH_MTLRQMPOCR_MISPKTCNT',
    'ETH_MTLRQMPOCR_OVFCNTOVF_Pos', 'ETH_MTLRQMPOCR_OVFCNTOVF_Msk',
    'ETH_MTLRQMPOCR_OVFCNTOVF', 'ETH_MTLRQMPOCR_OVFPKTCNT_Pos',
    'ETH_MTLRQMPOCR_OVFPKTCNT_Msk', 'ETH_MTLRQMPOCR_OVFPKTCNT', 'ETH_MTLRQDR_PRXQ_Pos',
    'ETH_MTLRQDR_PRXQ_Msk', 'ETH_MTLRQDR_PRXQ', 'ETH_MTLRQDR_RXQSTS_Pos',
    'ETH_MTLRQDR_RXQSTS_Msk', 'ETH_MTLRQDR_RXQSTS', 'ETH_MTLRQDR_RXQSTS_EMPTY',
    'ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Pos', 'ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD_Msk',
    'ETH_MTLRQDR_RXQSTS_BELOWTHRESHOLD', 'ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Pos',
    'ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD_Msk', 'ETH_MTLRQDR_RXQSTS_ABOVETHRESHOLD',
    'ETH_MTLRQDR_RXQSTS_FULL_Pos', 'ETH_MTLRQDR_RXQSTS_FULL_Msk',
    'ETH_MTLRQDR_RXQSTS_FULL', 'ETH_MTLRQDR_RRCSTS_Pos', 'ETH_MTLRQDR_RRCSTS_Msk',
    'ETH_MTLRQDR_RRCSTS', 'ETH_MTLRQDR_RRCSTS_IDLE',
    'ETH_MTLRQDR_RRCSTS_READINGDATA_Pos', 'ETH_MTLRQDR_RRCSTS_READINGDATA_Msk',
    'ETH_MTLRQDR_RRCSTS_READINGDATA', 'ETH_MTLRQDR_RRCSTS_READINGSTATUS_Pos',
    'ETH_MTLRQDR_RRCSTS_READINGSTATUS_Msk', 'ETH_MTLRQDR_RRCSTS_READINGSTATUS',
    'ETH_MTLRQDR_RRCSTS_FLUSHING_Pos', 'ETH_MTLRQDR_RRCSTS_FLUSHING_Msk',
    'ETH_MTLRQDR_RRCSTS_FLUSHING', 'ETH_MTLRQDR_RWCSTS_Pos', 'ETH_MTLRQDR_RWCSTS_Msk',
    'ETH_MTLRQDR_RWCSTS', 'ETH_MTLRQCR_RQPA_Pos', 'ETH_MTLRQCR_RQPA_Msk',
    'ETH_MTLRQCR_RQPA', 'ETH_MTLRQCR_RQW_Pos', 'ETH_MTLRQCR_RQW_Msk', 'ETH_MTLRQCR_RQW',
    'ETH_DMAMR_INTM_Pos', 'ETH_DMAMR_INTM_Msk', 'ETH_DMAMR_INTM', 'ETH_DMAMR_INTM_0',
    'ETH_DMAMR_INTM_1', 'ETH_DMAMR_INTM_2', 'ETH_DMAMR_PR_Pos', 'ETH_DMAMR_PR_Msk',
    'ETH_DMAMR_PR', 'ETH_DMAMR_PR_1_1', 'ETH_DMAMR_PR_2_1', 'ETH_DMAMR_PR_3_1',
    'ETH_DMAMR_PR_4_1', 'ETH_DMAMR_PR_5_1', 'ETH_DMAMR_PR_6_1', 'ETH_DMAMR_PR_7_1',
    'ETH_DMAMR_PR_8_1', 'ETH_DMAMR_TXPR_Pos', 'ETH_DMAMR_TXPR_Msk', 'ETH_DMAMR_TXPR',
    'ETH_DMAMR_DA_Pos', 'ETH_DMAMR_DA_Msk', 'ETH_DMAMR_DA', 'ETH_DMAMR_SWR_Pos',
    'ETH_DMAMR_SWR_Msk', 'ETH_DMAMR_SWR', 'ETH_DMASBMR_RB_Pos', 'ETH_DMASBMR_RB_Msk',
    'ETH_DMASBMR_RB', 'ETH_DMASBMR_MB_Pos', 'ETH_DMASBMR_MB_Msk', 'ETH_DMASBMR_MB',
    'ETH_DMASBMR_AAL_Pos', 'ETH_DMASBMR_AAL_Msk', 'ETH_DMASBMR_AAL',
    'ETH_DMASBMR_FB_Pos', 'ETH_DMASBMR_FB_Msk', 'ETH_DMASBMR_FB',
    'ETH_DMAISR_MACIS_Pos', 'ETH_DMAISR_MACIS_Msk', 'ETH_DMAISR_MACIS',
    'ETH_DMAISR_MTLIS_Pos', 'ETH_DMAISR_MTLIS_Msk', 'ETH_DMAISR_MTLIS',
    'ETH_DMAISR_DMACIS_Pos', 'ETH_DMAISR_DMACIS_Msk', 'ETH_DMAISR_DMACIS',
    'ETH_DMADSR_TPS_Pos', 'ETH_DMADSR_TPS_Msk', 'ETH_DMADSR_TPS',
    'ETH_DMADSR_TPS_STOPPED', 'ETH_DMADSR_TPS_FETCHING_Pos',
    'ETH_DMADSR_TPS_FETCHING_Msk', 'ETH_DMADSR_TPS_FETCHING',
    'ETH_DMADSR_TPS_WAITING_Pos', 'ETH_DMADSR_TPS_WAITING_Msk',
    'ETH_DMADSR_TPS_WAITING', 'ETH_DMADSR_TPS_READING_Pos',
    'ETH_DMADSR_TPS_READING_Msk', 'ETH_DMADSR_TPS_READING',
    'ETH_DMADSR_TPS_TIMESTAMP_WR_Pos', 'ETH_DMADSR_TPS_TIMESTAMP_WR_Msk',
    'ETH_DMADSR_TPS_TIMESTAMP_WR', 'ETH_DMADSR_TPS_SUSPENDED_Pos',
    'ETH_DMADSR_TPS_SUSPENDED_Msk', 'ETH_DMADSR_TPS_SUSPENDED',
    'ETH_DMADSR_TPS_CLOSING_Pos', 'ETH_DMADSR_TPS_CLOSING_Msk',
    'ETH_DMADSR_TPS_CLOSING', 'ETH_DMADSR_RPS_Pos', 'ETH_DMADSR_RPS_Msk',
    'ETH_DMADSR_RPS', 'ETH_DMADSR_RPS_STOPPED', 'ETH_DMADSR_RPS_FETCHING_Pos',
    'ETH_DMADSR_RPS_FETCHING_Msk', 'ETH_DMADSR_RPS_FETCHING',
    'ETH_DMADSR_RPS_WAITING_Pos', 'ETH_DMADSR_RPS_WAITING_Msk',
    'ETH_DMADSR_RPS_WAITING', 'ETH_DMADSR_RPS_SUSPENDED_Pos',
    'ETH_DMADSR_RPS_SUSPENDED_Msk', 'ETH_DMADSR_RPS_SUSPENDED',
    'ETH_DMADSR_RPS_CLOSING_Pos', 'ETH_DMADSR_RPS_CLOSING_Msk',
    'ETH_DMADSR_RPS_CLOSING', 'ETH_DMADSR_RPS_TIMESTAMP_WR_Pos',
    'ETH_DMADSR_RPS_TIMESTAMP_WR_Msk', 'ETH_DMADSR_RPS_TIMESTAMP_WR',
    'ETH_DMADSR_RPS_TRANSFERRING_Pos', 'ETH_DMADSR_RPS_TRANSFERRING_Msk',
    'ETH_DMADSR_RPS_TRANSFERRING', 'ETH_DMACCR_DSL_Pos', 'ETH_DMACCR_DSL_Msk',
    'ETH_DMACCR_DSL', 'ETH_DMACCR_DSL_0BIT', 'ETH_DMACCR_DSL_32BIT',
    'ETH_DMACCR_DSL_64BIT', 'ETH_DMACCR_DSL_128BIT', 'ETH_DMACCR_8PBL',
    'ETH_DMACCR_MSS_Pos', 'ETH_DMACCR_MSS_Msk', 'ETH_DMACCR_MSS',
    'ETH_DMACTCR_TPBL_Pos', 'ETH_DMACTCR_TPBL_Msk', 'ETH_DMACTCR_TPBL',
    'ETH_DMACTCR_TPBL_1PBL', 'ETH_DMACTCR_TPBL_2PBL', 'ETH_DMACTCR_TPBL_4PBL',
    'ETH_DMACTCR_TPBL_8PBL', 'ETH_DMACTCR_TPBL_16PBL', 'ETH_DMACTCR_TPBL_32PBL',
    'ETH_DMACTCR_TSE_Pos', 'ETH_DMACTCR_TSE_Msk', 'ETH_DMACTCR_TSE',
    'ETH_DMACTCR_OSP_Pos', 'ETH_DMACTCR_OSP_Msk', 'ETH_DMACTCR_OSP',
    'ETH_DMACTCR_ST_Pos', 'ETH_DMACTCR_ST_Msk', 'ETH_DMACTCR_ST', 'ETH_DMACRCR_RPF_Pos',
    'ETH_DMACRCR_RPF_Msk', 'ETH_DMACRCR_RPF', 'ETH_DMACRCR_RPBL_Pos',
    'ETH_DMACRCR_RPBL_Msk', 'ETH_DMACRCR_RPBL', 'ETH_DMACRCR_RPBL_1PBL',
    'ETH_DMACRCR_RPBL_2PBL', 'ETH_DMACRCR_RPBL_4PBL', 'ETH_DMACRCR_RPBL_8PBL',
    'ETH_DMACRCR_RPBL_16PBL', 'ETH_DMACRCR_RPBL_32PBL', 'ETH_DMACRCR_RBSZ_Pos',
    'ETH_DMACRCR_RBSZ_Msk', 'ETH_DMACRCR_RBSZ', 'ETH_DMACRCR_SR_Pos',
    'ETH_DMACRCR_SR_Msk', 'ETH_DMACRCR_SR', 'ETH_DMACTDLAR_TDESLA_Pos',
    'ETH_DMACTDLAR_TDESLA_Msk', 'ETH_DMACTDLAR_TDESLA', 'ETH_DMACRDLAR_RDESLA_Pos',
    'ETH_DMACRDLAR_RDESLA_Msk', 'ETH_DMACRDLAR_RDESLA', 'ETH_DMACTDTPR_TDT_Pos',
    'ETH_DMACTDTPR_TDT_Msk', 'ETH_DMACTDTPR_TDT', 'ETH_DMACRDTPR_RDT_Pos',
    'ETH_DMACRDTPR_RDT_Msk', 'ETH_DMACRDTPR_RDT', 'ETH_DMACTDRLR_TDRL_Pos',
    'ETH_DMACTDRLR_TDRL_Msk', 'ETH_DMACTDRLR_TDRL', 'ETH_DMACRDRLR_RDRL_Pos',
    'ETH_DMACRDRLR_RDRL_Msk', 'ETH_DMACRDRLR_RDRL', 'ETH_DMACIER_NIE_Pos',
    'ETH_DMACIER_NIE_Msk', 'ETH_DMACIER_NIE', 'ETH_DMACIER_AIE_Pos',
    'ETH_DMACIER_AIE_Msk', 'ETH_DMACIER_AIE', 'ETH_DMACIER_CDEE_Pos',
    'ETH_DMACIER_CDEE_Msk', 'ETH_DMACIER_CDEE', 'ETH_DMACIER_FBEE_Pos',
    'ETH_DMACIER_FBEE_Msk', 'ETH_DMACIER_FBEE', 'ETH_DMACIER_ERIE_Pos',
    'ETH_DMACIER_ERIE_Msk', 'ETH_DMACIER_ERIE', 'ETH_DMACIER_ETIE_Pos',
    'ETH_DMACIER_ETIE_Msk', 'ETH_DMACIER_ETIE', 'ETH_DMACIER_RWTE_Pos',
    'ETH_DMACIER_RWTE_Msk', 'ETH_DMACIER_RWTE', 'ETH_DMACIER_RSE_Pos',
    'ETH_DMACIER_RSE_Msk', 'ETH_DMACIER_RSE', 'ETH_DMACIER_RBUE_Pos',
    'ETH_DMACIER_RBUE_Msk', 'ETH_DMACIER_RBUE', 'ETH_DMACIER_RIE_Pos',
    'ETH_DMACIER_RIE_Msk', 'ETH_DMACIER_RIE', 'ETH_DMACIER_TBUE_Pos',
    'ETH_DMACIER_TBUE_Msk', 'ETH_DMACIER_TBUE', 'ETH_DMACIER_TXSE_Pos',
    'ETH_DMACIER_TXSE_Msk', 'ETH_DMACIER_TXSE', 'ETH_DMACIER_TIE_Pos',
    'ETH_DMACIER_TIE_Msk', 'ETH_DMACIER_TIE', 'ETH_DMACRIWTR_RWT_Pos',
    'ETH_DMACRIWTR_RWT_Msk', 'ETH_DMACRIWTR_RWT', 'ETH_DMACCATDR_CURTDESAPTR_Pos',
    'ETH_DMACCATDR_CURTDESAPTR_Msk', 'ETH_DMACCATDR_CURTDESAPTR',
    'ETH_DMACCARDR_CURRDESAPTR_Pos', 'ETH_DMACCARDR_CURRDESAPTR_Msk',
    'ETH_DMACCARDR_CURRDESAPTR', 'ETH_DMACCATBR_CURTBUFAPTR_Pos',
    'ETH_DMACCATBR_CURTBUFAPTR_Msk', 'ETH_DMACCATBR_CURTBUFAPTR',
    'ETH_DMACCARBR_CURRBUFAPTR_Pos', 'ETH_DMACCARBR_CURRBUFAPTR_Msk',
    'ETH_DMACCARBR_CURRBUFAPTR', 'ETH_DMACSR_REB_Pos', 'ETH_DMACSR_REB_Msk',
    'ETH_DMACSR_REB', 'ETH_DMACSR_TEB_Pos', 'ETH_DMACSR_TEB_Msk', 'ETH_DMACSR_TEB',
    'ETH_DMACSR_NIS_Pos', 'ETH_DMACSR_NIS_Msk', 'ETH_DMACSR_NIS', 'ETH_DMACSR_AIS_Pos',
    'ETH_DMACSR_AIS_Msk', 'ETH_DMACSR_AIS', 'ETH_DMACSR_CDE_Pos', 'ETH_DMACSR_CDE_Msk',
    'ETH_DMACSR_CDE', 'ETH_DMACSR_FBE_Pos', 'ETH_DMACSR_FBE_Msk', 'ETH_DMACSR_FBE',
    'ETH_DMACSR_ERI_Pos', 'ETH_DMACSR_ERI_Msk', 'ETH_DMACSR_ERI', 'ETH_DMACSR_ETI_Pos',
    'ETH_DMACSR_ETI_Msk', 'ETH_DMACSR_ETI', 'ETH_DMACSR_RWT_Pos', 'ETH_DMACSR_RWT_Msk',
    'ETH_DMACSR_RWT', 'ETH_DMACSR_RPS_Pos', 'ETH_DMACSR_RPS_Msk', 'ETH_DMACSR_RPS',
    'ETH_DMACSR_RBU_Pos', 'ETH_DMACSR_RBU_Msk', 'ETH_DMACSR_RBU', 'ETH_DMACSR_RI_Pos',
    'ETH_DMACSR_RI_Msk', 'ETH_DMACSR_RI', 'ETH_DMACSR_TBU_Pos', 'ETH_DMACSR_TBU_Msk',
    'ETH_DMACSR_TBU', 'ETH_DMACSR_TPS_Pos', 'ETH_DMACSR_TPS_Msk', 'ETH_DMACSR_TPS',
    'ETH_DMACSR_TI_Pos', 'ETH_DMACSR_TI_Msk', 'ETH_DMACSR_TI', 'ETH_DMACMFCR_MFCO_Pos',
    'ETH_DMACMFCR_MFCO_Msk', 'ETH_DMACMFCR_MFCO', 'ETH_DMACMFCR_MFC_Pos',
    'ETH_DMACMFCR_MFC_Msk', 'ETH_DMACMFCR_MFC', 'DMA_SxCR_MBURST_Pos',
    'DMA_SxCR_MBURST_Msk', 'DMA_SxCR_MBURST', 'DMA_SxCR_MBURST_0', 'DMA_SxCR_MBURST_1',
    'DMA_SxCR_PBURST_Pos', 'DMA_SxCR_PBURST_Msk', 'DMA_SxCR_PBURST',
    'DMA_SxCR_PBURST_0', 'DMA_SxCR_PBURST_1', 'DMA_SxCR_TRBUFF_Pos',
    'DMA_SxCR_TRBUFF_Msk', 'DMA_SxCR_TRBUFF', 'DMA_SxCR_CT_Pos', 'DMA_SxCR_CT_Msk',
    'DMA_SxCR_CT', 'DMA_SxCR_DBM_Pos', 'DMA_SxCR_DBM_Msk', 'DMA_SxCR_DBM',
    'DMA_SxCR_PL_Pos', 'DMA_SxCR_PL_Msk', 'DMA_SxCR_PL', 'DMA_SxCR_PL_0',
    'DMA_SxCR_PL_1', 'DMA_SxCR_PINCOS_Pos', 'DMA_SxCR_PINCOS_Msk', 'DMA_SxCR_PINCOS',
    'DMA_SxCR_MSIZE_Pos', 'DMA_SxCR_MSIZE_Msk', 'DMA_SxCR_MSIZE', 'DMA_SxCR_MSIZE_0',
    'DMA_SxCR_MSIZE_1', 'DMA_SxCR_PSIZE_Pos', 'DMA_SxCR_PSIZE_Msk', 'DMA_SxCR_PSIZE',
    'DMA_SxCR_PSIZE_0', 'DMA_SxCR_PSIZE_1', 'DMA_SxCR_MINC_Pos', 'DMA_SxCR_MINC_Msk',
    'DMA_SxCR_MINC', 'DMA_SxCR_PINC_Pos', 'DMA_SxCR_PINC_Msk', 'DMA_SxCR_PINC',
    'DMA_SxCR_CIRC_Pos', 'DMA_SxCR_CIRC_Msk', 'DMA_SxCR_CIRC', 'DMA_SxCR_DIR_Pos',
    'DMA_SxCR_DIR_Msk', 'DMA_SxCR_DIR', 'DMA_SxCR_DIR_0', 'DMA_SxCR_DIR_1',
    'DMA_SxCR_PFCTRL_Pos', 'DMA_SxCR_PFCTRL_Msk', 'DMA_SxCR_PFCTRL',
    'DMA_SxCR_TCIE_Pos', 'DMA_SxCR_TCIE_Msk', 'DMA_SxCR_TCIE', 'DMA_SxCR_HTIE_Pos',
    'DMA_SxCR_HTIE_Msk', 'DMA_SxCR_HTIE', 'DMA_SxCR_TEIE_Pos', 'DMA_SxCR_TEIE_Msk',
    'DMA_SxCR_TEIE', 'DMA_SxCR_DMEIE_Pos', 'DMA_SxCR_DMEIE_Msk', 'DMA_SxCR_DMEIE',
    'DMA_SxCR_EN_Pos', 'DMA_SxCR_EN_Msk', 'DMA_SxCR_EN', 'DMA_SxNDT_Pos',
    'DMA_SxNDT_Msk', 'DMA_SxNDT', 'DMA_SxNDT_0', 'DMA_SxNDT_1', 'DMA_SxNDT_2',
    'DMA_SxNDT_3', 'DMA_SxNDT_4', 'DMA_SxNDT_5', 'DMA_SxNDT_6', 'DMA_SxNDT_7',
    'DMA_SxNDT_8', 'DMA_SxNDT_9', 'DMA_SxNDT_10', 'DMA_SxNDT_11', 'DMA_SxNDT_12',
    'DMA_SxNDT_13', 'DMA_SxNDT_14', 'DMA_SxNDT_15', 'DMA_SxFCR_FEIE_Pos',
    'DMA_SxFCR_FEIE_Msk', 'DMA_SxFCR_FEIE', 'DMA_SxFCR_FS_Pos', 'DMA_SxFCR_FS_Msk',
    'DMA_SxFCR_FS', 'DMA_SxFCR_FS_0', 'DMA_SxFCR_FS_1', 'DMA_SxFCR_FS_2',
    'DMA_SxFCR_DMDIS_Pos', 'DMA_SxFCR_DMDIS_Msk', 'DMA_SxFCR_DMDIS',
    'DMA_SxFCR_FTH_Pos', 'DMA_SxFCR_FTH_Msk', 'DMA_SxFCR_FTH', 'DMA_SxFCR_FTH_0',
    'DMA_SxFCR_FTH_1', 'DMA_LISR_TCIF3_Pos', 'DMA_LISR_TCIF3_Msk', 'DMA_LISR_TCIF3',
    'DMA_LISR_HTIF3_Pos', 'DMA_LISR_HTIF3_Msk', 'DMA_LISR_HTIF3', 'DMA_LISR_TEIF3_Pos',
    'DMA_LISR_TEIF3_Msk', 'DMA_LISR_TEIF3', 'DMA_LISR_DMEIF3_Pos',
    'DMA_LISR_DMEIF3_Msk', 'DMA_LISR_DMEIF3', 'DMA_LISR_FEIF3_Pos',
    'DMA_LISR_FEIF3_Msk', 'DMA_LISR_FEIF3', 'DMA_LISR_TCIF2_Pos', 'DMA_LISR_TCIF2_Msk',
    'DMA_LISR_TCIF2', 'DMA_LISR_HTIF2_Pos', 'DMA_LISR_HTIF2_Msk', 'DMA_LISR_HTIF2',
    'DMA_LISR_TEIF2_Pos', 'DMA_LISR_TEIF2_Msk', 'DMA_LISR_TEIF2', 'DMA_LISR_DMEIF2_Pos',
    'DMA_LISR_DMEIF2_Msk', 'DMA_LISR_DMEIF2', 'DMA_LISR_FEIF2_Pos',
    'DMA_LISR_FEIF2_Msk', 'DMA_LISR_FEIF2', 'DMA_LISR_TCIF1_Pos', 'DMA_LISR_TCIF1_Msk',
    'DMA_LISR_TCIF1', 'DMA_LISR_HTIF1_Pos', 'DMA_LISR_HTIF1_Msk', 'DMA_LISR_HTIF1',
    'DMA_LISR_TEIF1_Pos', 'DMA_LISR_TEIF1_Msk', 'DMA_LISR_TEIF1', 'DMA_LISR_DMEIF1_Pos',
    'DMA_LISR_DMEIF1_Msk', 'DMA_LISR_DMEIF1', 'DMA_LISR_FEIF1_Pos',
    'DMA_LISR_FEIF1_Msk', 'DMA_LISR_FEIF1', 'DMA_LISR_TCIF0_Pos', 'DMA_LISR_TCIF0_Msk',
    'DMA_LISR_TCIF0', 'DMA_LISR_HTIF0_Pos', 'DMA_LISR_HTIF0_Msk', 'DMA_LISR_HTIF0',
    'DMA_LISR_TEIF0_Pos', 'DMA_LISR_TEIF0_Msk', 'DMA_LISR_TEIF0', 'DMA_LISR_DMEIF0_Pos',
    'DMA_LISR_DMEIF0_Msk', 'DMA_LISR_DMEIF0', 'DMA_LISR_FEIF0_Pos',
    'DMA_LISR_FEIF0_Msk', 'DMA_LISR_FEIF0', 'DMA_HISR_TCIF7_Pos', 'DMA_HISR_TCIF7_Msk',
    'DMA_HISR_TCIF7', 'DMA_HISR_HTIF7_Pos', 'DMA_HISR_HTIF7_Msk', 'DMA_HISR_HTIF7',
    'DMA_HISR_TEIF7_Pos', 'DMA_HISR_TEIF7_Msk', 'DMA_HISR_TEIF7', 'DMA_HISR_DMEIF7_Pos',
    'DMA_HISR_DMEIF7_Msk', 'DMA_HISR_DMEIF7', 'DMA_HISR_FEIF7_Pos',
    'DMA_HISR_FEIF7_Msk', 'DMA_HISR_FEIF7', 'DMA_HISR_TCIF6_Pos', 'DMA_HISR_TCIF6_Msk',
    'DMA_HISR_TCIF6', 'DMA_HISR_HTIF6_Pos', 'DMA_HISR_HTIF6_Msk', 'DMA_HISR_HTIF6',
    'DMA_HISR_TEIF6_Pos', 'DMA_HISR_TEIF6_Msk', 'DMA_HISR_TEIF6', 'DMA_HISR_DMEIF6_Pos',
    'DMA_HISR_DMEIF6_Msk', 'DMA_HISR_DMEIF6', 'DMA_HISR_FEIF6_Pos',
    'DMA_HISR_FEIF6_Msk', 'DMA_HISR_FEIF6', 'DMA_HISR_TCIF5_Pos', 'DMA_HISR_TCIF5_Msk',
    'DMA_HISR_TCIF5', 'DMA_HISR_HTIF5_Pos', 'DMA_HISR_HTIF5_Msk', 'DMA_HISR_HTIF5',
    'DMA_HISR_TEIF5_Pos', 'DMA_HISR_TEIF5_Msk', 'DMA_HISR_TEIF5', 'DMA_HISR_DMEIF5_Pos',
    'DMA_HISR_DMEIF5_Msk', 'DMA_HISR_DMEIF5', 'DMA_HISR_FEIF5_Pos',
    'DMA_HISR_FEIF5_Msk', 'DMA_HISR_FEIF5', 'DMA_HISR_TCIF4_Pos', 'DMA_HISR_TCIF4_Msk',
    'DMA_HISR_TCIF4', 'DMA_HISR_HTIF4_Pos', 'DMA_HISR_HTIF4_Msk', 'DMA_HISR_HTIF4',
    'DMA_HISR_TEIF4_Pos', 'DMA_HISR_TEIF4_Msk', 'DMA_HISR_TEIF4', 'DMA_HISR_DMEIF4_Pos',
    'DMA_HISR_DMEIF4_Msk', 'DMA_HISR_DMEIF4', 'DMA_HISR_FEIF4_Pos',
    'DMA_HISR_FEIF4_Msk', 'DMA_HISR_FEIF4', 'DMA_LIFCR_CTCIF3_Pos',
    'DMA_LIFCR_CTCIF3_Msk', 'DMA_LIFCR_CTCIF3', 'DMA_LIFCR_CHTIF3_Pos',
    'DMA_LIFCR_CHTIF3_Msk', 'DMA_LIFCR_CHTIF3', 'DMA_LIFCR_CTEIF3_Pos',
    'DMA_LIFCR_CTEIF3_Msk', 'DMA_LIFCR_CTEIF3', 'DMA_LIFCR_CDMEIF3_Pos',
    'DMA_LIFCR_CDMEIF3_Msk', 'DMA_LIFCR_CDMEIF3', 'DMA_LIFCR_CFEIF3_Pos',
    'DMA_LIFCR_CFEIF3_Msk', 'DMA_LIFCR_CFEIF3', 'DMA_LIFCR_CTCIF2_Pos',
    'DMA_LIFCR_CTCIF2_Msk', 'DMA_LIFCR_CTCIF2', 'DMA_LIFCR_CHTIF2_Pos',
    'DMA_LIFCR_CHTIF2_Msk', 'DMA_LIFCR_CHTIF2', 'DMA_LIFCR_CTEIF2_Pos',
    'DMA_LIFCR_CTEIF2_Msk', 'DMA_LIFCR_CTEIF2', 'DMA_LIFCR_CDMEIF2_Pos',
    'DMA_LIFCR_CDMEIF2_Msk', 'DMA_LIFCR_CDMEIF2', 'DMA_LIFCR_CFEIF2_Pos',
    'DMA_LIFCR_CFEIF2_Msk', 'DMA_LIFCR_CFEIF2', 'DMA_LIFCR_CTCIF1_Pos',
    'DMA_LIFCR_CTCIF1_Msk', 'DMA_LIFCR_CTCIF1', 'DMA_LIFCR_CHTIF1_Pos',
    'DMA_LIFCR_CHTIF1_Msk', 'DMA_LIFCR_CHTIF1', 'DMA_LIFCR_CTEIF1_Pos',
    'DMA_LIFCR_CTEIF1_Msk', 'DMA_LIFCR_CTEIF1', 'DMA_LIFCR_CDMEIF1_Pos',
    'DMA_LIFCR_CDMEIF1_Msk', 'DMA_LIFCR_CDMEIF1', 'DMA_LIFCR_CFEIF1_Pos',
    'DMA_LIFCR_CFEIF1_Msk', 'DMA_LIFCR_CFEIF1', 'DMA_LIFCR_CTCIF0_Pos',
    'DMA_LIFCR_CTCIF0_Msk', 'DMA_LIFCR_CTCIF0', 'DMA_LIFCR_CHTIF0_Pos',
    'DMA_LIFCR_CHTIF0_Msk', 'DMA_LIFCR_CHTIF0', 'DMA_LIFCR_CTEIF0_Pos',
    'DMA_LIFCR_CTEIF0_Msk', 'DMA_LIFCR_CTEIF0', 'DMA_LIFCR_CDMEIF0_Pos',
    'DMA_LIFCR_CDMEIF0_Msk', 'DMA_LIFCR_CDMEIF0', 'DMA_LIFCR_CFEIF0_Pos',
    'DMA_LIFCR_CFEIF0_Msk', 'DMA_LIFCR_CFEIF0', 'DMA_HIFCR_CTCIF7_Pos',
    'DMA_HIFCR_CTCIF7_Msk', 'DMA_HIFCR_CTCIF7', 'DMA_HIFCR_CHTIF7_Pos',
    'DMA_HIFCR_CHTIF7_Msk', 'DMA_HIFCR_CHTIF7', 'DMA_HIFCR_CTEIF7_Pos',
    'DMA_HIFCR_CTEIF7_Msk', 'DMA_HIFCR_CTEIF7', 'DMA_HIFCR_CDMEIF7_Pos',
    'DMA_HIFCR_CDMEIF7_Msk', 'DMA_HIFCR_CDMEIF7', 'DMA_HIFCR_CFEIF7_Pos',
    'DMA_HIFCR_CFEIF7_Msk', 'DMA_HIFCR_CFEIF7', 'DMA_HIFCR_CTCIF6_Pos',
    'DMA_HIFCR_CTCIF6_Msk', 'DMA_HIFCR_CTCIF6', 'DMA_HIFCR_CHTIF6_Pos',
    'DMA_HIFCR_CHTIF6_Msk', 'DMA_HIFCR_CHTIF6', 'DMA_HIFCR_CTEIF6_Pos',
    'DMA_HIFCR_CTEIF6_Msk', 'DMA_HIFCR_CTEIF6', 'DMA_HIFCR_CDMEIF6_Pos',
    'DMA_HIFCR_CDMEIF6_Msk', 'DMA_HIFCR_CDMEIF6', 'DMA_HIFCR_CFEIF6_Pos',
    'DMA_HIFCR_CFEIF6_Msk', 'DMA_HIFCR_CFEIF6', 'DMA_HIFCR_CTCIF5_Pos',
    'DMA_HIFCR_CTCIF5_Msk', 'DMA_HIFCR_CTCIF5', 'DMA_HIFCR_CHTIF5_Pos',
    'DMA_HIFCR_CHTIF5_Msk', 'DMA_HIFCR_CHTIF5', 'DMA_HIFCR_CTEIF5_Pos',
    'DMA_HIFCR_CTEIF5_Msk', 'DMA_HIFCR_CTEIF5', 'DMA_HIFCR_CDMEIF5_Pos',
    'DMA_HIFCR_CDMEIF5_Msk', 'DMA_HIFCR_CDMEIF5', 'DMA_HIFCR_CFEIF5_Pos',
    'DMA_HIFCR_CFEIF5_Msk', 'DMA_HIFCR_CFEIF5', 'DMA_HIFCR_CTCIF4_Pos',
    'DMA_HIFCR_CTCIF4_Msk', 'DMA_HIFCR_CTCIF4', 'DMA_HIFCR_CHTIF4_Pos',
    'DMA_HIFCR_CHTIF4_Msk', 'DMA_HIFCR_CHTIF4', 'DMA_HIFCR_CTEIF4_Pos',
    'DMA_HIFCR_CTEIF4_Msk', 'DMA_HIFCR_CTEIF4', 'DMA_HIFCR_CDMEIF4_Pos',
    'DMA_HIFCR_CDMEIF4_Msk', 'DMA_HIFCR_CDMEIF4', 'DMA_HIFCR_CFEIF4_Pos',
    'DMA_HIFCR_CFEIF4_Msk', 'DMA_HIFCR_CFEIF4', 'DMA_SxPAR_PA_Pos', 'DMA_SxPAR_PA_Msk',
    'DMA_SxPAR_PA', 'DMA_SxM0AR_M0A_Pos', 'DMA_SxM0AR_M0A_Msk', 'DMA_SxM0AR_M0A',
    'DMA_SxM1AR_M1A_Pos', 'DMA_SxM1AR_M1A_Msk', 'DMA_SxM1AR_M1A',
    'DMAMUX_CxCR_DMAREQ_ID_Pos', 'DMAMUX_CxCR_DMAREQ_ID_Msk', 'DMAMUX_CxCR_DMAREQ_ID',
    'DMAMUX_CxCR_DMAREQ_ID_0', 'DMAMUX_CxCR_DMAREQ_ID_1', 'DMAMUX_CxCR_DMAREQ_ID_2',
    'DMAMUX_CxCR_DMAREQ_ID_3', 'DMAMUX_CxCR_DMAREQ_ID_4', 'DMAMUX_CxCR_DMAREQ_ID_5',
    'DMAMUX_CxCR_DMAREQ_ID_6', 'DMAMUX_CxCR_DMAREQ_ID_7', 'DMAMUX_CxCR_SOIE_Pos',
    'DMAMUX_CxCR_SOIE_Msk', 'DMAMUX_CxCR_SOIE', 'DMAMUX_CxCR_EGE_Pos',
    'DMAMUX_CxCR_EGE_Msk', 'DMAMUX_CxCR_EGE', 'DMAMUX_CxCR_SE_Pos',
    'DMAMUX_CxCR_SE_Msk', 'DMAMUX_CxCR_SE', 'DMAMUX_CxCR_SPOL_Pos',
    'DMAMUX_CxCR_SPOL_Msk', 'DMAMUX_CxCR_SPOL', 'DMAMUX_CxCR_SPOL_0',
    'DMAMUX_CxCR_SPOL_1', 'DMAMUX_CxCR_NBREQ_Pos', 'DMAMUX_CxCR_NBREQ_Msk',
    'DMAMUX_CxCR_NBREQ', 'DMAMUX_CxCR_NBREQ_0', 'DMAMUX_CxCR_NBREQ_1',
    'DMAMUX_CxCR_NBREQ_2', 'DMAMUX_CxCR_NBREQ_3', 'DMAMUX_CxCR_NBREQ_4',
    'DMAMUX_CxCR_SYNC_ID_Pos', 'DMAMUX_CxCR_SYNC_ID_Msk', 'DMAMUX_CxCR_SYNC_ID',
    'DMAMUX_CxCR_SYNC_ID_0', 'DMAMUX_CxCR_SYNC_ID_1', 'DMAMUX_CxCR_SYNC_ID_2',
    'DMAMUX_CxCR_SYNC_ID_3', 'DMAMUX_CxCR_SYNC_ID_4', 'DMAMUX_CSR_SOF0_Pos',
    'DMAMUX_CSR_SOF0_Msk', 'DMAMUX_CSR_SOF0', 'DMAMUX_CSR_SOF1_Pos',
    'DMAMUX_CSR_SOF1_Msk', 'DMAMUX_CSR_SOF1', 'DMAMUX_CSR_SOF2_Pos',
    'DMAMUX_CSR_SOF2_Msk', 'DMAMUX_CSR_SOF2', 'DMAMUX_CSR_SOF3_Pos',
    'DMAMUX_CSR_SOF3_Msk', 'DMAMUX_CSR_SOF3', 'DMAMUX_CSR_SOF4_Pos',
    'DMAMUX_CSR_SOF4_Msk', 'DMAMUX_CSR_SOF4', 'DMAMUX_CSR_SOF5_Pos',
    'DMAMUX_CSR_SOF5_Msk', 'DMAMUX_CSR_SOF5', 'DMAMUX_CSR_SOF6_Pos',
    'DMAMUX_CSR_SOF6_Msk', 'DMAMUX_CSR_SOF6', 'DMAMUX_CSR_SOF7_Pos',
    'DMAMUX_CSR_SOF7_Msk', 'DMAMUX_CSR_SOF7', 'DMAMUX_CSR_SOF8_Pos',
    'DMAMUX_CSR_SOF8_Msk', 'DMAMUX_CSR_SOF8', 'DMAMUX_CSR_SOF9_Pos',
    'DMAMUX_CSR_SOF9_Msk', 'DMAMUX_CSR_SOF9', 'DMAMUX_CSR_SOF10_Pos',
    'DMAMUX_CSR_SOF10_Msk', 'DMAMUX_CSR_SOF10', 'DMAMUX_CSR_SOF11_Pos',
    'DMAMUX_CSR_SOF11_Msk', 'DMAMUX_CSR_SOF11', 'DMAMUX_CSR_SOF12_Pos',
    'DMAMUX_CSR_SOF12_Msk', 'DMAMUX_CSR_SOF12', 'DMAMUX_CSR_SOF13_Pos',
    'DMAMUX_CSR_SOF13_Msk', 'DMAMUX_CSR_SOF13', 'DMAMUX_CSR_SOF14_Pos',
    'DMAMUX_CSR_SOF14_Msk', 'DMAMUX_CSR_SOF14', 'DMAMUX_CSR_SOF15_Pos',
    'DMAMUX_CSR_SOF15_Msk', 'DMAMUX_CSR_SOF15', 'DMAMUX_CFR_CSOF0_Pos',
    'DMAMUX_CFR_CSOF0_Msk', 'DMAMUX_CFR_CSOF0', 'DMAMUX_CFR_CSOF1_Pos',
    'DMAMUX_CFR_CSOF1_Msk', 'DMAMUX_CFR_CSOF1', 'DMAMUX_CFR_CSOF2_Pos',
    'DMAMUX_CFR_CSOF2_Msk', 'DMAMUX_CFR_CSOF2', 'DMAMUX_CFR_CSOF3_Pos',
    'DMAMUX_CFR_CSOF3_Msk', 'DMAMUX_CFR_CSOF3', 'DMAMUX_CFR_CSOF4_Pos',
    'DMAMUX_CFR_CSOF4_Msk', 'DMAMUX_CFR_CSOF4', 'DMAMUX_CFR_CSOF5_Pos',
    'DMAMUX_CFR_CSOF5_Msk', 'DMAMUX_CFR_CSOF5', 'DMAMUX_CFR_CSOF6_Pos',
    'DMAMUX_CFR_CSOF6_Msk', 'DMAMUX_CFR_CSOF6', 'DMAMUX_CFR_CSOF7_Pos',
    'DMAMUX_CFR_CSOF7_Msk', 'DMAMUX_CFR_CSOF7', 'DMAMUX_CFR_CSOF8_Pos',
    'DMAMUX_CFR_CSOF8_Msk', 'DMAMUX_CFR_CSOF8', 'DMAMUX_CFR_CSOF9_Pos',
    'DMAMUX_CFR_CSOF9_Msk', 'DMAMUX_CFR_CSOF9', 'DMAMUX_CFR_CSOF10_Pos',
    'DMAMUX_CFR_CSOF10_Msk', 'DMAMUX_CFR_CSOF10', 'DMAMUX_CFR_CSOF11_Pos',
    'DMAMUX_CFR_CSOF11_Msk', 'DMAMUX_CFR_CSOF11', 'DMAMUX_CFR_CSOF12_Pos',
    'DMAMUX_CFR_CSOF12_Msk', 'DMAMUX_CFR_CSOF12', 'DMAMUX_CFR_CSOF13_Pos',
    'DMAMUX_CFR_CSOF13_Msk', 'DMAMUX_CFR_CSOF13', 'DMAMUX_CFR_CSOF14_Pos',
    'DMAMUX_CFR_CSOF14_Msk', 'DMAMUX_CFR_CSOF14', 'DMAMUX_CFR_CSOF15_Pos',
    'DMAMUX_CFR_CSOF15_Msk', 'DMAMUX_CFR_CSOF15', 'DMAMUX_RGxCR_SIG_ID_Pos',
    'DMAMUX_RGxCR_SIG_ID_Msk', 'DMAMUX_RGxCR_SIG_ID', 'DMAMUX_RGxCR_SIG_ID_0',
    'DMAMUX_RGxCR_SIG_ID_1', 'DMAMUX_RGxCR_SIG_ID_2', 'DMAMUX_RGxCR_SIG_ID_3',
    'DMAMUX_RGxCR_SIG_ID_4', 'DMAMUX_RGxCR_OIE_Pos', 'DMAMUX_RGxCR_OIE_Msk',
    'DMAMUX_RGxCR_OIE', 'DMAMUX_RGxCR_GE_Pos', 'DMAMUX_RGxCR_GE_Msk', 'DMAMUX_RGxCR_GE',
    'DMAMUX_RGxCR_GPOL_Pos', 'DMAMUX_RGxCR_GPOL_Msk', 'DMAMUX_RGxCR_GPOL',
    'DMAMUX_RGxCR_GPOL_0', 'DMAMUX_RGxCR_GPOL_1', 'DMAMUX_RGxCR_GNBREQ_Pos',
    'DMAMUX_RGxCR_GNBREQ_Msk', 'DMAMUX_RGxCR_GNBREQ', 'DMAMUX_RGxCR_GNBREQ_0',
    'DMAMUX_RGxCR_GNBREQ_1', 'DMAMUX_RGxCR_GNBREQ_2', 'DMAMUX_RGxCR_GNBREQ_3',
    'DMAMUX_RGxCR_GNBREQ_4', 'DMAMUX_RGSR_OF0_Pos', 'DMAMUX_RGSR_OF0_Msk',
    'DMAMUX_RGSR_OF0', 'DMAMUX_RGSR_OF1_Pos', 'DMAMUX_RGSR_OF1_Msk', 'DMAMUX_RGSR_OF1',
    'DMAMUX_RGSR_OF2_Pos', 'DMAMUX_RGSR_OF2_Msk', 'DMAMUX_RGSR_OF2',
    'DMAMUX_RGSR_OF3_Pos', 'DMAMUX_RGSR_OF3_Msk', 'DMAMUX_RGSR_OF3',
    'DMAMUX_RGSR_OF4_Pos', 'DMAMUX_RGSR_OF4_Msk', 'DMAMUX_RGSR_OF4',
    'DMAMUX_RGSR_OF5_Pos', 'DMAMUX_RGSR_OF5_Msk', 'DMAMUX_RGSR_OF5',
    'DMAMUX_RGSR_OF6_Pos', 'DMAMUX_RGSR_OF6_Msk', 'DMAMUX_RGSR_OF6',
    'DMAMUX_RGSR_OF7_Pos', 'DMAMUX_RGSR_OF7_Msk', 'DMAMUX_RGSR_OF7',
    'DMAMUX_RGCFR_COF0_Pos', 'DMAMUX_RGCFR_COF0_Msk', 'DMAMUX_RGCFR_COF0',
    'DMAMUX_RGCFR_COF1_Pos', 'DMAMUX_RGCFR_COF1_Msk', 'DMAMUX_RGCFR_COF1',
    'DMAMUX_RGCFR_COF2_Pos', 'DMAMUX_RGCFR_COF2_Msk', 'DMAMUX_RGCFR_COF2',
    'DMAMUX_RGCFR_COF3_Pos', 'DMAMUX_RGCFR_COF3_Msk', 'DMAMUX_RGCFR_COF3',
    'DMAMUX_RGCFR_COF4_Pos', 'DMAMUX_RGCFR_COF4_Msk', 'DMAMUX_RGCFR_COF4',
    'DMAMUX_RGCFR_COF5_Pos', 'DMAMUX_RGCFR_COF5_Msk', 'DMAMUX_RGCFR_COF5',
    'DMAMUX_RGCFR_COF6_Pos', 'DMAMUX_RGCFR_COF6_Msk', 'DMAMUX_RGCFR_COF6',
    'DMAMUX_RGCFR_COF7_Pos', 'DMAMUX_RGCFR_COF7_Msk', 'DMAMUX_RGCFR_COF7',
    'DMA2D_CR_START_Pos', 'DMA2D_CR_START_Msk', 'DMA2D_CR_START', 'DMA2D_CR_SUSP_Pos',
    'DMA2D_CR_SUSP_Msk', 'DMA2D_CR_SUSP', 'DMA2D_CR_ABORT_Pos', 'DMA2D_CR_ABORT_Msk',
    'DMA2D_CR_ABORT', 'DMA2D_CR_LOM_Pos', 'DMA2D_CR_LOM_Msk', 'DMA2D_CR_LOM',
    'DMA2D_CR_TEIE_Pos', 'DMA2D_CR_TEIE_Msk', 'DMA2D_CR_TEIE', 'DMA2D_CR_TCIE_Pos',
    'DMA2D_CR_TCIE_Msk', 'DMA2D_CR_TCIE', 'DMA2D_CR_TWIE_Pos', 'DMA2D_CR_TWIE_Msk',
    'DMA2D_CR_TWIE', 'DMA2D_CR_CAEIE_Pos', 'DMA2D_CR_CAEIE_Msk', 'DMA2D_CR_CAEIE',
    'DMA2D_CR_CTCIE_Pos', 'DMA2D_CR_CTCIE_Msk', 'DMA2D_CR_CTCIE', 'DMA2D_CR_CEIE_Pos',
    'DMA2D_CR_CEIE_Msk', 'DMA2D_CR_CEIE', 'DMA2D_CR_MODE_Pos', 'DMA2D_CR_MODE_Msk',
    'DMA2D_CR_MODE', 'DMA2D_CR_MODE_0', 'DMA2D_CR_MODE_1', 'DMA2D_CR_MODE_2',
    'DMA2D_ISR_TEIF_Pos', 'DMA2D_ISR_TEIF_Msk', 'DMA2D_ISR_TEIF', 'DMA2D_ISR_TCIF_Pos',
    'DMA2D_ISR_TCIF_Msk', 'DMA2D_ISR_TCIF', 'DMA2D_ISR_TWIF_Pos', 'DMA2D_ISR_TWIF_Msk',
    'DMA2D_ISR_TWIF', 'DMA2D_ISR_CAEIF_Pos', 'DMA2D_ISR_CAEIF_Msk', 'DMA2D_ISR_CAEIF',
    'DMA2D_ISR_CTCIF_Pos', 'DMA2D_ISR_CTCIF_Msk', 'DMA2D_ISR_CTCIF',
    'DMA2D_ISR_CEIF_Pos', 'DMA2D_ISR_CEIF_Msk', 'DMA2D_ISR_CEIF',
    'DMA2D_IFCR_CTEIF_Pos', 'DMA2D_IFCR_CTEIF_Msk', 'DMA2D_IFCR_CTEIF',
    'DMA2D_IFCR_CTCIF_Pos', 'DMA2D_IFCR_CTCIF_Msk', 'DMA2D_IFCR_CTCIF',
    'DMA2D_IFCR_CTWIF_Pos', 'DMA2D_IFCR_CTWIF_Msk', 'DMA2D_IFCR_CTWIF',
    'DMA2D_IFCR_CAECIF_Pos', 'DMA2D_IFCR_CAECIF_Msk', 'DMA2D_IFCR_CAECIF',
    'DMA2D_IFCR_CCTCIF_Pos', 'DMA2D_IFCR_CCTCIF_Msk', 'DMA2D_IFCR_CCTCIF',
    'DMA2D_IFCR_CCEIF_Pos', 'DMA2D_IFCR_CCEIF_Msk', 'DMA2D_IFCR_CCEIF',
    'DMA2D_FGMAR_MA_Pos', 'DMA2D_FGMAR_MA_Msk', 'DMA2D_FGMAR_MA', 'DMA2D_FGOR_LO_Pos',
    'DMA2D_FGOR_LO_Msk', 'DMA2D_FGOR_LO', 'DMA2D_BGMAR_MA_Pos', 'DMA2D_BGMAR_MA_Msk',
    'DMA2D_BGMAR_MA', 'DMA2D_BGOR_LO_Pos', 'DMA2D_BGOR_LO_Msk', 'DMA2D_BGOR_LO',
    'DMA2D_FGPFCCR_CM_Pos', 'DMA2D_FGPFCCR_CM_Msk', 'DMA2D_FGPFCCR_CM',
    'DMA2D_FGPFCCR_CM_0', 'DMA2D_FGPFCCR_CM_1', 'DMA2D_FGPFCCR_CM_2',
    'DMA2D_FGPFCCR_CM_3', 'DMA2D_FGPFCCR_CCM_Pos', 'DMA2D_FGPFCCR_CCM_Msk',
    'DMA2D_FGPFCCR_CCM', 'DMA2D_FGPFCCR_START_Pos', 'DMA2D_FGPFCCR_START_Msk',
    'DMA2D_FGPFCCR_START', 'DMA2D_FGPFCCR_CS_Pos', 'DMA2D_FGPFCCR_CS_Msk',
    'DMA2D_FGPFCCR_CS', 'DMA2D_FGPFCCR_AM_Pos', 'DMA2D_FGPFCCR_AM_Msk',
    'DMA2D_FGPFCCR_AM', 'DMA2D_FGPFCCR_AM_0', 'DMA2D_FGPFCCR_AM_1',
    'DMA2D_FGPFCCR_CSS_Pos', 'DMA2D_FGPFCCR_CSS_Msk', 'DMA2D_FGPFCCR_CSS',
    'DMA2D_FGPFCCR_CSS_0', 'DMA2D_FGPFCCR_CSS_1', 'DMA2D_FGPFCCR_AI_Pos',
    'DMA2D_FGPFCCR_AI_Msk', 'DMA2D_FGPFCCR_AI', 'DMA2D_FGPFCCR_RBS_Pos',
    'DMA2D_FGPFCCR_RBS_Msk', 'DMA2D_FGPFCCR_RBS', 'DMA2D_FGPFCCR_ALPHA_Pos',
    'DMA2D_FGPFCCR_ALPHA_Msk', 'DMA2D_FGPFCCR_ALPHA', 'DMA2D_FGCOLR_BLUE_Pos',
    'DMA2D_FGCOLR_BLUE_Msk', 'DMA2D_FGCOLR_BLUE', 'DMA2D_FGCOLR_GREEN_Pos',
    'DMA2D_FGCOLR_GREEN_Msk', 'DMA2D_FGCOLR_GREEN', 'DMA2D_FGCOLR_RED_Pos',
    'DMA2D_FGCOLR_RED_Msk', 'DMA2D_FGCOLR_RED', 'DMA2D_BGPFCCR_CM_Pos',
    'DMA2D_BGPFCCR_CM_Msk', 'DMA2D_BGPFCCR_CM', 'DMA2D_BGPFCCR_CM_0',
    'DMA2D_BGPFCCR_CM_1', 'DMA2D_BGPFCCR_CM_2', 'DMA2D_BGPFCCR_CM_3',
    'DMA2D_BGPFCCR_CCM_Pos', 'DMA2D_BGPFCCR_CCM_Msk', 'DMA2D_BGPFCCR_CCM',
    'DMA2D_BGPFCCR_START_Pos', 'DMA2D_BGPFCCR_START_Msk', 'DMA2D_BGPFCCR_START',
    'DMA2D_BGPFCCR_CS_Pos', 'DMA2D_BGPFCCR_CS_Msk', 'DMA2D_BGPFCCR_CS',
    'DMA2D_BGPFCCR_AM_Pos', 'DMA2D_BGPFCCR_AM_Msk', 'DMA2D_BGPFCCR_AM',
    'DMA2D_BGPFCCR_AM_0', 'DMA2D_BGPFCCR_AM_1', 'DMA2D_BGPFCCR_AI_Pos',
    'DMA2D_BGPFCCR_AI_Msk', 'DMA2D_BGPFCCR_AI', 'DMA2D_BGPFCCR_RBS_Pos',
    'DMA2D_BGPFCCR_RBS_Msk', 'DMA2D_BGPFCCR_RBS', 'DMA2D_BGPFCCR_ALPHA_Pos',
    'DMA2D_BGPFCCR_ALPHA_Msk', 'DMA2D_BGPFCCR_ALPHA', 'DMA2D_BGCOLR_BLUE_Pos',
    'DMA2D_BGCOLR_BLUE_Msk', 'DMA2D_BGCOLR_BLUE', 'DMA2D_BGCOLR_GREEN_Pos',
    'DMA2D_BGCOLR_GREEN_Msk', 'DMA2D_BGCOLR_GREEN', 'DMA2D_BGCOLR_RED_Pos',
    'DMA2D_BGCOLR_RED_Msk', 'DMA2D_BGCOLR_RED', 'DMA2D_FGCMAR_MA_Pos',
    'DMA2D_FGCMAR_MA_Msk', 'DMA2D_FGCMAR_MA', 'DMA2D_BGCMAR_MA_Pos',
    'DMA2D_BGCMAR_MA_Msk', 'DMA2D_BGCMAR_MA', 'DMA2D_OPFCCR_CM_Pos',
    'DMA2D_OPFCCR_CM_Msk', 'DMA2D_OPFCCR_CM', 'DMA2D_OPFCCR_CM_0', 'DMA2D_OPFCCR_CM_1',
    'DMA2D_OPFCCR_CM_2', 'DMA2D_OPFCCR_SB_Pos', 'DMA2D_OPFCCR_SB_Msk',
    'DMA2D_OPFCCR_SB', 'DMA2D_OPFCCR_AI_Pos', 'DMA2D_OPFCCR_AI_Msk', 'DMA2D_OPFCCR_AI',
    'DMA2D_OPFCCR_RBS_Pos', 'DMA2D_OPFCCR_RBS_Msk', 'DMA2D_OPFCCR_RBS',
    'DMA2D_OCOLR_BLUE_1_Pos', 'DMA2D_OCOLR_BLUE_1_Msk', 'DMA2D_OCOLR_BLUE_1',
    'DMA2D_OCOLR_GREEN_1_Pos', 'DMA2D_OCOLR_GREEN_1_Msk', 'DMA2D_OCOLR_GREEN_1',
    'DMA2D_OCOLR_RED_1_Pos', 'DMA2D_OCOLR_RED_1_Msk', 'DMA2D_OCOLR_RED_1',
    'DMA2D_OCOLR_ALPHA_1_Pos', 'DMA2D_OCOLR_ALPHA_1_Msk', 'DMA2D_OCOLR_ALPHA_1',
    'DMA2D_OCOLR_BLUE_2_Pos', 'DMA2D_OCOLR_BLUE_2_Msk', 'DMA2D_OCOLR_BLUE_2',
    'DMA2D_OCOLR_GREEN_2_Pos', 'DMA2D_OCOLR_GREEN_2_Msk', 'DMA2D_OCOLR_GREEN_2',
    'DMA2D_OCOLR_RED_2_Pos', 'DMA2D_OCOLR_RED_2_Msk', 'DMA2D_OCOLR_RED_2',
    'DMA2D_OCOLR_BLUE_3_Pos', 'DMA2D_OCOLR_BLUE_3_Msk', 'DMA2D_OCOLR_BLUE_3',
    'DMA2D_OCOLR_GREEN_3_Pos', 'DMA2D_OCOLR_GREEN_3_Msk', 'DMA2D_OCOLR_GREEN_3',
    'DMA2D_OCOLR_RED_3_Pos', 'DMA2D_OCOLR_RED_3_Msk', 'DMA2D_OCOLR_RED_3',
    'DMA2D_OCOLR_ALPHA_3_Pos', 'DMA2D_OCOLR_ALPHA_3_Msk', 'DMA2D_OCOLR_ALPHA_3',
    'DMA2D_OCOLR_BLUE_4_Pos', 'DMA2D_OCOLR_BLUE_4_Msk', 'DMA2D_OCOLR_BLUE_4',
    'DMA2D_OCOLR_GREEN_4_Pos', 'DMA2D_OCOLR_GREEN_4_Msk', 'DMA2D_OCOLR_GREEN_4',
    'DMA2D_OCOLR_RED_4_Pos', 'DMA2D_OCOLR_RED_4_Msk', 'DMA2D_OCOLR_RED_4',
    'DMA2D_OCOLR_ALPHA_4_Pos', 'DMA2D_OCOLR_ALPHA_4_Msk', 'DMA2D_OCOLR_ALPHA_4',
    'DMA2D_OMAR_MA_Pos', 'DMA2D_OMAR_MA_Msk', 'DMA2D_OMAR_MA', 'DMA2D_OOR_LO_Pos',
    'DMA2D_OOR_LO_Msk', 'DMA2D_OOR_LO', 'DMA2D_NLR_NL_Pos', 'DMA2D_NLR_NL_Msk',
    'DMA2D_NLR_NL', 'DMA2D_NLR_PL_Pos', 'DMA2D_NLR_PL_Msk', 'DMA2D_NLR_PL',
    'DMA2D_LWR_LW_Pos', 'DMA2D_LWR_LW_Msk', 'DMA2D_LWR_LW', 'DMA2D_AMTCR_EN_Pos',
    'DMA2D_AMTCR_EN_Msk', 'DMA2D_AMTCR_EN', 'DMA2D_AMTCR_DT_Pos', 'DMA2D_AMTCR_DT_Msk',
    'DMA2D_AMTCR_DT', 'EXTI_RTSR1_TR_Pos', 'EXTI_RTSR1_TR_Msk', 'EXTI_RTSR1_TR',
    'EXTI_RTSR1_TR0_Pos', 'EXTI_RTSR1_TR0_Msk', 'EXTI_RTSR1_TR0', 'EXTI_RTSR1_TR1_Pos',
    'EXTI_RTSR1_TR1_Msk', 'EXTI_RTSR1_TR1', 'EXTI_RTSR1_TR2_Pos', 'EXTI_RTSR1_TR2_Msk',
    'EXTI_RTSR1_TR2', 'EXTI_RTSR1_TR3_Pos', 'EXTI_RTSR1_TR3_Msk', 'EXTI_RTSR1_TR3',
    'EXTI_RTSR1_TR4_Pos', 'EXTI_RTSR1_TR4_Msk', 'EXTI_RTSR1_TR4', 'EXTI_RTSR1_TR5_Pos',
    'EXTI_RTSR1_TR5_Msk', 'EXTI_RTSR1_TR5', 'EXTI_RTSR1_TR6_Pos', 'EXTI_RTSR1_TR6_Msk',
    'EXTI_RTSR1_TR6', 'EXTI_RTSR1_TR7_Pos', 'EXTI_RTSR1_TR7_Msk', 'EXTI_RTSR1_TR7',
    'EXTI_RTSR1_TR8_Pos', 'EXTI_RTSR1_TR8_Msk', 'EXTI_RTSR1_TR8', 'EXTI_RTSR1_TR9_Pos',
    'EXTI_RTSR1_TR9_Msk', 'EXTI_RTSR1_TR9', 'EXTI_RTSR1_TR10_Pos',
    'EXTI_RTSR1_TR10_Msk', 'EXTI_RTSR1_TR10', 'EXTI_RTSR1_TR11_Pos',
    'EXTI_RTSR1_TR11_Msk', 'EXTI_RTSR1_TR11', 'EXTI_RTSR1_TR12_Pos',
    'EXTI_RTSR1_TR12_Msk', 'EXTI_RTSR1_TR12', 'EXTI_RTSR1_TR13_Pos',
    'EXTI_RTSR1_TR13_Msk', 'EXTI_RTSR1_TR13', 'EXTI_RTSR1_TR14_Pos',
    'EXTI_RTSR1_TR14_Msk', 'EXTI_RTSR1_TR14', 'EXTI_RTSR1_TR15_Pos',
    'EXTI_RTSR1_TR15_Msk', 'EXTI_RTSR1_TR15', 'EXTI_RTSR1_TR16_Pos',
    'EXTI_RTSR1_TR16_Msk', 'EXTI_RTSR1_TR16', 'EXTI_RTSR1_TR17_Pos',
    'EXTI_RTSR1_TR17_Msk', 'EXTI_RTSR1_TR17', 'EXTI_RTSR1_TR18_Pos',
    'EXTI_RTSR1_TR18_Msk', 'EXTI_RTSR1_TR18', 'EXTI_RTSR1_TR19_Pos',
    'EXTI_RTSR1_TR19_Msk', 'EXTI_RTSR1_TR19', 'EXTI_RTSR1_TR20_Pos',
    'EXTI_RTSR1_TR20_Msk', 'EXTI_RTSR1_TR20', 'EXTI_RTSR1_TR21_Pos',
    'EXTI_RTSR1_TR21_Msk', 'EXTI_RTSR1_TR21', 'EXTI_FTSR1_TR_Pos', 'EXTI_FTSR1_TR_Msk',
    'EXTI_FTSR1_TR', 'EXTI_FTSR1_TR0_Pos', 'EXTI_FTSR1_TR0_Msk', 'EXTI_FTSR1_TR0',
    'EXTI_FTSR1_TR1_Pos', 'EXTI_FTSR1_TR1_Msk', 'EXTI_FTSR1_TR1', 'EXTI_FTSR1_TR2_Pos',
    'EXTI_FTSR1_TR2_Msk', 'EXTI_FTSR1_TR2', 'EXTI_FTSR1_TR3_Pos', 'EXTI_FTSR1_TR3_Msk',
    'EXTI_FTSR1_TR3', 'EXTI_FTSR1_TR4_Pos', 'EXTI_FTSR1_TR4_Msk', 'EXTI_FTSR1_TR4',
    'EXTI_FTSR1_TR5_Pos', 'EXTI_FTSR1_TR5_Msk', 'EXTI_FTSR1_TR5', 'EXTI_FTSR1_TR6_Pos',
    'EXTI_FTSR1_TR6_Msk', 'EXTI_FTSR1_TR6', 'EXTI_FTSR1_TR7_Pos', 'EXTI_FTSR1_TR7_Msk',
    'EXTI_FTSR1_TR7', 'EXTI_FTSR1_TR8_Pos', 'EXTI_FTSR1_TR8_Msk', 'EXTI_FTSR1_TR8',
    'EXTI_FTSR1_TR9_Pos', 'EXTI_FTSR1_TR9_Msk', 'EXTI_FTSR1_TR9', 'EXTI_FTSR1_TR10_Pos',
    'EXTI_FTSR1_TR10_Msk', 'EXTI_FTSR1_TR10', 'EXTI_FTSR1_TR11_Pos',
    'EXTI_FTSR1_TR11_Msk', 'EXTI_FTSR1_TR11', 'EXTI_FTSR1_TR12_Pos',
    'EXTI_FTSR1_TR12_Msk', 'EXTI_FTSR1_TR12', 'EXTI_FTSR1_TR13_Pos',
    'EXTI_FTSR1_TR13_Msk', 'EXTI_FTSR1_TR13', 'EXTI_FTSR1_TR14_Pos',
    'EXTI_FTSR1_TR14_Msk', 'EXTI_FTSR1_TR14', 'EXTI_FTSR1_TR15_Pos',
    'EXTI_FTSR1_TR15_Msk', 'EXTI_FTSR1_TR15', 'EXTI_FTSR1_TR16_Pos',
    'EXTI_FTSR1_TR16_Msk', 'EXTI_FTSR1_TR16', 'EXTI_FTSR1_TR17_Pos',
    'EXTI_FTSR1_TR17_Msk', 'EXTI_FTSR1_TR17', 'EXTI_FTSR1_TR18_Pos',
    'EXTI_FTSR1_TR18_Msk', 'EXTI_FTSR1_TR18', 'EXTI_FTSR1_TR19_Pos',
    'EXTI_FTSR1_TR19_Msk', 'EXTI_FTSR1_TR19', 'EXTI_FTSR1_TR20_Pos',
    'EXTI_FTSR1_TR20_Msk', 'EXTI_FTSR1_TR20', 'EXTI_FTSR1_TR21_Pos',
    'EXTI_FTSR1_TR21_Msk', 'EXTI_FTSR1_TR21', 'EXTI_SWIER1_SWIER0_Pos',
    'EXTI_SWIER1_SWIER0_Msk', 'EXTI_SWIER1_SWIER0', 'EXTI_SWIER1_SWIER1_Pos',
    'EXTI_SWIER1_SWIER1_Msk', 'EXTI_SWIER1_SWIER1', 'EXTI_SWIER1_SWIER2_Pos',
    'EXTI_SWIER1_SWIER2_Msk', 'EXTI_SWIER1_SWIER2', 'EXTI_SWIER1_SWIER3_Pos',
    'EXTI_SWIER1_SWIER3_Msk', 'EXTI_SWIER1_SWIER3', 'EXTI_SWIER1_SWIER4_Pos',
    'EXTI_SWIER1_SWIER4_Msk', 'EXTI_SWIER1_SWIER4', 'EXTI_SWIER1_SWIER5_Pos',
    'EXTI_SWIER1_SWIER5_Msk', 'EXTI_SWIER1_SWIER5', 'EXTI_SWIER1_SWIER6_Pos',
    'EXTI_SWIER1_SWIER6_Msk', 'EXTI_SWIER1_SWIER6', 'EXTI_SWIER1_SWIER7_Pos',
    'EXTI_SWIER1_SWIER7_Msk', 'EXTI_SWIER1_SWIER7', 'EXTI_SWIER1_SWIER8_Pos',
    'EXTI_SWIER1_SWIER8_Msk', 'EXTI_SWIER1_SWIER8', 'EXTI_SWIER1_SWIER9_Pos',
    'EXTI_SWIER1_SWIER9_Msk', 'EXTI_SWIER1_SWIER9', 'EXTI_SWIER1_SWIER10_Pos',
    'EXTI_SWIER1_SWIER10_Msk', 'EXTI_SWIER1_SWIER10', 'EXTI_SWIER1_SWIER11_Pos',
    'EXTI_SWIER1_SWIER11_Msk', 'EXTI_SWIER1_SWIER11', 'EXTI_SWIER1_SWIER12_Pos',
    'EXTI_SWIER1_SWIER12_Msk', 'EXTI_SWIER1_SWIER12', 'EXTI_SWIER1_SWIER13_Pos',
    'EXTI_SWIER1_SWIER13_Msk', 'EXTI_SWIER1_SWIER13', 'EXTI_SWIER1_SWIER14_Pos',
    'EXTI_SWIER1_SWIER14_Msk', 'EXTI_SWIER1_SWIER14', 'EXTI_SWIER1_SWIER15_Pos',
    'EXTI_SWIER1_SWIER15_Msk', 'EXTI_SWIER1_SWIER15', 'EXTI_SWIER1_SWIER16_Pos',
    'EXTI_SWIER1_SWIER16_Msk', 'EXTI_SWIER1_SWIER16', 'EXTI_SWIER1_SWIER17_Pos',
    'EXTI_SWIER1_SWIER17_Msk', 'EXTI_SWIER1_SWIER17', 'EXTI_SWIER1_SWIER18_Pos',
    'EXTI_SWIER1_SWIER18_Msk', 'EXTI_SWIER1_SWIER18', 'EXTI_SWIER1_SWIER19_Pos',
    'EXTI_SWIER1_SWIER19_Msk', 'EXTI_SWIER1_SWIER19', 'EXTI_SWIER1_SWIER20_Pos',
    'EXTI_SWIER1_SWIER20_Msk', 'EXTI_SWIER1_SWIER20', 'EXTI_SWIER1_SWIER21_Pos',
    'EXTI_SWIER1_SWIER21_Msk', 'EXTI_SWIER1_SWIER21', 'EXTI_D3PMR1_MR0_Pos',
    'EXTI_D3PMR1_MR0_Msk', 'EXTI_D3PMR1_MR0', 'EXTI_D3PMR1_MR1_Pos',
    'EXTI_D3PMR1_MR1_Msk', 'EXTI_D3PMR1_MR1', 'EXTI_D3PMR1_MR2_Pos',
    'EXTI_D3PMR1_MR2_Msk', 'EXTI_D3PMR1_MR2', 'EXTI_D3PMR1_MR3_Pos',
    'EXTI_D3PMR1_MR3_Msk', 'EXTI_D3PMR1_MR3', 'EXTI_D3PMR1_MR4_Pos',
    'EXTI_D3PMR1_MR4_Msk', 'EXTI_D3PMR1_MR4', 'EXTI_D3PMR1_MR5_Pos',
    'EXTI_D3PMR1_MR5_Msk', 'EXTI_D3PMR1_MR5', 'EXTI_D3PMR1_MR6_Pos',
    'EXTI_D3PMR1_MR6_Msk', 'EXTI_D3PMR1_MR6', 'EXTI_D3PMR1_MR7_Pos',
    'EXTI_D3PMR1_MR7_Msk', 'EXTI_D3PMR1_MR7', 'EXTI_D3PMR1_MR8_Pos',
    'EXTI_D3PMR1_MR8_Msk', 'EXTI_D3PMR1_MR8', 'EXTI_D3PMR1_MR9_Pos',
    'EXTI_D3PMR1_MR9_Msk', 'EXTI_D3PMR1_MR9', 'EXTI_D3PMR1_MR10_Pos',
    'EXTI_D3PMR1_MR10_Msk', 'EXTI_D3PMR1_MR10', 'EXTI_D3PMR1_MR11_Pos',
    'EXTI_D3PMR1_MR11_Msk', 'EXTI_D3PMR1_MR11', 'EXTI_D3PMR1_MR12_Pos',
    'EXTI_D3PMR1_MR12_Msk', 'EXTI_D3PMR1_MR12', 'EXTI_D3PMR1_MR13_Pos',
    'EXTI_D3PMR1_MR13_Msk', 'EXTI_D3PMR1_MR13', 'EXTI_D3PMR1_MR14_Pos',
    'EXTI_D3PMR1_MR14_Msk', 'EXTI_D3PMR1_MR14', 'EXTI_D3PMR1_MR15_Pos',
    'EXTI_D3PMR1_MR15_Msk', 'EXTI_D3PMR1_MR15', 'EXTI_D3PMR1_MR19_Pos',
    'EXTI_D3PMR1_MR19_Msk', 'EXTI_D3PMR1_MR19', 'EXTI_D3PMR1_MR20_Pos',
    'EXTI_D3PMR1_MR20_Msk', 'EXTI_D3PMR1_MR20', 'EXTI_D3PMR1_MR21_Pos',
    'EXTI_D3PMR1_MR21_Msk', 'EXTI_D3PMR1_MR21', 'EXTI_D3PMR1_MR25_Pos',
    'EXTI_D3PMR1_MR25_Msk', 'EXTI_D3PMR1_MR25', 'EXTI_D3PCR1L_PCS0_Pos',
    'EXTI_D3PCR1L_PCS0_Msk', 'EXTI_D3PCR1L_PCS0', 'EXTI_D3PCR1L_PCS1_Pos',
    'EXTI_D3PCR1L_PCS1_Msk', 'EXTI_D3PCR1L_PCS1', 'EXTI_D3PCR1L_PCS2_Pos',
    'EXTI_D3PCR1L_PCS2_Msk', 'EXTI_D3PCR1L_PCS2', 'EXTI_D3PCR1L_PCS3_Pos',
    'EXTI_D3PCR1L_PCS3_Msk', 'EXTI_D3PCR1L_PCS3', 'EXTI_D3PCR1L_PCS4_Pos',
    'EXTI_D3PCR1L_PCS4_Msk', 'EXTI_D3PCR1L_PCS4', 'EXTI_D3PCR1L_PCS5_Pos',
    'EXTI_D3PCR1L_PCS5_Msk', 'EXTI_D3PCR1L_PCS5', 'EXTI_D3PCR1L_PCS6_Pos',
    'EXTI_D3PCR1L_PCS6_Msk', 'EXTI_D3PCR1L_PCS6', 'EXTI_D3PCR1L_PCS7_Pos',
    'EXTI_D3PCR1L_PCS7_Msk', 'EXTI_D3PCR1L_PCS7', 'EXTI_D3PCR1L_PCS8_Pos',
    'EXTI_D3PCR1L_PCS8_Msk', 'EXTI_D3PCR1L_PCS8', 'EXTI_D3PCR1L_PCS9_Pos',
    'EXTI_D3PCR1L_PCS9_Msk', 'EXTI_D3PCR1L_PCS9', 'EXTI_D3PCR1L_PCS10_Pos',
    'EXTI_D3PCR1L_PCS10_Msk', 'EXTI_D3PCR1L_PCS10', 'EXTI_D3PCR1L_PCS11_Pos',
    'EXTI_D3PCR1L_PCS11_Msk', 'EXTI_D3PCR1L_PCS11', 'EXTI_D3PCR1L_PCS12_Pos',
    'EXTI_D3PCR1L_PCS12_Msk', 'EXTI_D3PCR1L_PCS12', 'EXTI_D3PCR1L_PCS13_Pos',
    'EXTI_D3PCR1L_PCS13_Msk', 'EXTI_D3PCR1L_PCS13', 'EXTI_D3PCR1L_PCS14_Pos',
    'EXTI_D3PCR1L_PCS14_Msk', 'EXTI_D3PCR1L_PCS14', 'EXTI_D3PCR1L_PCS15_Pos',
    'EXTI_D3PCR1L_PCS15_Msk', 'EXTI_D3PCR1L_PCS15', 'EXTI_D3PCR1H_PCS19_Pos',
    'EXTI_D3PCR1H_PCS19_Msk', 'EXTI_D3PCR1H_PCS19', 'EXTI_D3PCR1H_PCS20_Pos',
    'EXTI_D3PCR1H_PCS20_Msk', 'EXTI_D3PCR1H_PCS20', 'EXTI_D3PCR1H_PCS21_Pos',
    'EXTI_D3PCR1H_PCS21_Msk', 'EXTI_D3PCR1H_PCS21', 'EXTI_D3PCR1H_PCS25_Pos',
    'EXTI_D3PCR1H_PCS25_Msk', 'EXTI_D3PCR1H_PCS25', 'EXTI_RTSR2_TR_Pos',
    'EXTI_RTSR2_TR_Msk', 'EXTI_RTSR2_TR', 'EXTI_RTSR2_TR49_Pos', 'EXTI_RTSR2_TR49_Msk',
    'EXTI_RTSR2_TR49', 'EXTI_RTSR2_TR51_Pos', 'EXTI_RTSR2_TR51_Msk', 'EXTI_RTSR2_TR51',
    'EXTI_FTSR2_TR_Pos', 'EXTI_FTSR2_TR_Msk', 'EXTI_FTSR2_TR', 'EXTI_FTSR2_TR49_Pos',
    'EXTI_FTSR2_TR49_Msk', 'EXTI_FTSR2_TR49', 'EXTI_FTSR2_TR51_Pos',
    'EXTI_FTSR2_TR51_Msk', 'EXTI_FTSR2_TR51', 'EXTI_SWIER2_SWIER49_Pos',
    'EXTI_SWIER2_SWIER49_Msk', 'EXTI_SWIER2_SWIER49', 'EXTI_SWIER2_SWIER51_Pos',
    'EXTI_SWIER2_SWIER51_Msk', 'EXTI_SWIER2_SWIER51', 'EXTI_D3PMR2_MR34_Pos',
    'EXTI_D3PMR2_MR34_Msk', 'EXTI_D3PMR2_MR34', 'EXTI_D3PMR2_MR35_Pos',
    'EXTI_D3PMR2_MR35_Msk', 'EXTI_D3PMR2_MR35', 'EXTI_D3PMR2_MR41_Pos',
    'EXTI_D3PMR2_MR41_Msk', 'EXTI_D3PMR2_MR41', 'EXTI_D3PMR2_MR48_Pos',
    'EXTI_D3PMR2_MR48_Msk', 'EXTI_D3PMR2_MR48', 'EXTI_D3PMR2_MR49_Pos',
    'EXTI_D3PMR2_MR49_Msk', 'EXTI_D3PMR2_MR49', 'EXTI_D3PMR2_MR50_Pos',
    'EXTI_D3PMR2_MR50_Msk', 'EXTI_D3PMR2_MR50', 'EXTI_D3PMR2_MR51_Pos',
    'EXTI_D3PMR2_MR51_Msk', 'EXTI_D3PMR2_MR51', 'EXTI_D3PMR2_MR52_Pos',
    'EXTI_D3PMR2_MR52_Msk', 'EXTI_D3PMR2_MR52', 'EXTI_D3PMR2_MR53_Pos',
    'EXTI_D3PMR2_MR53_Msk', 'EXTI_D3PMR2_MR53', 'EXTI_D3PCR2L_PCS34_Pos',
    'EXTI_D3PCR2L_PCS34_Msk', 'EXTI_D3PCR2L_PCS34', 'EXTI_D3PCR2L_PCS35_Pos',
    'EXTI_D3PCR2L_PCS35_Msk', 'EXTI_D3PCR2L_PCS35', 'EXTI_D3PCR2L_PCS41_Pos',
    'EXTI_D3PCR2L_PCS41_Msk', 'EXTI_D3PCR2L_PCS41', 'EXTI_D3PCR2H_PCS48_Pos',
    'EXTI_D3PCR2H_PCS48_Msk', 'EXTI_D3PCR2H_PCS48', 'EXTI_D3PCR2H_PCS49_Pos',
    'EXTI_D3PCR2H_PCS49_Msk', 'EXTI_D3PCR2H_PCS49', 'EXTI_D3PCR2H_PCS50_Pos',
    'EXTI_D3PCR2H_PCS50_Msk', 'EXTI_D3PCR2H_PCS50', 'EXTI_D3PCR2H_PCS51_Pos',
    'EXTI_D3PCR2H_PCS51_Msk', 'EXTI_D3PCR2H_PCS51', 'EXTI_D3PCR2H_PCS52_Pos',
    'EXTI_D3PCR2H_PCS52_Msk', 'EXTI_D3PCR2H_PCS52', 'EXTI_D3PCR2H_PCS53_Pos',
    'EXTI_D3PCR2H_PCS53_Msk', 'EXTI_D3PCR2H_PCS53', 'EXTI_RTSR3_TR_Pos',
    'EXTI_RTSR3_TR_Msk', 'EXTI_RTSR3_TR', 'EXTI_RTSR3_TR82_Pos', 'EXTI_RTSR3_TR82_Msk',
    'EXTI_RTSR3_TR82', 'EXTI_RTSR3_TR84_Pos', 'EXTI_RTSR3_TR84_Msk', 'EXTI_RTSR3_TR84',
    'EXTI_RTSR3_TR85_Pos', 'EXTI_RTSR3_TR85_Msk', 'EXTI_RTSR3_TR85',
    'EXTI_RTSR3_TR86_Pos', 'EXTI_RTSR3_TR86_Msk', 'EXTI_RTSR3_TR86',
    'EXTI_FTSR3_TR_Pos', 'EXTI_FTSR3_TR_Msk', 'EXTI_FTSR3_TR', 'EXTI_FTSR3_TR82_Pos',
    'EXTI_FTSR3_TR82_Msk', 'EXTI_FTSR3_TR82', 'EXTI_FTSR3_TR84_Pos',
    'EXTI_FTSR3_TR84_Msk', 'EXTI_FTSR3_TR84', 'EXTI_FTSR3_TR85_Pos',
    'EXTI_FTSR3_TR85_Msk', 'EXTI_FTSR3_TR85', 'EXTI_FTSR3_TR86_Pos',
    'EXTI_FTSR3_TR86_Msk', 'EXTI_FTSR3_TR86', 'EXTI_SWIER3_SWI_Pos',
    'EXTI_SWIER3_SWI_Msk', 'EXTI_SWIER3_SWI', 'EXTI_SWIER3_SWIER82_Pos',
    'EXTI_SWIER3_SWIER82_Msk', 'EXTI_SWIER3_SWIER82', 'EXTI_SWIER3_SWIER84_Pos',
    'EXTI_SWIER3_SWIER84_Msk', 'EXTI_SWIER3_SWIER84', 'EXTI_SWIER3_SWIER85_Pos',
    'EXTI_SWIER3_SWIER85_Msk', 'EXTI_SWIER3_SWIER85', 'EXTI_SWIER3_SWIER86_Pos',
    'EXTI_SWIER3_SWIER86_Msk', 'EXTI_SWIER3_SWIER86', 'EXTI_IMR1_IM_Pos',
    'EXTI_IMR1_IM_Msk', 'EXTI_IMR1_IM', 'EXTI_IMR1_IM0_Pos', 'EXTI_IMR1_IM0_Msk',
    'EXTI_IMR1_IM0', 'EXTI_IMR1_IM1_Pos', 'EXTI_IMR1_IM1_Msk', 'EXTI_IMR1_IM1',
    'EXTI_IMR1_IM2_Pos', 'EXTI_IMR1_IM2_Msk', 'EXTI_IMR1_IM2', 'EXTI_IMR1_IM3_Pos',
    'EXTI_IMR1_IM3_Msk', 'EXTI_IMR1_IM3', 'EXTI_IMR1_IM4_Pos', 'EXTI_IMR1_IM4_Msk',
    'EXTI_IMR1_IM4', 'EXTI_IMR1_IM5_Pos', 'EXTI_IMR1_IM5_Msk', 'EXTI_IMR1_IM5',
    'EXTI_IMR1_IM6_Pos', 'EXTI_IMR1_IM6_Msk', 'EXTI_IMR1_IM6', 'EXTI_IMR1_IM7_Pos',
    'EXTI_IMR1_IM7_Msk', 'EXTI_IMR1_IM7', 'EXTI_IMR1_IM8_Pos', 'EXTI_IMR1_IM8_Msk',
    'EXTI_IMR1_IM8', 'EXTI_IMR1_IM9_Pos', 'EXTI_IMR1_IM9_Msk', 'EXTI_IMR1_IM9',
    'EXTI_IMR1_IM10_Pos', 'EXTI_IMR1_IM10_Msk', 'EXTI_IMR1_IM10', 'EXTI_IMR1_IM11_Pos',
    'EXTI_IMR1_IM11_Msk', 'EXTI_IMR1_IM11', 'EXTI_IMR1_IM12_Pos', 'EXTI_IMR1_IM12_Msk',
    'EXTI_IMR1_IM12', 'EXTI_IMR1_IM13_Pos', 'EXTI_IMR1_IM13_Msk', 'EXTI_IMR1_IM13',
    'EXTI_IMR1_IM14_Pos', 'EXTI_IMR1_IM14_Msk', 'EXTI_IMR1_IM14', 'EXTI_IMR1_IM15_Pos',
    'EXTI_IMR1_IM15_Msk', 'EXTI_IMR1_IM15', 'EXTI_IMR1_IM16_Pos', 'EXTI_IMR1_IM16_Msk',
    'EXTI_IMR1_IM16', 'EXTI_IMR1_IM17_Pos', 'EXTI_IMR1_IM17_Msk', 'EXTI_IMR1_IM17',
    'EXTI_IMR1_IM18_Pos', 'EXTI_IMR1_IM18_Msk', 'EXTI_IMR1_IM18', 'EXTI_IMR1_IM19_Pos',
    'EXTI_IMR1_IM19_Msk', 'EXTI_IMR1_IM19', 'EXTI_IMR1_IM20_Pos', 'EXTI_IMR1_IM20_Msk',
    'EXTI_IMR1_IM20', 'EXTI_IMR1_IM21_Pos', 'EXTI_IMR1_IM21_Msk', 'EXTI_IMR1_IM21',
    'EXTI_IMR1_IM22_Pos', 'EXTI_IMR1_IM22_Msk', 'EXTI_IMR1_IM22', 'EXTI_IMR1_IM23_Pos',
    'EXTI_IMR1_IM23_Msk', 'EXTI_IMR1_IM23', 'EXTI_IMR1_IM24_Pos', 'EXTI_IMR1_IM24_Msk',
    'EXTI_IMR1_IM24', 'EXTI_IMR1_IM25_Pos', 'EXTI_IMR1_IM25_Msk', 'EXTI_IMR1_IM25',
    'EXTI_IMR1_IM26_Pos', 'EXTI_IMR1_IM26_Msk', 'EXTI_IMR1_IM26', 'EXTI_IMR1_IM27_Pos',
    'EXTI_IMR1_IM27_Msk', 'EXTI_IMR1_IM27', 'EXTI_IMR1_IM28_Pos', 'EXTI_IMR1_IM28_Msk',
    'EXTI_IMR1_IM28', 'EXTI_IMR1_IM29_Pos', 'EXTI_IMR1_IM29_Msk', 'EXTI_IMR1_IM29',
    'EXTI_IMR1_IM30_Pos', 'EXTI_IMR1_IM30_Msk', 'EXTI_IMR1_IM30', 'EXTI_IMR1_IM31_Pos',
    'EXTI_IMR1_IM31_Msk', 'EXTI_IMR1_IM31', 'EXTI_EMR1_EM_Pos', 'EXTI_EMR1_EM_Msk',
    'EXTI_EMR1_EM', 'EXTI_EMR1_EM0_Pos', 'EXTI_EMR1_EM0_Msk', 'EXTI_EMR1_EM0',
    'EXTI_EMR1_EM1_Pos', 'EXTI_EMR1_EM1_Msk', 'EXTI_EMR1_EM1', 'EXTI_EMR1_EM2_Pos',
    'EXTI_EMR1_EM2_Msk', 'EXTI_EMR1_EM2', 'EXTI_EMR1_EM3_Pos', 'EXTI_EMR1_EM3_Msk',
    'EXTI_EMR1_EM3', 'EXTI_EMR1_EM4_Pos', 'EXTI_EMR1_EM4_Msk', 'EXTI_EMR1_EM4',
    'EXTI_EMR1_EM5_Pos', 'EXTI_EMR1_EM5_Msk', 'EXTI_EMR1_EM5', 'EXTI_EMR1_EM6_Pos',
    'EXTI_EMR1_EM6_Msk', 'EXTI_EMR1_EM6', 'EXTI_EMR1_EM7_Pos', 'EXTI_EMR1_EM7_Msk',
    'EXTI_EMR1_EM7', 'EXTI_EMR1_EM8_Pos', 'EXTI_EMR1_EM8_Msk', 'EXTI_EMR1_EM8',
    'EXTI_EMR1_EM9_Pos', 'EXTI_EMR1_EM9_Msk', 'EXTI_EMR1_EM9', 'EXTI_EMR1_EM10_Pos',
    'EXTI_EMR1_EM10_Msk', 'EXTI_EMR1_EM10', 'EXTI_EMR1_EM11_Pos', 'EXTI_EMR1_EM11_Msk',
    'EXTI_EMR1_EM11', 'EXTI_EMR1_EM12_Pos', 'EXTI_EMR1_EM12_Msk', 'EXTI_EMR1_EM12',
    'EXTI_EMR1_EM13_Pos', 'EXTI_EMR1_EM13_Msk', 'EXTI_EMR1_EM13', 'EXTI_EMR1_EM14_Pos',
    'EXTI_EMR1_EM14_Msk', 'EXTI_EMR1_EM14', 'EXTI_EMR1_EM15_Pos', 'EXTI_EMR1_EM15_Msk',
    'EXTI_EMR1_EM15', 'EXTI_EMR1_EM16_Pos', 'EXTI_EMR1_EM16_Msk', 'EXTI_EMR1_EM16',
    'EXTI_EMR1_EM17_Pos', 'EXTI_EMR1_EM17_Msk', 'EXTI_EMR1_EM17', 'EXTI_EMR1_EM18_Pos',
    'EXTI_EMR1_EM18_Msk', 'EXTI_EMR1_EM18', 'EXTI_EMR1_EM20_Pos', 'EXTI_EMR1_EM20_Msk',
    'EXTI_EMR1_EM20', 'EXTI_EMR1_EM21_Pos', 'EXTI_EMR1_EM21_Msk', 'EXTI_EMR1_EM21',
    'EXTI_EMR1_EM22_Pos', 'EXTI_EMR1_EM22_Msk', 'EXTI_EMR1_EM22', 'EXTI_EMR1_EM23_Pos',
    'EXTI_EMR1_EM23_Msk', 'EXTI_EMR1_EM23', 'EXTI_EMR1_EM24_Pos', 'EXTI_EMR1_EM24_Msk',
    'EXTI_EMR1_EM24', 'EXTI_EMR1_EM25_Pos', 'EXTI_EMR1_EM25_Msk', 'EXTI_EMR1_EM25',
    'EXTI_EMR1_EM26_Pos', 'EXTI_EMR1_EM26_Msk', 'EXTI_EMR1_EM26', 'EXTI_EMR1_EM27_Pos',
    'EXTI_EMR1_EM27_Msk', 'EXTI_EMR1_EM27', 'EXTI_EMR1_EM28_Pos', 'EXTI_EMR1_EM28_Msk',
    'EXTI_EMR1_EM28', 'EXTI_EMR1_EM29_Pos', 'EXTI_EMR1_EM29_Msk', 'EXTI_EMR1_EM29',
    'EXTI_EMR1_EM30_Pos', 'EXTI_EMR1_EM30_Msk', 'EXTI_EMR1_EM30', 'EXTI_EMR1_EM31_Pos',
    'EXTI_EMR1_EM31_Msk', 'EXTI_EMR1_EM31', 'EXTI_PR1_PR_Pos', 'EXTI_PR1_PR_Msk',
    'EXTI_PR1_PR', 'EXTI_PR1_PR0_Pos', 'EXTI_PR1_PR0_Msk', 'EXTI_PR1_PR0',
    'EXTI_PR1_PR1_Pos', 'EXTI_PR1_PR1_Msk', 'EXTI_PR1_PR1', 'EXTI_PR1_PR2_Pos',
    'EXTI_PR1_PR2_Msk', 'EXTI_PR1_PR2', 'EXTI_PR1_PR3_Pos', 'EXTI_PR1_PR3_Msk',
    'EXTI_PR1_PR3', 'EXTI_PR1_PR4_Pos', 'EXTI_PR1_PR4_Msk', 'EXTI_PR1_PR4',
    'EXTI_PR1_PR5_Pos', 'EXTI_PR1_PR5_Msk', 'EXTI_PR1_PR5', 'EXTI_PR1_PR6_Pos',
    'EXTI_PR1_PR6_Msk', 'EXTI_PR1_PR6', 'EXTI_PR1_PR7_Pos', 'EXTI_PR1_PR7_Msk',
    'EXTI_PR1_PR7', 'EXTI_PR1_PR8_Pos', 'EXTI_PR1_PR8_Msk', 'EXTI_PR1_PR8',
    'EXTI_PR1_PR9_Pos', 'EXTI_PR1_PR9_Msk', 'EXTI_PR1_PR9', 'EXTI_PR1_PR10_Pos',
    'EXTI_PR1_PR10_Msk', 'EXTI_PR1_PR10', 'EXTI_PR1_PR11_Pos', 'EXTI_PR1_PR11_Msk',
    'EXTI_PR1_PR11', 'EXTI_PR1_PR12_Pos', 'EXTI_PR1_PR12_Msk', 'EXTI_PR1_PR12',
    'EXTI_PR1_PR13_Pos', 'EXTI_PR1_PR13_Msk', 'EXTI_PR1_PR13', 'EXTI_PR1_PR14_Pos',
    'EXTI_PR1_PR14_Msk', 'EXTI_PR1_PR14', 'EXTI_PR1_PR15_Pos', 'EXTI_PR1_PR15_Msk',
    'EXTI_PR1_PR15', 'EXTI_PR1_PR16_Pos', 'EXTI_PR1_PR16_Msk', 'EXTI_PR1_PR16',
    'EXTI_PR1_PR17_Pos', 'EXTI_PR1_PR17_Msk', 'EXTI_PR1_PR17', 'EXTI_PR1_PR18_Pos',
    'EXTI_PR1_PR18_Msk', 'EXTI_PR1_PR18', 'EXTI_PR1_PR19_Pos', 'EXTI_PR1_PR19_Msk',
    'EXTI_PR1_PR19', 'EXTI_PR1_PR20_Pos', 'EXTI_PR1_PR20_Msk', 'EXTI_PR1_PR20',
    'EXTI_PR1_PR21_Pos', 'EXTI_PR1_PR21_Msk', 'EXTI_PR1_PR21', 'EXTI_IMR2_IM_Pos',
    'EXTI_IMR2_IM_Msk', 'EXTI_IMR2_IM', 'EXTI_IMR2_IM32_Pos', 'EXTI_IMR2_IM32_Msk',
    'EXTI_IMR2_IM32', 'EXTI_IMR2_IM33_Pos', 'EXTI_IMR2_IM33_Msk', 'EXTI_IMR2_IM33',
    'EXTI_IMR2_IM34_Pos', 'EXTI_IMR2_IM34_Msk', 'EXTI_IMR2_IM34', 'EXTI_IMR2_IM35_Pos',
    'EXTI_IMR2_IM35_Msk', 'EXTI_IMR2_IM35', 'EXTI_IMR2_IM36_Pos', 'EXTI_IMR2_IM36_Msk',
    'EXTI_IMR2_IM36', 'EXTI_IMR2_IM37_Pos', 'EXTI_IMR2_IM37_Msk', 'EXTI_IMR2_IM37',
    'EXTI_IMR2_IM38_Pos', 'EXTI_IMR2_IM38_Msk', 'EXTI_IMR2_IM38', 'EXTI_IMR2_IM39_Pos',
    'EXTI_IMR2_IM39_Msk', 'EXTI_IMR2_IM39', 'EXTI_IMR2_IM40_Pos', 'EXTI_IMR2_IM40_Msk',
    'EXTI_IMR2_IM40', 'EXTI_IMR2_IM41_Pos', 'EXTI_IMR2_IM41_Msk', 'EXTI_IMR2_IM41',
    'EXTI_IMR2_IM42_Pos', 'EXTI_IMR2_IM42_Msk', 'EXTI_IMR2_IM42', 'EXTI_IMR2_IM43_Pos',
    'EXTI_IMR2_IM43_Msk', 'EXTI_IMR2_IM43', 'EXTI_IMR2_IM44_Pos', 'EXTI_IMR2_IM44_Msk',
    'EXTI_IMR2_IM44', 'EXTI_IMR2_IM46_Pos', 'EXTI_IMR2_IM46_Msk', 'EXTI_IMR2_IM46',
    'EXTI_IMR2_IM47_Pos', 'EXTI_IMR2_IM47_Msk', 'EXTI_IMR2_IM47', 'EXTI_IMR2_IM48_Pos',
    'EXTI_IMR2_IM48_Msk', 'EXTI_IMR2_IM48', 'EXTI_IMR2_IM49_Pos', 'EXTI_IMR2_IM49_Msk',
    'EXTI_IMR2_IM49', 'EXTI_IMR2_IM50_Pos', 'EXTI_IMR2_IM50_Msk', 'EXTI_IMR2_IM50',
    'EXTI_IMR2_IM51_Pos', 'EXTI_IMR2_IM51_Msk', 'EXTI_IMR2_IM51', 'EXTI_IMR2_IM52_Pos',
    'EXTI_IMR2_IM52_Msk', 'EXTI_IMR2_IM52', 'EXTI_IMR2_IM53_Pos', 'EXTI_IMR2_IM53_Msk',
    'EXTI_IMR2_IM53', 'EXTI_IMR2_IM54_Pos', 'EXTI_IMR2_IM54_Msk', 'EXTI_IMR2_IM54',
    'EXTI_IMR2_IM55_Pos', 'EXTI_IMR2_IM55_Msk', 'EXTI_IMR2_IM55', 'EXTI_IMR2_IM56_Pos',
    'EXTI_IMR2_IM56_Msk', 'EXTI_IMR2_IM56', 'EXTI_IMR2_IM57_Pos', 'EXTI_IMR2_IM57_Msk',
    'EXTI_IMR2_IM57', 'EXTI_IMR2_IM58_Pos', 'EXTI_IMR2_IM58_Msk', 'EXTI_IMR2_IM58',
    'EXTI_IMR2_IM59_Pos', 'EXTI_IMR2_IM59_Msk', 'EXTI_IMR2_IM59', 'EXTI_IMR2_IM60_Pos',
    'EXTI_IMR2_IM60_Msk', 'EXTI_IMR2_IM60', 'EXTI_IMR2_IM61_Pos', 'EXTI_IMR2_IM61_Msk',
    'EXTI_IMR2_IM61', 'EXTI_IMR2_IM62_Pos', 'EXTI_IMR2_IM62_Msk', 'EXTI_IMR2_IM62',
    'EXTI_IMR2_IM63_Pos', 'EXTI_IMR2_IM63_Msk', 'EXTI_IMR2_IM63', 'EXTI_EMR2_EM_Pos',
    'EXTI_EMR2_EM_Msk', 'EXTI_EMR2_EM', 'EXTI_EMR2_EM32_Pos', 'EXTI_EMR2_EM32_Msk',
    'EXTI_EMR2_EM32', 'EXTI_EMR2_EM33_Pos', 'EXTI_EMR2_EM33_Msk', 'EXTI_EMR2_EM33',
    'EXTI_EMR2_EM34_Pos', 'EXTI_EMR2_EM34_Msk', 'EXTI_EMR2_EM34', 'EXTI_EMR2_EM35_Pos',
    'EXTI_EMR2_EM35_Msk', 'EXTI_EMR2_EM35', 'EXTI_EMR2_EM36_Pos', 'EXTI_EMR2_EM36_Msk',
    'EXTI_EMR2_EM36', 'EXTI_EMR2_EM37_Pos', 'EXTI_EMR2_EM37_Msk', 'EXTI_EMR2_EM37',
    'EXTI_EMR2_EM38_Pos', 'EXTI_EMR2_EM38_Msk', 'EXTI_EMR2_EM38', 'EXTI_EMR2_EM39_Pos',
    'EXTI_EMR2_EM39_Msk', 'EXTI_EMR2_EM39', 'EXTI_EMR2_EM40_Pos', 'EXTI_EMR2_EM40_Msk',
    'EXTI_EMR2_EM40', 'EXTI_EMR2_EM41_Pos', 'EXTI_EMR2_EM41_Msk', 'EXTI_EMR2_EM41',
    'EXTI_EMR2_EM42_Pos', 'EXTI_EMR2_EM42_Msk', 'EXTI_EMR2_EM42', 'EXTI_EMR2_EM43_Pos',
    'EXTI_EMR2_EM43_Msk', 'EXTI_EMR2_EM43', 'EXTI_EMR2_EM44_Pos', 'EXTI_EMR2_EM44_Msk',
    'EXTI_EMR2_EM44', 'EXTI_EMR2_EM46_Pos', 'EXTI_EMR2_EM46_Msk', 'EXTI_EMR2_EM46',
    'EXTI_EMR2_EM47_Pos', 'EXTI_EMR2_EM47_Msk', 'EXTI_EMR2_EM47', 'EXTI_EMR2_EM48_Pos',
    'EXTI_EMR2_EM48_Msk', 'EXTI_EMR2_EM48', 'EXTI_EMR2_EM49_Pos', 'EXTI_EMR2_EM49_Msk',
    'EXTI_EMR2_EM49', 'EXTI_EMR2_EM50_Pos', 'EXTI_EMR2_EM50_Msk', 'EXTI_EMR2_EM50',
    'EXTI_EMR2_EM51_Pos', 'EXTI_EMR2_EM51_Msk', 'EXTI_EMR2_EM51', 'EXTI_EMR2_EM52_Pos',
    'EXTI_EMR2_EM52_Msk', 'EXTI_EMR2_EM52', 'EXTI_EMR2_EM53_Pos', 'EXTI_EMR2_EM53_Msk',
    'EXTI_EMR2_EM53', 'EXTI_EMR2_EM54_Pos', 'EXTI_EMR2_EM54_Msk', 'EXTI_EMR2_EM54',
    'EXTI_EMR2_EM55_Pos', 'EXTI_EMR2_EM55_Msk', 'EXTI_EMR2_EM55', 'EXTI_EMR2_EM56_Pos',
    'EXTI_EMR2_EM56_Msk', 'EXTI_EMR2_EM56', 'EXTI_EMR2_EM57_Pos', 'EXTI_EMR2_EM57_Msk',
    'EXTI_EMR2_EM57', 'EXTI_EMR2_EM58_Pos', 'EXTI_EMR2_EM58_Msk', 'EXTI_EMR2_EM58',
    'EXTI_EMR2_EM59_Pos', 'EXTI_EMR2_EM59_Msk', 'EXTI_EMR2_EM59', 'EXTI_EMR2_EM60_Pos',
    'EXTI_EMR2_EM60_Msk', 'EXTI_EMR2_EM60', 'EXTI_EMR2_EM61_Pos', 'EXTI_EMR2_EM61_Msk',
    'EXTI_EMR2_EM61', 'EXTI_EMR2_EM62_Pos', 'EXTI_EMR2_EM62_Msk', 'EXTI_EMR2_EM62',
    'EXTI_EMR2_EM63_Pos', 'EXTI_EMR2_EM63_Msk', 'EXTI_EMR2_EM63', 'EXTI_PR2_PR_Pos',
    'EXTI_PR2_PR_Msk', 'EXTI_PR2_PR', 'EXTI_PR2_PR49_Pos', 'EXTI_PR2_PR49_Msk',
    'EXTI_PR2_PR49', 'EXTI_PR2_PR51_Pos', 'EXTI_PR2_PR51_Msk', 'EXTI_PR2_PR51',
    'EXTI_IMR3_IM_Pos', 'EXTI_IMR3_IM_Msk', 'EXTI_IMR3_IM', 'EXTI_IMR3_IM64_Pos',
    'EXTI_IMR3_IM64_Msk', 'EXTI_IMR3_IM64', 'EXTI_IMR3_IM65_Pos', 'EXTI_IMR3_IM65_Msk',
    'EXTI_IMR3_IM65', 'EXTI_IMR3_IM66_Pos', 'EXTI_IMR3_IM66_Msk', 'EXTI_IMR3_IM66',
    'EXTI_IMR3_IM67_Pos', 'EXTI_IMR3_IM67_Msk', 'EXTI_IMR3_IM67', 'EXTI_IMR3_IM68_Pos',
    'EXTI_IMR3_IM68_Msk', 'EXTI_IMR3_IM68', 'EXTI_IMR3_IM69_Pos', 'EXTI_IMR3_IM69_Msk',
    'EXTI_IMR3_IM69', 'EXTI_IMR3_IM70_Pos', 'EXTI_IMR3_IM70_Msk', 'EXTI_IMR3_IM70',
    'EXTI_IMR3_IM71_Pos', 'EXTI_IMR3_IM71_Msk', 'EXTI_IMR3_IM71', 'EXTI_IMR3_IM72_Pos',
    'EXTI_IMR3_IM72_Msk', 'EXTI_IMR3_IM72', 'EXTI_IMR3_IM73_Pos', 'EXTI_IMR3_IM73_Msk',
    'EXTI_IMR3_IM73', 'EXTI_IMR3_IM74_Pos', 'EXTI_IMR3_IM74_Msk', 'EXTI_IMR3_IM74',
    'EXTI_IMR3_IM75_Pos', 'EXTI_IMR3_IM75_Msk', 'EXTI_IMR3_IM75', 'EXTI_IMR3_IM76_Pos',
    'EXTI_IMR3_IM76_Msk', 'EXTI_IMR3_IM76', 'EXTI_IMR3_IM77_Pos', 'EXTI_IMR3_IM77_Msk',
    'EXTI_IMR3_IM77', 'EXTI_IMR3_IM78_Pos', 'EXTI_IMR3_IM78_Msk', 'EXTI_IMR3_IM78',
    'EXTI_IMR3_IM79_Pos', 'EXTI_IMR3_IM79_Msk', 'EXTI_IMR3_IM79', 'EXTI_IMR3_IM80_Pos',
    'EXTI_IMR3_IM80_Msk', 'EXTI_IMR3_IM80', 'EXTI_IMR3_IM82_Pos', 'EXTI_IMR3_IM82_Msk',
    'EXTI_IMR3_IM82', 'EXTI_IMR3_IM84_Pos', 'EXTI_IMR3_IM84_Msk', 'EXTI_IMR3_IM84',
    'EXTI_IMR3_IM85_Pos', 'EXTI_IMR3_IM85_Msk', 'EXTI_IMR3_IM85', 'EXTI_IMR3_IM86_Pos',
    'EXTI_IMR3_IM86_Msk', 'EXTI_IMR3_IM86', 'EXTI_IMR3_IM87_Pos', 'EXTI_IMR3_IM87_Msk',
    'EXTI_IMR3_IM87', 'EXTI_EMR3_EM_Pos', 'EXTI_EMR3_EM_Msk', 'EXTI_EMR3_EM',
    'EXTI_EMR3_EM64_Pos', 'EXTI_EMR3_EM64_Msk', 'EXTI_EMR3_EM64', 'EXTI_EMR3_EM65_Pos',
    'EXTI_EMR3_EM65_Msk', 'EXTI_EMR3_EM65', 'EXTI_EMR3_EM66_Pos', 'EXTI_EMR3_EM66_Msk',
    'EXTI_EMR3_EM66', 'EXTI_EMR3_EM67_Pos', 'EXTI_EMR3_EM67_Msk', 'EXTI_EMR3_EM67',
    'EXTI_EMR3_EM68_Pos', 'EXTI_EMR3_EM68_Msk', 'EXTI_EMR3_EM68', 'EXTI_EMR3_EM69_Pos',
    'EXTI_EMR3_EM69_Msk', 'EXTI_EMR3_EM69', 'EXTI_EMR3_EM70_Pos', 'EXTI_EMR3_EM70_Msk',
    'EXTI_EMR3_EM70', 'EXTI_EMR3_EM71_Pos', 'EXTI_EMR3_EM71_Msk', 'EXTI_EMR3_EM71',
    'EXTI_EMR3_EM72_Pos', 'EXTI_EMR3_EM72_Msk', 'EXTI_EMR3_EM72', 'EXTI_EMR3_EM73_Pos',
    'EXTI_EMR3_EM73_Msk', 'EXTI_EMR3_EM73', 'EXTI_EMR3_EM74_Pos', 'EXTI_EMR3_EM74_Msk',
    'EXTI_EMR3_EM74', 'EXTI_EMR3_EM75_Pos', 'EXTI_EMR3_EM75_Msk', 'EXTI_EMR3_EM75',
    'EXTI_EMR3_EM76_Pos', 'EXTI_EMR3_EM76_Msk', 'EXTI_EMR3_EM76', 'EXTI_EMR3_EM77_Pos',
    'EXTI_EMR3_EM77_Msk', 'EXTI_EMR3_EM77', 'EXTI_EMR3_EM78_Pos', 'EXTI_EMR3_EM78_Msk',
    'EXTI_EMR3_EM78', 'EXTI_EMR3_EM79_Pos', 'EXTI_EMR3_EM79_Msk', 'EXTI_EMR3_EM79',
    'EXTI_EMR3_EM80_Pos', 'EXTI_EMR3_EM80_Msk', 'EXTI_EMR3_EM80', 'EXTI_EMR3_EM81_Pos',
    'EXTI_EMR3_EM81_Msk', 'EXTI_EMR3_EM81', 'EXTI_EMR3_EM82_Pos', 'EXTI_EMR3_EM82_Msk',
    'EXTI_EMR3_EM82', 'EXTI_EMR3_EM84_Pos', 'EXTI_EMR3_EM84_Msk', 'EXTI_EMR3_EM84',
    'EXTI_EMR3_EM85_Pos', 'EXTI_EMR3_EM85_Msk', 'EXTI_EMR3_EM85', 'EXTI_EMR3_EM86_Pos',
    'EXTI_EMR3_EM86_Msk', 'EXTI_EMR3_EM86', 'EXTI_EMR3_EM87_Pos', 'EXTI_EMR3_EM87_Msk',
    'EXTI_EMR3_EM87', 'EXTI_PR3_PR_Pos', 'EXTI_PR3_PR_Msk', 'EXTI_PR3_PR',
    'EXTI_PR3_PR82_Pos', 'EXTI_PR3_PR82_Msk', 'EXTI_PR3_PR82', 'EXTI_PR3_PR84_Pos',
    'EXTI_PR3_PR84_Msk', 'EXTI_PR3_PR84', 'EXTI_PR3_PR85_Pos', 'EXTI_PR3_PR85_Msk',
    'EXTI_PR3_PR85', 'EXTI_PR3_PR86_Pos', 'EXTI_PR3_PR86_Msk', 'EXTI_PR3_PR86',
    'FLASH_SECTOR_TOTAL', 'FLASH_SIZE', 'FLASH_BANK_SIZE', 'FLASH_SECTOR_SIZE',
    'FLASH_LATENCY_DEFAULT', 'FLASH_NB_32BITWORD_IN_FLASHWORD', 'FLASH_ACR_LATENCY_Pos',
    'FLASH_ACR_LATENCY_Msk', 'FLASH_ACR_LATENCY', 'FLASH_ACR_LATENCY_0WS',
    'FLASH_ACR_LATENCY_1WS', 'FLASH_ACR_LATENCY_2WS', 'FLASH_ACR_LATENCY_3WS',
    'FLASH_ACR_LATENCY_4WS', 'FLASH_ACR_LATENCY_5WS', 'FLASH_ACR_LATENCY_6WS',
    'FLASH_ACR_LATENCY_7WS', 'FLASH_ACR_LATENCY_8WS', 'FLASH_ACR_LATENCY_9WS',
    'FLASH_ACR_LATENCY_10WS', 'FLASH_ACR_LATENCY_11WS', 'FLASH_ACR_LATENCY_12WS',
    'FLASH_ACR_LATENCY_13WS', 'FLASH_ACR_LATENCY_14WS', 'FLASH_ACR_LATENCY_15WS',
    'FLASH_ACR_WRHIGHFREQ_Pos', 'FLASH_ACR_WRHIGHFREQ_Msk', 'FLASH_ACR_WRHIGHFREQ',
    'FLASH_ACR_WRHIGHFREQ_0', 'FLASH_ACR_WRHIGHFREQ_1', 'FLASH_CR_LOCK_Pos',
    'FLASH_CR_LOCK_Msk', 'FLASH_CR_LOCK', 'FLASH_CR_PG_Pos', 'FLASH_CR_PG_Msk',
    'FLASH_CR_PG', 'FLASH_CR_SER_Pos', 'FLASH_CR_SER_Msk', 'FLASH_CR_SER',
    'FLASH_CR_BER_Pos', 'FLASH_CR_BER_Msk', 'FLASH_CR_BER', 'FLASH_CR_PSIZE_Pos',
    'FLASH_CR_PSIZE_Msk', 'FLASH_CR_PSIZE', 'FLASH_CR_PSIZE_0', 'FLASH_CR_PSIZE_1',
    'FLASH_CR_FW_Pos', 'FLASH_CR_FW_Msk', 'FLASH_CR_FW', 'FLASH_CR_START_Pos',
    'FLASH_CR_START_Msk', 'FLASH_CR_START', 'FLASH_CR_SNB_Pos', 'FLASH_CR_SNB_Msk',
    'FLASH_CR_SNB', 'FLASH_CR_SNB_0', 'FLASH_CR_SNB_1', 'FLASH_CR_SNB_2',
    'FLASH_CR_CRC_EN_Pos', 'FLASH_CR_CRC_EN_Msk', 'FLASH_CR_CRC_EN',
    'FLASH_CR_EOPIE_Pos', 'FLASH_CR_EOPIE_Msk', 'FLASH_CR_EOPIE',
    'FLASH_CR_WRPERRIE_Pos', 'FLASH_CR_WRPERRIE_Msk', 'FLASH_CR_WRPERRIE',
    'FLASH_CR_PGSERRIE_Pos', 'FLASH_CR_PGSERRIE_Msk', 'FLASH_CR_PGSERRIE',
    'FLASH_CR_STRBERRIE_Pos', 'FLASH_CR_STRBERRIE_Msk', 'FLASH_CR_STRBERRIE',
    'FLASH_CR_INCERRIE_Pos', 'FLASH_CR_INCERRIE_Msk', 'FLASH_CR_INCERRIE',
    'FLASH_CR_OPERRIE_Pos', 'FLASH_CR_OPERRIE_Msk', 'FLASH_CR_OPERRIE',
    'FLASH_CR_RDPERRIE_Pos', 'FLASH_CR_RDPERRIE_Msk', 'FLASH_CR_RDPERRIE',
    'FLASH_CR_RDSERRIE_Pos', 'FLASH_CR_RDSERRIE_Msk', 'FLASH_CR_RDSERRIE',
    'FLASH_CR_SNECCERRIE_Pos', 'FLASH_CR_SNECCERRIE_Msk', 'FLASH_CR_SNECCERRIE',
    'FLASH_CR_DBECCERRIE_Pos', 'FLASH_CR_DBECCERRIE_Msk', 'FLASH_CR_DBECCERRIE',
    'FLASH_CR_CRCENDIE_Pos', 'FLASH_CR_CRCENDIE_Msk', 'FLASH_CR_CRCENDIE',
    'FLASH_CR_CRCRDERRIE_Pos', 'FLASH_CR_CRCRDERRIE_Msk', 'FLASH_CR_CRCRDERRIE',
    'FLASH_SR_BSY_Pos', 'FLASH_SR_BSY_Msk', 'FLASH_SR_BSY', 'FLASH_SR_WBNE_Pos',
    'FLASH_SR_WBNE_Msk', 'FLASH_SR_WBNE', 'FLASH_SR_QW_Pos', 'FLASH_SR_QW_Msk',
    'FLASH_SR_QW', 'FLASH_SR_CRC_BUSY_Pos', 'FLASH_SR_CRC_BUSY_Msk',
    'FLASH_SR_CRC_BUSY', 'FLASH_SR_EOP_Pos', 'FLASH_SR_EOP_Msk', 'FLASH_SR_EOP',
    'FLASH_SR_WRPERR_Pos', 'FLASH_SR_WRPERR_Msk', 'FLASH_SR_WRPERR',
    'FLASH_SR_PGSERR_Pos', 'FLASH_SR_PGSERR_Msk', 'FLASH_SR_PGSERR',
    'FLASH_SR_STRBERR_Pos', 'FLASH_SR_STRBERR_Msk', 'FLASH_SR_STRBERR',
    'FLASH_SR_INCERR_Pos', 'FLASH_SR_INCERR_Msk', 'FLASH_SR_INCERR',
    'FLASH_SR_OPERR_Pos', 'FLASH_SR_OPERR_Msk', 'FLASH_SR_OPERR', 'FLASH_SR_RDPERR_Pos',
    'FLASH_SR_RDPERR_Msk', 'FLASH_SR_RDPERR', 'FLASH_SR_RDSERR_Pos',
    'FLASH_SR_RDSERR_Msk', 'FLASH_SR_RDSERR', 'FLASH_SR_SNECCERR_Pos',
    'FLASH_SR_SNECCERR_Msk', 'FLASH_SR_SNECCERR', 'FLASH_SR_DBECCERR_Pos',
    'FLASH_SR_DBECCERR_Msk', 'FLASH_SR_DBECCERR', 'FLASH_SR_CRCEND_Pos',
    'FLASH_SR_CRCEND_Msk', 'FLASH_SR_CRCEND', 'FLASH_SR_CRCRDERR_Pos',
    'FLASH_SR_CRCRDERR_Msk', 'FLASH_SR_CRCRDERR', 'FLASH_CCR_CLR_EOP_Pos',
    'FLASH_CCR_CLR_EOP_Msk', 'FLASH_CCR_CLR_EOP', 'FLASH_CCR_CLR_WRPERR_Pos',
    'FLASH_CCR_CLR_WRPERR_Msk', 'FLASH_CCR_CLR_WRPERR', 'FLASH_CCR_CLR_PGSERR_Pos',
    'FLASH_CCR_CLR_PGSERR_Msk', 'FLASH_CCR_CLR_PGSERR', 'FLASH_CCR_CLR_STRBERR_Pos',
    'FLASH_CCR_CLR_STRBERR_Msk', 'FLASH_CCR_CLR_STRBERR', 'FLASH_CCR_CLR_INCERR_Pos',
    'FLASH_CCR_CLR_INCERR_Msk', 'FLASH_CCR_CLR_INCERR', 'FLASH_CCR_CLR_OPERR_Pos',
    'FLASH_CCR_CLR_OPERR_Msk', 'FLASH_CCR_CLR_OPERR', 'FLASH_CCR_CLR_RDPERR_Pos',
    'FLASH_CCR_CLR_RDPERR_Msk', 'FLASH_CCR_CLR_RDPERR', 'FLASH_CCR_CLR_RDSERR_Pos',
    'FLASH_CCR_CLR_RDSERR_Msk', 'FLASH_CCR_CLR_RDSERR', 'FLASH_CCR_CLR_SNECCERR_Pos',
    'FLASH_CCR_CLR_SNECCERR_Msk', 'FLASH_CCR_CLR_SNECCERR',
    'FLASH_CCR_CLR_DBECCERR_Pos', 'FLASH_CCR_CLR_DBECCERR_Msk',
    'FLASH_CCR_CLR_DBECCERR', 'FLASH_CCR_CLR_CRCEND_Pos', 'FLASH_CCR_CLR_CRCEND_Msk',
    'FLASH_CCR_CLR_CRCEND', 'FLASH_CCR_CLR_CRCRDERR_Pos', 'FLASH_CCR_CLR_CRCRDERR_Msk',
    'FLASH_CCR_CLR_CRCRDERR', 'FLASH_OPTCR_OPTLOCK_Pos', 'FLASH_OPTCR_OPTLOCK_Msk',
    'FLASH_OPTCR_OPTLOCK', 'FLASH_OPTCR_OPTSTART_Pos', 'FLASH_OPTCR_OPTSTART_Msk',
    'FLASH_OPTCR_OPTSTART', 'FLASH_OPTCR_MER_Pos', 'FLASH_OPTCR_MER_Msk',
    'FLASH_OPTCR_MER', 'FLASH_OPTCR_OPTCHANGEERRIE_Pos',
    'FLASH_OPTCR_OPTCHANGEERRIE_Msk', 'FLASH_OPTCR_OPTCHANGEERRIE',
    'FLASH_OPTCR_SWAP_BANK_Pos', 'FLASH_OPTCR_SWAP_BANK_Msk', 'FLASH_OPTCR_SWAP_BANK',
    'FLASH_OPTSR_OPT_BUSY_Pos', 'FLASH_OPTSR_OPT_BUSY_Msk', 'FLASH_OPTSR_OPT_BUSY',
    'FLASH_OPTSR_BOR_LEV_Pos', 'FLASH_OPTSR_BOR_LEV_Msk', 'FLASH_OPTSR_BOR_LEV',
    'FLASH_OPTSR_BOR_LEV_0', 'FLASH_OPTSR_BOR_LEV_1', 'FLASH_OPTSR_IWDG1_SW_Pos',
    'FLASH_OPTSR_IWDG1_SW_Msk', 'FLASH_OPTSR_IWDG1_SW', 'FLASH_OPTSR_NRST_STOP_D1_Pos',
    'FLASH_OPTSR_NRST_STOP_D1_Msk', 'FLASH_OPTSR_NRST_STOP_D1',
    'FLASH_OPTSR_NRST_STBY_D1_Pos', 'FLASH_OPTSR_NRST_STBY_D1_Msk',
    'FLASH_OPTSR_NRST_STBY_D1', 'FLASH_OPTSR_RDP_Pos', 'FLASH_OPTSR_RDP_Msk',
    'FLASH_OPTSR_RDP', 'FLASH_OPTSR_FZ_IWDG_STOP_Pos', 'FLASH_OPTSR_FZ_IWDG_STOP_Msk',
    'FLASH_OPTSR_FZ_IWDG_STOP', 'FLASH_OPTSR_FZ_IWDG_SDBY_Pos',
    'FLASH_OPTSR_FZ_IWDG_SDBY_Msk', 'FLASH_OPTSR_FZ_IWDG_SDBY',
    'FLASH_OPTSR_ST_RAM_SIZE_Pos', 'FLASH_OPTSR_ST_RAM_SIZE_Msk',
    'FLASH_OPTSR_ST_RAM_SIZE', 'FLASH_OPTSR_ST_RAM_SIZE_0', 'FLASH_OPTSR_ST_RAM_SIZE_1',
    'FLASH_OPTSR_SECURITY_Pos', 'FLASH_OPTSR_SECURITY_Msk', 'FLASH_OPTSR_SECURITY',
    'FLASH_OPTSR_IO_HSLV_Pos', 'FLASH_OPTSR_IO_HSLV_Msk', 'FLASH_OPTSR_IO_HSLV',
    'FLASH_OPTSR_OPTCHANGEERR_Pos', 'FLASH_OPTSR_OPTCHANGEERR_Msk',
    'FLASH_OPTSR_OPTCHANGEERR', 'FLASH_OPTSR_SWAP_BANK_OPT_Pos',
    'FLASH_OPTSR_SWAP_BANK_OPT_Msk', 'FLASH_OPTSR_SWAP_BANK_OPT',
    'FLASH_OPTCCR_CLR_OPTCHANGEERR_Pos', 'FLASH_OPTCCR_CLR_OPTCHANGEERR_Msk',
    'FLASH_OPTCCR_CLR_OPTCHANGEERR', 'FLASH_PRAR_PROT_AREA_START_Pos',
    'FLASH_PRAR_PROT_AREA_START_Msk', 'FLASH_PRAR_PROT_AREA_START',
    'FLASH_PRAR_PROT_AREA_END_Pos', 'FLASH_PRAR_PROT_AREA_END_Msk',
    'FLASH_PRAR_PROT_AREA_END', 'FLASH_PRAR_DMEP_Pos', 'FLASH_PRAR_DMEP_Msk',
    'FLASH_PRAR_DMEP', 'FLASH_SCAR_SEC_AREA_START_Pos', 'FLASH_SCAR_SEC_AREA_START_Msk',
    'FLASH_SCAR_SEC_AREA_START', 'FLASH_SCAR_SEC_AREA_END_Pos',
    'FLASH_SCAR_SEC_AREA_END_Msk', 'FLASH_SCAR_SEC_AREA_END', 'FLASH_SCAR_DMES_Pos',
    'FLASH_SCAR_DMES_Msk', 'FLASH_SCAR_DMES', 'FLASH_WPSN_WRPSN_Pos',
    'FLASH_WPSN_WRPSN_Msk', 'FLASH_WPSN_WRPSN', 'FLASH_BOOT_ADD0_Pos',
    'FLASH_BOOT_ADD0_Msk', 'FLASH_BOOT_ADD0', 'FLASH_BOOT_ADD1_Pos',
    'FLASH_BOOT_ADD1_Msk', 'FLASH_BOOT_ADD1', 'FLASH_CRCCR_CRC_SECT_Pos',
    'FLASH_CRCCR_CRC_SECT_Msk', 'FLASH_CRCCR_CRC_SECT', 'FLASH_CRCCR_CRC_BY_SECT_Pos',
    'FLASH_CRCCR_CRC_BY_SECT_Msk', 'FLASH_CRCCR_CRC_BY_SECT',
    'FLASH_CRCCR_ADD_SECT_Pos', 'FLASH_CRCCR_ADD_SECT_Msk', 'FLASH_CRCCR_ADD_SECT',
    'FLASH_CRCCR_CLEAN_SECT_Pos', 'FLASH_CRCCR_CLEAN_SECT_Msk',
    'FLASH_CRCCR_CLEAN_SECT', 'FLASH_CRCCR_START_CRC_Pos', 'FLASH_CRCCR_START_CRC_Msk',
    'FLASH_CRCCR_START_CRC', 'FLASH_CRCCR_CLEAN_CRC_Pos', 'FLASH_CRCCR_CLEAN_CRC_Msk',
    'FLASH_CRCCR_CLEAN_CRC', 'FLASH_CRCCR_CRC_BURST_Pos', 'FLASH_CRCCR_CRC_BURST_Msk',
    'FLASH_CRCCR_CRC_BURST', 'FLASH_CRCCR_CRC_BURST_0', 'FLASH_CRCCR_CRC_BURST_1',
    'FLASH_CRCCR_ALL_BANK_Pos', 'FLASH_CRCCR_ALL_BANK_Msk', 'FLASH_CRCCR_ALL_BANK',
    'FLASH_CRCSADD_CRC_START_ADDR_Pos', 'FLASH_CRCSADD_CRC_START_ADDR_Msk',
    'FLASH_CRCSADD_CRC_START_ADDR', 'FLASH_CRCEADD_CRC_END_ADDR_Pos',
    'FLASH_CRCEADD_CRC_END_ADDR_Msk', 'FLASH_CRCEADD_CRC_END_ADDR',
    'FLASH_CRCDATA_CRC_DATA_Pos', 'FLASH_CRCDATA_CRC_DATA_Msk',
    'FLASH_CRCDATA_CRC_DATA', 'FLASH_ECC_FA_FAIL_ECC_ADDR_Pos',
    'FLASH_ECC_FA_FAIL_ECC_ADDR_Msk', 'FLASH_ECC_FA_FAIL_ECC_ADDR',
    'FMC_BCR1_CCLKEN_Pos', 'FMC_BCR1_CCLKEN_Msk', 'FMC_BCR1_CCLKEN',
    'FMC_BCR1_WFDIS_Pos', 'FMC_BCR1_WFDIS_Msk', 'FMC_BCR1_WFDIS', 'FMC_BCR1_BMAP_Pos',
    'FMC_BCR1_BMAP_Msk', 'FMC_BCR1_BMAP', 'FMC_BCR1_BMAP_0', 'FMC_BCR1_BMAP_1',
    'FMC_BCR1_FMCEN_Pos', 'FMC_BCR1_FMCEN_Msk', 'FMC_BCR1_FMCEN', 'FMC_BCRx_MBKEN_Pos',
    'FMC_BCRx_MBKEN_Msk', 'FMC_BCRx_MBKEN', 'FMC_BCRx_MUXEN_Pos', 'FMC_BCRx_MUXEN_Msk',
    'FMC_BCRx_MUXEN', 'FMC_BCRx_MTYP_Pos', 'FMC_BCRx_MTYP_Msk', 'FMC_BCRx_MTYP',
    'FMC_BCRx_MTYP_0', 'FMC_BCRx_MTYP_1', 'FMC_BCRx_MWID_Pos', 'FMC_BCRx_MWID_Msk',
    'FMC_BCRx_MWID', 'FMC_BCRx_MWID_0', 'FMC_BCRx_MWID_1', 'FMC_BCRx_FACCEN_Pos',
    'FMC_BCRx_FACCEN_Msk', 'FMC_BCRx_FACCEN', 'FMC_BCRx_BURSTEN_Pos',
    'FMC_BCRx_BURSTEN_Msk', 'FMC_BCRx_BURSTEN', 'FMC_BCRx_WAITPOL_Pos',
    'FMC_BCRx_WAITPOL_Msk', 'FMC_BCRx_WAITPOL', 'FMC_BCRx_WAITCFG_Pos',
    'FMC_BCRx_WAITCFG_Msk', 'FMC_BCRx_WAITCFG', 'FMC_BCRx_WREN_Pos',
    'FMC_BCRx_WREN_Msk', 'FMC_BCRx_WREN', 'FMC_BCRx_WAITEN_Pos', 'FMC_BCRx_WAITEN_Msk',
    'FMC_BCRx_WAITEN', 'FMC_BCRx_EXTMOD_Pos', 'FMC_BCRx_EXTMOD_Msk', 'FMC_BCRx_EXTMOD',
    'FMC_BCRx_ASYNCWAIT_Pos', 'FMC_BCRx_ASYNCWAIT_Msk', 'FMC_BCRx_ASYNCWAIT',
    'FMC_BCRx_CPSIZE_Pos', 'FMC_BCRx_CPSIZE_Msk', 'FMC_BCRx_CPSIZE',
    'FMC_BCRx_CPSIZE_0', 'FMC_BCRx_CPSIZE_1', 'FMC_BCRx_CPSIZE_2',
    'FMC_BCRx_CBURSTRW_Pos', 'FMC_BCRx_CBURSTRW_Msk', 'FMC_BCRx_CBURSTRW',
    'FMC_BTRx_ADDSET_Pos', 'FMC_BTRx_ADDSET_Msk', 'FMC_BTRx_ADDSET',
    'FMC_BTRx_ADDSET_0', 'FMC_BTRx_ADDSET_1', 'FMC_BTRx_ADDSET_2', 'FMC_BTRx_ADDSET_3',
    'FMC_BTRx_ADDHLD_Pos', 'FMC_BTRx_ADDHLD_Msk', 'FMC_BTRx_ADDHLD',
    'FMC_BTRx_ADDHLD_0', 'FMC_BTRx_ADDHLD_1', 'FMC_BTRx_ADDHLD_2', 'FMC_BTRx_ADDHLD_3',
    'FMC_BTRx_DATAST_Pos', 'FMC_BTRx_DATAST_Msk', 'FMC_BTRx_DATAST',
    'FMC_BTRx_DATAST_0', 'FMC_BTRx_DATAST_1', 'FMC_BTRx_DATAST_2', 'FMC_BTRx_DATAST_3',
    'FMC_BTRx_DATAST_4', 'FMC_BTRx_DATAST_5', 'FMC_BTRx_DATAST_6', 'FMC_BTRx_DATAST_7',
    'FMC_BTRx_BUSTURN_Pos', 'FMC_BTRx_BUSTURN_Msk', 'FMC_BTRx_BUSTURN',
    'FMC_BTRx_BUSTURN_0', 'FMC_BTRx_BUSTURN_1', 'FMC_BTRx_BUSTURN_2',
    'FMC_BTRx_BUSTURN_3', 'FMC_BTRx_CLKDIV_Pos', 'FMC_BTRx_CLKDIV_Msk',
    'FMC_BTRx_CLKDIV', 'FMC_BTRx_CLKDIV_0', 'FMC_BTRx_CLKDIV_1', 'FMC_BTRx_CLKDIV_2',
    'FMC_BTRx_CLKDIV_3', 'FMC_BTRx_DATLAT_Pos', 'FMC_BTRx_DATLAT_Msk',
    'FMC_BTRx_DATLAT', 'FMC_BTRx_DATLAT_0', 'FMC_BTRx_DATLAT_1', 'FMC_BTRx_DATLAT_2',
    'FMC_BTRx_DATLAT_3', 'FMC_BTRx_ACCMOD_Pos', 'FMC_BTRx_ACCMOD_Msk',
    'FMC_BTRx_ACCMOD', 'FMC_BTRx_ACCMOD_0', 'FMC_BTRx_ACCMOD_1', 'FMC_BWTRx_ADDSET_Pos',
    'FMC_BWTRx_ADDSET_Msk', 'FMC_BWTRx_ADDSET', 'FMC_BWTRx_ADDSET_0',
    'FMC_BWTRx_ADDSET_1', 'FMC_BWTRx_ADDSET_2', 'FMC_BWTRx_ADDSET_3',
    'FMC_BWTRx_ADDHLD_Pos', 'FMC_BWTRx_ADDHLD_Msk', 'FMC_BWTRx_ADDHLD',
    'FMC_BWTRx_ADDHLD_0', 'FMC_BWTRx_ADDHLD_1', 'FMC_BWTRx_ADDHLD_2',
    'FMC_BWTRx_ADDHLD_3', 'FMC_BWTRx_DATAST_Pos', 'FMC_BWTRx_DATAST_Msk',
    'FMC_BWTRx_DATAST', 'FMC_BWTRx_DATAST_0', 'FMC_BWTRx_DATAST_1',
    'FMC_BWTRx_DATAST_2', 'FMC_BWTRx_DATAST_3', 'FMC_BWTRx_DATAST_4',
    'FMC_BWTRx_DATAST_5', 'FMC_BWTRx_DATAST_6', 'FMC_BWTRx_DATAST_7',
    'FMC_BWTRx_BUSTURN_Pos', 'FMC_BWTRx_BUSTURN_Msk', 'FMC_BWTRx_BUSTURN',
    'FMC_BWTRx_BUSTURN_0', 'FMC_BWTRx_BUSTURN_1', 'FMC_BWTRx_BUSTURN_2',
    'FMC_BWTRx_BUSTURN_3', 'FMC_BWTRx_ACCMOD_Pos', 'FMC_BWTRx_ACCMOD_Msk',
    'FMC_BWTRx_ACCMOD', 'FMC_BWTRx_ACCMOD_0', 'FMC_BWTRx_ACCMOD_1',
    'FMC_PCR_PWAITEN_Pos', 'FMC_PCR_PWAITEN_Msk', 'FMC_PCR_PWAITEN',
    'FMC_PCR_PBKEN_Pos', 'FMC_PCR_PBKEN_Msk', 'FMC_PCR_PBKEN', 'FMC_PCR_PWID_Pos',
    'FMC_PCR_PWID_Msk', 'FMC_PCR_PWID', 'FMC_PCR_PWID_0', 'FMC_PCR_PWID_1',
    'FMC_PCR_ECCEN_Pos', 'FMC_PCR_ECCEN_Msk', 'FMC_PCR_ECCEN', 'FMC_PCR_TCLR_Pos',
    'FMC_PCR_TCLR_Msk', 'FMC_PCR_TCLR', 'FMC_PCR_TCLR_0', 'FMC_PCR_TCLR_1',
    'FMC_PCR_TCLR_2', 'FMC_PCR_TCLR_3', 'FMC_PCR_TAR_Pos', 'FMC_PCR_TAR_Msk',
    'FMC_PCR_TAR', 'FMC_PCR_TAR_0', 'FMC_PCR_TAR_1', 'FMC_PCR_TAR_2', 'FMC_PCR_TAR_3',
    'FMC_PCR_ECCPS_Pos', 'FMC_PCR_ECCPS_Msk', 'FMC_PCR_ECCPS', 'FMC_PCR_ECCPS_0',
    'FMC_PCR_ECCPS_1', 'FMC_PCR_ECCPS_2', 'FMC_SR_IRS_Pos', 'FMC_SR_IRS_Msk',
    'FMC_SR_IRS', 'FMC_SR_ILS_Pos', 'FMC_SR_ILS_Msk', 'FMC_SR_ILS', 'FMC_SR_IFS_Pos',
    'FMC_SR_IFS_Msk', 'FMC_SR_IFS', 'FMC_SR_IREN_Pos', 'FMC_SR_IREN_Msk', 'FMC_SR_IREN',
    'FMC_SR_ILEN_Pos', 'FMC_SR_ILEN_Msk', 'FMC_SR_ILEN', 'FMC_SR_IFEN_Pos',
    'FMC_SR_IFEN_Msk', 'FMC_SR_IFEN', 'FMC_SR_FEMPT_Pos', 'FMC_SR_FEMPT_Msk',
    'FMC_SR_FEMPT', 'FMC_PMEM_MEMSET_Pos', 'FMC_PMEM_MEMSET_Msk', 'FMC_PMEM_MEMSET',
    'FMC_PMEM_MEMSET_0', 'FMC_PMEM_MEMSET_1', 'FMC_PMEM_MEMSET_2', 'FMC_PMEM_MEMSET_3',
    'FMC_PMEM_MEMSET_4', 'FMC_PMEM_MEMSET_5', 'FMC_PMEM_MEMSET_6', 'FMC_PMEM_MEMSET_7',
    'FMC_PMEM_MEMWAIT_Pos', 'FMC_PMEM_MEMWAIT_Msk', 'FMC_PMEM_MEMWAIT',
    'FMC_PMEM_MEMWAIT_0', 'FMC_PMEM_MEMWAIT_1', 'FMC_PMEM_MEMWAIT_2',
    'FMC_PMEM_MEMWAIT_3', 'FMC_PMEM_MEMWAIT_4', 'FMC_PMEM_MEMWAIT_5',
    'FMC_PMEM_MEMWAIT_6', 'FMC_PMEM_MEMWAIT_7', 'FMC_PMEM_MEMHOLD_Pos',
    'FMC_PMEM_MEMHOLD_Msk', 'FMC_PMEM_MEMHOLD', 'FMC_PMEM_MEMHOLD_0',
    'FMC_PMEM_MEMHOLD_1', 'FMC_PMEM_MEMHOLD_2', 'FMC_PMEM_MEMHOLD_3',
    'FMC_PMEM_MEMHOLD_4', 'FMC_PMEM_MEMHOLD_5', 'FMC_PMEM_MEMHOLD_6',
    'FMC_PMEM_MEMHOLD_7', 'FMC_PMEM_MEMHIZ_Pos', 'FMC_PMEM_MEMHIZ_Msk',
    'FMC_PMEM_MEMHIZ', 'FMC_PMEM_MEMHIZ_0', 'FMC_PMEM_MEMHIZ_1', 'FMC_PMEM_MEMHIZ_2',
    'FMC_PMEM_MEMHIZ_3', 'FMC_PMEM_MEMHIZ_4', 'FMC_PMEM_MEMHIZ_5', 'FMC_PMEM_MEMHIZ_6',
    'FMC_PMEM_MEMHIZ_7', 'FMC_PATT_ATTSET_Pos', 'FMC_PATT_ATTSET_Msk',
    'FMC_PATT_ATTSET', 'FMC_PATT_ATTSET_0', 'FMC_PATT_ATTSET_1', 'FMC_PATT_ATTSET_2',
    'FMC_PATT_ATTSET_3', 'FMC_PATT_ATTSET_4', 'FMC_PATT_ATTSET_5', 'FMC_PATT_ATTSET_6',
    'FMC_PATT_ATTSET_7', 'FMC_PATT_ATTWAIT_Pos', 'FMC_PATT_ATTWAIT_Msk',
    'FMC_PATT_ATTWAIT', 'FMC_PATT_ATTWAIT_0', 'FMC_PATT_ATTWAIT_1',
    'FMC_PATT_ATTWAIT_2', 'FMC_PATT_ATTWAIT_3', 'FMC_PATT_ATTWAIT_4',
    'FMC_PATT_ATTWAIT_5', 'FMC_PATT_ATTWAIT_6', 'FMC_PATT_ATTWAIT_7',
    'FMC_PATT_ATTHOLD_Pos', 'FMC_PATT_ATTHOLD_Msk', 'FMC_PATT_ATTHOLD',
    'FMC_PATT_ATTHOLD_0', 'FMC_PATT_ATTHOLD_1', 'FMC_PATT_ATTHOLD_2',
    'FMC_PATT_ATTHOLD_3', 'FMC_PATT_ATTHOLD_4', 'FMC_PATT_ATTHOLD_5',
    'FMC_PATT_ATTHOLD_6', 'FMC_PATT_ATTHOLD_7', 'FMC_PATT_ATTHIZ_Pos',
    'FMC_PATT_ATTHIZ_Msk', 'FMC_PATT_ATTHIZ', 'FMC_PATT_ATTHIZ_0', 'FMC_PATT_ATTHIZ_1',
    'FMC_PATT_ATTHIZ_2', 'FMC_PATT_ATTHIZ_3', 'FMC_PATT_ATTHIZ_4', 'FMC_PATT_ATTHIZ_5',
    'FMC_PATT_ATTHIZ_6', 'FMC_PATT_ATTHIZ_7', 'FMC_ECCR3_ECC3_Pos',
    'FMC_ECCR3_ECC3_Msk', 'FMC_ECCR3_ECC3', 'FMC_SDCRx_NC_Pos', 'FMC_SDCRx_NC_Msk',
    'FMC_SDCRx_NC', 'FMC_SDCRx_NC_0', 'FMC_SDCRx_NC_1', 'FMC_SDCRx_NR_Pos',
    'FMC_SDCRx_NR_Msk', 'FMC_SDCRx_NR', 'FMC_SDCRx_NR_0', 'FMC_SDCRx_NR_1',
    'FMC_SDCRx_MWID_Pos', 'FMC_SDCRx_MWID_Msk', 'FMC_SDCRx_MWID', 'FMC_SDCRx_MWID_0',
    'FMC_SDCRx_MWID_1', 'FMC_SDCRx_NB_Pos', 'FMC_SDCRx_NB_Msk', 'FMC_SDCRx_NB',
    'FMC_SDCRx_CAS_Pos', 'FMC_SDCRx_CAS_Msk', 'FMC_SDCRx_CAS', 'FMC_SDCRx_CAS_0',
    'FMC_SDCRx_CAS_1', 'FMC_SDCRx_WP_Pos', 'FMC_SDCRx_WP_Msk', 'FMC_SDCRx_WP',
    'FMC_SDCRx_SDCLK_Pos', 'FMC_SDCRx_SDCLK_Msk', 'FMC_SDCRx_SDCLK',
    'FMC_SDCRx_SDCLK_0', 'FMC_SDCRx_SDCLK_1', 'FMC_SDCRx_RBURST_Pos',
    'FMC_SDCRx_RBURST_Msk', 'FMC_SDCRx_RBURST', 'FMC_SDCRx_RPIPE_Pos',
    'FMC_SDCRx_RPIPE_Msk', 'FMC_SDCRx_RPIPE', 'FMC_SDCRx_RPIPE_0', 'FMC_SDCRx_RPIPE_1',
    'FMC_SDTRx_TMRD_Pos', 'FMC_SDTRx_TMRD_Msk', 'FMC_SDTRx_TMRD', 'FMC_SDTRx_TMRD_0',
    'FMC_SDTRx_TMRD_1', 'FMC_SDTRx_TMRD_2', 'FMC_SDTRx_TMRD_3', 'FMC_SDTRx_TXSR_Pos',
    'FMC_SDTRx_TXSR_Msk', 'FMC_SDTRx_TXSR', 'FMC_SDTRx_TXSR_0', 'FMC_SDTRx_TXSR_1',
    'FMC_SDTRx_TXSR_2', 'FMC_SDTRx_TXSR_3', 'FMC_SDTRx_TRAS_Pos', 'FMC_SDTRx_TRAS_Msk',
    'FMC_SDTRx_TRAS', 'FMC_SDTRx_TRAS_0', 'FMC_SDTRx_TRAS_1', 'FMC_SDTRx_TRAS_2',
    'FMC_SDTRx_TRAS_3', 'FMC_SDTRx_TRC_Pos', 'FMC_SDTRx_TRC_Msk', 'FMC_SDTRx_TRC',
    'FMC_SDTRx_TRC_0', 'FMC_SDTRx_TRC_1', 'FMC_SDTRx_TRC_2', 'FMC_SDTRx_TWR_Pos',
    'FMC_SDTRx_TWR_Msk', 'FMC_SDTRx_TWR', 'FMC_SDTRx_TWR_0', 'FMC_SDTRx_TWR_1',
    'FMC_SDTRx_TWR_2', 'FMC_SDTRx_TRP_Pos', 'FMC_SDTRx_TRP_Msk', 'FMC_SDTRx_TRP',
    'FMC_SDTRx_TRP_0', 'FMC_SDTRx_TRP_1', 'FMC_SDTRx_TRP_2', 'FMC_SDTRx_TRCD_Pos',
    'FMC_SDTRx_TRCD_Msk', 'FMC_SDTRx_TRCD', 'FMC_SDTRx_TRCD_0', 'FMC_SDTRx_TRCD_1',
    'FMC_SDTRx_TRCD_2', 'FMC_SDCMR_MODE_Pos', 'FMC_SDCMR_MODE_Msk', 'FMC_SDCMR_MODE',
    'FMC_SDCMR_MODE_0', 'FMC_SDCMR_MODE_1', 'FMC_SDCMR_MODE_2', 'FMC_SDCMR_CTB2_Pos',
    'FMC_SDCMR_CTB2_Msk', 'FMC_SDCMR_CTB2', 'FMC_SDCMR_CTB1_Pos', 'FMC_SDCMR_CTB1_Msk',
    'FMC_SDCMR_CTB1', 'FMC_SDCMR_NRFS_Pos', 'FMC_SDCMR_NRFS_Msk', 'FMC_SDCMR_NRFS',
    'FMC_SDCMR_NRFS_0', 'FMC_SDCMR_NRFS_1', 'FMC_SDCMR_NRFS_2', 'FMC_SDCMR_NRFS_3',
    'FMC_SDCMR_MRD_Pos', 'FMC_SDCMR_MRD_Msk', 'FMC_SDCMR_MRD', 'FMC_SDRTR_CRE_Pos',
    'FMC_SDRTR_CRE_Msk', 'FMC_SDRTR_CRE', 'FMC_SDRTR_COUNT_Pos', 'FMC_SDRTR_COUNT_Msk',
    'FMC_SDRTR_COUNT', 'FMC_SDRTR_REIE_Pos', 'FMC_SDRTR_REIE_Msk', 'FMC_SDRTR_REIE',
    'FMC_SDSR_RE_Pos', 'FMC_SDSR_RE_Msk', 'FMC_SDSR_RE', 'FMC_SDSR_MODES1_Pos',
    'FMC_SDSR_MODES1_Msk', 'FMC_SDSR_MODES1', 'FMC_SDSR_MODES1_0', 'FMC_SDSR_MODES1_1',
    'FMC_SDSR_MODES2_Pos', 'FMC_SDSR_MODES2_Msk', 'FMC_SDSR_MODES2',
    'FMC_SDSR_MODES2_0', 'FMC_SDSR_MODES2_1', 'GPIO_MODER_MODE0_Pos',
    'GPIO_MODER_MODE0_Msk', 'GPIO_MODER_MODE0', 'GPIO_MODER_MODE0_0',
    'GPIO_MODER_MODE0_1', 'GPIO_MODER_MODE1_Pos', 'GPIO_MODER_MODE1_Msk',
    'GPIO_MODER_MODE1', 'GPIO_MODER_MODE1_0', 'GPIO_MODER_MODE1_1',
    'GPIO_MODER_MODE2_Pos', 'GPIO_MODER_MODE2_Msk', 'GPIO_MODER_MODE2',
    'GPIO_MODER_MODE2_0', 'GPIO_MODER_MODE2_1', 'GPIO_MODER_MODE3_Pos',
    'GPIO_MODER_MODE3_Msk', 'GPIO_MODER_MODE3', 'GPIO_MODER_MODE3_0',
    'GPIO_MODER_MODE3_1', 'GPIO_MODER_MODE4_Pos', 'GPIO_MODER_MODE4_Msk',
    'GPIO_MODER_MODE4', 'GPIO_MODER_MODE4_0', 'GPIO_MODER_MODE4_1',
    'GPIO_MODER_MODE5_Pos', 'GPIO_MODER_MODE5_Msk', 'GPIO_MODER_MODE5',
    'GPIO_MODER_MODE5_0', 'GPIO_MODER_MODE5_1', 'GPIO_MODER_MODE6_Pos',
    'GPIO_MODER_MODE6_Msk', 'GPIO_MODER_MODE6', 'GPIO_MODER_MODE6_0',
    'GPIO_MODER_MODE6_1', 'GPIO_MODER_MODE7_Pos', 'GPIO_MODER_MODE7_Msk',
    'GPIO_MODER_MODE7', 'GPIO_MODER_MODE7_0', 'GPIO_MODER_MODE7_1',
    'GPIO_MODER_MODE8_Pos', 'GPIO_MODER_MODE8_Msk', 'GPIO_MODER_MODE8',
    'GPIO_MODER_MODE8_0', 'GPIO_MODER_MODE8_1', 'GPIO_MODER_MODE9_Pos',
    'GPIO_MODER_MODE9_Msk', 'GPIO_MODER_MODE9', 'GPIO_MODER_MODE9_0',
    'GPIO_MODER_MODE9_1', 'GPIO_MODER_MODE10_Pos', 'GPIO_MODER_MODE10_Msk',
    'GPIO_MODER_MODE10', 'GPIO_MODER_MODE10_0', 'GPIO_MODER_MODE10_1',
    'GPIO_MODER_MODE11_Pos', 'GPIO_MODER_MODE11_Msk', 'GPIO_MODER_MODE11',
    'GPIO_MODER_MODE11_0', 'GPIO_MODER_MODE11_1', 'GPIO_MODER_MODE12_Pos',
    'GPIO_MODER_MODE12_Msk', 'GPIO_MODER_MODE12', 'GPIO_MODER_MODE12_0',
    'GPIO_MODER_MODE12_1', 'GPIO_MODER_MODE13_Pos', 'GPIO_MODER_MODE13_Msk',
    'GPIO_MODER_MODE13', 'GPIO_MODER_MODE13_0', 'GPIO_MODER_MODE13_1',
    'GPIO_MODER_MODE14_Pos', 'GPIO_MODER_MODE14_Msk', 'GPIO_MODER_MODE14',
    'GPIO_MODER_MODE14_0', 'GPIO_MODER_MODE14_1', 'GPIO_MODER_MODE15_Pos',
    'GPIO_MODER_MODE15_Msk', 'GPIO_MODER_MODE15', 'GPIO_MODER_MODE15_0',
    'GPIO_MODER_MODE15_1', 'GPIO_OTYPER_OT0_Pos', 'GPIO_OTYPER_OT0_Msk',
    'GPIO_OTYPER_OT0', 'GPIO_OTYPER_OT1_Pos', 'GPIO_OTYPER_OT1_Msk', 'GPIO_OTYPER_OT1',
    'GPIO_OTYPER_OT2_Pos', 'GPIO_OTYPER_OT2_Msk', 'GPIO_OTYPER_OT2',
    'GPIO_OTYPER_OT3_Pos', 'GPIO_OTYPER_OT3_Msk', 'GPIO_OTYPER_OT3',
    'GPIO_OTYPER_OT4_Pos', 'GPIO_OTYPER_OT4_Msk', 'GPIO_OTYPER_OT4',
    'GPIO_OTYPER_OT5_Pos', 'GPIO_OTYPER_OT5_Msk', 'GPIO_OTYPER_OT5',
    'GPIO_OTYPER_OT6_Pos', 'GPIO_OTYPER_OT6_Msk', 'GPIO_OTYPER_OT6',
    'GPIO_OTYPER_OT7_Pos', 'GPIO_OTYPER_OT7_Msk', 'GPIO_OTYPER_OT7',
    'GPIO_OTYPER_OT8_Pos', 'GPIO_OTYPER_OT8_Msk', 'GPIO_OTYPER_OT8',
    'GPIO_OTYPER_OT9_Pos', 'GPIO_OTYPER_OT9_Msk', 'GPIO_OTYPER_OT9',
    'GPIO_OTYPER_OT10_Pos', 'GPIO_OTYPER_OT10_Msk', 'GPIO_OTYPER_OT10',
    'GPIO_OTYPER_OT11_Pos', 'GPIO_OTYPER_OT11_Msk', 'GPIO_OTYPER_OT11',
    'GPIO_OTYPER_OT12_Pos', 'GPIO_OTYPER_OT12_Msk', 'GPIO_OTYPER_OT12',
    'GPIO_OTYPER_OT13_Pos', 'GPIO_OTYPER_OT13_Msk', 'GPIO_OTYPER_OT13',
    'GPIO_OTYPER_OT14_Pos', 'GPIO_OTYPER_OT14_Msk', 'GPIO_OTYPER_OT14',
    'GPIO_OTYPER_OT15_Pos', 'GPIO_OTYPER_OT15_Msk', 'GPIO_OTYPER_OT15',
    'GPIO_OSPEEDR_OSPEED0_Pos', 'GPIO_OSPEEDR_OSPEED0_Msk', 'GPIO_OSPEEDR_OSPEED0',
    'GPIO_OSPEEDR_OSPEED0_0', 'GPIO_OSPEEDR_OSPEED0_1', 'GPIO_OSPEEDR_OSPEED1_Pos',
    'GPIO_OSPEEDR_OSPEED1_Msk', 'GPIO_OSPEEDR_OSPEED1', 'GPIO_OSPEEDR_OSPEED1_0',
    'GPIO_OSPEEDR_OSPEED1_1', 'GPIO_OSPEEDR_OSPEED2_Pos', 'GPIO_OSPEEDR_OSPEED2_Msk',
    'GPIO_OSPEEDR_OSPEED2', 'GPIO_OSPEEDR_OSPEED2_0', 'GPIO_OSPEEDR_OSPEED2_1',
    'GPIO_OSPEEDR_OSPEED3_Pos', 'GPIO_OSPEEDR_OSPEED3_Msk', 'GPIO_OSPEEDR_OSPEED3',
    'GPIO_OSPEEDR_OSPEED3_0', 'GPIO_OSPEEDR_OSPEED3_1', 'GPIO_OSPEEDR_OSPEED4_Pos',
    'GPIO_OSPEEDR_OSPEED4_Msk', 'GPIO_OSPEEDR_OSPEED4', 'GPIO_OSPEEDR_OSPEED4_0',
    'GPIO_OSPEEDR_OSPEED4_1', 'GPIO_OSPEEDR_OSPEED5_Pos', 'GPIO_OSPEEDR_OSPEED5_Msk',
    'GPIO_OSPEEDR_OSPEED5', 'GPIO_OSPEEDR_OSPEED5_0', 'GPIO_OSPEEDR_OSPEED5_1',
    'GPIO_OSPEEDR_OSPEED6_Pos', 'GPIO_OSPEEDR_OSPEED6_Msk', 'GPIO_OSPEEDR_OSPEED6',
    'GPIO_OSPEEDR_OSPEED6_0', 'GPIO_OSPEEDR_OSPEED6_1', 'GPIO_OSPEEDR_OSPEED7_Pos',
    'GPIO_OSPEEDR_OSPEED7_Msk', 'GPIO_OSPEEDR_OSPEED7', 'GPIO_OSPEEDR_OSPEED7_0',
    'GPIO_OSPEEDR_OSPEED7_1', 'GPIO_OSPEEDR_OSPEED8_Pos', 'GPIO_OSPEEDR_OSPEED8_Msk',
    'GPIO_OSPEEDR_OSPEED8', 'GPIO_OSPEEDR_OSPEED8_0', 'GPIO_OSPEEDR_OSPEED8_1',
    'GPIO_OSPEEDR_OSPEED9_Pos', 'GPIO_OSPEEDR_OSPEED9_Msk', 'GPIO_OSPEEDR_OSPEED9',
    'GPIO_OSPEEDR_OSPEED9_0', 'GPIO_OSPEEDR_OSPEED9_1', 'GPIO_OSPEEDR_OSPEED10_Pos',
    'GPIO_OSPEEDR_OSPEED10_Msk', 'GPIO_OSPEEDR_OSPEED10', 'GPIO_OSPEEDR_OSPEED10_0',
    'GPIO_OSPEEDR_OSPEED10_1', 'GPIO_OSPEEDR_OSPEED11_Pos', 'GPIO_OSPEEDR_OSPEED11_Msk',
    'GPIO_OSPEEDR_OSPEED11', 'GPIO_OSPEEDR_OSPEED11_0', 'GPIO_OSPEEDR_OSPEED11_1',
    'GPIO_OSPEEDR_OSPEED12_Pos', 'GPIO_OSPEEDR_OSPEED12_Msk', 'GPIO_OSPEEDR_OSPEED12',
    'GPIO_OSPEEDR_OSPEED12_0', 'GPIO_OSPEEDR_OSPEED12_1', 'GPIO_OSPEEDR_OSPEED13_Pos',
    'GPIO_OSPEEDR_OSPEED13_Msk', 'GPIO_OSPEEDR_OSPEED13', 'GPIO_OSPEEDR_OSPEED13_0',
    'GPIO_OSPEEDR_OSPEED13_1', 'GPIO_OSPEEDR_OSPEED14_Pos', 'GPIO_OSPEEDR_OSPEED14_Msk',
    'GPIO_OSPEEDR_OSPEED14', 'GPIO_OSPEEDR_OSPEED14_0', 'GPIO_OSPEEDR_OSPEED14_1',
    'GPIO_OSPEEDR_OSPEED15_Pos', 'GPIO_OSPEEDR_OSPEED15_Msk', 'GPIO_OSPEEDR_OSPEED15',
    'GPIO_OSPEEDR_OSPEED15_0', 'GPIO_OSPEEDR_OSPEED15_1', 'GPIO_PUPDR_PUPD0_Pos',
    'GPIO_PUPDR_PUPD0_Msk', 'GPIO_PUPDR_PUPD0', 'GPIO_PUPDR_PUPD0_0',
    'GPIO_PUPDR_PUPD0_1', 'GPIO_PUPDR_PUPD1_Pos', 'GPIO_PUPDR_PUPD1_Msk',
    'GPIO_PUPDR_PUPD1', 'GPIO_PUPDR_PUPD1_0', 'GPIO_PUPDR_PUPD1_1',
    'GPIO_PUPDR_PUPD2_Pos', 'GPIO_PUPDR_PUPD2_Msk', 'GPIO_PUPDR_PUPD2',
    'GPIO_PUPDR_PUPD2_0', 'GPIO_PUPDR_PUPD2_1', 'GPIO_PUPDR_PUPD3_Pos',
    'GPIO_PUPDR_PUPD3_Msk', 'GPIO_PUPDR_PUPD3', 'GPIO_PUPDR_PUPD3_0',
    'GPIO_PUPDR_PUPD3_1', 'GPIO_PUPDR_PUPD4_Pos', 'GPIO_PUPDR_PUPD4_Msk',
    'GPIO_PUPDR_PUPD4', 'GPIO_PUPDR_PUPD4_0', 'GPIO_PUPDR_PUPD4_1',
    'GPIO_PUPDR_PUPD5_Pos', 'GPIO_PUPDR_PUPD5_Msk', 'GPIO_PUPDR_PUPD5',
    'GPIO_PUPDR_PUPD5_0', 'GPIO_PUPDR_PUPD5_1', 'GPIO_PUPDR_PUPD6_Pos',
    'GPIO_PUPDR_PUPD6_Msk', 'GPIO_PUPDR_PUPD6', 'GPIO_PUPDR_PUPD6_0',
    'GPIO_PUPDR_PUPD6_1', 'GPIO_PUPDR_PUPD7_Pos', 'GPIO_PUPDR_PUPD7_Msk',
    'GPIO_PUPDR_PUPD7', 'GPIO_PUPDR_PUPD7_0', 'GPIO_PUPDR_PUPD7_1',
    'GPIO_PUPDR_PUPD8_Pos', 'GPIO_PUPDR_PUPD8_Msk', 'GPIO_PUPDR_PUPD8',
    'GPIO_PUPDR_PUPD8_0', 'GPIO_PUPDR_PUPD8_1', 'GPIO_PUPDR_PUPD9_Pos',
    'GPIO_PUPDR_PUPD9_Msk', 'GPIO_PUPDR_PUPD9', 'GPIO_PUPDR_PUPD9_0',
    'GPIO_PUPDR_PUPD9_1', 'GPIO_PUPDR_PUPD10_Pos', 'GPIO_PUPDR_PUPD10_Msk',
    'GPIO_PUPDR_PUPD10', 'GPIO_PUPDR_PUPD10_0', 'GPIO_PUPDR_PUPD10_1',
    'GPIO_PUPDR_PUPD11_Pos', 'GPIO_PUPDR_PUPD11_Msk', 'GPIO_PUPDR_PUPD11',
    'GPIO_PUPDR_PUPD11_0', 'GPIO_PUPDR_PUPD11_1', 'GPIO_PUPDR_PUPD12_Pos',
    'GPIO_PUPDR_PUPD12_Msk', 'GPIO_PUPDR_PUPD12', 'GPIO_PUPDR_PUPD12_0',
    'GPIO_PUPDR_PUPD12_1', 'GPIO_PUPDR_PUPD13_Pos', 'GPIO_PUPDR_PUPD13_Msk',
    'GPIO_PUPDR_PUPD13', 'GPIO_PUPDR_PUPD13_0', 'GPIO_PUPDR_PUPD13_1',
    'GPIO_PUPDR_PUPD14_Pos', 'GPIO_PUPDR_PUPD14_Msk', 'GPIO_PUPDR_PUPD14',
    'GPIO_PUPDR_PUPD14_0', 'GPIO_PUPDR_PUPD14_1', 'GPIO_PUPDR_PUPD15_Pos',
    'GPIO_PUPDR_PUPD15_Msk', 'GPIO_PUPDR_PUPD15', 'GPIO_PUPDR_PUPD15_0',
    'GPIO_PUPDR_PUPD15_1', 'GPIO_IDR_ID0_Pos', 'GPIO_IDR_ID0_Msk', 'GPIO_IDR_ID0',
    'GPIO_IDR_ID1_Pos', 'GPIO_IDR_ID1_Msk', 'GPIO_IDR_ID1', 'GPIO_IDR_ID2_Pos',
    'GPIO_IDR_ID2_Msk', 'GPIO_IDR_ID2', 'GPIO_IDR_ID3_Pos', 'GPIO_IDR_ID3_Msk',
    'GPIO_IDR_ID3', 'GPIO_IDR_ID4_Pos', 'GPIO_IDR_ID4_Msk', 'GPIO_IDR_ID4',
    'GPIO_IDR_ID5_Pos', 'GPIO_IDR_ID5_Msk', 'GPIO_IDR_ID5', 'GPIO_IDR_ID6_Pos',
    'GPIO_IDR_ID6_Msk', 'GPIO_IDR_ID6', 'GPIO_IDR_ID7_Pos', 'GPIO_IDR_ID7_Msk',
    'GPIO_IDR_ID7', 'GPIO_IDR_ID8_Pos', 'GPIO_IDR_ID8_Msk', 'GPIO_IDR_ID8',
    'GPIO_IDR_ID9_Pos', 'GPIO_IDR_ID9_Msk', 'GPIO_IDR_ID9', 'GPIO_IDR_ID10_Pos',
    'GPIO_IDR_ID10_Msk', 'GPIO_IDR_ID10', 'GPIO_IDR_ID11_Pos', 'GPIO_IDR_ID11_Msk',
    'GPIO_IDR_ID11', 'GPIO_IDR_ID12_Pos', 'GPIO_IDR_ID12_Msk', 'GPIO_IDR_ID12',
    'GPIO_IDR_ID13_Pos', 'GPIO_IDR_ID13_Msk', 'GPIO_IDR_ID13', 'GPIO_IDR_ID14_Pos',
    'GPIO_IDR_ID14_Msk', 'GPIO_IDR_ID14', 'GPIO_IDR_ID15_Pos', 'GPIO_IDR_ID15_Msk',
    'GPIO_IDR_ID15', 'GPIO_ODR_OD0_Pos', 'GPIO_ODR_OD0_Msk', 'GPIO_ODR_OD0',
    'GPIO_ODR_OD1_Pos', 'GPIO_ODR_OD1_Msk', 'GPIO_ODR_OD1', 'GPIO_ODR_OD2_Pos',
    'GPIO_ODR_OD2_Msk', 'GPIO_ODR_OD2', 'GPIO_ODR_OD3_Pos', 'GPIO_ODR_OD3_Msk',
    'GPIO_ODR_OD3', 'GPIO_ODR_OD4_Pos', 'GPIO_ODR_OD4_Msk', 'GPIO_ODR_OD4',
    'GPIO_ODR_OD5_Pos', 'GPIO_ODR_OD5_Msk', 'GPIO_ODR_OD5', 'GPIO_ODR_OD6_Pos',
    'GPIO_ODR_OD6_Msk', 'GPIO_ODR_OD6', 'GPIO_ODR_OD7_Pos', 'GPIO_ODR_OD7_Msk',
    'GPIO_ODR_OD7', 'GPIO_ODR_OD8_Pos', 'GPIO_ODR_OD8_Msk', 'GPIO_ODR_OD8',
    'GPIO_ODR_OD9_Pos', 'GPIO_ODR_OD9_Msk', 'GPIO_ODR_OD9', 'GPIO_ODR_OD10_Pos',
    'GPIO_ODR_OD10_Msk', 'GPIO_ODR_OD10', 'GPIO_ODR_OD11_Pos', 'GPIO_ODR_OD11_Msk',
    'GPIO_ODR_OD11', 'GPIO_ODR_OD12_Pos', 'GPIO_ODR_OD12_Msk', 'GPIO_ODR_OD12',
    'GPIO_ODR_OD13_Pos', 'GPIO_ODR_OD13_Msk', 'GPIO_ODR_OD13', 'GPIO_ODR_OD14_Pos',
    'GPIO_ODR_OD14_Msk', 'GPIO_ODR_OD14', 'GPIO_ODR_OD15_Pos', 'GPIO_ODR_OD15_Msk',
    'GPIO_ODR_OD15', 'GPIO_BSRR_BS0_Pos', 'GPIO_BSRR_BS0_Msk', 'GPIO_BSRR_BS0',
    'GPIO_BSRR_BS1_Pos', 'GPIO_BSRR_BS1_Msk', 'GPIO_BSRR_BS1', 'GPIO_BSRR_BS2_Pos',
    'GPIO_BSRR_BS2_Msk', 'GPIO_BSRR_BS2', 'GPIO_BSRR_BS3_Pos', 'GPIO_BSRR_BS3_Msk',
    'GPIO_BSRR_BS3', 'GPIO_BSRR_BS4_Pos', 'GPIO_BSRR_BS4_Msk', 'GPIO_BSRR_BS4',
    'GPIO_BSRR_BS5_Pos', 'GPIO_BSRR_BS5_Msk', 'GPIO_BSRR_BS5', 'GPIO_BSRR_BS6_Pos',
    'GPIO_BSRR_BS6_Msk', 'GPIO_BSRR_BS6', 'GPIO_BSRR_BS7_Pos', 'GPIO_BSRR_BS7_Msk',
    'GPIO_BSRR_BS7', 'GPIO_BSRR_BS8_Pos', 'GPIO_BSRR_BS8_Msk', 'GPIO_BSRR_BS8',
    'GPIO_BSRR_BS9_Pos', 'GPIO_BSRR_BS9_Msk', 'GPIO_BSRR_BS9', 'GPIO_BSRR_BS10_Pos',
    'GPIO_BSRR_BS10_Msk', 'GPIO_BSRR_BS10', 'GPIO_BSRR_BS11_Pos', 'GPIO_BSRR_BS11_Msk',
    'GPIO_BSRR_BS11', 'GPIO_BSRR_BS12_Pos', 'GPIO_BSRR_BS12_Msk', 'GPIO_BSRR_BS12',
    'GPIO_BSRR_BS13_Pos', 'GPIO_BSRR_BS13_Msk', 'GPIO_BSRR_BS13', 'GPIO_BSRR_BS14_Pos',
    'GPIO_BSRR_BS14_Msk', 'GPIO_BSRR_BS14', 'GPIO_BSRR_BS15_Pos', 'GPIO_BSRR_BS15_Msk',
    'GPIO_BSRR_BS15', 'GPIO_BSRR_BR0_Pos', 'GPIO_BSRR_BR0_Msk', 'GPIO_BSRR_BR0',
    'GPIO_BSRR_BR1_Pos', 'GPIO_BSRR_BR1_Msk', 'GPIO_BSRR_BR1', 'GPIO_BSRR_BR2_Pos',
    'GPIO_BSRR_BR2_Msk', 'GPIO_BSRR_BR2', 'GPIO_BSRR_BR3_Pos', 'GPIO_BSRR_BR3_Msk',
    'GPIO_BSRR_BR3', 'GPIO_BSRR_BR4_Pos', 'GPIO_BSRR_BR4_Msk', 'GPIO_BSRR_BR4',
    'GPIO_BSRR_BR5_Pos', 'GPIO_BSRR_BR5_Msk', 'GPIO_BSRR_BR5', 'GPIO_BSRR_BR6_Pos',
    'GPIO_BSRR_BR6_Msk', 'GPIO_BSRR_BR6', 'GPIO_BSRR_BR7_Pos', 'GPIO_BSRR_BR7_Msk',
    'GPIO_BSRR_BR7', 'GPIO_BSRR_BR8_Pos', 'GPIO_BSRR_BR8_Msk', 'GPIO_BSRR_BR8',
    'GPIO_BSRR_BR9_Pos', 'GPIO_BSRR_BR9_Msk', 'GPIO_BSRR_BR9', 'GPIO_BSRR_BR10_Pos',
    'GPIO_BSRR_BR10_Msk', 'GPIO_BSRR_BR10', 'GPIO_BSRR_BR11_Pos', 'GPIO_BSRR_BR11_Msk',
    'GPIO_BSRR_BR11', 'GPIO_BSRR_BR12_Pos', 'GPIO_BSRR_BR12_Msk', 'GPIO_BSRR_BR12',
    'GPIO_BSRR_BR13_Pos', 'GPIO_BSRR_BR13_Msk', 'GPIO_BSRR_BR13', 'GPIO_BSRR_BR14_Pos',
    'GPIO_BSRR_BR14_Msk', 'GPIO_BSRR_BR14', 'GPIO_BSRR_BR15_Pos', 'GPIO_BSRR_BR15_Msk',
    'GPIO_BSRR_BR15', 'GPIO_LCKR_LCK0_Pos', 'GPIO_LCKR_LCK0_Msk', 'GPIO_LCKR_LCK0',
    'GPIO_LCKR_LCK1_Pos', 'GPIO_LCKR_LCK1_Msk', 'GPIO_LCKR_LCK1', 'GPIO_LCKR_LCK2_Pos',
    'GPIO_LCKR_LCK2_Msk', 'GPIO_LCKR_LCK2', 'GPIO_LCKR_LCK3_Pos', 'GPIO_LCKR_LCK3_Msk',
    'GPIO_LCKR_LCK3', 'GPIO_LCKR_LCK4_Pos', 'GPIO_LCKR_LCK4_Msk', 'GPIO_LCKR_LCK4',
    'GPIO_LCKR_LCK5_Pos', 'GPIO_LCKR_LCK5_Msk', 'GPIO_LCKR_LCK5', 'GPIO_LCKR_LCK6_Pos',
    'GPIO_LCKR_LCK6_Msk', 'GPIO_LCKR_LCK6', 'GPIO_LCKR_LCK7_Pos', 'GPIO_LCKR_LCK7_Msk',
    'GPIO_LCKR_LCK7', 'GPIO_LCKR_LCK8_Pos', 'GPIO_LCKR_LCK8_Msk', 'GPIO_LCKR_LCK8',
    'GPIO_LCKR_LCK9_Pos', 'GPIO_LCKR_LCK9_Msk', 'GPIO_LCKR_LCK9', 'GPIO_LCKR_LCK10_Pos',
    'GPIO_LCKR_LCK10_Msk', 'GPIO_LCKR_LCK10', 'GPIO_LCKR_LCK11_Pos',
    'GPIO_LCKR_LCK11_Msk', 'GPIO_LCKR_LCK11', 'GPIO_LCKR_LCK12_Pos',
    'GPIO_LCKR_LCK12_Msk', 'GPIO_LCKR_LCK12', 'GPIO_LCKR_LCK13_Pos',
    'GPIO_LCKR_LCK13_Msk', 'GPIO_LCKR_LCK13', 'GPIO_LCKR_LCK14_Pos',
    'GPIO_LCKR_LCK14_Msk', 'GPIO_LCKR_LCK14', 'GPIO_LCKR_LCK15_Pos',
    'GPIO_LCKR_LCK15_Msk', 'GPIO_LCKR_LCK15', 'GPIO_LCKR_LCKK_Pos',
    'GPIO_LCKR_LCKK_Msk', 'GPIO_LCKR_LCKK', 'GPIO_AFRL_AFSEL0_Pos',
    'GPIO_AFRL_AFSEL0_Msk', 'GPIO_AFRL_AFSEL0', 'GPIO_AFRL_AFSEL0_0',
    'GPIO_AFRL_AFSEL0_1', 'GPIO_AFRL_AFSEL0_2', 'GPIO_AFRL_AFSEL0_3',
    'GPIO_AFRL_AFSEL1_Pos', 'GPIO_AFRL_AFSEL1_Msk', 'GPIO_AFRL_AFSEL1',
    'GPIO_AFRL_AFSEL1_0', 'GPIO_AFRL_AFSEL1_1', 'GPIO_AFRL_AFSEL1_2',
    'GPIO_AFRL_AFSEL1_3', 'GPIO_AFRL_AFSEL2_Pos', 'GPIO_AFRL_AFSEL2_Msk',
    'GPIO_AFRL_AFSEL2', 'GPIO_AFRL_AFSEL2_0', 'GPIO_AFRL_AFSEL2_1',
    'GPIO_AFRL_AFSEL2_2', 'GPIO_AFRL_AFSEL2_3', 'GPIO_AFRL_AFSEL3_Pos',
    'GPIO_AFRL_AFSEL3_Msk', 'GPIO_AFRL_AFSEL3', 'GPIO_AFRL_AFSEL3_0',
    'GPIO_AFRL_AFSEL3_1', 'GPIO_AFRL_AFSEL3_2', 'GPIO_AFRL_AFSEL3_3',
    'GPIO_AFRL_AFSEL4_Pos', 'GPIO_AFRL_AFSEL4_Msk', 'GPIO_AFRL_AFSEL4',
    'GPIO_AFRL_AFSEL4_0', 'GPIO_AFRL_AFSEL4_1', 'GPIO_AFRL_AFSEL4_2',
    'GPIO_AFRL_AFSEL4_3', 'GPIO_AFRL_AFSEL5_Pos', 'GPIO_AFRL_AFSEL5_Msk',
    'GPIO_AFRL_AFSEL5', 'GPIO_AFRL_AFSEL5_0', 'GPIO_AFRL_AFSEL5_1',
    'GPIO_AFRL_AFSEL5_2', 'GPIO_AFRL_AFSEL5_3', 'GPIO_AFRL_AFSEL6_Pos',
    'GPIO_AFRL_AFSEL6_Msk', 'GPIO_AFRL_AFSEL6', 'GPIO_AFRL_AFSEL6_0',
    'GPIO_AFRL_AFSEL6_1', 'GPIO_AFRL_AFSEL6_2', 'GPIO_AFRL_AFSEL6_3',
    'GPIO_AFRL_AFSEL7_Pos', 'GPIO_AFRL_AFSEL7_Msk', 'GPIO_AFRL_AFSEL7',
    'GPIO_AFRL_AFSEL7_0', 'GPIO_AFRL_AFSEL7_1', 'GPIO_AFRL_AFSEL7_2',
    'GPIO_AFRL_AFSEL7_3', 'GPIO_AFRL_AFRL0', 'GPIO_AFRL_AFRL1', 'GPIO_AFRL_AFRL2',
    'GPIO_AFRL_AFRL3', 'GPIO_AFRL_AFRL4', 'GPIO_AFRL_AFRL5', 'GPIO_AFRL_AFRL6',
    'GPIO_AFRL_AFRL7', 'GPIO_AFRH_AFSEL8_Pos', 'GPIO_AFRH_AFSEL8_Msk',
    'GPIO_AFRH_AFSEL8', 'GPIO_AFRH_AFSEL8_0', 'GPIO_AFRH_AFSEL8_1',
    'GPIO_AFRH_AFSEL8_2', 'GPIO_AFRH_AFSEL8_3', 'GPIO_AFRH_AFSEL9_Pos',
    'GPIO_AFRH_AFSEL9_Msk', 'GPIO_AFRH_AFSEL9', 'GPIO_AFRH_AFSEL9_0',
    'GPIO_AFRH_AFSEL9_1', 'GPIO_AFRH_AFSEL9_2', 'GPIO_AFRH_AFSEL9_3',
    'GPIO_AFRH_AFSEL10_Pos', 'GPIO_AFRH_AFSEL10_Msk', 'GPIO_AFRH_AFSEL10',
    'GPIO_AFRH_AFSEL10_0', 'GPIO_AFRH_AFSEL10_1', 'GPIO_AFRH_AFSEL10_2',
    'GPIO_AFRH_AFSEL10_3', 'GPIO_AFRH_AFSEL11_Pos', 'GPIO_AFRH_AFSEL11_Msk',
    'GPIO_AFRH_AFSEL11', 'GPIO_AFRH_AFSEL11_0', 'GPIO_AFRH_AFSEL11_1',
    'GPIO_AFRH_AFSEL11_2', 'GPIO_AFRH_AFSEL11_3', 'GPIO_AFRH_AFSEL12_Pos',
    'GPIO_AFRH_AFSEL12_Msk', 'GPIO_AFRH_AFSEL12', 'GPIO_AFRH_AFSEL12_0',
    'GPIO_AFRH_AFSEL12_1', 'GPIO_AFRH_AFSEL12_2', 'GPIO_AFRH_AFSEL12_3',
    'GPIO_AFRH_AFSEL13_Pos', 'GPIO_AFRH_AFSEL13_Msk', 'GPIO_AFRH_AFSEL13',
    'GPIO_AFRH_AFSEL13_0', 'GPIO_AFRH_AFSEL13_1', 'GPIO_AFRH_AFSEL13_2',
    'GPIO_AFRH_AFSEL13_3', 'GPIO_AFRH_AFSEL14_Pos', 'GPIO_AFRH_AFSEL14_Msk',
    'GPIO_AFRH_AFSEL14', 'GPIO_AFRH_AFSEL14_0', 'GPIO_AFRH_AFSEL14_1',
    'GPIO_AFRH_AFSEL14_2', 'GPIO_AFRH_AFSEL14_3', 'GPIO_AFRH_AFSEL15_Pos',
    'GPIO_AFRH_AFSEL15_Msk', 'GPIO_AFRH_AFSEL15', 'GPIO_AFRH_AFSEL15_0',
    'GPIO_AFRH_AFSEL15_1', 'GPIO_AFRH_AFSEL15_2', 'GPIO_AFRH_AFSEL15_3',
    'GPIO_AFRH_AFRH0', 'GPIO_AFRH_AFRH1', 'GPIO_AFRH_AFRH2', 'GPIO_AFRH_AFRH3',
    'GPIO_AFRH_AFRH4', 'GPIO_AFRH_AFRH5', 'GPIO_AFRH_AFRH6', 'GPIO_AFRH_AFRH7',
    'HSEM_R_PROCID_Pos', 'HSEM_R_PROCID_Msk', 'HSEM_R_PROCID', 'HSEM_R_COREID_Pos',
    'HSEM_R_COREID_Msk', 'HSEM_R_COREID', 'HSEM_R_LOCK_Pos', 'HSEM_R_LOCK_Msk',
    'HSEM_R_LOCK', 'HSEM_RLR_PROCID_Pos', 'HSEM_RLR_PROCID_Msk', 'HSEM_RLR_PROCID',
    'HSEM_RLR_COREID_Pos', 'HSEM_RLR_COREID_Msk', 'HSEM_RLR_COREID',
    'HSEM_RLR_LOCK_Pos', 'HSEM_RLR_LOCK_Msk', 'HSEM_RLR_LOCK', 'HSEM_C1IER_ISE0_Pos',
    'HSEM_C1IER_ISE0_Msk', 'HSEM_C1IER_ISE0', 'HSEM_C1IER_ISE1_Pos',
    'HSEM_C1IER_ISE1_Msk', 'HSEM_C1IER_ISE1', 'HSEM_C1IER_ISE2_Pos',
    'HSEM_C1IER_ISE2_Msk', 'HSEM_C1IER_ISE2', 'HSEM_C1IER_ISE3_Pos',
    'HSEM_C1IER_ISE3_Msk', 'HSEM_C1IER_ISE3', 'HSEM_C1IER_ISE4_Pos',
    'HSEM_C1IER_ISE4_Msk', 'HSEM_C1IER_ISE4', 'HSEM_C1IER_ISE5_Pos',
    'HSEM_C1IER_ISE5_Msk', 'HSEM_C1IER_ISE5', 'HSEM_C1IER_ISE6_Pos',
    'HSEM_C1IER_ISE6_Msk', 'HSEM_C1IER_ISE6', 'HSEM_C1IER_ISE7_Pos',
    'HSEM_C1IER_ISE7_Msk', 'HSEM_C1IER_ISE7', 'HSEM_C1IER_ISE8_Pos',
    'HSEM_C1IER_ISE8_Msk', 'HSEM_C1IER_ISE8', 'HSEM_C1IER_ISE9_Pos',
    'HSEM_C1IER_ISE9_Msk', 'HSEM_C1IER_ISE9', 'HSEM_C1IER_ISE10_Pos',
    'HSEM_C1IER_ISE10_Msk', 'HSEM_C1IER_ISE10', 'HSEM_C1IER_ISE11_Pos',
    'HSEM_C1IER_ISE11_Msk', 'HSEM_C1IER_ISE11', 'HSEM_C1IER_ISE12_Pos',
    'HSEM_C1IER_ISE12_Msk', 'HSEM_C1IER_ISE12', 'HSEM_C1IER_ISE13_Pos',
    'HSEM_C1IER_ISE13_Msk', 'HSEM_C1IER_ISE13', 'HSEM_C1IER_ISE14_Pos',
    'HSEM_C1IER_ISE14_Msk', 'HSEM_C1IER_ISE14', 'HSEM_C1IER_ISE15_Pos',
    'HSEM_C1IER_ISE15_Msk', 'HSEM_C1IER_ISE15', 'HSEM_C1IER_ISE16_Pos',
    'HSEM_C1IER_ISE16_Msk', 'HSEM_C1IER_ISE16', 'HSEM_C1IER_ISE17_Pos',
    'HSEM_C1IER_ISE17_Msk', 'HSEM_C1IER_ISE17', 'HSEM_C1IER_ISE18_Pos',
    'HSEM_C1IER_ISE18_Msk', 'HSEM_C1IER_ISE18', 'HSEM_C1IER_ISE19_Pos',
    'HSEM_C1IER_ISE19_Msk', 'HSEM_C1IER_ISE19', 'HSEM_C1IER_ISE20_Pos',
    'HSEM_C1IER_ISE20_Msk', 'HSEM_C1IER_ISE20', 'HSEM_C1IER_ISE21_Pos',
    'HSEM_C1IER_ISE21_Msk', 'HSEM_C1IER_ISE21', 'HSEM_C1IER_ISE22_Pos',
    'HSEM_C1IER_ISE22_Msk', 'HSEM_C1IER_ISE22', 'HSEM_C1IER_ISE23_Pos',
    'HSEM_C1IER_ISE23_Msk', 'HSEM_C1IER_ISE23', 'HSEM_C1IER_ISE24_Pos',
    'HSEM_C1IER_ISE24_Msk', 'HSEM_C1IER_ISE24', 'HSEM_C1IER_ISE25_Pos',
    'HSEM_C1IER_ISE25_Msk', 'HSEM_C1IER_ISE25', 'HSEM_C1IER_ISE26_Pos',
    'HSEM_C1IER_ISE26_Msk', 'HSEM_C1IER_ISE26', 'HSEM_C1IER_ISE27_Pos',
    'HSEM_C1IER_ISE27_Msk', 'HSEM_C1IER_ISE27', 'HSEM_C1IER_ISE28_Pos',
    'HSEM_C1IER_ISE28_Msk', 'HSEM_C1IER_ISE28', 'HSEM_C1IER_ISE29_Pos',
    'HSEM_C1IER_ISE29_Msk', 'HSEM_C1IER_ISE29', 'HSEM_C1IER_ISE30_Pos',
    'HSEM_C1IER_ISE30_Msk', 'HSEM_C1IER_ISE30', 'HSEM_C1IER_ISE31_Pos',
    'HSEM_C1IER_ISE31_Msk', 'HSEM_C1IER_ISE31', 'HSEM_C1ICR_ISC0_Pos',
    'HSEM_C1ICR_ISC0_Msk', 'HSEM_C1ICR_ISC0', 'HSEM_C1ICR_ISC1_Pos',
    'HSEM_C1ICR_ISC1_Msk', 'HSEM_C1ICR_ISC1', 'HSEM_C1ICR_ISC2_Pos',
    'HSEM_C1ICR_ISC2_Msk', 'HSEM_C1ICR_ISC2', 'HSEM_C1ICR_ISC3_Pos',
    'HSEM_C1ICR_ISC3_Msk', 'HSEM_C1ICR_ISC3', 'HSEM_C1ICR_ISC4_Pos',
    'HSEM_C1ICR_ISC4_Msk', 'HSEM_C1ICR_ISC4', 'HSEM_C1ICR_ISC5_Pos',
    'HSEM_C1ICR_ISC5_Msk', 'HSEM_C1ICR_ISC5', 'HSEM_C1ICR_ISC6_Pos',
    'HSEM_C1ICR_ISC6_Msk', 'HSEM_C1ICR_ISC6', 'HSEM_C1ICR_ISC7_Pos',
    'HSEM_C1ICR_ISC7_Msk', 'HSEM_C1ICR_ISC7', 'HSEM_C1ICR_ISC8_Pos',
    'HSEM_C1ICR_ISC8_Msk', 'HSEM_C1ICR_ISC8', 'HSEM_C1ICR_ISC9_Pos',
    'HSEM_C1ICR_ISC9_Msk', 'HSEM_C1ICR_ISC9', 'HSEM_C1ICR_ISC10_Pos',
    'HSEM_C1ICR_ISC10_Msk', 'HSEM_C1ICR_ISC10', 'HSEM_C1ICR_ISC11_Pos',
    'HSEM_C1ICR_ISC11_Msk', 'HSEM_C1ICR_ISC11', 'HSEM_C1ICR_ISC12_Pos',
    'HSEM_C1ICR_ISC12_Msk', 'HSEM_C1ICR_ISC12', 'HSEM_C1ICR_ISC13_Pos',
    'HSEM_C1ICR_ISC13_Msk', 'HSEM_C1ICR_ISC13', 'HSEM_C1ICR_ISC14_Pos',
    'HSEM_C1ICR_ISC14_Msk', 'HSEM_C1ICR_ISC14', 'HSEM_C1ICR_ISC15_Pos',
    'HSEM_C1ICR_ISC15_Msk', 'HSEM_C1ICR_ISC15', 'HSEM_C1ICR_ISC16_Pos',
    'HSEM_C1ICR_ISC16_Msk', 'HSEM_C1ICR_ISC16', 'HSEM_C1ICR_ISC17_Pos',
    'HSEM_C1ICR_ISC17_Msk', 'HSEM_C1ICR_ISC17', 'HSEM_C1ICR_ISC18_Pos',
    'HSEM_C1ICR_ISC18_Msk', 'HSEM_C1ICR_ISC18', 'HSEM_C1ICR_ISC19_Pos',
    'HSEM_C1ICR_ISC19_Msk', 'HSEM_C1ICR_ISC19', 'HSEM_C1ICR_ISC20_Pos',
    'HSEM_C1ICR_ISC20_Msk', 'HSEM_C1ICR_ISC20', 'HSEM_C1ICR_ISC21_Pos',
    'HSEM_C1ICR_ISC21_Msk', 'HSEM_C1ICR_ISC21', 'HSEM_C1ICR_ISC22_Pos',
    'HSEM_C1ICR_ISC22_Msk', 'HSEM_C1ICR_ISC22', 'HSEM_C1ICR_ISC23_Pos',
    'HSEM_C1ICR_ISC23_Msk', 'HSEM_C1ICR_ISC23', 'HSEM_C1ICR_ISC24_Pos',
    'HSEM_C1ICR_ISC24_Msk', 'HSEM_C1ICR_ISC24', 'HSEM_C1ICR_ISC25_Pos',
    'HSEM_C1ICR_ISC25_Msk', 'HSEM_C1ICR_ISC25', 'HSEM_C1ICR_ISC26_Pos',
    'HSEM_C1ICR_ISC26_Msk', 'HSEM_C1ICR_ISC26', 'HSEM_C1ICR_ISC27_Pos',
    'HSEM_C1ICR_ISC27_Msk', 'HSEM_C1ICR_ISC27', 'HSEM_C1ICR_ISC28_Pos',
    'HSEM_C1ICR_ISC28_Msk', 'HSEM_C1ICR_ISC28', 'HSEM_C1ICR_ISC29_Pos',
    'HSEM_C1ICR_ISC29_Msk', 'HSEM_C1ICR_ISC29', 'HSEM_C1ICR_ISC30_Pos',
    'HSEM_C1ICR_ISC30_Msk', 'HSEM_C1ICR_ISC30', 'HSEM_C1ICR_ISC31_Pos',
    'HSEM_C1ICR_ISC31_Msk', 'HSEM_C1ICR_ISC31', 'HSEM_C1ISR_ISF0_Pos',
    'HSEM_C1ISR_ISF0_Msk', 'HSEM_C1ISR_ISF0', 'HSEM_C1ISR_ISF1_Pos',
    'HSEM_C1ISR_ISF1_Msk', 'HSEM_C1ISR_ISF1', 'HSEM_C1ISR_ISF2_Pos',
    'HSEM_C1ISR_ISF2_Msk', 'HSEM_C1ISR_ISF2', 'HSEM_C1ISR_ISF3_Pos',
    'HSEM_C1ISR_ISF3_Msk', 'HSEM_C1ISR_ISF3', 'HSEM_C1ISR_ISF4_Pos',
    'HSEM_C1ISR_ISF4_Msk', 'HSEM_C1ISR_ISF4', 'HSEM_C1ISR_ISF5_Pos',
    'HSEM_C1ISR_ISF5_Msk', 'HSEM_C1ISR_ISF5', 'HSEM_C1ISR_ISF6_Pos',
    'HSEM_C1ISR_ISF6_Msk', 'HSEM_C1ISR_ISF6', 'HSEM_C1ISR_ISF7_Pos',
    'HSEM_C1ISR_ISF7_Msk', 'HSEM_C1ISR_ISF7', 'HSEM_C1ISR_ISF8_Pos',
    'HSEM_C1ISR_ISF8_Msk', 'HSEM_C1ISR_ISF8', 'HSEM_C1ISR_ISF9_Pos',
    'HSEM_C1ISR_ISF9_Msk', 'HSEM_C1ISR_ISF9', 'HSEM_C1ISR_ISF10_Pos',
    'HSEM_C1ISR_ISF10_Msk', 'HSEM_C1ISR_ISF10', 'HSEM_C1ISR_ISF11_Pos',
    'HSEM_C1ISR_ISF11_Msk', 'HSEM_C1ISR_ISF11', 'HSEM_C1ISR_ISF12_Pos',
    'HSEM_C1ISR_ISF12_Msk', 'HSEM_C1ISR_ISF12', 'HSEM_C1ISR_ISF13_Pos',
    'HSEM_C1ISR_ISF13_Msk', 'HSEM_C1ISR_ISF13', 'HSEM_C1ISR_ISF14_Pos',
    'HSEM_C1ISR_ISF14_Msk', 'HSEM_C1ISR_ISF14', 'HSEM_C1ISR_ISF15_Pos',
    'HSEM_C1ISR_ISF15_Msk', 'HSEM_C1ISR_ISF15', 'HSEM_C1ISR_ISF16_Pos',
    'HSEM_C1ISR_ISF16_Msk', 'HSEM_C1ISR_ISF16', 'HSEM_C1ISR_ISF17_Pos',
    'HSEM_C1ISR_ISF17_Msk', 'HSEM_C1ISR_ISF17', 'HSEM_C1ISR_ISF18_Pos',
    'HSEM_C1ISR_ISF18_Msk', 'HSEM_C1ISR_ISF18', 'HSEM_C1ISR_ISF19_Pos',
    'HSEM_C1ISR_ISF19_Msk', 'HSEM_C1ISR_ISF19', 'HSEM_C1ISR_ISF20_Pos',
    'HSEM_C1ISR_ISF20_Msk', 'HSEM_C1ISR_ISF20', 'HSEM_C1ISR_ISF21_Pos',
    'HSEM_C1ISR_ISF21_Msk', 'HSEM_C1ISR_ISF21', 'HSEM_C1ISR_ISF22_Pos',
    'HSEM_C1ISR_ISF22_Msk', 'HSEM_C1ISR_ISF22', 'HSEM_C1ISR_ISF23_Pos',
    'HSEM_C1ISR_ISF23_Msk', 'HSEM_C1ISR_ISF23', 'HSEM_C1ISR_ISF24_Pos',
    'HSEM_C1ISR_ISF24_Msk', 'HSEM_C1ISR_ISF24', 'HSEM_C1ISR_ISF25_Pos',
    'HSEM_C1ISR_ISF25_Msk', 'HSEM_C1ISR_ISF25', 'HSEM_C1ISR_ISF26_Pos',
    'HSEM_C1ISR_ISF26_Msk', 'HSEM_C1ISR_ISF26', 'HSEM_C1ISR_ISF27_Pos',
    'HSEM_C1ISR_ISF27_Msk', 'HSEM_C1ISR_ISF27', 'HSEM_C1ISR_ISF28_Pos',
    'HSEM_C1ISR_ISF28_Msk', 'HSEM_C1ISR_ISF28', 'HSEM_C1ISR_ISF29_Pos',
    'HSEM_C1ISR_ISF29_Msk', 'HSEM_C1ISR_ISF29', 'HSEM_C1ISR_ISF30_Pos',
    'HSEM_C1ISR_ISF30_Msk', 'HSEM_C1ISR_ISF30', 'HSEM_C1ISR_ISF31_Pos',
    'HSEM_C1ISR_ISF31_Msk', 'HSEM_C1ISR_ISF31', 'HSEM_C1MISR_MISF0_Pos',
    'HSEM_C1MISR_MISF0_Msk', 'HSEM_C1MISR_MISF0', 'HSEM_C1MISR_MISF1_Pos',
    'HSEM_C1MISR_MISF1_Msk', 'HSEM_C1MISR_MISF1', 'HSEM_C1MISR_MISF2_Pos',
    'HSEM_C1MISR_MISF2_Msk', 'HSEM_C1MISR_MISF2', 'HSEM_C1MISR_MISF3_Pos',
    'HSEM_C1MISR_MISF3_Msk', 'HSEM_C1MISR_MISF3', 'HSEM_C1MISR_MISF4_Pos',
    'HSEM_C1MISR_MISF4_Msk', 'HSEM_C1MISR_MISF4', 'HSEM_C1MISR_MISF5_Pos',
    'HSEM_C1MISR_MISF5_Msk', 'HSEM_C1MISR_MISF5', 'HSEM_C1MISR_MISF6_Pos',
    'HSEM_C1MISR_MISF6_Msk', 'HSEM_C1MISR_MISF6', 'HSEM_C1MISR_MISF7_Pos',
    'HSEM_C1MISR_MISF7_Msk', 'HSEM_C1MISR_MISF7', 'HSEM_C1MISR_MISF8_Pos',
    'HSEM_C1MISR_MISF8_Msk', 'HSEM_C1MISR_MISF8', 'HSEM_C1MISR_MISF9_Pos',
    'HSEM_C1MISR_MISF9_Msk', 'HSEM_C1MISR_MISF9', 'HSEM_C1MISR_MISF10_Pos',
    'HSEM_C1MISR_MISF10_Msk', 'HSEM_C1MISR_MISF10', 'HSEM_C1MISR_MISF11_Pos',
    'HSEM_C1MISR_MISF11_Msk', 'HSEM_C1MISR_MISF11', 'HSEM_C1MISR_MISF12_Pos',
    'HSEM_C1MISR_MISF12_Msk', 'HSEM_C1MISR_MISF12', 'HSEM_C1MISR_MISF13_Pos',
    'HSEM_C1MISR_MISF13_Msk', 'HSEM_C1MISR_MISF13', 'HSEM_C1MISR_MISF14_Pos',
    'HSEM_C1MISR_MISF14_Msk', 'HSEM_C1MISR_MISF14', 'HSEM_C1MISR_MISF15_Pos',
    'HSEM_C1MISR_MISF15_Msk', 'HSEM_C1MISR_MISF15', 'HSEM_C1MISR_MISF16_Pos',
    'HSEM_C1MISR_MISF16_Msk', 'HSEM_C1MISR_MISF16', 'HSEM_C1MISR_MISF17_Pos',
    'HSEM_C1MISR_MISF17_Msk', 'HSEM_C1MISR_MISF17', 'HSEM_C1MISR_MISF18_Pos',
    'HSEM_C1MISR_MISF18_Msk', 'HSEM_C1MISR_MISF18', 'HSEM_C1MISR_MISF19_Pos',
    'HSEM_C1MISR_MISF19_Msk', 'HSEM_C1MISR_MISF19', 'HSEM_C1MISR_MISF20_Pos',
    'HSEM_C1MISR_MISF20_Msk', 'HSEM_C1MISR_MISF20', 'HSEM_C1MISR_MISF21_Pos',
    'HSEM_C1MISR_MISF21_Msk', 'HSEM_C1MISR_MISF21', 'HSEM_C1MISR_MISF22_Pos',
    'HSEM_C1MISR_MISF22_Msk', 'HSEM_C1MISR_MISF22', 'HSEM_C1MISR_MISF23_Pos',
    'HSEM_C1MISR_MISF23_Msk', 'HSEM_C1MISR_MISF23', 'HSEM_C1MISR_MISF24_Pos',
    'HSEM_C1MISR_MISF24_Msk', 'HSEM_C1MISR_MISF24', 'HSEM_C1MISR_MISF25_Pos',
    'HSEM_C1MISR_MISF25_Msk', 'HSEM_C1MISR_MISF25', 'HSEM_C1MISR_MISF26_Pos',
    'HSEM_C1MISR_MISF26_Msk', 'HSEM_C1MISR_MISF26', 'HSEM_C1MISR_MISF27_Pos',
    'HSEM_C1MISR_MISF27_Msk', 'HSEM_C1MISR_MISF27', 'HSEM_C1MISR_MISF28_Pos',
    'HSEM_C1MISR_MISF28_Msk', 'HSEM_C1MISR_MISF28', 'HSEM_C1MISR_MISF29_Pos',
    'HSEM_C1MISR_MISF29_Msk', 'HSEM_C1MISR_MISF29', 'HSEM_C1MISR_MISF30_Pos',
    'HSEM_C1MISR_MISF30_Msk', 'HSEM_C1MISR_MISF30', 'HSEM_C1MISR_MISF31_Pos',
    'HSEM_C1MISR_MISF31_Msk', 'HSEM_C1MISR_MISF31', 'HSEM_CR_COREID_Pos',
    'HSEM_CR_COREID_Msk', 'HSEM_CR_COREID', 'HSEM_CR_KEY_Pos', 'HSEM_CR_KEY_Msk',
    'HSEM_CR_KEY', 'HSEM_KEYR_KEY_Pos', 'HSEM_KEYR_KEY_Msk', 'HSEM_KEYR_KEY',
    'I2C_CR1_PE_Pos', 'I2C_CR1_PE_Msk', 'I2C_CR1_PE', 'I2C_CR1_TXIE_Pos',
    'I2C_CR1_TXIE_Msk', 'I2C_CR1_TXIE', 'I2C_CR1_RXIE_Pos', 'I2C_CR1_RXIE_Msk',
    'I2C_CR1_RXIE', 'I2C_CR1_ADDRIE_Pos', 'I2C_CR1_ADDRIE_Msk', 'I2C_CR1_ADDRIE',
    'I2C_CR1_NACKIE_Pos', 'I2C_CR1_NACKIE_Msk', 'I2C_CR1_NACKIE', 'I2C_CR1_STOPIE_Pos',
    'I2C_CR1_STOPIE_Msk', 'I2C_CR1_STOPIE', 'I2C_CR1_TCIE_Pos', 'I2C_CR1_TCIE_Msk',
    'I2C_CR1_TCIE', 'I2C_CR1_ERRIE_Pos', 'I2C_CR1_ERRIE_Msk', 'I2C_CR1_ERRIE',
    'I2C_CR1_DNF_Pos', 'I2C_CR1_DNF_Msk', 'I2C_CR1_DNF', 'I2C_CR1_ANFOFF_Pos',
    'I2C_CR1_ANFOFF_Msk', 'I2C_CR1_ANFOFF', 'I2C_CR1_TXDMAEN_Pos',
    'I2C_CR1_TXDMAEN_Msk', 'I2C_CR1_TXDMAEN', 'I2C_CR1_RXDMAEN_Pos',
    'I2C_CR1_RXDMAEN_Msk', 'I2C_CR1_RXDMAEN', 'I2C_CR1_SBC_Pos', 'I2C_CR1_SBC_Msk',
    'I2C_CR1_SBC', 'I2C_CR1_NOSTRETCH_Pos', 'I2C_CR1_NOSTRETCH_Msk',
    'I2C_CR1_NOSTRETCH', 'I2C_CR1_WUPEN_Pos', 'I2C_CR1_WUPEN_Msk', 'I2C_CR1_WUPEN',
    'I2C_CR1_GCEN_Pos', 'I2C_CR1_GCEN_Msk', 'I2C_CR1_GCEN', 'I2C_CR1_SMBHEN_Pos',
    'I2C_CR1_SMBHEN_Msk', 'I2C_CR1_SMBHEN', 'I2C_CR1_SMBDEN_Pos', 'I2C_CR1_SMBDEN_Msk',
    'I2C_CR1_SMBDEN', 'I2C_CR1_ALERTEN_Pos', 'I2C_CR1_ALERTEN_Msk', 'I2C_CR1_ALERTEN',
    'I2C_CR1_PECEN_Pos', 'I2C_CR1_PECEN_Msk', 'I2C_CR1_PECEN', 'I2C_CR2_SADD_Pos',
    'I2C_CR2_SADD_Msk', 'I2C_CR2_SADD', 'I2C_CR2_RD_WRN_Pos', 'I2C_CR2_RD_WRN_Msk',
    'I2C_CR2_RD_WRN', 'I2C_CR2_ADD10_Pos', 'I2C_CR2_ADD10_Msk', 'I2C_CR2_ADD10',
    'I2C_CR2_HEAD10R_Pos', 'I2C_CR2_HEAD10R_Msk', 'I2C_CR2_HEAD10R',
    'I2C_CR2_START_Pos', 'I2C_CR2_START_Msk', 'I2C_CR2_START', 'I2C_CR2_STOP_Pos',
    'I2C_CR2_STOP_Msk', 'I2C_CR2_STOP', 'I2C_CR2_NACK_Pos', 'I2C_CR2_NACK_Msk',
    'I2C_CR2_NACK', 'I2C_CR2_NBYTES_Pos', 'I2C_CR2_NBYTES_Msk', 'I2C_CR2_NBYTES',
    'I2C_CR2_RELOAD_Pos', 'I2C_CR2_RELOAD_Msk', 'I2C_CR2_RELOAD', 'I2C_CR2_AUTOEND_Pos',
    'I2C_CR2_AUTOEND_Msk', 'I2C_CR2_AUTOEND', 'I2C_CR2_PECBYTE_Pos',
    'I2C_CR2_PECBYTE_Msk', 'I2C_CR2_PECBYTE', 'I2C_OAR1_OA1_Pos', 'I2C_OAR1_OA1_Msk',
    'I2C_OAR1_OA1', 'I2C_OAR1_OA1MODE_Pos', 'I2C_OAR1_OA1MODE_Msk', 'I2C_OAR1_OA1MODE',
    'I2C_OAR1_OA1EN_Pos', 'I2C_OAR1_OA1EN_Msk', 'I2C_OAR1_OA1EN', 'I2C_OAR2_OA2_Pos',
    'I2C_OAR2_OA2_Msk', 'I2C_OAR2_OA2', 'I2C_OAR2_OA2MSK_Pos', 'I2C_OAR2_OA2MSK_Msk',
    'I2C_OAR2_OA2MSK', 'I2C_OAR2_OA2NOMASK', 'I2C_OAR2_OA2MASK01_Pos',
    'I2C_OAR2_OA2MASK01_Msk', 'I2C_OAR2_OA2MASK01', 'I2C_OAR2_OA2MASK02_Pos',
    'I2C_OAR2_OA2MASK02_Msk', 'I2C_OAR2_OA2MASK02', 'I2C_OAR2_OA2MASK03_Pos',
    'I2C_OAR2_OA2MASK03_Msk', 'I2C_OAR2_OA2MASK03', 'I2C_OAR2_OA2MASK04_Pos',
    'I2C_OAR2_OA2MASK04_Msk', 'I2C_OAR2_OA2MASK04', 'I2C_OAR2_OA2MASK05_Pos',
    'I2C_OAR2_OA2MASK05_Msk', 'I2C_OAR2_OA2MASK05', 'I2C_OAR2_OA2MASK06_Pos',
    'I2C_OAR2_OA2MASK06_Msk', 'I2C_OAR2_OA2MASK06', 'I2C_OAR2_OA2MASK07_Pos',
    'I2C_OAR2_OA2MASK07_Msk', 'I2C_OAR2_OA2MASK07', 'I2C_OAR2_OA2EN_Pos',
    'I2C_OAR2_OA2EN_Msk', 'I2C_OAR2_OA2EN', 'I2C_TIMINGR_SCLL_Pos',
    'I2C_TIMINGR_SCLL_Msk', 'I2C_TIMINGR_SCLL', 'I2C_TIMINGR_SCLH_Pos',
    'I2C_TIMINGR_SCLH_Msk', 'I2C_TIMINGR_SCLH', 'I2C_TIMINGR_SDADEL_Pos',
    'I2C_TIMINGR_SDADEL_Msk', 'I2C_TIMINGR_SDADEL', 'I2C_TIMINGR_SCLDEL_Pos',
    'I2C_TIMINGR_SCLDEL_Msk', 'I2C_TIMINGR_SCLDEL', 'I2C_TIMINGR_PRESC_Pos',
    'I2C_TIMINGR_PRESC_Msk', 'I2C_TIMINGR_PRESC', 'I2C_TIMEOUTR_TIMEOUTA_Pos',
    'I2C_TIMEOUTR_TIMEOUTA_Msk', 'I2C_TIMEOUTR_TIMEOUTA', 'I2C_TIMEOUTR_TIDLE_Pos',
    'I2C_TIMEOUTR_TIDLE_Msk', 'I2C_TIMEOUTR_TIDLE', 'I2C_TIMEOUTR_TIMOUTEN_Pos',
    'I2C_TIMEOUTR_TIMOUTEN_Msk', 'I2C_TIMEOUTR_TIMOUTEN', 'I2C_TIMEOUTR_TIMEOUTB_Pos',
    'I2C_TIMEOUTR_TIMEOUTB_Msk', 'I2C_TIMEOUTR_TIMEOUTB', 'I2C_TIMEOUTR_TEXTEN_Pos',
    'I2C_TIMEOUTR_TEXTEN_Msk', 'I2C_TIMEOUTR_TEXTEN', 'I2C_ISR_TXE_Pos',
    'I2C_ISR_TXE_Msk', 'I2C_ISR_TXE', 'I2C_ISR_TXIS_Pos', 'I2C_ISR_TXIS_Msk',
    'I2C_ISR_TXIS', 'I2C_ISR_RXNE_Pos', 'I2C_ISR_RXNE_Msk', 'I2C_ISR_RXNE',
    'I2C_ISR_ADDR_Pos', 'I2C_ISR_ADDR_Msk', 'I2C_ISR_ADDR', 'I2C_ISR_NACKF_Pos',
    'I2C_ISR_NACKF_Msk', 'I2C_ISR_NACKF', 'I2C_ISR_STOPF_Pos', 'I2C_ISR_STOPF_Msk',
    'I2C_ISR_STOPF', 'I2C_ISR_TC_Pos', 'I2C_ISR_TC_Msk', 'I2C_ISR_TC',
    'I2C_ISR_TCR_Pos', 'I2C_ISR_TCR_Msk', 'I2C_ISR_TCR', 'I2C_ISR_BERR_Pos',
    'I2C_ISR_BERR_Msk', 'I2C_ISR_BERR', 'I2C_ISR_ARLO_Pos', 'I2C_ISR_ARLO_Msk',
    'I2C_ISR_ARLO', 'I2C_ISR_OVR_Pos', 'I2C_ISR_OVR_Msk', 'I2C_ISR_OVR',
    'I2C_ISR_PECERR_Pos', 'I2C_ISR_PECERR_Msk', 'I2C_ISR_PECERR', 'I2C_ISR_TIMEOUT_Pos',
    'I2C_ISR_TIMEOUT_Msk', 'I2C_ISR_TIMEOUT', 'I2C_ISR_ALERT_Pos', 'I2C_ISR_ALERT_Msk',
    'I2C_ISR_ALERT', 'I2C_ISR_BUSY_Pos', 'I2C_ISR_BUSY_Msk', 'I2C_ISR_BUSY',
    'I2C_ISR_DIR_Pos', 'I2C_ISR_DIR_Msk', 'I2C_ISR_DIR', 'I2C_ISR_ADDCODE_Pos',
    'I2C_ISR_ADDCODE_Msk', 'I2C_ISR_ADDCODE', 'I2C_ICR_ADDRCF_Pos',
    'I2C_ICR_ADDRCF_Msk', 'I2C_ICR_ADDRCF', 'I2C_ICR_NACKCF_Pos', 'I2C_ICR_NACKCF_Msk',
    'I2C_ICR_NACKCF', 'I2C_ICR_STOPCF_Pos', 'I2C_ICR_STOPCF_Msk', 'I2C_ICR_STOPCF',
    'I2C_ICR_BERRCF_Pos', 'I2C_ICR_BERRCF_Msk', 'I2C_ICR_BERRCF', 'I2C_ICR_ARLOCF_Pos',
    'I2C_ICR_ARLOCF_Msk', 'I2C_ICR_ARLOCF', 'I2C_ICR_OVRCF_Pos', 'I2C_ICR_OVRCF_Msk',
    'I2C_ICR_OVRCF', 'I2C_ICR_PECCF_Pos', 'I2C_ICR_PECCF_Msk', 'I2C_ICR_PECCF',
    'I2C_ICR_TIMOUTCF_Pos', 'I2C_ICR_TIMOUTCF_Msk', 'I2C_ICR_TIMOUTCF',
    'I2C_ICR_ALERTCF_Pos', 'I2C_ICR_ALERTCF_Msk', 'I2C_ICR_ALERTCF', 'I2C_PECR_PEC_Pos',
    'I2C_PECR_PEC_Msk', 'I2C_PECR_PEC', 'I2C_RXDR_RXDATA_Pos', 'I2C_RXDR_RXDATA_Msk',
    'I2C_RXDR_RXDATA', 'I2C_TXDR_TXDATA_Pos', 'I2C_TXDR_TXDATA_Msk', 'I2C_TXDR_TXDATA',
    'IWDG_KR_KEY_Pos', 'IWDG_KR_KEY_Msk', 'IWDG_KR_KEY', 'IWDG_PR_PR_Pos',
    'IWDG_PR_PR_Msk', 'IWDG_PR_PR', 'IWDG_PR_PR_0', 'IWDG_PR_PR_1', 'IWDG_PR_PR_2',
    'IWDG_RLR_RL_Pos', 'IWDG_RLR_RL_Msk', 'IWDG_RLR_RL', 'IWDG_SR_PVU_Pos',
    'IWDG_SR_PVU_Msk', 'IWDG_SR_PVU', 'IWDG_SR_RVU_Pos', 'IWDG_SR_RVU_Msk',
    'IWDG_SR_RVU', 'IWDG_SR_WVU_Pos', 'IWDG_SR_WVU_Msk', 'IWDG_SR_WVU',
    'IWDG_WINR_WIN_Pos', 'IWDG_WINR_WIN_Msk', 'IWDG_WINR_WIN', 'MDMA_GISR0_GIF0_Pos',
    'MDMA_GISR0_GIF0_Msk', 'MDMA_GISR0_GIF0', 'MDMA_GISR0_GIF1_Pos',
    'MDMA_GISR0_GIF1_Msk', 'MDMA_GISR0_GIF1', 'MDMA_GISR0_GIF2_Pos',
    'MDMA_GISR0_GIF2_Msk', 'MDMA_GISR0_GIF2', 'MDMA_GISR0_GIF3_Pos',
    'MDMA_GISR0_GIF3_Msk', 'MDMA_GISR0_GIF3', 'MDMA_GISR0_GIF4_Pos',
    'MDMA_GISR0_GIF4_Msk', 'MDMA_GISR0_GIF4', 'MDMA_GISR0_GIF5_Pos',
    'MDMA_GISR0_GIF5_Msk', 'MDMA_GISR0_GIF5', 'MDMA_GISR0_GIF6_Pos',
    'MDMA_GISR0_GIF6_Msk', 'MDMA_GISR0_GIF6', 'MDMA_GISR0_GIF7_Pos',
    'MDMA_GISR0_GIF7_Msk', 'MDMA_GISR0_GIF7', 'MDMA_GISR0_GIF8_Pos',
    'MDMA_GISR0_GIF8_Msk', 'MDMA_GISR0_GIF8', 'MDMA_GISR0_GIF9_Pos',
    'MDMA_GISR0_GIF9_Msk', 'MDMA_GISR0_GIF9', 'MDMA_GISR0_GIF10_Pos',
    'MDMA_GISR0_GIF10_Msk', 'MDMA_GISR0_GIF10', 'MDMA_GISR0_GIF11_Pos',
    'MDMA_GISR0_GIF11_Msk', 'MDMA_GISR0_GIF11', 'MDMA_GISR0_GIF12_Pos',
    'MDMA_GISR0_GIF12_Msk', 'MDMA_GISR0_GIF12', 'MDMA_GISR0_GIF13_Pos',
    'MDMA_GISR0_GIF13_Msk', 'MDMA_GISR0_GIF13', 'MDMA_GISR0_GIF14_Pos',
    'MDMA_GISR0_GIF14_Msk', 'MDMA_GISR0_GIF14', 'MDMA_GISR0_GIF15_Pos',
    'MDMA_GISR0_GIF15_Msk', 'MDMA_GISR0_GIF15', 'MDMA_CISR_TEIF_Pos',
    'MDMA_CISR_TEIF_Msk', 'MDMA_CISR_TEIF', 'MDMA_CISR_CTCIF_Pos',
    'MDMA_CISR_CTCIF_Msk', 'MDMA_CISR_CTCIF', 'MDMA_CISR_BRTIF_Pos',
    'MDMA_CISR_BRTIF_Msk', 'MDMA_CISR_BRTIF', 'MDMA_CISR_BTIF_Pos',
    'MDMA_CISR_BTIF_Msk', 'MDMA_CISR_BTIF', 'MDMA_CISR_TCIF_Pos', 'MDMA_CISR_TCIF_Msk',
    'MDMA_CISR_TCIF', 'MDMA_CISR_CRQA_Pos', 'MDMA_CISR_CRQA_Msk', 'MDMA_CISR_CRQA',
    'MDMA_CIFCR_CTEIF_Pos', 'MDMA_CIFCR_CTEIF_Msk', 'MDMA_CIFCR_CTEIF',
    'MDMA_CIFCR_CCTCIF_Pos', 'MDMA_CIFCR_CCTCIF_Msk', 'MDMA_CIFCR_CCTCIF',
    'MDMA_CIFCR_CBRTIF_Pos', 'MDMA_CIFCR_CBRTIF_Msk', 'MDMA_CIFCR_CBRTIF',
    'MDMA_CIFCR_CBTIF_Pos', 'MDMA_CIFCR_CBTIF_Msk', 'MDMA_CIFCR_CBTIF',
    'MDMA_CIFCR_CLTCIF_Pos', 'MDMA_CIFCR_CLTCIF_Msk', 'MDMA_CIFCR_CLTCIF',
    'MDMA_CESR_TEA_Pos', 'MDMA_CESR_TEA_Msk', 'MDMA_CESR_TEA', 'MDMA_CESR_TED_Pos',
    'MDMA_CESR_TED_Msk', 'MDMA_CESR_TED', 'MDMA_CESR_TELD_Pos', 'MDMA_CESR_TELD_Msk',
    'MDMA_CESR_TELD', 'MDMA_CESR_TEMD_Pos', 'MDMA_CESR_TEMD_Msk', 'MDMA_CESR_TEMD',
    'MDMA_CESR_ASE_Pos', 'MDMA_CESR_ASE_Msk', 'MDMA_CESR_ASE', 'MDMA_CESR_BSE_Pos',
    'MDMA_CESR_BSE_Msk', 'MDMA_CESR_BSE', 'MDMA_CCR_EN_Pos', 'MDMA_CCR_EN_Msk',
    'MDMA_CCR_EN', 'MDMA_CCR_TEIE_Pos', 'MDMA_CCR_TEIE_Msk', 'MDMA_CCR_TEIE',
    'MDMA_CCR_CTCIE_Pos', 'MDMA_CCR_CTCIE_Msk', 'MDMA_CCR_CTCIE', 'MDMA_CCR_BRTIE_Pos',
    'MDMA_CCR_BRTIE_Msk', 'MDMA_CCR_BRTIE', 'MDMA_CCR_BTIE_Pos', 'MDMA_CCR_BTIE_Msk',
    'MDMA_CCR_BTIE', 'MDMA_CCR_TCIE_Pos', 'MDMA_CCR_TCIE_Msk', 'MDMA_CCR_TCIE',
    'MDMA_CCR_PL_Pos', 'MDMA_CCR_PL_Msk', 'MDMA_CCR_PL', 'MDMA_CCR_PL_0',
    'MDMA_CCR_PL_1', 'MDMA_CCR_BEX_Pos', 'MDMA_CCR_BEX_Msk', 'MDMA_CCR_BEX',
    'MDMA_CCR_HEX_Pos', 'MDMA_CCR_HEX_Msk', 'MDMA_CCR_HEX', 'MDMA_CCR_WEX_Pos',
    'MDMA_CCR_WEX_Msk', 'MDMA_CCR_WEX', 'MDMA_CCR_SWRQ_Pos', 'MDMA_CCR_SWRQ_Msk',
    'MDMA_CCR_SWRQ', 'MDMA_CTCR_SINC_Pos', 'MDMA_CTCR_SINC_Msk', 'MDMA_CTCR_SINC',
    'MDMA_CTCR_SINC_0', 'MDMA_CTCR_SINC_1', 'MDMA_CTCR_DINC_Pos', 'MDMA_CTCR_DINC_Msk',
    'MDMA_CTCR_DINC', 'MDMA_CTCR_DINC_0', 'MDMA_CTCR_DINC_1', 'MDMA_CTCR_SSIZE_Pos',
    'MDMA_CTCR_SSIZE_Msk', 'MDMA_CTCR_SSIZE', 'MDMA_CTCR_SSIZE_0', 'MDMA_CTCR_SSIZE_1',
    'MDMA_CTCR_DSIZE_Pos', 'MDMA_CTCR_DSIZE_Msk', 'MDMA_CTCR_DSIZE',
    'MDMA_CTCR_DSIZE_0', 'MDMA_CTCR_DSIZE_1', 'MDMA_CTCR_SINCOS_Pos',
    'MDMA_CTCR_SINCOS_Msk', 'MDMA_CTCR_SINCOS', 'MDMA_CTCR_SINCOS_0',
    'MDMA_CTCR_SINCOS_1', 'MDMA_CTCR_DINCOS_Pos', 'MDMA_CTCR_DINCOS_Msk',
    'MDMA_CTCR_DINCOS', 'MDMA_CTCR_DINCOS_0', 'MDMA_CTCR_DINCOS_1',
    'MDMA_CTCR_SBURST_Pos', 'MDMA_CTCR_SBURST_Msk', 'MDMA_CTCR_SBURST',
    'MDMA_CTCR_SBURST_0', 'MDMA_CTCR_SBURST_1', 'MDMA_CTCR_SBURST_2',
    'MDMA_CTCR_DBURST_Pos', 'MDMA_CTCR_DBURST_Msk', 'MDMA_CTCR_DBURST',
    'MDMA_CTCR_DBURST_0', 'MDMA_CTCR_DBURST_1', 'MDMA_CTCR_DBURST_2',
    'MDMA_CTCR_TLEN_Pos', 'MDMA_CTCR_TLEN_Msk', 'MDMA_CTCR_TLEN', 'MDMA_CTCR_PKE_Pos',
    'MDMA_CTCR_PKE_Msk', 'MDMA_CTCR_PKE', 'MDMA_CTCR_PAM_Pos', 'MDMA_CTCR_PAM_Msk',
    'MDMA_CTCR_PAM', 'MDMA_CTCR_PAM_0', 'MDMA_CTCR_PAM_1', 'MDMA_CTCR_TRGM_Pos',
    'MDMA_CTCR_TRGM_Msk', 'MDMA_CTCR_TRGM', 'MDMA_CTCR_TRGM_0', 'MDMA_CTCR_TRGM_1',
    'MDMA_CTCR_SWRM_Pos', 'MDMA_CTCR_SWRM_Msk', 'MDMA_CTCR_SWRM', 'MDMA_CTCR_BWM_Pos',
    'MDMA_CTCR_BWM_Msk', 'MDMA_CTCR_BWM', 'MDMA_CBNDTR_BNDT_Pos',
    'MDMA_CBNDTR_BNDT_Msk', 'MDMA_CBNDTR_BNDT', 'MDMA_CBNDTR_BRSUM_Pos',
    'MDMA_CBNDTR_BRSUM_Msk', 'MDMA_CBNDTR_BRSUM', 'MDMA_CBNDTR_BRDUM_Pos',
    'MDMA_CBNDTR_BRDUM_Msk', 'MDMA_CBNDTR_BRDUM', 'MDMA_CBNDTR_BRC_Pos',
    'MDMA_CBNDTR_BRC_Msk', 'MDMA_CBNDTR_BRC', 'MDMA_CSAR_SAR_Pos', 'MDMA_CSAR_SAR_Msk',
    'MDMA_CSAR_SAR', 'MDMA_CDAR_DAR_Pos', 'MDMA_CDAR_DAR_Msk', 'MDMA_CDAR_DAR',
    'MDMA_CBRUR_SUV_Pos', 'MDMA_CBRUR_SUV_Msk', 'MDMA_CBRUR_SUV', 'MDMA_CBRUR_DUV_Pos',
    'MDMA_CBRUR_DUV_Msk', 'MDMA_CBRUR_DUV', 'MDMA_CLAR_LAR_Pos', 'MDMA_CLAR_LAR_Msk',
    'MDMA_CLAR_LAR', 'MDMA_CTBR_TSEL_Pos', 'MDMA_CTBR_TSEL_Msk', 'MDMA_CTBR_TSEL',
    'MDMA_CTBR_SBUS_Pos', 'MDMA_CTBR_SBUS_Msk', 'MDMA_CTBR_SBUS', 'MDMA_CTBR_DBUS_Pos',
    'MDMA_CTBR_DBUS_Msk', 'MDMA_CTBR_DBUS', 'MDMA_CMAR_MAR_Pos', 'MDMA_CMAR_MAR_Msk',
    'MDMA_CMAR_MAR', 'MDMA_CMDR_MDR_Pos', 'MDMA_CMDR_MDR_Msk', 'MDMA_CMDR_MDR',
    'OPAMP_CSR_OPAMPxEN_Pos', 'OPAMP_CSR_OPAMPxEN_Msk', 'OPAMP_CSR_OPAMPxEN',
    'OPAMP_CSR_FORCEVP_Pos', 'OPAMP_CSR_FORCEVP_Msk', 'OPAMP_CSR_FORCEVP',
    'OPAMP_CSR_VPSEL_Pos', 'OPAMP_CSR_VPSEL_Msk', 'OPAMP_CSR_VPSEL',
    'OPAMP_CSR_VPSEL_0', 'OPAMP_CSR_VPSEL_1', 'OPAMP_CSR_VMSEL_Pos',
    'OPAMP_CSR_VMSEL_Msk', 'OPAMP_CSR_VMSEL', 'OPAMP_CSR_VMSEL_0', 'OPAMP_CSR_VMSEL_1',
    'OPAMP_CSR_OPAHSM_Pos', 'OPAMP_CSR_OPAHSM_Msk', 'OPAMP_CSR_OPAHSM',
    'OPAMP_CSR_CALON_Pos', 'OPAMP_CSR_CALON_Msk', 'OPAMP_CSR_CALON',
    'OPAMP_CSR_CALSEL_Pos', 'OPAMP_CSR_CALSEL_Msk', 'OPAMP_CSR_CALSEL',
    'OPAMP_CSR_CALSEL_0', 'OPAMP_CSR_CALSEL_1', 'OPAMP_CSR_PGGAIN_Pos',
    'OPAMP_CSR_PGGAIN_Msk', 'OPAMP_CSR_PGGAIN', 'OPAMP_CSR_PGGAIN_0',
    'OPAMP_CSR_PGGAIN_1', 'OPAMP_CSR_PGGAIN_2', 'OPAMP_CSR_PGGAIN_3',
    'OPAMP_CSR_USERTRIM_Pos', 'OPAMP_CSR_USERTRIM_Msk', 'OPAMP_CSR_USERTRIM',
    'OPAMP_CSR_TSTREF_Pos', 'OPAMP_CSR_TSTREF_Msk', 'OPAMP_CSR_TSTREF',
    'OPAMP_CSR_CALOUT_Pos', 'OPAMP_CSR_CALOUT_Msk', 'OPAMP_CSR_CALOUT',
    'OPAMP1_CSR_OPAEN_Pos', 'OPAMP1_CSR_OPAEN_Msk', 'OPAMP1_CSR_OPAEN',
    'OPAMP1_CSR_FORCEVP_Pos', 'OPAMP1_CSR_FORCEVP_Msk', 'OPAMP1_CSR_FORCEVP',
    'OPAMP1_CSR_VPSEL_Pos', 'OPAMP1_CSR_VPSEL_Msk', 'OPAMP1_CSR_VPSEL',
    'OPAMP1_CSR_VPSEL_0', 'OPAMP1_CSR_VPSEL_1', 'OPAMP1_CSR_VMSEL_Pos',
    'OPAMP1_CSR_VMSEL_Msk', 'OPAMP1_CSR_VMSEL', 'OPAMP1_CSR_VMSEL_0',
    'OPAMP1_CSR_VMSEL_1', 'OPAMP1_CSR_OPAHSM_Pos', 'OPAMP1_CSR_OPAHSM_Msk',
    'OPAMP1_CSR_OPAHSM', 'OPAMP1_CSR_CALON_Pos', 'OPAMP1_CSR_CALON_Msk',
    'OPAMP1_CSR_CALON', 'OPAMP1_CSR_CALSEL_Pos', 'OPAMP1_CSR_CALSEL_Msk',
    'OPAMP1_CSR_CALSEL', 'OPAMP1_CSR_CALSEL_0', 'OPAMP1_CSR_CALSEL_1',
    'OPAMP1_CSR_PGGAIN_Pos', 'OPAMP1_CSR_PGGAIN_Msk', 'OPAMP1_CSR_PGGAIN',
    'OPAMP1_CSR_PGGAIN_0', 'OPAMP1_CSR_PGGAIN_1', 'OPAMP1_CSR_PGGAIN_2',
    'OPAMP1_CSR_PGGAIN_3', 'OPAMP1_CSR_USERTRIM_Pos', 'OPAMP1_CSR_USERTRIM_Msk',
    'OPAMP1_CSR_USERTRIM', 'OPAMP1_CSR_TSTREF_Pos', 'OPAMP1_CSR_TSTREF_Msk',
    'OPAMP1_CSR_TSTREF', 'OPAMP1_CSR_CALOUT_Pos', 'OPAMP1_CSR_CALOUT_Msk',
    'OPAMP1_CSR_CALOUT', 'OPAMP2_CSR_OPAEN_Pos', 'OPAMP2_CSR_OPAEN_Msk',
    'OPAMP2_CSR_OPAEN', 'OPAMP2_CSR_FORCEVP_Pos', 'OPAMP2_CSR_FORCEVP_Msk',
    'OPAMP2_CSR_FORCEVP', 'OPAMP2_CSR_VPSEL_Pos', 'OPAMP2_CSR_VPSEL_Msk',
    'OPAMP2_CSR_VPSEL', 'OPAMP2_CSR_VPSEL_0', 'OPAMP2_CSR_VPSEL_1',
    'OPAMP2_CSR_VMSEL_Pos', 'OPAMP2_CSR_VMSEL_Msk', 'OPAMP2_CSR_VMSEL',
    'OPAMP2_CSR_VMSEL_0', 'OPAMP2_CSR_VMSEL_1', 'OPAMP2_CSR_OPAHSM_Pos',
    'OPAMP2_CSR_OPAHSM_Msk', 'OPAMP2_CSR_OPAHSM', 'OPAMP2_CSR_CALON_Pos',
    'OPAMP2_CSR_CALON_Msk', 'OPAMP2_CSR_CALON', 'OPAMP2_CSR_CALSEL_Pos',
    'OPAMP2_CSR_CALSEL_Msk', 'OPAMP2_CSR_CALSEL', 'OPAMP2_CSR_CALSEL_0',
    'OPAMP2_CSR_CALSEL_1', 'OPAMP2_CSR_PGGAIN_Pos', 'OPAMP2_CSR_PGGAIN_Msk',
    'OPAMP2_CSR_PGGAIN', 'OPAMP2_CSR_PGGAIN_0', 'OPAMP2_CSR_PGGAIN_1',
    'OPAMP2_CSR_PGGAIN_2', 'OPAMP2_CSR_PGGAIN_3', 'OPAMP2_CSR_USERTRIM_Pos',
    'OPAMP2_CSR_USERTRIM_Msk', 'OPAMP2_CSR_USERTRIM', 'OPAMP2_CSR_TSTREF_Pos',
    'OPAMP2_CSR_TSTREF_Msk', 'OPAMP2_CSR_TSTREF', 'OPAMP2_CSR_CALOUT_Pos',
    'OPAMP2_CSR_CALOUT_Msk', 'OPAMP2_CSR_CALOUT', 'OPAMP_OTR_TRIMOFFSETN_Pos',
    'OPAMP_OTR_TRIMOFFSETN_Msk', 'OPAMP_OTR_TRIMOFFSETN', 'OPAMP_OTR_TRIMOFFSETP_Pos',
    'OPAMP_OTR_TRIMOFFSETP_Msk', 'OPAMP_OTR_TRIMOFFSETP', 'OPAMP1_OTR_TRIMOFFSETN_Pos',
    'OPAMP1_OTR_TRIMOFFSETN_Msk', 'OPAMP1_OTR_TRIMOFFSETN',
    'OPAMP1_OTR_TRIMOFFSETP_Pos', 'OPAMP1_OTR_TRIMOFFSETP_Msk',
    'OPAMP1_OTR_TRIMOFFSETP', 'OPAMP2_OTR_TRIMOFFSETN_Pos',
    'OPAMP2_OTR_TRIMOFFSETN_Msk', 'OPAMP2_OTR_TRIMOFFSETN',
    'OPAMP2_OTR_TRIMOFFSETP_Pos', 'OPAMP2_OTR_TRIMOFFSETP_Msk',
    'OPAMP2_OTR_TRIMOFFSETP', 'OPAMP_HSOTR_TRIMHSOFFSETN_Pos',
    'OPAMP_HSOTR_TRIMHSOFFSETN_Msk', 'OPAMP_HSOTR_TRIMHSOFFSETN',
    'OPAMP_HSOTR_TRIMHSOFFSETP_Pos', 'OPAMP_HSOTR_TRIMHSOFFSETP_Msk',
    'OPAMP_HSOTR_TRIMHSOFFSETP', 'OPAMP1_HSOTR_TRIMHSOFFSETN_Pos',
    'OPAMP1_HSOTR_TRIMHSOFFSETN_Msk', 'OPAMP1_HSOTR_TRIMHSOFFSETN',
    'OPAMP1_HSOTR_TRIMHSOFFSETP_Pos', 'OPAMP1_HSOTR_TRIMHSOFFSETP_Msk',
    'OPAMP1_HSOTR_TRIMHSOFFSETP', 'OPAMP2_HSOTR_TRIMHSOFFSETN_Pos',
    'OPAMP2_HSOTR_TRIMHSOFFSETN_Msk', 'OPAMP2_HSOTR_TRIMHSOFFSETN',
    'OPAMP2_HSOTR_TRIMHSOFFSETP_Pos', 'OPAMP2_HSOTR_TRIMHSOFFSETP_Msk',
    'OPAMP2_HSOTR_TRIMHSOFFSETP', 'POWER_DOMAINS_NUMBER', 'PWR_CR1_ALS_Pos',
    'PWR_CR1_ALS_Msk', 'PWR_CR1_ALS', 'PWR_CR1_ALS_0', 'PWR_CR1_ALS_1',
    'PWR_CR1_AVDEN_Pos', 'PWR_CR1_AVDEN_Msk', 'PWR_CR1_AVDEN', 'PWR_CR1_SVOS_Pos',
    'PWR_CR1_SVOS_Msk', 'PWR_CR1_SVOS', 'PWR_CR1_SVOS_0', 'PWR_CR1_SVOS_1',
    'PWR_CR1_FLPS_Pos', 'PWR_CR1_FLPS_Msk', 'PWR_CR1_FLPS', 'PWR_CR1_DBP_Pos',
    'PWR_CR1_DBP_Msk', 'PWR_CR1_DBP', 'PWR_CR1_PLS_Pos', 'PWR_CR1_PLS_Msk',
    'PWR_CR1_PLS', 'PWR_CR1_PLS_0', 'PWR_CR1_PLS_1', 'PWR_CR1_PLS_2',
    'PWR_CR1_PVDEN_Pos', 'PWR_CR1_PVDEN_Msk', 'PWR_CR1_PVDEN', 'PWR_CR1_LPDS_Pos',
    'PWR_CR1_LPDS_Msk', 'PWR_CR1_LPDS', 'PWR_CR1_PLS_LEV0', 'PWR_CR1_PLS_LEV1_Pos',
    'PWR_CR1_PLS_LEV1_Msk', 'PWR_CR1_PLS_LEV1', 'PWR_CR1_PLS_LEV2_Pos',
    'PWR_CR1_PLS_LEV2_Msk', 'PWR_CR1_PLS_LEV2', 'PWR_CR1_PLS_LEV3_Pos',
    'PWR_CR1_PLS_LEV3_Msk', 'PWR_CR1_PLS_LEV3', 'PWR_CR1_PLS_LEV4_Pos',
    'PWR_CR1_PLS_LEV4_Msk', 'PWR_CR1_PLS_LEV4', 'PWR_CR1_PLS_LEV5_Pos',
    'PWR_CR1_PLS_LEV5_Msk', 'PWR_CR1_PLS_LEV5', 'PWR_CR1_PLS_LEV6_Pos',
    'PWR_CR1_PLS_LEV6_Msk', 'PWR_CR1_PLS_LEV6', 'PWR_CR1_PLS_LEV7_Pos',
    'PWR_CR1_PLS_LEV7_Msk', 'PWR_CR1_PLS_LEV7', 'PWR_CR1_ALS_LEV0',
    'PWR_CR1_ALS_LEV1_Pos', 'PWR_CR1_ALS_LEV1_Msk', 'PWR_CR1_ALS_LEV1',
    'PWR_CR1_ALS_LEV2_Pos', 'PWR_CR1_ALS_LEV2_Msk', 'PWR_CR1_ALS_LEV2',
    'PWR_CR1_ALS_LEV3_Pos', 'PWR_CR1_ALS_LEV3_Msk', 'PWR_CR1_ALS_LEV3',
    'PWR_CSR1_AVDO_Pos', 'PWR_CSR1_AVDO_Msk', 'PWR_CSR1_AVDO', 'PWR_CSR1_ACTVOS_Pos',
    'PWR_CSR1_ACTVOS_Msk', 'PWR_CSR1_ACTVOS', 'PWR_CSR1_ACTVOS_0', 'PWR_CSR1_ACTVOS_1',
    'PWR_CSR1_ACTVOSRDY_Pos', 'PWR_CSR1_ACTVOSRDY_Msk', 'PWR_CSR1_ACTVOSRDY',
    'PWR_CSR1_PVDO_Pos', 'PWR_CSR1_PVDO_Msk', 'PWR_CSR1_PVDO', 'PWR_CR2_TEMPH_Pos',
    'PWR_CR2_TEMPH_Msk', 'PWR_CR2_TEMPH', 'PWR_CR2_TEMPL_Pos', 'PWR_CR2_TEMPL_Msk',
    'PWR_CR2_TEMPL', 'PWR_CR2_VBATH_Pos', 'PWR_CR2_VBATH_Msk', 'PWR_CR2_VBATH',
    'PWR_CR2_VBATL_Pos', 'PWR_CR2_VBATL_Msk', 'PWR_CR2_VBATL', 'PWR_CR2_BRRDY_Pos',
    'PWR_CR2_BRRDY_Msk', 'PWR_CR2_BRRDY', 'PWR_CR2_MONEN_Pos', 'PWR_CR2_MONEN_Msk',
    'PWR_CR2_MONEN', 'PWR_CR2_BREN_Pos', 'PWR_CR2_BREN_Msk', 'PWR_CR2_BREN',
    'PWR_CR3_USB33RDY_Pos', 'PWR_CR3_USB33RDY_Msk', 'PWR_CR3_USB33RDY',
    'PWR_CR3_USBREGEN_Pos', 'PWR_CR3_USBREGEN_Msk', 'PWR_CR3_USBREGEN',
    'PWR_CR3_USB33DEN_Pos', 'PWR_CR3_USB33DEN_Msk', 'PWR_CR3_USB33DEN',
    'PWR_CR3_VBRS_Pos', 'PWR_CR3_VBRS_Msk', 'PWR_CR3_VBRS', 'PWR_CR3_VBE_Pos',
    'PWR_CR3_VBE_Msk', 'PWR_CR3_VBE', 'PWR_CR3_SCUEN_Pos', 'PWR_CR3_SCUEN_Msk',
    'PWR_CR3_SCUEN', 'PWR_CR3_LDOEN_Pos', 'PWR_CR3_LDOEN_Msk', 'PWR_CR3_LDOEN',
    'PWR_CR3_BYPASS_Pos', 'PWR_CR3_BYPASS_Msk', 'PWR_CR3_BYPASS',
    'PWR_CPUCR_RUN_D3_Pos', 'PWR_CPUCR_RUN_D3_Msk', 'PWR_CPUCR_RUN_D3',
    'PWR_CPUCR_CSSF_Pos', 'PWR_CPUCR_CSSF_Msk', 'PWR_CPUCR_CSSF',
    'PWR_CPUCR_SBF_D2_Pos', 'PWR_CPUCR_SBF_D2_Msk', 'PWR_CPUCR_SBF_D2',
    'PWR_CPUCR_SBF_D1_Pos', 'PWR_CPUCR_SBF_D1_Msk', 'PWR_CPUCR_SBF_D1',
    'PWR_CPUCR_SBF_Pos', 'PWR_CPUCR_SBF_Msk', 'PWR_CPUCR_SBF', 'PWR_CPUCR_STOPF_Pos',
    'PWR_CPUCR_STOPF_Msk', 'PWR_CPUCR_STOPF', 'PWR_CPUCR_PDDS_D3_Pos',
    'PWR_CPUCR_PDDS_D3_Msk', 'PWR_CPUCR_PDDS_D3', 'PWR_CPUCR_PDDS_D2_Pos',
    'PWR_CPUCR_PDDS_D2_Msk', 'PWR_CPUCR_PDDS_D2', 'PWR_CPUCR_PDDS_D1_Pos',
    'PWR_CPUCR_PDDS_D1_Msk', 'PWR_CPUCR_PDDS_D1', 'PWR_D3CR_VOS_Pos',
    'PWR_D3CR_VOS_Msk', 'PWR_D3CR_VOS', 'PWR_D3CR_VOS_0', 'PWR_D3CR_VOS_1',
    'PWR_D3CR_VOSRDY_Pos', 'PWR_D3CR_VOSRDY_Msk', 'PWR_D3CR_VOSRDY',
    'PWR_WKUPCR_WKUPC6_Pos', 'PWR_WKUPCR_WKUPC6_Msk', 'PWR_WKUPCR_WKUPC6',
    'PWR_WKUPCR_WKUPC5_Pos', 'PWR_WKUPCR_WKUPC5_Msk', 'PWR_WKUPCR_WKUPC5',
    'PWR_WKUPCR_WKUPC4_Pos', 'PWR_WKUPCR_WKUPC4_Msk', 'PWR_WKUPCR_WKUPC4',
    'PWR_WKUPCR_WKUPC3_Pos', 'PWR_WKUPCR_WKUPC3_Msk', 'PWR_WKUPCR_WKUPC3',
    'PWR_WKUPCR_WKUPC2_Pos', 'PWR_WKUPCR_WKUPC2_Msk', 'PWR_WKUPCR_WKUPC2',
    'PWR_WKUPCR_WKUPC1_Pos', 'PWR_WKUPCR_WKUPC1_Msk', 'PWR_WKUPCR_WKUPC1',
    'PWR_WKUPFR_WKUPF6_Pos', 'PWR_WKUPFR_WKUPF6_Msk', 'PWR_WKUPFR_WKUPF6',
    'PWR_WKUPFR_WKUPF5_Pos', 'PWR_WKUPFR_WKUPF5_Msk', 'PWR_WKUPFR_WKUPF5',
    'PWR_WKUPFR_WKUPF4_Pos', 'PWR_WKUPFR_WKUPF4_Msk', 'PWR_WKUPFR_WKUPF4',
    'PWR_WKUPFR_WKUPF3_Pos', 'PWR_WKUPFR_WKUPF3_Msk', 'PWR_WKUPFR_WKUPF3',
    'PWR_WKUPFR_WKUPF2_Pos', 'PWR_WKUPFR_WKUPF2_Msk', 'PWR_WKUPFR_WKUPF2',
    'PWR_WKUPFR_WKUPF1_Pos', 'PWR_WKUPFR_WKUPF1_Msk', 'PWR_WKUPFR_WKUPF1',
    'PWR_WKUPEPR_WKUPPUPD6_Pos', 'PWR_WKUPEPR_WKUPPUPD6_Msk', 'PWR_WKUPEPR_WKUPPUPD6',
    'PWR_WKUPEPR_WKUPPUPD6_0', 'PWR_WKUPEPR_WKUPPUPD6_1', 'PWR_WKUPEPR_WKUPPUPD5_Pos',
    'PWR_WKUPEPR_WKUPPUPD5_Msk', 'PWR_WKUPEPR_WKUPPUPD5', 'PWR_WKUPEPR_WKUPPUPD5_0',
    'PWR_WKUPEPR_WKUPPUPD5_1', 'PWR_WKUPEPR_WKUPPUPD4_Pos', 'PWR_WKUPEPR_WKUPPUPD4_Msk',
    'PWR_WKUPEPR_WKUPPUPD4', 'PWR_WKUPEPR_WKUPPUPD4_0', 'PWR_WKUPEPR_WKUPPUPD4_1',
    'PWR_WKUPEPR_WKUPPUPD3_Pos', 'PWR_WKUPEPR_WKUPPUPD3_Msk', 'PWR_WKUPEPR_WKUPPUPD3',
    'PWR_WKUPEPR_WKUPPUPD3_0', 'PWR_WKUPEPR_WKUPPUPD3_1', 'PWR_WKUPEPR_WKUPPUPD2_Pos',
    'PWR_WKUPEPR_WKUPPUPD2_Msk', 'PWR_WKUPEPR_WKUPPUPD2', 'PWR_WKUPEPR_WKUPPUPD2_0',
    'PWR_WKUPEPR_WKUPPUPD2_1', 'PWR_WKUPEPR_WKUPPUPD1_Pos', 'PWR_WKUPEPR_WKUPPUPD1_Msk',
    'PWR_WKUPEPR_WKUPPUPD1', 'PWR_WKUPEPR_WKUPPUPD1_0', 'PWR_WKUPEPR_WKUPPUPD1_1',
    'PWR_WKUPEPR_WKUPP6_Pos', 'PWR_WKUPEPR_WKUPP6_Msk', 'PWR_WKUPEPR_WKUPP6',
    'PWR_WKUPEPR_WKUPP5_Pos', 'PWR_WKUPEPR_WKUPP5_Msk', 'PWR_WKUPEPR_WKUPP5',
    'PWR_WKUPEPR_WKUPP4_Pos', 'PWR_WKUPEPR_WKUPP4_Msk', 'PWR_WKUPEPR_WKUPP4',
    'PWR_WKUPEPR_WKUPP3_Pos', 'PWR_WKUPEPR_WKUPP3_Msk', 'PWR_WKUPEPR_WKUPP3',
    'PWR_WKUPEPR_WKUPP2_Pos', 'PWR_WKUPEPR_WKUPP2_Msk', 'PWR_WKUPEPR_WKUPP2',
    'PWR_WKUPEPR_WKUPP1_Pos', 'PWR_WKUPEPR_WKUPP1_Msk', 'PWR_WKUPEPR_WKUPP1',
    'PWR_WKUPEPR_WKUPEN6_Pos', 'PWR_WKUPEPR_WKUPEN6_Msk', 'PWR_WKUPEPR_WKUPEN6',
    'PWR_WKUPEPR_WKUPEN5_Pos', 'PWR_WKUPEPR_WKUPEN5_Msk', 'PWR_WKUPEPR_WKUPEN5',
    'PWR_WKUPEPR_WKUPEN4_Pos', 'PWR_WKUPEPR_WKUPEN4_Msk', 'PWR_WKUPEPR_WKUPEN4',
    'PWR_WKUPEPR_WKUPEN3_Pos', 'PWR_WKUPEPR_WKUPEN3_Msk', 'PWR_WKUPEPR_WKUPEN3',
    'PWR_WKUPEPR_WKUPEN2_Pos', 'PWR_WKUPEPR_WKUPEN2_Msk', 'PWR_WKUPEPR_WKUPEN2',
    'PWR_WKUPEPR_WKUPEN1_Pos', 'PWR_WKUPEPR_WKUPEN1_Msk', 'PWR_WKUPEPR_WKUPEN1',
    'PWR_WKUPEPR_WKUPEN_Pos', 'PWR_WKUPEPR_WKUPEN_Msk', 'PWR_WKUPEPR_WKUPEN',
    'RCC_CR_HSION_Pos', 'RCC_CR_HSION_Msk', 'RCC_CR_HSION', 'RCC_CR_HSIKERON_Pos',
    'RCC_CR_HSIKERON_Msk', 'RCC_CR_HSIKERON', 'RCC_CR_HSIRDY_Pos', 'RCC_CR_HSIRDY_Msk',
    'RCC_CR_HSIRDY', 'RCC_CR_HSIDIV_Pos', 'RCC_CR_HSIDIV_Msk', 'RCC_CR_HSIDIV',
    'RCC_CR_HSIDIV_1', 'RCC_CR_HSIDIV_2', 'RCC_CR_HSIDIV_4', 'RCC_CR_HSIDIV_8',
    'RCC_CR_HSIDIVF_Pos', 'RCC_CR_HSIDIVF_Msk', 'RCC_CR_HSIDIVF', 'RCC_CR_CSION_Pos',
    'RCC_CR_CSION_Msk', 'RCC_CR_CSION', 'RCC_CR_CSIRDY_Pos', 'RCC_CR_CSIRDY_Msk',
    'RCC_CR_CSIRDY', 'RCC_CR_CSIKERON_Pos', 'RCC_CR_CSIKERON_Msk', 'RCC_CR_CSIKERON',
    'RCC_CR_HSI48ON_Pos', 'RCC_CR_HSI48ON_Msk', 'RCC_CR_HSI48ON', 'RCC_CR_HSI48RDY_Pos',
    'RCC_CR_HSI48RDY_Msk', 'RCC_CR_HSI48RDY', 'RCC_CR_D1CKRDY_Pos',
    'RCC_CR_D1CKRDY_Msk', 'RCC_CR_D1CKRDY', 'RCC_CR_D2CKRDY_Pos', 'RCC_CR_D2CKRDY_Msk',
    'RCC_CR_D2CKRDY', 'RCC_CR_HSEON_Pos', 'RCC_CR_HSEON_Msk', 'RCC_CR_HSEON',
    'RCC_CR_HSERDY_Pos', 'RCC_CR_HSERDY_Msk', 'RCC_CR_HSERDY', 'RCC_CR_HSEBYP_Pos',
    'RCC_CR_HSEBYP_Msk', 'RCC_CR_HSEBYP', 'RCC_CR_CSSHSEON_Pos', 'RCC_CR_CSSHSEON_Msk',
    'RCC_CR_CSSHSEON', 'RCC_CR_PLL1ON_Pos', 'RCC_CR_PLL1ON_Msk', 'RCC_CR_PLL1ON',
    'RCC_CR_PLL1RDY_Pos', 'RCC_CR_PLL1RDY_Msk', 'RCC_CR_PLL1RDY', 'RCC_CR_PLL2ON_Pos',
    'RCC_CR_PLL2ON_Msk', 'RCC_CR_PLL2ON', 'RCC_CR_PLL2RDY_Pos', 'RCC_CR_PLL2RDY_Msk',
    'RCC_CR_PLL2RDY', 'RCC_CR_PLL3ON_Pos', 'RCC_CR_PLL3ON_Msk', 'RCC_CR_PLL3ON',
    'RCC_CR_PLL3RDY_Pos', 'RCC_CR_PLL3RDY_Msk', 'RCC_CR_PLL3RDY', 'RCC_CR_PLLON_Pos',
    'RCC_CR_PLLON_Msk', 'RCC_CR_PLLON', 'RCC_CR_PLLRDY_Pos', 'RCC_CR_PLLRDY_Msk',
    'RCC_CR_PLLRDY', 'RCC_HSICFGR_HSICAL_Pos', 'RCC_HSICFGR_HSICAL_Msk',
    'RCC_HSICFGR_HSICAL', 'RCC_HSICFGR_HSICAL_0', 'RCC_HSICFGR_HSICAL_1',
    'RCC_HSICFGR_HSICAL_2', 'RCC_HSICFGR_HSICAL_3', 'RCC_HSICFGR_HSICAL_4',
    'RCC_HSICFGR_HSICAL_5', 'RCC_HSICFGR_HSICAL_6', 'RCC_HSICFGR_HSICAL_7',
    'RCC_HSICFGR_HSICAL_8', 'RCC_HSICFGR_HSICAL_9', 'RCC_HSICFGR_HSICAL_10',
    'RCC_HSICFGR_HSICAL_11', 'RCC_HSICFGR_HSITRIM_Pos', 'RCC_HSICFGR_HSITRIM_Msk',
    'RCC_HSICFGR_HSITRIM', 'RCC_HSICFGR_HSITRIM_0', 'RCC_HSICFGR_HSITRIM_1',
    'RCC_HSICFGR_HSITRIM_2', 'RCC_HSICFGR_HSITRIM_3', 'RCC_HSICFGR_HSITRIM_4',
    'RCC_HSICFGR_HSITRIM_5', 'RCC_HSICFGR_HSITRIM_6', 'RCC_CRRCR_HSI48CAL_Pos',
    'RCC_CRRCR_HSI48CAL_Msk', 'RCC_CRRCR_HSI48CAL', 'RCC_CRRCR_HSI48CAL_0',
    'RCC_CRRCR_HSI48CAL_1', 'RCC_CRRCR_HSI48CAL_2', 'RCC_CRRCR_HSI48CAL_3',
    'RCC_CRRCR_HSI48CAL_4', 'RCC_CRRCR_HSI48CAL_5', 'RCC_CRRCR_HSI48CAL_6',
    'RCC_CRRCR_HSI48CAL_7', 'RCC_CRRCR_HSI48CAL_8', 'RCC_CRRCR_HSI48CAL_9',
    'RCC_CSICFGR_CSICAL_Pos', 'RCC_CSICFGR_CSICAL_Msk', 'RCC_CSICFGR_CSICAL',
    'RCC_CSICFGR_CSICAL_0', 'RCC_CSICFGR_CSICAL_1', 'RCC_CSICFGR_CSICAL_2',
    'RCC_CSICFGR_CSICAL_3', 'RCC_CSICFGR_CSICAL_4', 'RCC_CSICFGR_CSICAL_5',
    'RCC_CSICFGR_CSICAL_6', 'RCC_CSICFGR_CSICAL_7', 'RCC_CSICFGR_CSITRIM_Pos',
    'RCC_CSICFGR_CSITRIM_Msk', 'RCC_CSICFGR_CSITRIM', 'RCC_CSICFGR_CSITRIM_0',
    'RCC_CSICFGR_CSITRIM_1', 'RCC_CSICFGR_CSITRIM_2', 'RCC_CSICFGR_CSITRIM_3',
    'RCC_CSICFGR_CSITRIM_4', 'RCC_CSICFGR_CSITRIM_5', 'RCC_CFGR_SW_Pos',
    'RCC_CFGR_SW_Msk', 'RCC_CFGR_SW', 'RCC_CFGR_SW_0', 'RCC_CFGR_SW_1', 'RCC_CFGR_SW_2',
    'RCC_CFGR_SW_HSI', 'RCC_CFGR_SW_CSI', 'RCC_CFGR_SW_HSE', 'RCC_CFGR_SW_PLL1',
    'RCC_CFGR_SWS_Pos', 'RCC_CFGR_SWS_Msk', 'RCC_CFGR_SWS', 'RCC_CFGR_SWS_0',
    'RCC_CFGR_SWS_1', 'RCC_CFGR_SWS_2', 'RCC_CFGR_SWS_HSI', 'RCC_CFGR_SWS_CSI',
    'RCC_CFGR_SWS_HSE', 'RCC_CFGR_SWS_PLL1', 'RCC_CFGR_STOPWUCK_Pos',
    'RCC_CFGR_STOPWUCK_Msk', 'RCC_CFGR_STOPWUCK', 'RCC_CFGR_STOPKERWUCK_Pos',
    'RCC_CFGR_STOPKERWUCK_Msk', 'RCC_CFGR_STOPKERWUCK', 'RCC_CFGR_RTCPRE_Pos',
    'RCC_CFGR_RTCPRE_Msk', 'RCC_CFGR_RTCPRE', 'RCC_CFGR_RTCPRE_0', 'RCC_CFGR_RTCPRE_1',
    'RCC_CFGR_RTCPRE_2', 'RCC_CFGR_RTCPRE_3', 'RCC_CFGR_RTCPRE_4', 'RCC_CFGR_RTCPRE_5',
    'RCC_CFGR_HRTIMSEL_Pos', 'RCC_CFGR_HRTIMSEL_Msk', 'RCC_CFGR_HRTIMSEL',
    'RCC_CFGR_TIMPRE_Pos', 'RCC_CFGR_TIMPRE_Msk', 'RCC_CFGR_TIMPRE',
    'RCC_CFGR_MCO1_Pos', 'RCC_CFGR_MCO1_Msk', 'RCC_CFGR_MCO1', 'RCC_CFGR_MCO1_0',
    'RCC_CFGR_MCO1_1', 'RCC_CFGR_MCO1_2', 'RCC_CFGR_MCO1PRE_Pos',
    'RCC_CFGR_MCO1PRE_Msk', 'RCC_CFGR_MCO1PRE', 'RCC_CFGR_MCO1PRE_0',
    'RCC_CFGR_MCO1PRE_1', 'RCC_CFGR_MCO1PRE_2', 'RCC_CFGR_MCO1PRE_3',
    'RCC_CFGR_MCO2PRE_Pos', 'RCC_CFGR_MCO2PRE_Msk', 'RCC_CFGR_MCO2PRE',
    'RCC_CFGR_MCO2PRE_0', 'RCC_CFGR_MCO2PRE_1', 'RCC_CFGR_MCO2PRE_2',
    'RCC_CFGR_MCO2PRE_3', 'RCC_CFGR_MCO2_Pos', 'RCC_CFGR_MCO2_Msk', 'RCC_CFGR_MCO2',
    'RCC_CFGR_MCO2_0', 'RCC_CFGR_MCO2_1', 'RCC_CFGR_MCO2_2', 'RCC_D1CFGR_HPRE_Pos',
    'RCC_D1CFGR_HPRE_Msk', 'RCC_D1CFGR_HPRE', 'RCC_D1CFGR_HPRE_0', 'RCC_D1CFGR_HPRE_1',
    'RCC_D1CFGR_HPRE_2', 'RCC_D1CFGR_HPRE_3', 'RCC_D1CFGR_HPRE_DIV1',
    'RCC_D1CFGR_HPRE_DIV2_Pos', 'RCC_D1CFGR_HPRE_DIV2_Msk', 'RCC_D1CFGR_HPRE_DIV2',
    'RCC_D1CFGR_HPRE_DIV4_Pos', 'RCC_D1CFGR_HPRE_DIV4_Msk', 'RCC_D1CFGR_HPRE_DIV4',
    'RCC_D1CFGR_HPRE_DIV8_Pos', 'RCC_D1CFGR_HPRE_DIV8_Msk', 'RCC_D1CFGR_HPRE_DIV8',
    'RCC_D1CFGR_HPRE_DIV16_Pos', 'RCC_D1CFGR_HPRE_DIV16_Msk', 'RCC_D1CFGR_HPRE_DIV16',
    'RCC_D1CFGR_HPRE_DIV64_Pos', 'RCC_D1CFGR_HPRE_DIV64_Msk', 'RCC_D1CFGR_HPRE_DIV64',
    'RCC_D1CFGR_HPRE_DIV128_Pos', 'RCC_D1CFGR_HPRE_DIV128_Msk',
    'RCC_D1CFGR_HPRE_DIV128', 'RCC_D1CFGR_HPRE_DIV256_Pos',
    'RCC_D1CFGR_HPRE_DIV256_Msk', 'RCC_D1CFGR_HPRE_DIV256',
    'RCC_D1CFGR_HPRE_DIV512_Pos', 'RCC_D1CFGR_HPRE_DIV512_Msk',
    'RCC_D1CFGR_HPRE_DIV512', 'RCC_D1CFGR_D1PPRE_Pos', 'RCC_D1CFGR_D1PPRE_Msk',
    'RCC_D1CFGR_D1PPRE', 'RCC_D1CFGR_D1PPRE_0', 'RCC_D1CFGR_D1PPRE_1',
    'RCC_D1CFGR_D1PPRE_2', 'RCC_D1CFGR_D1PPRE_DIV1', 'RCC_D1CFGR_D1PPRE_DIV2_Pos',
    'RCC_D1CFGR_D1PPRE_DIV2_Msk', 'RCC_D1CFGR_D1PPRE_DIV2',
    'RCC_D1CFGR_D1PPRE_DIV4_Pos', 'RCC_D1CFGR_D1PPRE_DIV4_Msk',
    'RCC_D1CFGR_D1PPRE_DIV4', 'RCC_D1CFGR_D1PPRE_DIV8_Pos',
    'RCC_D1CFGR_D1PPRE_DIV8_Msk', 'RCC_D1CFGR_D1PPRE_DIV8',
    'RCC_D1CFGR_D1PPRE_DIV16_Pos', 'RCC_D1CFGR_D1PPRE_DIV16_Msk',
    'RCC_D1CFGR_D1PPRE_DIV16', 'RCC_D1CFGR_D1CPRE_Pos', 'RCC_D1CFGR_D1CPRE_Msk',
    'RCC_D1CFGR_D1CPRE', 'RCC_D1CFGR_D1CPRE_0', 'RCC_D1CFGR_D1CPRE_1',
    'RCC_D1CFGR_D1CPRE_2', 'RCC_D1CFGR_D1CPRE_3', 'RCC_D1CFGR_D1CPRE_DIV1',
    'RCC_D1CFGR_D1CPRE_DIV2_Pos', 'RCC_D1CFGR_D1CPRE_DIV2_Msk',
    'RCC_D1CFGR_D1CPRE_DIV2', 'RCC_D1CFGR_D1CPRE_DIV4_Pos',
    'RCC_D1CFGR_D1CPRE_DIV4_Msk', 'RCC_D1CFGR_D1CPRE_DIV4',
    'RCC_D1CFGR_D1CPRE_DIV8_Pos', 'RCC_D1CFGR_D1CPRE_DIV8_Msk',
    'RCC_D1CFGR_D1CPRE_DIV8', 'RCC_D1CFGR_D1CPRE_DIV16_Pos',
    'RCC_D1CFGR_D1CPRE_DIV16_Msk', 'RCC_D1CFGR_D1CPRE_DIV16',
    'RCC_D1CFGR_D1CPRE_DIV64_Pos', 'RCC_D1CFGR_D1CPRE_DIV64_Msk',
    'RCC_D1CFGR_D1CPRE_DIV64', 'RCC_D1CFGR_D1CPRE_DIV128_Pos',
    'RCC_D1CFGR_D1CPRE_DIV128_Msk', 'RCC_D1CFGR_D1CPRE_DIV128',
    'RCC_D1CFGR_D1CPRE_DIV256_Pos', 'RCC_D1CFGR_D1CPRE_DIV256_Msk',
    'RCC_D1CFGR_D1CPRE_DIV256', 'RCC_D1CFGR_D1CPRE_DIV512_Pos',
    'RCC_D1CFGR_D1CPRE_DIV512_Msk', 'RCC_D1CFGR_D1CPRE_DIV512',
    'RCC_D2CFGR_D2PPRE1_Pos', 'RCC_D2CFGR_D2PPRE1_Msk', 'RCC_D2CFGR_D2PPRE1',
    'RCC_D2CFGR_D2PPRE1_0', 'RCC_D2CFGR_D2PPRE1_1', 'RCC_D2CFGR_D2PPRE1_2',
    'RCC_D2CFGR_D2PPRE1_DIV1', 'RCC_D2CFGR_D2PPRE1_DIV2_Pos',
    'RCC_D2CFGR_D2PPRE1_DIV2_Msk', 'RCC_D2CFGR_D2PPRE1_DIV2',
    'RCC_D2CFGR_D2PPRE1_DIV4_Pos', 'RCC_D2CFGR_D2PPRE1_DIV4_Msk',
    'RCC_D2CFGR_D2PPRE1_DIV4', 'RCC_D2CFGR_D2PPRE1_DIV8_Pos',
    'RCC_D2CFGR_D2PPRE1_DIV8_Msk', 'RCC_D2CFGR_D2PPRE1_DIV8',
    'RCC_D2CFGR_D2PPRE1_DIV16_Pos', 'RCC_D2CFGR_D2PPRE1_DIV16_Msk',
    'RCC_D2CFGR_D2PPRE1_DIV16', 'RCC_D2CFGR_D2PPRE2_Pos', 'RCC_D2CFGR_D2PPRE2_Msk',
    'RCC_D2CFGR_D2PPRE2', 'RCC_D2CFGR_D2PPRE2_0', 'RCC_D2CFGR_D2PPRE2_1',
    'RCC_D2CFGR_D2PPRE2_2', 'RCC_D2CFGR_D2PPRE2_DIV1', 'RCC_D2CFGR_D2PPRE2_DIV2_Pos',
    'RCC_D2CFGR_D2PPRE2_DIV2_Msk', 'RCC_D2CFGR_D2PPRE2_DIV2',
    'RCC_D2CFGR_D2PPRE2_DIV4_Pos', 'RCC_D2CFGR_D2PPRE2_DIV4_Msk',
    'RCC_D2CFGR_D2PPRE2_DIV4', 'RCC_D2CFGR_D2PPRE2_DIV8_Pos',
    'RCC_D2CFGR_D2PPRE2_DIV8_Msk', 'RCC_D2CFGR_D2PPRE2_DIV8',
    'RCC_D2CFGR_D2PPRE2_DIV16_Pos', 'RCC_D2CFGR_D2PPRE2_DIV16_Msk',
    'RCC_D2CFGR_D2PPRE2_DIV16', 'RCC_D3CFGR_D3PPRE_Pos', 'RCC_D3CFGR_D3PPRE_Msk',
    'RCC_D3CFGR_D3PPRE', 'RCC_D3CFGR_D3PPRE_0', 'RCC_D3CFGR_D3PPRE_1',
    'RCC_D3CFGR_D3PPRE_2', 'RCC_D3CFGR_D3PPRE_DIV1', 'RCC_D3CFGR_D3PPRE_DIV2_Pos',
    'RCC_D3CFGR_D3PPRE_DIV2_Msk', 'RCC_D3CFGR_D3PPRE_DIV2',
    'RCC_D3CFGR_D3PPRE_DIV4_Pos', 'RCC_D3CFGR_D3PPRE_DIV4_Msk',
    'RCC_D3CFGR_D3PPRE_DIV4', 'RCC_D3CFGR_D3PPRE_DIV8_Pos',
    'RCC_D3CFGR_D3PPRE_DIV8_Msk', 'RCC_D3CFGR_D3PPRE_DIV8',
    'RCC_D3CFGR_D3PPRE_DIV16_Pos', 'RCC_D3CFGR_D3PPRE_DIV16_Msk',
    'RCC_D3CFGR_D3PPRE_DIV16', 'RCC_PLLCKSELR_PLLSRC_Pos', 'RCC_PLLCKSELR_PLLSRC_Msk',
    'RCC_PLLCKSELR_PLLSRC', 'RCC_PLLCKSELR_PLLSRC_HSI', 'RCC_PLLCKSELR_PLLSRC_CSI_Pos',
    'RCC_PLLCKSELR_PLLSRC_CSI_Msk', 'RCC_PLLCKSELR_PLLSRC_CSI',
    'RCC_PLLCKSELR_PLLSRC_HSE_Pos', 'RCC_PLLCKSELR_PLLSRC_HSE_Msk',
    'RCC_PLLCKSELR_PLLSRC_HSE', 'RCC_PLLCKSELR_PLLSRC_NONE_Pos',
    'RCC_PLLCKSELR_PLLSRC_NONE_Msk', 'RCC_PLLCKSELR_PLLSRC_NONE',
    'RCC_PLLCKSELR_DIVM1_Pos', 'RCC_PLLCKSELR_DIVM1_Msk', 'RCC_PLLCKSELR_DIVM1',
    'RCC_PLLCKSELR_DIVM1_0', 'RCC_PLLCKSELR_DIVM1_1', 'RCC_PLLCKSELR_DIVM1_2',
    'RCC_PLLCKSELR_DIVM1_3', 'RCC_PLLCKSELR_DIVM1_4', 'RCC_PLLCKSELR_DIVM1_5',
    'RCC_PLLCKSELR_DIVM2_Pos', 'RCC_PLLCKSELR_DIVM2_Msk', 'RCC_PLLCKSELR_DIVM2',
    'RCC_PLLCKSELR_DIVM2_0', 'RCC_PLLCKSELR_DIVM2_1', 'RCC_PLLCKSELR_DIVM2_2',
    'RCC_PLLCKSELR_DIVM2_3', 'RCC_PLLCKSELR_DIVM2_4', 'RCC_PLLCKSELR_DIVM2_5',
    'RCC_PLLCKSELR_DIVM3_Pos', 'RCC_PLLCKSELR_DIVM3_Msk', 'RCC_PLLCKSELR_DIVM3',
    'RCC_PLLCKSELR_DIVM3_0', 'RCC_PLLCKSELR_DIVM3_1', 'RCC_PLLCKSELR_DIVM3_2',
    'RCC_PLLCKSELR_DIVM3_3', 'RCC_PLLCKSELR_DIVM3_4', 'RCC_PLLCKSELR_DIVM3_5',
    'RCC_PLLCFGR_PLL1FRACEN_Pos', 'RCC_PLLCFGR_PLL1FRACEN_Msk',
    'RCC_PLLCFGR_PLL1FRACEN', 'RCC_PLLCFGR_PLL1VCOSEL_Pos',
    'RCC_PLLCFGR_PLL1VCOSEL_Msk', 'RCC_PLLCFGR_PLL1VCOSEL', 'RCC_PLLCFGR_PLL1RGE_Pos',
    'RCC_PLLCFGR_PLL1RGE_Msk', 'RCC_PLLCFGR_PLL1RGE', 'RCC_PLLCFGR_PLL1RGE_0',
    'RCC_PLLCFGR_PLL1RGE_1', 'RCC_PLLCFGR_PLL1RGE_2', 'RCC_PLLCFGR_PLL1RGE_3',
    'RCC_PLLCFGR_PLL2FRACEN_Pos', 'RCC_PLLCFGR_PLL2FRACEN_Msk',
    'RCC_PLLCFGR_PLL2FRACEN', 'RCC_PLLCFGR_PLL2VCOSEL_Pos',
    'RCC_PLLCFGR_PLL2VCOSEL_Msk', 'RCC_PLLCFGR_PLL2VCOSEL', 'RCC_PLLCFGR_PLL2RGE_Pos',
    'RCC_PLLCFGR_PLL2RGE_Msk', 'RCC_PLLCFGR_PLL2RGE', 'RCC_PLLCFGR_PLL2RGE_0',
    'RCC_PLLCFGR_PLL2RGE_1', 'RCC_PLLCFGR_PLL2RGE_2', 'RCC_PLLCFGR_PLL2RGE_3',
    'RCC_PLLCFGR_PLL3FRACEN_Pos', 'RCC_PLLCFGR_PLL3FRACEN_Msk',
    'RCC_PLLCFGR_PLL3FRACEN', 'RCC_PLLCFGR_PLL3VCOSEL_Pos',
    'RCC_PLLCFGR_PLL3VCOSEL_Msk', 'RCC_PLLCFGR_PLL3VCOSEL', 'RCC_PLLCFGR_PLL3RGE_Pos',
    'RCC_PLLCFGR_PLL3RGE_Msk', 'RCC_PLLCFGR_PLL3RGE', 'RCC_PLLCFGR_PLL3RGE_0',
    'RCC_PLLCFGR_PLL3RGE_1', 'RCC_PLLCFGR_PLL3RGE_2', 'RCC_PLLCFGR_PLL3RGE_3',
    'RCC_PLLCFGR_DIVP1EN_Pos', 'RCC_PLLCFGR_DIVP1EN_Msk', 'RCC_PLLCFGR_DIVP1EN',
    'RCC_PLLCFGR_DIVQ1EN_Pos', 'RCC_PLLCFGR_DIVQ1EN_Msk', 'RCC_PLLCFGR_DIVQ1EN',
    'RCC_PLLCFGR_DIVR1EN_Pos', 'RCC_PLLCFGR_DIVR1EN_Msk', 'RCC_PLLCFGR_DIVR1EN',
    'RCC_PLLCFGR_DIVP2EN_Pos', 'RCC_PLLCFGR_DIVP2EN_Msk', 'RCC_PLLCFGR_DIVP2EN',
    'RCC_PLLCFGR_DIVQ2EN_Pos', 'RCC_PLLCFGR_DIVQ2EN_Msk', 'RCC_PLLCFGR_DIVQ2EN',
    'RCC_PLLCFGR_DIVR2EN_Pos', 'RCC_PLLCFGR_DIVR2EN_Msk', 'RCC_PLLCFGR_DIVR2EN',
    'RCC_PLLCFGR_DIVP3EN_Pos', 'RCC_PLLCFGR_DIVP3EN_Msk', 'RCC_PLLCFGR_DIVP3EN',
    'RCC_PLLCFGR_DIVQ3EN_Pos', 'RCC_PLLCFGR_DIVQ3EN_Msk', 'RCC_PLLCFGR_DIVQ3EN',
    'RCC_PLLCFGR_DIVR3EN_Pos', 'RCC_PLLCFGR_DIVR3EN_Msk', 'RCC_PLLCFGR_DIVR3EN',
    'RCC_PLL1DIVR_N1_Pos', 'RCC_PLL1DIVR_N1_Msk', 'RCC_PLL1DIVR_N1',
    'RCC_PLL1DIVR_P1_Pos', 'RCC_PLL1DIVR_P1_Msk', 'RCC_PLL1DIVR_P1',
    'RCC_PLL1DIVR_Q1_Pos', 'RCC_PLL1DIVR_Q1_Msk', 'RCC_PLL1DIVR_Q1',
    'RCC_PLL1DIVR_R1_Pos', 'RCC_PLL1DIVR_R1_Msk', 'RCC_PLL1DIVR_R1',
    'RCC_PLL1FRACR_FRACN1_Pos', 'RCC_PLL1FRACR_FRACN1_Msk', 'RCC_PLL1FRACR_FRACN1',
    'RCC_PLL2DIVR_N2_Pos', 'RCC_PLL2DIVR_N2_Msk', 'RCC_PLL2DIVR_N2',
    'RCC_PLL2DIVR_P2_Pos', 'RCC_PLL2DIVR_P2_Msk', 'RCC_PLL2DIVR_P2',
    'RCC_PLL2DIVR_Q2_Pos', 'RCC_PLL2DIVR_Q2_Msk', 'RCC_PLL2DIVR_Q2',
    'RCC_PLL2DIVR_R2_Pos', 'RCC_PLL2DIVR_R2_Msk', 'RCC_PLL2DIVR_R2',
    'RCC_PLL2FRACR_FRACN2_Pos', 'RCC_PLL2FRACR_FRACN2_Msk', 'RCC_PLL2FRACR_FRACN2',
    'RCC_PLL3DIVR_N3_Pos', 'RCC_PLL3DIVR_N3_Msk', 'RCC_PLL3DIVR_N3',
    'RCC_PLL3DIVR_P3_Pos', 'RCC_PLL3DIVR_P3_Msk', 'RCC_PLL3DIVR_P3',
    'RCC_PLL3DIVR_Q3_Pos', 'RCC_PLL3DIVR_Q3_Msk', 'RCC_PLL3DIVR_Q3',
    'RCC_PLL3DIVR_R3_Pos', 'RCC_PLL3DIVR_R3_Msk', 'RCC_PLL3DIVR_R3',
    'RCC_PLL3FRACR_FRACN3_Pos', 'RCC_PLL3FRACR_FRACN3_Msk', 'RCC_PLL3FRACR_FRACN3',
    'RCC_D1CCIPR_FMCSEL_Pos', 'RCC_D1CCIPR_FMCSEL_Msk', 'RCC_D1CCIPR_FMCSEL',
    'RCC_D1CCIPR_FMCSEL_0', 'RCC_D1CCIPR_FMCSEL_1', 'RCC_D1CCIPR_QSPISEL_Pos',
    'RCC_D1CCIPR_QSPISEL_Msk', 'RCC_D1CCIPR_QSPISEL', 'RCC_D1CCIPR_QSPISEL_0',
    'RCC_D1CCIPR_QSPISEL_1', 'RCC_D1CCIPR_SDMMCSEL_Pos', 'RCC_D1CCIPR_SDMMCSEL_Msk',
    'RCC_D1CCIPR_SDMMCSEL', 'RCC_D1CCIPR_CKPERSEL_Pos', 'RCC_D1CCIPR_CKPERSEL_Msk',
    'RCC_D1CCIPR_CKPERSEL', 'RCC_D1CCIPR_CKPERSEL_0', 'RCC_D1CCIPR_CKPERSEL_1',
    'RCC_D2CCIP1R_SAI1SEL_Pos', 'RCC_D2CCIP1R_SAI1SEL_Msk', 'RCC_D2CCIP1R_SAI1SEL',
    'RCC_D2CCIP1R_SAI1SEL_0', 'RCC_D2CCIP1R_SAI1SEL_1', 'RCC_D2CCIP1R_SAI1SEL_2',
    'RCC_D2CCIP1R_SAI23SEL_Pos', 'RCC_D2CCIP1R_SAI23SEL_Msk', 'RCC_D2CCIP1R_SAI23SEL',
    'RCC_D2CCIP1R_SAI23SEL_0', 'RCC_D2CCIP1R_SAI23SEL_1', 'RCC_D2CCIP1R_SAI23SEL_2',
    'RCC_D2CCIP1R_SPI123SEL_Pos', 'RCC_D2CCIP1R_SPI123SEL_Msk',
    'RCC_D2CCIP1R_SPI123SEL', 'RCC_D2CCIP1R_SPI123SEL_0', 'RCC_D2CCIP1R_SPI123SEL_1',
    'RCC_D2CCIP1R_SPI123SEL_2', 'RCC_D2CCIP1R_SPI45SEL_Pos',
    'RCC_D2CCIP1R_SPI45SEL_Msk', 'RCC_D2CCIP1R_SPI45SEL', 'RCC_D2CCIP1R_SPI45SEL_0',
    'RCC_D2CCIP1R_SPI45SEL_1', 'RCC_D2CCIP1R_SPI45SEL_2', 'RCC_D2CCIP1R_SPDIFSEL_Pos',
    'RCC_D2CCIP1R_SPDIFSEL_Msk', 'RCC_D2CCIP1R_SPDIFSEL', 'RCC_D2CCIP1R_SPDIFSEL_0',
    'RCC_D2CCIP1R_SPDIFSEL_1', 'RCC_D2CCIP1R_DFSDM1SEL_Pos',
    'RCC_D2CCIP1R_DFSDM1SEL_Msk', 'RCC_D2CCIP1R_DFSDM1SEL', 'RCC_D2CCIP1R_FDCANSEL_Pos',
    'RCC_D2CCIP1R_FDCANSEL_Msk', 'RCC_D2CCIP1R_FDCANSEL', 'RCC_D2CCIP1R_FDCANSEL_0',
    'RCC_D2CCIP1R_FDCANSEL_1', 'RCC_D2CCIP1R_SWPSEL_Pos', 'RCC_D2CCIP1R_SWPSEL_Msk',
    'RCC_D2CCIP1R_SWPSEL', 'RCC_D2CCIP2R_USART16SEL_Pos', 'RCC_D2CCIP2R_USART16SEL_Msk',
    'RCC_D2CCIP2R_USART16SEL', 'RCC_D2CCIP2R_USART16SEL_0', 'RCC_D2CCIP2R_USART16SEL_1',
    'RCC_D2CCIP2R_USART16SEL_2', 'RCC_D2CCIP2R_USART28SEL_Pos',
    'RCC_D2CCIP2R_USART28SEL_Msk', 'RCC_D2CCIP2R_USART28SEL',
    'RCC_D2CCIP2R_USART28SEL_0', 'RCC_D2CCIP2R_USART28SEL_1',
    'RCC_D2CCIP2R_USART28SEL_2', 'RCC_D2CCIP2R_RNGSEL_Pos', 'RCC_D2CCIP2R_RNGSEL_Msk',
    'RCC_D2CCIP2R_RNGSEL', 'RCC_D2CCIP2R_RNGSEL_0', 'RCC_D2CCIP2R_RNGSEL_1',
    'RCC_D2CCIP2R_I2C123SEL_Pos', 'RCC_D2CCIP2R_I2C123SEL_Msk',
    'RCC_D2CCIP2R_I2C123SEL', 'RCC_D2CCIP2R_I2C123SEL_0', 'RCC_D2CCIP2R_I2C123SEL_1',
    'RCC_D2CCIP2R_USBSEL_Pos', 'RCC_D2CCIP2R_USBSEL_Msk', 'RCC_D2CCIP2R_USBSEL',
    'RCC_D2CCIP2R_USBSEL_0', 'RCC_D2CCIP2R_USBSEL_1', 'RCC_D2CCIP2R_CECSEL_Pos',
    'RCC_D2CCIP2R_CECSEL_Msk', 'RCC_D2CCIP2R_CECSEL', 'RCC_D2CCIP2R_CECSEL_0',
    'RCC_D2CCIP2R_CECSEL_1', 'RCC_D2CCIP2R_LPTIM1SEL_Pos', 'RCC_D2CCIP2R_LPTIM1SEL_Msk',
    'RCC_D2CCIP2R_LPTIM1SEL', 'RCC_D2CCIP2R_LPTIM1SEL_0', 'RCC_D2CCIP2R_LPTIM1SEL_1',
    'RCC_D2CCIP2R_LPTIM1SEL_2', 'RCC_D3CCIPR_LPUART1SEL_Pos',
    'RCC_D3CCIPR_LPUART1SEL_Msk', 'RCC_D3CCIPR_LPUART1SEL', 'RCC_D3CCIPR_LPUART1SEL_0',
    'RCC_D3CCIPR_LPUART1SEL_1', 'RCC_D3CCIPR_LPUART1SEL_2', 'RCC_D3CCIPR_I2C4SEL_Pos',
    'RCC_D3CCIPR_I2C4SEL_Msk', 'RCC_D3CCIPR_I2C4SEL', 'RCC_D3CCIPR_I2C4SEL_0',
    'RCC_D3CCIPR_I2C4SEL_1', 'RCC_D3CCIPR_LPTIM2SEL_Pos', 'RCC_D3CCIPR_LPTIM2SEL_Msk',
    'RCC_D3CCIPR_LPTIM2SEL', 'RCC_D3CCIPR_LPTIM2SEL_0', 'RCC_D3CCIPR_LPTIM2SEL_1',
    'RCC_D3CCIPR_LPTIM2SEL_2', 'RCC_D3CCIPR_LPTIM345SEL_Pos',
    'RCC_D3CCIPR_LPTIM345SEL_Msk', 'RCC_D3CCIPR_LPTIM345SEL',
    'RCC_D3CCIPR_LPTIM345SEL_0', 'RCC_D3CCIPR_LPTIM345SEL_1',
    'RCC_D3CCIPR_LPTIM345SEL_2', 'RCC_D3CCIPR_SAI4ASEL_Pos', 'RCC_D3CCIPR_SAI4ASEL_Msk',
    'RCC_D3CCIPR_SAI4ASEL', 'RCC_D3CCIPR_SAI4ASEL_0', 'RCC_D3CCIPR_SAI4ASEL_1',
    'RCC_D3CCIPR_SAI4ASEL_2', 'RCC_D3CCIPR_SAI4BSEL_Pos', 'RCC_D3CCIPR_SAI4BSEL_Msk',
    'RCC_D3CCIPR_SAI4BSEL', 'RCC_D3CCIPR_SAI4BSEL_0', 'RCC_D3CCIPR_SAI4BSEL_1',
    'RCC_D3CCIPR_SAI4BSEL_2', 'RCC_D3CCIPR_ADCSEL_Pos', 'RCC_D3CCIPR_ADCSEL_Msk',
    'RCC_D3CCIPR_ADCSEL', 'RCC_D3CCIPR_ADCSEL_0', 'RCC_D3CCIPR_ADCSEL_1',
    'RCC_D3CCIPR_SPI6SEL_Pos', 'RCC_D3CCIPR_SPI6SEL_Msk', 'RCC_D3CCIPR_SPI6SEL',
    'RCC_D3CCIPR_SPI6SEL_0', 'RCC_D3CCIPR_SPI6SEL_1', 'RCC_D3CCIPR_SPI6SEL_2',
    'RCC_CIER_LSIRDYIE_Pos', 'RCC_CIER_LSIRDYIE_Msk', 'RCC_CIER_LSIRDYIE',
    'RCC_CIER_LSERDYIE_Pos', 'RCC_CIER_LSERDYIE_Msk', 'RCC_CIER_LSERDYIE',
    'RCC_CIER_HSIRDYIE_Pos', 'RCC_CIER_HSIRDYIE_Msk', 'RCC_CIER_HSIRDYIE',
    'RCC_CIER_HSERDYIE_Pos', 'RCC_CIER_HSERDYIE_Msk', 'RCC_CIER_HSERDYIE',
    'RCC_CIER_CSIRDYIE_Pos', 'RCC_CIER_CSIRDYIE_Msk', 'RCC_CIER_CSIRDYIE',
    'RCC_CIER_HSI48RDYIE_Pos', 'RCC_CIER_HSI48RDYIE_Msk', 'RCC_CIER_HSI48RDYIE',
    'RCC_CIER_PLL1RDYIE_Pos', 'RCC_CIER_PLL1RDYIE_Msk', 'RCC_CIER_PLL1RDYIE',
    'RCC_CIER_PLL2RDYIE_Pos', 'RCC_CIER_PLL2RDYIE_Msk', 'RCC_CIER_PLL2RDYIE',
    'RCC_CIER_PLL3RDYIE_Pos', 'RCC_CIER_PLL3RDYIE_Msk', 'RCC_CIER_PLL3RDYIE',
    'RCC_CIER_LSECSSIE_Pos', 'RCC_CIER_LSECSSIE_Msk', 'RCC_CIER_LSECSSIE',
    'RCC_CIFR_LSIRDYF_Pos', 'RCC_CIFR_LSIRDYF_Msk', 'RCC_CIFR_LSIRDYF',
    'RCC_CIFR_LSERDYF_Pos', 'RCC_CIFR_LSERDYF_Msk', 'RCC_CIFR_LSERDYF',
    'RCC_CIFR_HSIRDYF_Pos', 'RCC_CIFR_HSIRDYF_Msk', 'RCC_CIFR_HSIRDYF',
    'RCC_CIFR_HSERDYF_Pos', 'RCC_CIFR_HSERDYF_Msk', 'RCC_CIFR_HSERDYF',
    'RCC_CIFR_CSIRDYF_Pos', 'RCC_CIFR_CSIRDYF_Msk', 'RCC_CIFR_CSIRDYF',
    'RCC_CIFR_HSI48RDYF_Pos', 'RCC_CIFR_HSI48RDYF_Msk', 'RCC_CIFR_HSI48RDYF',
    'RCC_CIFR_PLLRDYF_Pos', 'RCC_CIFR_PLLRDYF_Msk', 'RCC_CIFR_PLLRDYF',
    'RCC_CIFR_PLL2RDYF_Pos', 'RCC_CIFR_PLL2RDYF_Msk', 'RCC_CIFR_PLL2RDYF',
    'RCC_CIFR_PLL3RDYF_Pos', 'RCC_CIFR_PLL3RDYF_Msk', 'RCC_CIFR_PLL3RDYF',
    'RCC_CIFR_LSECSSF_Pos', 'RCC_CIFR_LSECSSF_Msk', 'RCC_CIFR_LSECSSF',
    'RCC_CIFR_HSECSSF_Pos', 'RCC_CIFR_HSECSSF_Msk', 'RCC_CIFR_HSECSSF',
    'RCC_CICR_LSIRDYC_Pos', 'RCC_CICR_LSIRDYC_Msk', 'RCC_CICR_LSIRDYC',
    'RCC_CICR_LSERDYC_Pos', 'RCC_CICR_LSERDYC_Msk', 'RCC_CICR_LSERDYC',
    'RCC_CICR_HSIRDYC_Pos', 'RCC_CICR_HSIRDYC_Msk', 'RCC_CICR_HSIRDYC',
    'RCC_CICR_HSERDYC_Pos', 'RCC_CICR_HSERDYC_Msk', 'RCC_CICR_HSERDYC',
    'RCC_CICR_CSIRDYC_Pos', 'RCC_CICR_CSIRDYC_Msk', 'RCC_CICR_CSIRDYC',
    'RCC_CICR_HSI48RDYC_Pos', 'RCC_CICR_HSI48RDYC_Msk', 'RCC_CICR_HSI48RDYC',
    'RCC_CICR_PLLRDYC_Pos', 'RCC_CICR_PLLRDYC_Msk', 'RCC_CICR_PLLRDYC',
    'RCC_CICR_PLL2RDYC_Pos', 'RCC_CICR_PLL2RDYC_Msk', 'RCC_CICR_PLL2RDYC',
    'RCC_CICR_PLL3RDYC_Pos', 'RCC_CICR_PLL3RDYC_Msk', 'RCC_CICR_PLL3RDYC',
    'RCC_CICR_LSECSSC_Pos', 'RCC_CICR_LSECSSC_Msk', 'RCC_CICR_LSECSSC',
    'RCC_CICR_HSECSSC_Pos', 'RCC_CICR_HSECSSC_Msk', 'RCC_CICR_HSECSSC',
    'RCC_BDCR_LSEON_Pos', 'RCC_BDCR_LSEON_Msk', 'RCC_BDCR_LSEON', 'RCC_BDCR_LSERDY_Pos',
    'RCC_BDCR_LSERDY_Msk', 'RCC_BDCR_LSERDY', 'RCC_BDCR_LSEBYP_Pos',
    'RCC_BDCR_LSEBYP_Msk', 'RCC_BDCR_LSEBYP', 'RCC_BDCR_LSEDRV_Pos',
    'RCC_BDCR_LSEDRV_Msk', 'RCC_BDCR_LSEDRV', 'RCC_BDCR_LSEDRV_0', 'RCC_BDCR_LSEDRV_1',
    'RCC_BDCR_LSECSSON_Pos', 'RCC_BDCR_LSECSSON_Msk', 'RCC_BDCR_LSECSSON',
    'RCC_BDCR_LSECSSD_Pos', 'RCC_BDCR_LSECSSD_Msk', 'RCC_BDCR_LSECSSD',
    'RCC_BDCR_RTCSEL_Pos', 'RCC_BDCR_RTCSEL_Msk', 'RCC_BDCR_RTCSEL',
    'RCC_BDCR_RTCSEL_0', 'RCC_BDCR_RTCSEL_1', 'RCC_BDCR_RTCEN_Pos',
    'RCC_BDCR_RTCEN_Msk', 'RCC_BDCR_RTCEN', 'RCC_BDCR_BDRST_Pos', 'RCC_BDCR_BDRST_Msk',
    'RCC_BDCR_BDRST', 'RCC_CSR_LSION_Pos', 'RCC_CSR_LSION_Msk', 'RCC_CSR_LSION',
    'RCC_CSR_LSIRDY_Pos', 'RCC_CSR_LSIRDY_Msk', 'RCC_CSR_LSIRDY',
    'RCC_AHB3ENR_MDMAEN_Pos', 'RCC_AHB3ENR_MDMAEN_Msk', 'RCC_AHB3ENR_MDMAEN',
    'RCC_AHB3ENR_DMA2DEN_Pos', 'RCC_AHB3ENR_DMA2DEN_Msk', 'RCC_AHB3ENR_DMA2DEN',
    'RCC_AHB3ENR_FMCEN_Pos', 'RCC_AHB3ENR_FMCEN_Msk', 'RCC_AHB3ENR_FMCEN',
    'RCC_AHB3ENR_QSPIEN_Pos', 'RCC_AHB3ENR_QSPIEN_Msk', 'RCC_AHB3ENR_QSPIEN',
    'RCC_AHB3ENR_SDMMC1EN_Pos', 'RCC_AHB3ENR_SDMMC1EN_Msk', 'RCC_AHB3ENR_SDMMC1EN',
    'RCC_AHB1ENR_DMA1EN_Pos', 'RCC_AHB1ENR_DMA1EN_Msk', 'RCC_AHB1ENR_DMA1EN',
    'RCC_AHB1ENR_DMA2EN_Pos', 'RCC_AHB1ENR_DMA2EN_Msk', 'RCC_AHB1ENR_DMA2EN',
    'RCC_AHB1ENR_ADC12EN_Pos', 'RCC_AHB1ENR_ADC12EN_Msk', 'RCC_AHB1ENR_ADC12EN',
    'RCC_AHB1ENR_ETH1MACEN_Pos', 'RCC_AHB1ENR_ETH1MACEN_Msk', 'RCC_AHB1ENR_ETH1MACEN',
    'RCC_AHB1ENR_ETH1TXEN_Pos', 'RCC_AHB1ENR_ETH1TXEN_Msk', 'RCC_AHB1ENR_ETH1TXEN',
    'RCC_AHB1ENR_ETH1RXEN_Pos', 'RCC_AHB1ENR_ETH1RXEN_Msk', 'RCC_AHB1ENR_ETH1RXEN',
    'RCC_AHB1ENR_USB1OTGHSEN_Pos', 'RCC_AHB1ENR_USB1OTGHSEN_Msk',
    'RCC_AHB1ENR_USB1OTGHSEN', 'RCC_AHB1ENR_USB1OTGHSULPIEN_Pos',
    'RCC_AHB1ENR_USB1OTGHSULPIEN_Msk', 'RCC_AHB1ENR_USB1OTGHSULPIEN',
    'RCC_AHB1ENR_USB2OTGFSEN_Pos', 'RCC_AHB1ENR_USB2OTGFSEN_Msk',
    'RCC_AHB1ENR_USB2OTGFSEN', 'RCC_AHB1ENR_USB2OTGFSULPIEN_Pos',
    'RCC_AHB1ENR_USB2OTGFSULPIEN_Msk', 'RCC_AHB1ENR_USB2OTGFSULPIEN',
    'RCC_AHB1ENR_USB2OTGHSEN_Pos', 'RCC_AHB1ENR_USB2OTGHSEN_Msk',
    'RCC_AHB1ENR_USB2OTGHSEN', 'RCC_AHB1ENR_USB2OTGHSULPIEN_Pos',
    'RCC_AHB1ENR_USB2OTGHSULPIEN_Msk', 'RCC_AHB1ENR_USB2OTGHSULPIEN',
    'RCC_AHB2ENR_DCMIEN_Pos', 'RCC_AHB2ENR_DCMIEN_Msk', 'RCC_AHB2ENR_DCMIEN',
    'RCC_AHB2ENR_RNGEN_Pos', 'RCC_AHB2ENR_RNGEN_Msk', 'RCC_AHB2ENR_RNGEN',
    'RCC_AHB2ENR_SDMMC2EN_Pos', 'RCC_AHB2ENR_SDMMC2EN_Msk', 'RCC_AHB2ENR_SDMMC2EN',
    'RCC_AHB2ENR_SRAM1EN_Pos', 'RCC_AHB2ENR_SRAM1EN_Msk', 'RCC_AHB2ENR_SRAM1EN',
    'RCC_AHB2ENR_SRAM2EN_Pos', 'RCC_AHB2ENR_SRAM2EN_Msk', 'RCC_AHB2ENR_SRAM2EN',
    'RCC_AHB2ENR_SRAM3EN_Pos', 'RCC_AHB2ENR_SRAM3EN_Msk', 'RCC_AHB2ENR_SRAM3EN',
    'RCC_AHB2ENR_D2SRAM1EN_Pos', 'RCC_AHB2ENR_D2SRAM1EN_Msk', 'RCC_AHB2ENR_D2SRAM1EN',
    'RCC_AHB2ENR_D2SRAM2EN_Pos', 'RCC_AHB2ENR_D2SRAM2EN_Msk', 'RCC_AHB2ENR_D2SRAM2EN',
    'RCC_AHB2ENR_D2SRAM3EN_Pos', 'RCC_AHB2ENR_D2SRAM3EN_Msk', 'RCC_AHB2ENR_D2SRAM3EN',
    'RCC_AHB4ENR_GPIOAEN_Pos', 'RCC_AHB4ENR_GPIOAEN_Msk', 'RCC_AHB4ENR_GPIOAEN',
    'RCC_AHB4ENR_GPIOBEN_Pos', 'RCC_AHB4ENR_GPIOBEN_Msk', 'RCC_AHB4ENR_GPIOBEN',
    'RCC_AHB4ENR_GPIOCEN_Pos', 'RCC_AHB4ENR_GPIOCEN_Msk', 'RCC_AHB4ENR_GPIOCEN',
    'RCC_AHB4ENR_GPIODEN_Pos', 'RCC_AHB4ENR_GPIODEN_Msk', 'RCC_AHB4ENR_GPIODEN',
    'RCC_AHB4ENR_GPIOEEN_Pos', 'RCC_AHB4ENR_GPIOEEN_Msk', 'RCC_AHB4ENR_GPIOEEN',
    'RCC_AHB4ENR_GPIOFEN_Pos', 'RCC_AHB4ENR_GPIOFEN_Msk', 'RCC_AHB4ENR_GPIOFEN',
    'RCC_AHB4ENR_GPIOGEN_Pos', 'RCC_AHB4ENR_GPIOGEN_Msk', 'RCC_AHB4ENR_GPIOGEN',
    'RCC_AHB4ENR_GPIOHEN_Pos', 'RCC_AHB4ENR_GPIOHEN_Msk', 'RCC_AHB4ENR_GPIOHEN',
    'RCC_AHB4ENR_GPIOIEN_Pos', 'RCC_AHB4ENR_GPIOIEN_Msk', 'RCC_AHB4ENR_GPIOIEN',
    'RCC_AHB4ENR_GPIOJEN_Pos', 'RCC_AHB4ENR_GPIOJEN_Msk', 'RCC_AHB4ENR_GPIOJEN',
    'RCC_AHB4ENR_GPIOKEN_Pos', 'RCC_AHB4ENR_GPIOKEN_Msk', 'RCC_AHB4ENR_GPIOKEN',
    'RCC_AHB4ENR_CRCEN_Pos', 'RCC_AHB4ENR_CRCEN_Msk', 'RCC_AHB4ENR_CRCEN',
    'RCC_AHB4ENR_BDMAEN_Pos', 'RCC_AHB4ENR_BDMAEN_Msk', 'RCC_AHB4ENR_BDMAEN',
    'RCC_AHB4ENR_ADC3EN_Pos', 'RCC_AHB4ENR_ADC3EN_Msk', 'RCC_AHB4ENR_ADC3EN',
    'RCC_AHB4ENR_HSEMEN_Pos', 'RCC_AHB4ENR_HSEMEN_Msk', 'RCC_AHB4ENR_HSEMEN',
    'RCC_AHB4ENR_BKPRAMEN_Pos', 'RCC_AHB4ENR_BKPRAMEN_Msk', 'RCC_AHB4ENR_BKPRAMEN',
    'RCC_APB3ENR_WWDG1EN_Pos', 'RCC_APB3ENR_WWDG1EN_Msk', 'RCC_APB3ENR_WWDG1EN',
    'RCC_APB1LENR_TIM2EN_Pos', 'RCC_APB1LENR_TIM2EN_Msk', 'RCC_APB1LENR_TIM2EN',
    'RCC_APB1LENR_TIM3EN_Pos', 'RCC_APB1LENR_TIM3EN_Msk', 'RCC_APB1LENR_TIM3EN',
    'RCC_APB1LENR_TIM4EN_Pos', 'RCC_APB1LENR_TIM4EN_Msk', 'RCC_APB1LENR_TIM4EN',
    'RCC_APB1LENR_TIM5EN_Pos', 'RCC_APB1LENR_TIM5EN_Msk', 'RCC_APB1LENR_TIM5EN',
    'RCC_APB1LENR_TIM6EN_Pos', 'RCC_APB1LENR_TIM6EN_Msk', 'RCC_APB1LENR_TIM6EN',
    'RCC_APB1LENR_TIM7EN_Pos', 'RCC_APB1LENR_TIM7EN_Msk', 'RCC_APB1LENR_TIM7EN',
    'RCC_APB1LENR_TIM12EN_Pos', 'RCC_APB1LENR_TIM12EN_Msk', 'RCC_APB1LENR_TIM12EN',
    'RCC_APB1LENR_TIM13EN_Pos', 'RCC_APB1LENR_TIM13EN_Msk', 'RCC_APB1LENR_TIM13EN',
    'RCC_APB1LENR_TIM14EN_Pos', 'RCC_APB1LENR_TIM14EN_Msk', 'RCC_APB1LENR_TIM14EN',
    'RCC_APB1LENR_LPTIM1EN_Pos', 'RCC_APB1LENR_LPTIM1EN_Msk', 'RCC_APB1LENR_LPTIM1EN',
    'RCC_APB1LENR_SPI2EN_Pos', 'RCC_APB1LENR_SPI2EN_Msk', 'RCC_APB1LENR_SPI2EN',
    'RCC_APB1LENR_SPI3EN_Pos', 'RCC_APB1LENR_SPI3EN_Msk', 'RCC_APB1LENR_SPI3EN',
    'RCC_APB1LENR_SPDIFRXEN_Pos', 'RCC_APB1LENR_SPDIFRXEN_Msk',
    'RCC_APB1LENR_SPDIFRXEN', 'RCC_APB1LENR_USART2EN_Pos', 'RCC_APB1LENR_USART2EN_Msk',
    'RCC_APB1LENR_USART2EN', 'RCC_APB1LENR_USART3EN_Pos', 'RCC_APB1LENR_USART3EN_Msk',
    'RCC_APB1LENR_USART3EN', 'RCC_APB1LENR_UART4EN_Pos', 'RCC_APB1LENR_UART4EN_Msk',
    'RCC_APB1LENR_UART4EN', 'RCC_APB1LENR_UART5EN_Pos', 'RCC_APB1LENR_UART5EN_Msk',
    'RCC_APB1LENR_UART5EN', 'RCC_APB1LENR_I2C1EN_Pos', 'RCC_APB1LENR_I2C1EN_Msk',
    'RCC_APB1LENR_I2C1EN', 'RCC_APB1LENR_I2C2EN_Pos', 'RCC_APB1LENR_I2C2EN_Msk',
    'RCC_APB1LENR_I2C2EN', 'RCC_APB1LENR_I2C3EN_Pos', 'RCC_APB1LENR_I2C3EN_Msk',
    'RCC_APB1LENR_I2C3EN', 'RCC_APB1LENR_CECEN_Pos', 'RCC_APB1LENR_CECEN_Msk',
    'RCC_APB1LENR_CECEN', 'RCC_APB1LENR_DAC12EN_Pos', 'RCC_APB1LENR_DAC12EN_Msk',
    'RCC_APB1LENR_DAC12EN', 'RCC_APB1LENR_UART7EN_Pos', 'RCC_APB1LENR_UART7EN_Msk',
    'RCC_APB1LENR_UART7EN', 'RCC_APB1LENR_UART8EN_Pos', 'RCC_APB1LENR_UART8EN_Msk',
    'RCC_APB1LENR_UART8EN', 'RCC_APB1LENR_HDMICECEN_Pos', 'RCC_APB1LENR_HDMICECEN_Msk',
    'RCC_APB1LENR_HDMICECEN', 'RCC_APB1HENR_CRSEN_Pos', 'RCC_APB1HENR_CRSEN_Msk',
    'RCC_APB1HENR_CRSEN', 'RCC_APB1HENR_SWPMIEN_Pos', 'RCC_APB1HENR_SWPMIEN_Msk',
    'RCC_APB1HENR_SWPMIEN', 'RCC_APB1HENR_OPAMPEN_Pos', 'RCC_APB1HENR_OPAMPEN_Msk',
    'RCC_APB1HENR_OPAMPEN', 'RCC_APB1HENR_MDIOSEN_Pos', 'RCC_APB1HENR_MDIOSEN_Msk',
    'RCC_APB1HENR_MDIOSEN', 'RCC_APB1HENR_FDCANEN_Pos', 'RCC_APB1HENR_FDCANEN_Msk',
    'RCC_APB1HENR_FDCANEN', 'RCC_APB2ENR_TIM1EN_Pos', 'RCC_APB2ENR_TIM1EN_Msk',
    'RCC_APB2ENR_TIM1EN', 'RCC_APB2ENR_TIM8EN_Pos', 'RCC_APB2ENR_TIM8EN_Msk',
    'RCC_APB2ENR_TIM8EN', 'RCC_APB2ENR_USART1EN_Pos', 'RCC_APB2ENR_USART1EN_Msk',
    'RCC_APB2ENR_USART1EN', 'RCC_APB2ENR_USART6EN_Pos', 'RCC_APB2ENR_USART6EN_Msk',
    'RCC_APB2ENR_USART6EN', 'RCC_APB2ENR_SPI1EN_Pos', 'RCC_APB2ENR_SPI1EN_Msk',
    'RCC_APB2ENR_SPI1EN', 'RCC_APB2ENR_SPI4EN_Pos', 'RCC_APB2ENR_SPI4EN_Msk',
    'RCC_APB2ENR_SPI4EN', 'RCC_APB2ENR_TIM15EN_Pos', 'RCC_APB2ENR_TIM15EN_Msk',
    'RCC_APB2ENR_TIM15EN', 'RCC_APB2ENR_TIM16EN_Pos', 'RCC_APB2ENR_TIM16EN_Msk',
    'RCC_APB2ENR_TIM16EN', 'RCC_APB2ENR_TIM17EN_Pos', 'RCC_APB2ENR_TIM17EN_Msk',
    'RCC_APB2ENR_TIM17EN', 'RCC_APB2ENR_SPI5EN_Pos', 'RCC_APB2ENR_SPI5EN_Msk',
    'RCC_APB2ENR_SPI5EN', 'RCC_APB2ENR_SAI1EN_Pos', 'RCC_APB2ENR_SAI1EN_Msk',
    'RCC_APB2ENR_SAI1EN', 'RCC_APB2ENR_SAI2EN_Pos', 'RCC_APB2ENR_SAI2EN_Msk',
    'RCC_APB2ENR_SAI2EN', 'RCC_APB2ENR_SAI3EN_Pos', 'RCC_APB2ENR_SAI3EN_Msk',
    'RCC_APB2ENR_SAI3EN', 'RCC_APB2ENR_DFSDM1EN_Pos', 'RCC_APB2ENR_DFSDM1EN_Msk',
    'RCC_APB2ENR_DFSDM1EN', 'RCC_APB2ENR_HRTIMEN_Pos', 'RCC_APB2ENR_HRTIMEN_Msk',
    'RCC_APB2ENR_HRTIMEN', 'RCC_APB4ENR_SYSCFGEN_Pos', 'RCC_APB4ENR_SYSCFGEN_Msk',
    'RCC_APB4ENR_SYSCFGEN', 'RCC_APB4ENR_LPUART1EN_Pos', 'RCC_APB4ENR_LPUART1EN_Msk',
    'RCC_APB4ENR_LPUART1EN', 'RCC_APB4ENR_SPI6EN_Pos', 'RCC_APB4ENR_SPI6EN_Msk',
    'RCC_APB4ENR_SPI6EN', 'RCC_APB4ENR_I2C4EN_Pos', 'RCC_APB4ENR_I2C4EN_Msk',
    'RCC_APB4ENR_I2C4EN', 'RCC_APB4ENR_LPTIM2EN_Pos', 'RCC_APB4ENR_LPTIM2EN_Msk',
    'RCC_APB4ENR_LPTIM2EN', 'RCC_APB4ENR_LPTIM3EN_Pos', 'RCC_APB4ENR_LPTIM3EN_Msk',
    'RCC_APB4ENR_LPTIM3EN', 'RCC_APB4ENR_LPTIM4EN_Pos', 'RCC_APB4ENR_LPTIM4EN_Msk',
    'RCC_APB4ENR_LPTIM4EN', 'RCC_APB4ENR_LPTIM5EN_Pos', 'RCC_APB4ENR_LPTIM5EN_Msk',
    'RCC_APB4ENR_LPTIM5EN', 'RCC_APB4ENR_COMP12EN_Pos', 'RCC_APB4ENR_COMP12EN_Msk',
    'RCC_APB4ENR_COMP12EN', 'RCC_APB4ENR_VREFEN_Pos', 'RCC_APB4ENR_VREFEN_Msk',
    'RCC_APB4ENR_VREFEN', 'RCC_APB4ENR_RTCAPBEN_Pos', 'RCC_APB4ENR_RTCAPBEN_Msk',
    'RCC_APB4ENR_RTCAPBEN', 'RCC_APB4ENR_SAI4EN_Pos', 'RCC_APB4ENR_SAI4EN_Msk',
    'RCC_APB4ENR_SAI4EN', 'RCC_AHB3RSTR_MDMARST_Pos', 'RCC_AHB3RSTR_MDMARST_Msk',
    'RCC_AHB3RSTR_MDMARST', 'RCC_AHB3RSTR_DMA2DRST_Pos', 'RCC_AHB3RSTR_DMA2DRST_Msk',
    'RCC_AHB3RSTR_DMA2DRST', 'RCC_AHB3RSTR_FMCRST_Pos', 'RCC_AHB3RSTR_FMCRST_Msk',
    'RCC_AHB3RSTR_FMCRST', 'RCC_AHB3RSTR_QSPIRST_Pos', 'RCC_AHB3RSTR_QSPIRST_Msk',
    'RCC_AHB3RSTR_QSPIRST', 'RCC_AHB3RSTR_SDMMC1RST_Pos', 'RCC_AHB3RSTR_SDMMC1RST_Msk',
    'RCC_AHB3RSTR_SDMMC1RST', 'RCC_AHB1RSTR_DMA1RST_Pos', 'RCC_AHB1RSTR_DMA1RST_Msk',
    'RCC_AHB1RSTR_DMA1RST', 'RCC_AHB1RSTR_DMA2RST_Pos', 'RCC_AHB1RSTR_DMA2RST_Msk',
    'RCC_AHB1RSTR_DMA2RST', 'RCC_AHB1RSTR_ADC12RST_Pos', 'RCC_AHB1RSTR_ADC12RST_Msk',
    'RCC_AHB1RSTR_ADC12RST', 'RCC_AHB1RSTR_ETH1MACRST_Pos',
    'RCC_AHB1RSTR_ETH1MACRST_Msk', 'RCC_AHB1RSTR_ETH1MACRST',
    'RCC_AHB1RSTR_USB1OTGHSRST_Pos', 'RCC_AHB1RSTR_USB1OTGHSRST_Msk',
    'RCC_AHB1RSTR_USB1OTGHSRST', 'RCC_AHB1RSTR_USB2OTGFSRST_Pos',
    'RCC_AHB1RSTR_USB2OTGFSRST_Msk', 'RCC_AHB1RSTR_USB2OTGFSRST',
    'RCC_AHB1RSTR_USB2OTGHSRST_Pos', 'RCC_AHB1RSTR_USB2OTGHSRST_Msk',
    'RCC_AHB1RSTR_USB2OTGHSRST', 'RCC_AHB2RSTR_DCMIRST_Pos', 'RCC_AHB2RSTR_DCMIRST_Msk',
    'RCC_AHB2RSTR_DCMIRST', 'RCC_AHB2RSTR_RNGRST_Pos', 'RCC_AHB2RSTR_RNGRST_Msk',
    'RCC_AHB2RSTR_RNGRST', 'RCC_AHB2RSTR_SDMMC2RST_Pos', 'RCC_AHB2RSTR_SDMMC2RST_Msk',
    'RCC_AHB2RSTR_SDMMC2RST', 'RCC_AHB4RSTR_GPIOARST_Pos', 'RCC_AHB4RSTR_GPIOARST_Msk',
    'RCC_AHB4RSTR_GPIOARST', 'RCC_AHB4RSTR_GPIOBRST_Pos', 'RCC_AHB4RSTR_GPIOBRST_Msk',
    'RCC_AHB4RSTR_GPIOBRST', 'RCC_AHB4RSTR_GPIOCRST_Pos', 'RCC_AHB4RSTR_GPIOCRST_Msk',
    'RCC_AHB4RSTR_GPIOCRST', 'RCC_AHB4RSTR_GPIODRST_Pos', 'RCC_AHB4RSTR_GPIODRST_Msk',
    'RCC_AHB4RSTR_GPIODRST', 'RCC_AHB4RSTR_GPIOERST_Pos', 'RCC_AHB4RSTR_GPIOERST_Msk',
    'RCC_AHB4RSTR_GPIOERST', 'RCC_AHB4RSTR_GPIOFRST_Pos', 'RCC_AHB4RSTR_GPIOFRST_Msk',
    'RCC_AHB4RSTR_GPIOFRST', 'RCC_AHB4RSTR_GPIOGRST_Pos', 'RCC_AHB4RSTR_GPIOGRST_Msk',
    'RCC_AHB4RSTR_GPIOGRST', 'RCC_AHB4RSTR_GPIOHRST_Pos', 'RCC_AHB4RSTR_GPIOHRST_Msk',
    'RCC_AHB4RSTR_GPIOHRST', 'RCC_AHB4RSTR_GPIOIRST_Pos', 'RCC_AHB4RSTR_GPIOIRST_Msk',
    'RCC_AHB4RSTR_GPIOIRST', 'RCC_AHB4RSTR_GPIOJRST_Pos', 'RCC_AHB4RSTR_GPIOJRST_Msk',
    'RCC_AHB4RSTR_GPIOJRST', 'RCC_AHB4RSTR_GPIOKRST_Pos', 'RCC_AHB4RSTR_GPIOKRST_Msk',
    'RCC_AHB4RSTR_GPIOKRST', 'RCC_AHB4RSTR_CRCRST_Pos', 'RCC_AHB4RSTR_CRCRST_Msk',
    'RCC_AHB4RSTR_CRCRST', 'RCC_AHB4RSTR_BDMARST_Pos', 'RCC_AHB4RSTR_BDMARST_Msk',
    'RCC_AHB4RSTR_BDMARST', 'RCC_AHB4RSTR_ADC3RST_Pos', 'RCC_AHB4RSTR_ADC3RST_Msk',
    'RCC_AHB4RSTR_ADC3RST', 'RCC_AHB4RSTR_HSEMRST_Pos', 'RCC_AHB4RSTR_HSEMRST_Msk',
    'RCC_AHB4RSTR_HSEMRST', 'RCC_APB1LRSTR_TIM2RST_Pos', 'RCC_APB1LRSTR_TIM2RST_Msk',
    'RCC_APB1LRSTR_TIM2RST', 'RCC_APB1LRSTR_TIM3RST_Pos', 'RCC_APB1LRSTR_TIM3RST_Msk',
    'RCC_APB1LRSTR_TIM3RST', 'RCC_APB1LRSTR_TIM4RST_Pos', 'RCC_APB1LRSTR_TIM4RST_Msk',
    'RCC_APB1LRSTR_TIM4RST', 'RCC_APB1LRSTR_TIM5RST_Pos', 'RCC_APB1LRSTR_TIM5RST_Msk',
    'RCC_APB1LRSTR_TIM5RST', 'RCC_APB1LRSTR_TIM6RST_Pos', 'RCC_APB1LRSTR_TIM6RST_Msk',
    'RCC_APB1LRSTR_TIM6RST', 'RCC_APB1LRSTR_TIM7RST_Pos', 'RCC_APB1LRSTR_TIM7RST_Msk',
    'RCC_APB1LRSTR_TIM7RST', 'RCC_APB1LRSTR_TIM12RST_Pos', 'RCC_APB1LRSTR_TIM12RST_Msk',
    'RCC_APB1LRSTR_TIM12RST', 'RCC_APB1LRSTR_TIM13RST_Pos',
    'RCC_APB1LRSTR_TIM13RST_Msk', 'RCC_APB1LRSTR_TIM13RST',
    'RCC_APB1LRSTR_TIM14RST_Pos', 'RCC_APB1LRSTR_TIM14RST_Msk',
    'RCC_APB1LRSTR_TIM14RST', 'RCC_APB1LRSTR_LPTIM1RST_Pos',
    'RCC_APB1LRSTR_LPTIM1RST_Msk', 'RCC_APB1LRSTR_LPTIM1RST',
    'RCC_APB1LRSTR_SPI2RST_Pos', 'RCC_APB1LRSTR_SPI2RST_Msk', 'RCC_APB1LRSTR_SPI2RST',
    'RCC_APB1LRSTR_SPI3RST_Pos', 'RCC_APB1LRSTR_SPI3RST_Msk', 'RCC_APB1LRSTR_SPI3RST',
    'RCC_APB1LRSTR_SPDIFRXRST_Pos', 'RCC_APB1LRSTR_SPDIFRXRST_Msk',
    'RCC_APB1LRSTR_SPDIFRXRST', 'RCC_APB1LRSTR_USART2RST_Pos',
    'RCC_APB1LRSTR_USART2RST_Msk', 'RCC_APB1LRSTR_USART2RST',
    'RCC_APB1LRSTR_USART3RST_Pos', 'RCC_APB1LRSTR_USART3RST_Msk',
    'RCC_APB1LRSTR_USART3RST', 'RCC_APB1LRSTR_UART4RST_Pos',
    'RCC_APB1LRSTR_UART4RST_Msk', 'RCC_APB1LRSTR_UART4RST',
    'RCC_APB1LRSTR_UART5RST_Pos', 'RCC_APB1LRSTR_UART5RST_Msk',
    'RCC_APB1LRSTR_UART5RST', 'RCC_APB1LRSTR_I2C1RST_Pos', 'RCC_APB1LRSTR_I2C1RST_Msk',
    'RCC_APB1LRSTR_I2C1RST', 'RCC_APB1LRSTR_I2C2RST_Pos', 'RCC_APB1LRSTR_I2C2RST_Msk',
    'RCC_APB1LRSTR_I2C2RST', 'RCC_APB1LRSTR_I2C3RST_Pos', 'RCC_APB1LRSTR_I2C3RST_Msk',
    'RCC_APB1LRSTR_I2C3RST', 'RCC_APB1LRSTR_CECRST_Pos', 'RCC_APB1LRSTR_CECRST_Msk',
    'RCC_APB1LRSTR_CECRST', 'RCC_APB1LRSTR_DAC12RST_Pos', 'RCC_APB1LRSTR_DAC12RST_Msk',
    'RCC_APB1LRSTR_DAC12RST', 'RCC_APB1LRSTR_UART7RST_Pos',
    'RCC_APB1LRSTR_UART7RST_Msk', 'RCC_APB1LRSTR_UART7RST',
    'RCC_APB1LRSTR_UART8RST_Pos', 'RCC_APB1LRSTR_UART8RST_Msk',
    'RCC_APB1LRSTR_UART8RST', 'RCC_APB1LRSTR_HDMICECRST_Pos',
    'RCC_APB1LRSTR_HDMICECRST_Msk', 'RCC_APB1LRSTR_HDMICECRST',
    'RCC_APB1HRSTR_CRSRST_Pos', 'RCC_APB1HRSTR_CRSRST_Msk', 'RCC_APB1HRSTR_CRSRST',
    'RCC_APB1HRSTR_SWPMIRST_Pos', 'RCC_APB1HRSTR_SWPMIRST_Msk',
    'RCC_APB1HRSTR_SWPMIRST', 'RCC_APB1HRSTR_OPAMPRST_Pos',
    'RCC_APB1HRSTR_OPAMPRST_Msk', 'RCC_APB1HRSTR_OPAMPRST',
    'RCC_APB1HRSTR_MDIOSRST_Pos', 'RCC_APB1HRSTR_MDIOSRST_Msk',
    'RCC_APB1HRSTR_MDIOSRST', 'RCC_APB1HRSTR_FDCANRST_Pos',
    'RCC_APB1HRSTR_FDCANRST_Msk', 'RCC_APB1HRSTR_FDCANRST', 'RCC_APB2RSTR_TIM1RST_Pos',
    'RCC_APB2RSTR_TIM1RST_Msk', 'RCC_APB2RSTR_TIM1RST', 'RCC_APB2RSTR_TIM8RST_Pos',
    'RCC_APB2RSTR_TIM8RST_Msk', 'RCC_APB2RSTR_TIM8RST', 'RCC_APB2RSTR_USART1RST_Pos',
    'RCC_APB2RSTR_USART1RST_Msk', 'RCC_APB2RSTR_USART1RST',
    'RCC_APB2RSTR_USART6RST_Pos', 'RCC_APB2RSTR_USART6RST_Msk',
    'RCC_APB2RSTR_USART6RST', 'RCC_APB2RSTR_SPI1RST_Pos', 'RCC_APB2RSTR_SPI1RST_Msk',
    'RCC_APB2RSTR_SPI1RST', 'RCC_APB2RSTR_SPI4RST_Pos', 'RCC_APB2RSTR_SPI4RST_Msk',
    'RCC_APB2RSTR_SPI4RST', 'RCC_APB2RSTR_TIM15RST_Pos', 'RCC_APB2RSTR_TIM15RST_Msk',
    'RCC_APB2RSTR_TIM15RST', 'RCC_APB2RSTR_TIM16RST_Pos', 'RCC_APB2RSTR_TIM16RST_Msk',
    'RCC_APB2RSTR_TIM16RST', 'RCC_APB2RSTR_TIM17RST_Pos', 'RCC_APB2RSTR_TIM17RST_Msk',
    'RCC_APB2RSTR_TIM17RST', 'RCC_APB2RSTR_SPI5RST_Pos', 'RCC_APB2RSTR_SPI5RST_Msk',
    'RCC_APB2RSTR_SPI5RST', 'RCC_APB2RSTR_SAI1RST_Pos', 'RCC_APB2RSTR_SAI1RST_Msk',
    'RCC_APB2RSTR_SAI1RST', 'RCC_APB2RSTR_SAI2RST_Pos', 'RCC_APB2RSTR_SAI2RST_Msk',
    'RCC_APB2RSTR_SAI2RST', 'RCC_APB2RSTR_SAI3RST_Pos', 'RCC_APB2RSTR_SAI3RST_Msk',
    'RCC_APB2RSTR_SAI3RST', 'RCC_APB2RSTR_DFSDM1RST_Pos', 'RCC_APB2RSTR_DFSDM1RST_Msk',
    'RCC_APB2RSTR_DFSDM1RST', 'RCC_APB2RSTR_HRTIMRST_Pos', 'RCC_APB2RSTR_HRTIMRST_Msk',
    'RCC_APB2RSTR_HRTIMRST', 'RCC_APB4RSTR_SYSCFGRST_Pos', 'RCC_APB4RSTR_SYSCFGRST_Msk',
    'RCC_APB4RSTR_SYSCFGRST', 'RCC_APB4RSTR_LPUART1RST_Pos',
    'RCC_APB4RSTR_LPUART1RST_Msk', 'RCC_APB4RSTR_LPUART1RST',
    'RCC_APB4RSTR_SPI6RST_Pos', 'RCC_APB4RSTR_SPI6RST_Msk', 'RCC_APB4RSTR_SPI6RST',
    'RCC_APB4RSTR_I2C4RST_Pos', 'RCC_APB4RSTR_I2C4RST_Msk', 'RCC_APB4RSTR_I2C4RST',
    'RCC_APB4RSTR_LPTIM2RST_Pos', 'RCC_APB4RSTR_LPTIM2RST_Msk',
    'RCC_APB4RSTR_LPTIM2RST', 'RCC_APB4RSTR_LPTIM3RST_Pos',
    'RCC_APB4RSTR_LPTIM3RST_Msk', 'RCC_APB4RSTR_LPTIM3RST',
    'RCC_APB4RSTR_LPTIM4RST_Pos', 'RCC_APB4RSTR_LPTIM4RST_Msk',
    'RCC_APB4RSTR_LPTIM4RST', 'RCC_APB4RSTR_LPTIM5RST_Pos',
    'RCC_APB4RSTR_LPTIM5RST_Msk', 'RCC_APB4RSTR_LPTIM5RST',
    'RCC_APB4RSTR_COMP12RST_Pos', 'RCC_APB4RSTR_COMP12RST_Msk',
    'RCC_APB4RSTR_COMP12RST', 'RCC_APB4RSTR_VREFRST_Pos', 'RCC_APB4RSTR_VREFRST_Msk',
    'RCC_APB4RSTR_VREFRST', 'RCC_APB4RSTR_SAI4RST_Pos', 'RCC_APB4RSTR_SAI4RST_Msk',
    'RCC_APB4RSTR_SAI4RST', 'RCC_GCR_WW1RSC_Pos', 'RCC_GCR_WW1RSC_Msk',
    'RCC_GCR_WW1RSC', 'RCC_D3AMR_BDMAAMEN_Pos', 'RCC_D3AMR_BDMAAMEN_Msk',
    'RCC_D3AMR_BDMAAMEN', 'RCC_D3AMR_LPUART1AMEN_Pos', 'RCC_D3AMR_LPUART1AMEN_Msk',
    'RCC_D3AMR_LPUART1AMEN', 'RCC_D3AMR_SPI6AMEN_Pos', 'RCC_D3AMR_SPI6AMEN_Msk',
    'RCC_D3AMR_SPI6AMEN', 'RCC_D3AMR_I2C4AMEN_Pos', 'RCC_D3AMR_I2C4AMEN_Msk',
    'RCC_D3AMR_I2C4AMEN', 'RCC_D3AMR_LPTIM2AMEN_Pos', 'RCC_D3AMR_LPTIM2AMEN_Msk',
    'RCC_D3AMR_LPTIM2AMEN', 'RCC_D3AMR_LPTIM3AMEN_Pos', 'RCC_D3AMR_LPTIM3AMEN_Msk',
    'RCC_D3AMR_LPTIM3AMEN', 'RCC_D3AMR_LPTIM4AMEN_Pos', 'RCC_D3AMR_LPTIM4AMEN_Msk',
    'RCC_D3AMR_LPTIM4AMEN', 'RCC_D3AMR_LPTIM5AMEN_Pos', 'RCC_D3AMR_LPTIM5AMEN_Msk',
    'RCC_D3AMR_LPTIM5AMEN', 'RCC_D3AMR_COMP12AMEN_Pos', 'RCC_D3AMR_COMP12AMEN_Msk',
    'RCC_D3AMR_COMP12AMEN', 'RCC_D3AMR_VREFAMEN_Pos', 'RCC_D3AMR_VREFAMEN_Msk',
    'RCC_D3AMR_VREFAMEN', 'RCC_D3AMR_RTCAMEN_Pos', 'RCC_D3AMR_RTCAMEN_Msk',
    'RCC_D3AMR_RTCAMEN', 'RCC_D3AMR_CRCAMEN_Pos', 'RCC_D3AMR_CRCAMEN_Msk',
    'RCC_D3AMR_CRCAMEN', 'RCC_D3AMR_SAI4AMEN_Pos', 'RCC_D3AMR_SAI4AMEN_Msk',
    'RCC_D3AMR_SAI4AMEN', 'RCC_D3AMR_ADC3AMEN_Pos', 'RCC_D3AMR_ADC3AMEN_Msk',
    'RCC_D3AMR_ADC3AMEN', 'RCC_D3AMR_BKPRAMAMEN_Pos', 'RCC_D3AMR_BKPRAMAMEN_Msk',
    'RCC_D3AMR_BKPRAMAMEN', 'RCC_D3AMR_SRAM4AMEN_Pos', 'RCC_D3AMR_SRAM4AMEN_Msk',
    'RCC_D3AMR_SRAM4AMEN', 'RCC_AHB3LPENR_MDMALPEN_Pos', 'RCC_AHB3LPENR_MDMALPEN_Msk',
    'RCC_AHB3LPENR_MDMALPEN', 'RCC_AHB3LPENR_DMA2DLPEN_Pos',
    'RCC_AHB3LPENR_DMA2DLPEN_Msk', 'RCC_AHB3LPENR_DMA2DLPEN',
    'RCC_AHB3LPENR_FLASHLPEN_Pos', 'RCC_AHB3LPENR_FLASHLPEN_Msk',
    'RCC_AHB3LPENR_FLASHLPEN', 'RCC_AHB3LPENR_FMCLPEN_Pos', 'RCC_AHB3LPENR_FMCLPEN_Msk',
    'RCC_AHB3LPENR_FMCLPEN', 'RCC_AHB3LPENR_QSPILPEN_Pos', 'RCC_AHB3LPENR_QSPILPEN_Msk',
    'RCC_AHB3LPENR_QSPILPEN', 'RCC_AHB3LPENR_SDMMC1LPEN_Pos',
    'RCC_AHB3LPENR_SDMMC1LPEN_Msk', 'RCC_AHB3LPENR_SDMMC1LPEN',
    'RCC_AHB3LPENR_DTCM1LPEN_Pos', 'RCC_AHB3LPENR_DTCM1LPEN_Msk',
    'RCC_AHB3LPENR_DTCM1LPEN', 'RCC_AHB3LPENR_DTCM2LPEN_Pos',
    'RCC_AHB3LPENR_DTCM2LPEN_Msk', 'RCC_AHB3LPENR_DTCM2LPEN',
    'RCC_AHB3LPENR_ITCMLPEN_Pos', 'RCC_AHB3LPENR_ITCMLPEN_Msk',
    'RCC_AHB3LPENR_ITCMLPEN', 'RCC_AHB3LPENR_AXISRAMLPEN_Pos',
    'RCC_AHB3LPENR_AXISRAMLPEN_Msk', 'RCC_AHB3LPENR_AXISRAMLPEN',
    'RCC_AHB1LPENR_DMA1LPEN_Pos', 'RCC_AHB1LPENR_DMA1LPEN_Msk',
    'RCC_AHB1LPENR_DMA1LPEN', 'RCC_AHB1LPENR_DMA2LPEN_Pos',
    'RCC_AHB1LPENR_DMA2LPEN_Msk', 'RCC_AHB1LPENR_DMA2LPEN',
    'RCC_AHB1LPENR_ADC12LPEN_Pos', 'RCC_AHB1LPENR_ADC12LPEN_Msk',
    'RCC_AHB1LPENR_ADC12LPEN', 'RCC_AHB1LPENR_ETH1MACLPEN_Pos',
    'RCC_AHB1LPENR_ETH1MACLPEN_Msk', 'RCC_AHB1LPENR_ETH1MACLPEN',
    'RCC_AHB1LPENR_ETH1TXLPEN_Pos', 'RCC_AHB1LPENR_ETH1TXLPEN_Msk',
    'RCC_AHB1LPENR_ETH1TXLPEN', 'RCC_AHB1LPENR_ETH1RXLPEN_Pos',
    'RCC_AHB1LPENR_ETH1RXLPEN_Msk', 'RCC_AHB1LPENR_ETH1RXLPEN',
    'RCC_AHB1LPENR_USB1OTGHSLPEN_Pos', 'RCC_AHB1LPENR_USB1OTGHSLPEN_Msk',
    'RCC_AHB1LPENR_USB1OTGHSLPEN', 'RCC_AHB1LPENR_USB1OTGHSULPILPEN_Pos',
    'RCC_AHB1LPENR_USB1OTGHSULPILPEN_Msk', 'RCC_AHB1LPENR_USB1OTGHSULPILPEN',
    'RCC_AHB1LPENR_USB2OTGFSLPEN_Pos', 'RCC_AHB1LPENR_USB2OTGFSLPEN_Msk',
    'RCC_AHB1LPENR_USB2OTGFSLPEN', 'RCC_AHB1LPENR_USB2OTGFSULPILPEN_Pos',
    'RCC_AHB1LPENR_USB2OTGFSULPILPEN_Msk', 'RCC_AHB1LPENR_USB2OTGFSULPILPEN',
    'RCC_AHB1LPENR_USB2OTGHSLPEN_Pos', 'RCC_AHB1LPENR_USB2OTGHSLPEN_Msk',
    'RCC_AHB1LPENR_USB2OTGHSLPEN', 'RCC_AHB1LPENR_USB2OTGHSULPILPEN_Pos',
    'RCC_AHB1LPENR_USB2OTGHSULPILPEN_Msk', 'RCC_AHB1LPENR_USB2OTGHSULPILPEN',
    'RCC_AHB2LPENR_DCMILPEN_Pos', 'RCC_AHB2LPENR_DCMILPEN_Msk',
    'RCC_AHB2LPENR_DCMILPEN', 'RCC_AHB2LPENR_RNGLPEN_Pos', 'RCC_AHB2LPENR_RNGLPEN_Msk',
    'RCC_AHB2LPENR_RNGLPEN', 'RCC_AHB2LPENR_SDMMC2LPEN_Pos',
    'RCC_AHB2LPENR_SDMMC2LPEN_Msk', 'RCC_AHB2LPENR_SDMMC2LPEN',
    'RCC_AHB2LPENR_SRAM1LPEN_Pos', 'RCC_AHB2LPENR_SRAM1LPEN_Msk',
    'RCC_AHB2LPENR_SRAM1LPEN', 'RCC_AHB2LPENR_SRAM2LPEN_Pos',
    'RCC_AHB2LPENR_SRAM2LPEN_Msk', 'RCC_AHB2LPENR_SRAM2LPEN',
    'RCC_AHB2LPENR_SRAM3LPEN_Pos', 'RCC_AHB2LPENR_SRAM3LPEN_Msk',
    'RCC_AHB2LPENR_SRAM3LPEN', 'RCC_AHB2LPENR_D2SRAM1LPEN_Pos',
    'RCC_AHB2LPENR_D2SRAM1LPEN_Msk', 'RCC_AHB2LPENR_D2SRAM1LPEN',
    'RCC_AHB2LPENR_D2SRAM2LPEN_Pos', 'RCC_AHB2LPENR_D2SRAM2LPEN_Msk',
    'RCC_AHB2LPENR_D2SRAM2LPEN', 'RCC_AHB2LPENR_D2SRAM3LPEN_Pos',
    'RCC_AHB2LPENR_D2SRAM3LPEN_Msk', 'RCC_AHB2LPENR_D2SRAM3LPEN',
    'RCC_AHB4LPENR_GPIOALPEN_Pos', 'RCC_AHB4LPENR_GPIOALPEN_Msk',
    'RCC_AHB4LPENR_GPIOALPEN', 'RCC_AHB4LPENR_GPIOBLPEN_Pos',
    'RCC_AHB4LPENR_GPIOBLPEN_Msk', 'RCC_AHB4LPENR_GPIOBLPEN',
    'RCC_AHB4LPENR_GPIOCLPEN_Pos', 'RCC_AHB4LPENR_GPIOCLPEN_Msk',
    'RCC_AHB4LPENR_GPIOCLPEN', 'RCC_AHB4LPENR_GPIODLPEN_Pos',
    'RCC_AHB4LPENR_GPIODLPEN_Msk', 'RCC_AHB4LPENR_GPIODLPEN',
    'RCC_AHB4LPENR_GPIOELPEN_Pos', 'RCC_AHB4LPENR_GPIOELPEN_Msk',
    'RCC_AHB4LPENR_GPIOELPEN', 'RCC_AHB4LPENR_GPIOFLPEN_Pos',
    'RCC_AHB4LPENR_GPIOFLPEN_Msk', 'RCC_AHB4LPENR_GPIOFLPEN',
    'RCC_AHB4LPENR_GPIOGLPEN_Pos', 'RCC_AHB4LPENR_GPIOGLPEN_Msk',
    'RCC_AHB4LPENR_GPIOGLPEN', 'RCC_AHB4LPENR_GPIOHLPEN_Pos',
    'RCC_AHB4LPENR_GPIOHLPEN_Msk', 'RCC_AHB4LPENR_GPIOHLPEN',
    'RCC_AHB4LPENR_GPIOILPEN_Pos', 'RCC_AHB4LPENR_GPIOILPEN_Msk',
    'RCC_AHB4LPENR_GPIOILPEN', 'RCC_AHB4LPENR_GPIOJLPEN_Pos',
    'RCC_AHB4LPENR_GPIOJLPEN_Msk', 'RCC_AHB4LPENR_GPIOJLPEN',
    'RCC_AHB4LPENR_GPIOKLPEN_Pos', 'RCC_AHB4LPENR_GPIOKLPEN_Msk',
    'RCC_AHB4LPENR_GPIOKLPEN', 'RCC_AHB4LPENR_CRCLPEN_Pos', 'RCC_AHB4LPENR_CRCLPEN_Msk',
    'RCC_AHB4LPENR_CRCLPEN', 'RCC_AHB4LPENR_BDMALPEN_Pos', 'RCC_AHB4LPENR_BDMALPEN_Msk',
    'RCC_AHB4LPENR_BDMALPEN', 'RCC_AHB4LPENR_ADC3LPEN_Pos',
    'RCC_AHB4LPENR_ADC3LPEN_Msk', 'RCC_AHB4LPENR_ADC3LPEN',
    'RCC_AHB4LPENR_BKPRAMLPEN_Pos', 'RCC_AHB4LPENR_BKPRAMLPEN_Msk',
    'RCC_AHB4LPENR_BKPRAMLPEN', 'RCC_AHB4LPENR_SRAM4LPEN_Pos',
    'RCC_AHB4LPENR_SRAM4LPEN_Msk', 'RCC_AHB4LPENR_SRAM4LPEN',
    'RCC_AHB4LPENR_D3SRAM1LPEN_Pos', 'RCC_AHB4LPENR_D3SRAM1LPEN_Msk',
    'RCC_AHB4LPENR_D3SRAM1LPEN', 'RCC_APB3LPENR_WWDG1LPEN_Pos',
    'RCC_APB3LPENR_WWDG1LPEN_Msk', 'RCC_APB3LPENR_WWDG1LPEN',
    'RCC_APB1LLPENR_TIM2LPEN_Pos', 'RCC_APB1LLPENR_TIM2LPEN_Msk',
    'RCC_APB1LLPENR_TIM2LPEN', 'RCC_APB1LLPENR_TIM3LPEN_Pos',
    'RCC_APB1LLPENR_TIM3LPEN_Msk', 'RCC_APB1LLPENR_TIM3LPEN',
    'RCC_APB1LLPENR_TIM4LPEN_Pos', 'RCC_APB1LLPENR_TIM4LPEN_Msk',
    'RCC_APB1LLPENR_TIM4LPEN', 'RCC_APB1LLPENR_TIM5LPEN_Pos',
    'RCC_APB1LLPENR_TIM5LPEN_Msk', 'RCC_APB1LLPENR_TIM5LPEN',
    'RCC_APB1LLPENR_TIM6LPEN_Pos', 'RCC_APB1LLPENR_TIM6LPEN_Msk',
    'RCC_APB1LLPENR_TIM6LPEN', 'RCC_APB1LLPENR_TIM7LPEN_Pos',
    'RCC_APB1LLPENR_TIM7LPEN_Msk', 'RCC_APB1LLPENR_TIM7LPEN',
    'RCC_APB1LLPENR_TIM12LPEN_Pos', 'RCC_APB1LLPENR_TIM12LPEN_Msk',
    'RCC_APB1LLPENR_TIM12LPEN', 'RCC_APB1LLPENR_TIM13LPEN_Pos',
    'RCC_APB1LLPENR_TIM13LPEN_Msk', 'RCC_APB1LLPENR_TIM13LPEN',
    'RCC_APB1LLPENR_TIM14LPEN_Pos', 'RCC_APB1LLPENR_TIM14LPEN_Msk',
    'RCC_APB1LLPENR_TIM14LPEN', 'RCC_APB1LLPENR_LPTIM1LPEN_Pos',
    'RCC_APB1LLPENR_LPTIM1LPEN_Msk', 'RCC_APB1LLPENR_LPTIM1LPEN',
    'RCC_APB1LLPENR_SPI2LPEN_Pos', 'RCC_APB1LLPENR_SPI2LPEN_Msk',
    'RCC_APB1LLPENR_SPI2LPEN', 'RCC_APB1LLPENR_SPI3LPEN_Pos',
    'RCC_APB1LLPENR_SPI3LPEN_Msk', 'RCC_APB1LLPENR_SPI3LPEN',
    'RCC_APB1LLPENR_SPDIFRXLPEN_Pos', 'RCC_APB1LLPENR_SPDIFRXLPEN_Msk',
    'RCC_APB1LLPENR_SPDIFRXLPEN', 'RCC_APB1LLPENR_USART2LPEN_Pos',
    'RCC_APB1LLPENR_USART2LPEN_Msk', 'RCC_APB1LLPENR_USART2LPEN',
    'RCC_APB1LLPENR_USART3LPEN_Pos', 'RCC_APB1LLPENR_USART3LPEN_Msk',
    'RCC_APB1LLPENR_USART3LPEN', 'RCC_APB1LLPENR_UART4LPEN_Pos',
    'RCC_APB1LLPENR_UART4LPEN_Msk', 'RCC_APB1LLPENR_UART4LPEN',
    'RCC_APB1LLPENR_UART5LPEN_Pos', 'RCC_APB1LLPENR_UART5LPEN_Msk',
    'RCC_APB1LLPENR_UART5LPEN', 'RCC_APB1LLPENR_I2C1LPEN_Pos',
    'RCC_APB1LLPENR_I2C1LPEN_Msk', 'RCC_APB1LLPENR_I2C1LPEN',
    'RCC_APB1LLPENR_I2C2LPEN_Pos', 'RCC_APB1LLPENR_I2C2LPEN_Msk',
    'RCC_APB1LLPENR_I2C2LPEN', 'RCC_APB1LLPENR_I2C3LPEN_Pos',
    'RCC_APB1LLPENR_I2C3LPEN_Msk', 'RCC_APB1LLPENR_I2C3LPEN',
    'RCC_APB1LLPENR_CECLPEN_Pos', 'RCC_APB1LLPENR_CECLPEN_Msk',
    'RCC_APB1LLPENR_CECLPEN', 'RCC_APB1LLPENR_DAC12LPEN_Pos',
    'RCC_APB1LLPENR_DAC12LPEN_Msk', 'RCC_APB1LLPENR_DAC12LPEN',
    'RCC_APB1LLPENR_UART7LPEN_Pos', 'RCC_APB1LLPENR_UART7LPEN_Msk',
    'RCC_APB1LLPENR_UART7LPEN', 'RCC_APB1LLPENR_UART8LPEN_Pos',
    'RCC_APB1LLPENR_UART8LPEN_Msk', 'RCC_APB1LLPENR_UART8LPEN',
    'RCC_APB1LLPENR_HDMICECEN_Pos', 'RCC_APB1LLPENR_HDMICECEN_Msk',
    'RCC_APB1LLPENR_HDMICECEN', 'RCC_APB1HLPENR_CRSLPEN_Pos',
    'RCC_APB1HLPENR_CRSLPEN_Msk', 'RCC_APB1HLPENR_CRSLPEN',
    'RCC_APB1HLPENR_SWPMILPEN_Pos', 'RCC_APB1HLPENR_SWPMILPEN_Msk',
    'RCC_APB1HLPENR_SWPMILPEN', 'RCC_APB1HLPENR_OPAMPLPEN_Pos',
    'RCC_APB1HLPENR_OPAMPLPEN_Msk', 'RCC_APB1HLPENR_OPAMPLPEN',
    'RCC_APB1HLPENR_MDIOSLPEN_Pos', 'RCC_APB1HLPENR_MDIOSLPEN_Msk',
    'RCC_APB1HLPENR_MDIOSLPEN', 'RCC_APB1HLPENR_FDCANLPEN_Pos',
    'RCC_APB1HLPENR_FDCANLPEN_Msk', 'RCC_APB1HLPENR_FDCANLPEN',
    'RCC_APB2LPENR_TIM1LPEN_Pos', 'RCC_APB2LPENR_TIM1LPEN_Msk',
    'RCC_APB2LPENR_TIM1LPEN', 'RCC_APB2LPENR_TIM8LPEN_Pos',
    'RCC_APB2LPENR_TIM8LPEN_Msk', 'RCC_APB2LPENR_TIM8LPEN',
    'RCC_APB2LPENR_USART1LPEN_Pos', 'RCC_APB2LPENR_USART1LPEN_Msk',
    'RCC_APB2LPENR_USART1LPEN', 'RCC_APB2LPENR_USART6LPEN_Pos',
    'RCC_APB2LPENR_USART6LPEN_Msk', 'RCC_APB2LPENR_USART6LPEN',
    'RCC_APB2LPENR_SPI1LPEN_Pos', 'RCC_APB2LPENR_SPI1LPEN_Msk',
    'RCC_APB2LPENR_SPI1LPEN', 'RCC_APB2LPENR_SPI4LPEN_Pos',
    'RCC_APB2LPENR_SPI4LPEN_Msk', 'RCC_APB2LPENR_SPI4LPEN',
    'RCC_APB2LPENR_TIM15LPEN_Pos', 'RCC_APB2LPENR_TIM15LPEN_Msk',
    'RCC_APB2LPENR_TIM15LPEN', 'RCC_APB2LPENR_TIM16LPEN_Pos',
    'RCC_APB2LPENR_TIM16LPEN_Msk', 'RCC_APB2LPENR_TIM16LPEN',
    'RCC_APB2LPENR_TIM17LPEN_Pos', 'RCC_APB2LPENR_TIM17LPEN_Msk',
    'RCC_APB2LPENR_TIM17LPEN', 'RCC_APB2LPENR_SPI5LPEN_Pos',
    'RCC_APB2LPENR_SPI5LPEN_Msk', 'RCC_APB2LPENR_SPI5LPEN',
    'RCC_APB2LPENR_SAI1LPEN_Pos', 'RCC_APB2LPENR_SAI1LPEN_Msk',
    'RCC_APB2LPENR_SAI1LPEN', 'RCC_APB2LPENR_SAI2LPEN_Pos',
    'RCC_APB2LPENR_SAI2LPEN_Msk', 'RCC_APB2LPENR_SAI2LPEN',
    'RCC_APB2LPENR_SAI3LPEN_Pos', 'RCC_APB2LPENR_SAI3LPEN_Msk',
    'RCC_APB2LPENR_SAI3LPEN', 'RCC_APB2LPENR_DFSDM1LPEN_Pos',
    'RCC_APB2LPENR_DFSDM1LPEN_Msk', 'RCC_APB2LPENR_DFSDM1LPEN',
    'RCC_APB2LPENR_HRTIMLPEN_Pos', 'RCC_APB2LPENR_HRTIMLPEN_Msk',
    'RCC_APB2LPENR_HRTIMLPEN', 'RCC_APB4LPENR_SYSCFGLPEN_Pos',
    'RCC_APB4LPENR_SYSCFGLPEN_Msk', 'RCC_APB4LPENR_SYSCFGLPEN',
    'RCC_APB4LPENR_LPUART1LPEN_Pos', 'RCC_APB4LPENR_LPUART1LPEN_Msk',
    'RCC_APB4LPENR_LPUART1LPEN', 'RCC_APB4LPENR_SPI6LPEN_Pos',
    'RCC_APB4LPENR_SPI6LPEN_Msk', 'RCC_APB4LPENR_SPI6LPEN',
    'RCC_APB4LPENR_I2C4LPEN_Pos', 'RCC_APB4LPENR_I2C4LPEN_Msk',
    'RCC_APB4LPENR_I2C4LPEN', 'RCC_APB4LPENR_LPTIM2LPEN_Pos',
    'RCC_APB4LPENR_LPTIM2LPEN_Msk', 'RCC_APB4LPENR_LPTIM2LPEN',
    'RCC_APB4LPENR_LPTIM3LPEN_Pos', 'RCC_APB4LPENR_LPTIM3LPEN_Msk',
    'RCC_APB4LPENR_LPTIM3LPEN', 'RCC_APB4LPENR_LPTIM4LPEN_Pos',
    'RCC_APB4LPENR_LPTIM4LPEN_Msk', 'RCC_APB4LPENR_LPTIM4LPEN',
    'RCC_APB4LPENR_LPTIM5LPEN_Pos', 'RCC_APB4LPENR_LPTIM5LPEN_Msk',
    'RCC_APB4LPENR_LPTIM5LPEN', 'RCC_APB4LPENR_COMP12LPEN_Pos',
    'RCC_APB4LPENR_COMP12LPEN_Msk', 'RCC_APB4LPENR_COMP12LPEN',
    'RCC_APB4LPENR_VREFLPEN_Pos', 'RCC_APB4LPENR_VREFLPEN_Msk',
    'RCC_APB4LPENR_VREFLPEN', 'RCC_APB4LPENR_RTCAPBLPEN_Pos',
    'RCC_APB4LPENR_RTCAPBLPEN_Msk', 'RCC_APB4LPENR_RTCAPBLPEN',
    'RCC_APB4LPENR_SAI4LPEN_Pos', 'RCC_APB4LPENR_SAI4LPEN_Msk',
    'RCC_APB4LPENR_SAI4LPEN', 'RCC_RSR_RMVF_Pos', 'RCC_RSR_RMVF_Msk', 'RCC_RSR_RMVF',
    'RCC_RSR_CPURSTF_Pos', 'RCC_RSR_CPURSTF_Msk', 'RCC_RSR_CPURSTF',
    'RCC_RSR_D1RSTF_Pos', 'RCC_RSR_D1RSTF_Msk', 'RCC_RSR_D1RSTF', 'RCC_RSR_D2RSTF_Pos',
    'RCC_RSR_D2RSTF_Msk', 'RCC_RSR_D2RSTF', 'RCC_RSR_BORRSTF_Pos',
    'RCC_RSR_BORRSTF_Msk', 'RCC_RSR_BORRSTF', 'RCC_RSR_PINRSTF_Pos',
    'RCC_RSR_PINRSTF_Msk', 'RCC_RSR_PINRSTF', 'RCC_RSR_PORRSTF_Pos',
    'RCC_RSR_PORRSTF_Msk', 'RCC_RSR_PORRSTF', 'RCC_RSR_SFTRSTF_Pos',
    'RCC_RSR_SFTRSTF_Msk', 'RCC_RSR_SFTRSTF', 'RCC_RSR_IWDG1RSTF_Pos',
    'RCC_RSR_IWDG1RSTF_Msk', 'RCC_RSR_IWDG1RSTF', 'RCC_RSR_WWDG1RSTF_Pos',
    'RCC_RSR_WWDG1RSTF_Msk', 'RCC_RSR_WWDG1RSTF', 'RCC_RSR_LPWRRSTF_Pos',
    'RCC_RSR_LPWRRSTF_Msk', 'RCC_RSR_LPWRRSTF', 'RNG_CR_RNGEN_Pos', 'RNG_CR_RNGEN_Msk',
    'RNG_CR_RNGEN', 'RNG_CR_IE_Pos', 'RNG_CR_IE_Msk', 'RNG_CR_IE', 'RNG_CR_CED_Pos',
    'RNG_CR_CED_Msk', 'RNG_CR_CED', 'RNG_SR_DRDY_Pos', 'RNG_SR_DRDY_Msk', 'RNG_SR_DRDY',
    'RNG_SR_CECS_Pos', 'RNG_SR_CECS_Msk', 'RNG_SR_CECS', 'RNG_SR_SECS_Pos',
    'RNG_SR_SECS_Msk', 'RNG_SR_SECS', 'RNG_SR_CEIS_Pos', 'RNG_SR_CEIS_Msk',
    'RNG_SR_CEIS', 'RNG_SR_SEIS_Pos', 'RNG_SR_SEIS_Msk', 'RNG_SR_SEIS', 'RTC_TR_PM_Pos',
    'RTC_TR_PM_Msk', 'RTC_TR_PM', 'RTC_TR_HT_Pos', 'RTC_TR_HT_Msk', 'RTC_TR_HT',
    'RTC_TR_HT_0', 'RTC_TR_HT_1', 'RTC_TR_HU_Pos', 'RTC_TR_HU_Msk', 'RTC_TR_HU',
    'RTC_TR_HU_0', 'RTC_TR_HU_1', 'RTC_TR_HU_2', 'RTC_TR_HU_3', 'RTC_TR_MNT_Pos',
    'RTC_TR_MNT_Msk', 'RTC_TR_MNT', 'RTC_TR_MNT_0', 'RTC_TR_MNT_1', 'RTC_TR_MNT_2',
    'RTC_TR_MNU_Pos', 'RTC_TR_MNU_Msk', 'RTC_TR_MNU', 'RTC_TR_MNU_0', 'RTC_TR_MNU_1',
    'RTC_TR_MNU_2', 'RTC_TR_MNU_3', 'RTC_TR_ST_Pos', 'RTC_TR_ST_Msk', 'RTC_TR_ST',
    'RTC_TR_ST_0', 'RTC_TR_ST_1', 'RTC_TR_ST_2', 'RTC_TR_SU_Pos', 'RTC_TR_SU_Msk',
    'RTC_TR_SU', 'RTC_TR_SU_0', 'RTC_TR_SU_1', 'RTC_TR_SU_2', 'RTC_TR_SU_3',
    'RTC_DR_YT_Pos', 'RTC_DR_YT_Msk', 'RTC_DR_YT', 'RTC_DR_YT_0', 'RTC_DR_YT_1',
    'RTC_DR_YT_2', 'RTC_DR_YT_3', 'RTC_DR_YU_Pos', 'RTC_DR_YU_Msk', 'RTC_DR_YU',
    'RTC_DR_YU_0', 'RTC_DR_YU_1', 'RTC_DR_YU_2', 'RTC_DR_YU_3', 'RTC_DR_WDU_Pos',
    'RTC_DR_WDU_Msk', 'RTC_DR_WDU', 'RTC_DR_WDU_0', 'RTC_DR_WDU_1', 'RTC_DR_WDU_2',
    'RTC_DR_MT_Pos', 'RTC_DR_MT_Msk', 'RTC_DR_MT', 'RTC_DR_MU_Pos', 'RTC_DR_MU_Msk',
    'RTC_DR_MU', 'RTC_DR_MU_0', 'RTC_DR_MU_1', 'RTC_DR_MU_2', 'RTC_DR_MU_3',
    'RTC_DR_DT_Pos', 'RTC_DR_DT_Msk', 'RTC_DR_DT', 'RTC_DR_DT_0', 'RTC_DR_DT_1',
    'RTC_DR_DU_Pos', 'RTC_DR_DU_Msk', 'RTC_DR_DU', 'RTC_DR_DU_0', 'RTC_DR_DU_1',
    'RTC_DR_DU_2', 'RTC_DR_DU_3', 'RTC_CR_ITSE_Pos', 'RTC_CR_ITSE_Msk', 'RTC_CR_ITSE',
    'RTC_CR_COE_Pos', 'RTC_CR_COE_Msk', 'RTC_CR_COE', 'RTC_CR_OSEL_Pos',
    'RTC_CR_OSEL_Msk', 'RTC_CR_OSEL', 'RTC_CR_OSEL_0', 'RTC_CR_OSEL_1',
    'RTC_CR_POL_Pos', 'RTC_CR_POL_Msk', 'RTC_CR_POL', 'RTC_CR_COSEL_Pos',
    'RTC_CR_COSEL_Msk', 'RTC_CR_COSEL', 'RTC_CR_BKP_Pos', 'RTC_CR_BKP_Msk',
    'RTC_CR_BKP', 'RTC_CR_SUB1H_Pos', 'RTC_CR_SUB1H_Msk', 'RTC_CR_SUB1H',
    'RTC_CR_ADD1H_Pos', 'RTC_CR_ADD1H_Msk', 'RTC_CR_ADD1H', 'RTC_CR_TSIE_Pos',
    'RTC_CR_TSIE_Msk', 'RTC_CR_TSIE', 'RTC_CR_WUTIE_Pos', 'RTC_CR_WUTIE_Msk',
    'RTC_CR_WUTIE', 'RTC_CR_ALRBIE_Pos', 'RTC_CR_ALRBIE_Msk', 'RTC_CR_ALRBIE',
    'RTC_CR_ALRAIE_Pos', 'RTC_CR_ALRAIE_Msk', 'RTC_CR_ALRAIE', 'RTC_CR_TSE_Pos',
    'RTC_CR_TSE_Msk', 'RTC_CR_TSE', 'RTC_CR_WUTE_Pos', 'RTC_CR_WUTE_Msk', 'RTC_CR_WUTE',
    'RTC_CR_ALRBE_Pos', 'RTC_CR_ALRBE_Msk', 'RTC_CR_ALRBE', 'RTC_CR_ALRAE_Pos',
    'RTC_CR_ALRAE_Msk', 'RTC_CR_ALRAE', 'RTC_CR_FMT_Pos', 'RTC_CR_FMT_Msk',
    'RTC_CR_FMT', 'RTC_CR_BYPSHAD_Pos', 'RTC_CR_BYPSHAD_Msk', 'RTC_CR_BYPSHAD',
    'RTC_CR_REFCKON_Pos', 'RTC_CR_REFCKON_Msk', 'RTC_CR_REFCKON', 'RTC_CR_TSEDGE_Pos',
    'RTC_CR_TSEDGE_Msk', 'RTC_CR_TSEDGE', 'RTC_CR_WUCKSEL_Pos', 'RTC_CR_WUCKSEL_Msk',
    'RTC_CR_WUCKSEL', 'RTC_CR_WUCKSEL_0', 'RTC_CR_WUCKSEL_1', 'RTC_CR_WUCKSEL_2',
    'RTC_ISR_ITSF_Pos', 'RTC_ISR_ITSF_Msk', 'RTC_ISR_ITSF', 'RTC_ISR_RECALPF_Pos',
    'RTC_ISR_RECALPF_Msk', 'RTC_ISR_RECALPF', 'RTC_ISR_TAMP3F_Pos',
    'RTC_ISR_TAMP3F_Msk', 'RTC_ISR_TAMP3F', 'RTC_ISR_TAMP2F_Pos', 'RTC_ISR_TAMP2F_Msk',
    'RTC_ISR_TAMP2F', 'RTC_ISR_TAMP1F_Pos', 'RTC_ISR_TAMP1F_Msk', 'RTC_ISR_TAMP1F',
    'RTC_ISR_TSOVF_Pos', 'RTC_ISR_TSOVF_Msk', 'RTC_ISR_TSOVF', 'RTC_ISR_TSF_Pos',
    'RTC_ISR_TSF_Msk', 'RTC_ISR_TSF', 'RTC_ISR_WUTF_Pos', 'RTC_ISR_WUTF_Msk',
    'RTC_ISR_WUTF', 'RTC_ISR_ALRBF_Pos', 'RTC_ISR_ALRBF_Msk', 'RTC_ISR_ALRBF',
    'RTC_ISR_ALRAF_Pos', 'RTC_ISR_ALRAF_Msk', 'RTC_ISR_ALRAF', 'RTC_ISR_INIT_Pos',
    'RTC_ISR_INIT_Msk', 'RTC_ISR_INIT', 'RTC_ISR_INITF_Pos', 'RTC_ISR_INITF_Msk',
    'RTC_ISR_INITF', 'RTC_ISR_RSF_Pos', 'RTC_ISR_RSF_Msk', 'RTC_ISR_RSF',
    'RTC_ISR_INITS_Pos', 'RTC_ISR_INITS_Msk', 'RTC_ISR_INITS', 'RTC_ISR_SHPF_Pos',
    'RTC_ISR_SHPF_Msk', 'RTC_ISR_SHPF', 'RTC_ISR_WUTWF_Pos', 'RTC_ISR_WUTWF_Msk',
    'RTC_ISR_WUTWF', 'RTC_ISR_ALRBWF_Pos', 'RTC_ISR_ALRBWF_Msk', 'RTC_ISR_ALRBWF',
    'RTC_ISR_ALRAWF_Pos', 'RTC_ISR_ALRAWF_Msk', 'RTC_ISR_ALRAWF',
    'RTC_PRER_PREDIV_A_Pos', 'RTC_PRER_PREDIV_A_Msk', 'RTC_PRER_PREDIV_A',
    'RTC_PRER_PREDIV_S_Pos', 'RTC_PRER_PREDIV_S_Msk', 'RTC_PRER_PREDIV_S',
    'RTC_WUTR_WUT_Pos', 'RTC_WUTR_WUT_Msk', 'RTC_WUTR_WUT', 'RTC_ALRMAR_MSK4_Pos',
    'RTC_ALRMAR_MSK4_Msk', 'RTC_ALRMAR_MSK4', 'RTC_ALRMAR_WDSEL_Pos',
    'RTC_ALRMAR_WDSEL_Msk', 'RTC_ALRMAR_WDSEL', 'RTC_ALRMAR_DT_Pos',
    'RTC_ALRMAR_DT_Msk', 'RTC_ALRMAR_DT', 'RTC_ALRMAR_DT_0', 'RTC_ALRMAR_DT_1',
    'RTC_ALRMAR_DU_Pos', 'RTC_ALRMAR_DU_Msk', 'RTC_ALRMAR_DU', 'RTC_ALRMAR_DU_0',
    'RTC_ALRMAR_DU_1', 'RTC_ALRMAR_DU_2', 'RTC_ALRMAR_DU_3', 'RTC_ALRMAR_MSK3_Pos',
    'RTC_ALRMAR_MSK3_Msk', 'RTC_ALRMAR_MSK3', 'RTC_ALRMAR_PM_Pos', 'RTC_ALRMAR_PM_Msk',
    'RTC_ALRMAR_PM', 'RTC_ALRMAR_HT_Pos', 'RTC_ALRMAR_HT_Msk', 'RTC_ALRMAR_HT',
    'RTC_ALRMAR_HT_0', 'RTC_ALRMAR_HT_1', 'RTC_ALRMAR_HU_Pos', 'RTC_ALRMAR_HU_Msk',
    'RTC_ALRMAR_HU', 'RTC_ALRMAR_HU_0', 'RTC_ALRMAR_HU_1', 'RTC_ALRMAR_HU_2',
    'RTC_ALRMAR_HU_3', 'RTC_ALRMAR_MSK2_Pos', 'RTC_ALRMAR_MSK2_Msk', 'RTC_ALRMAR_MSK2',
    'RTC_ALRMAR_MNT_Pos', 'RTC_ALRMAR_MNT_Msk', 'RTC_ALRMAR_MNT', 'RTC_ALRMAR_MNT_0',
    'RTC_ALRMAR_MNT_1', 'RTC_ALRMAR_MNT_2', 'RTC_ALRMAR_MNU_Pos', 'RTC_ALRMAR_MNU_Msk',
    'RTC_ALRMAR_MNU', 'RTC_ALRMAR_MNU_0', 'RTC_ALRMAR_MNU_1', 'RTC_ALRMAR_MNU_2',
    'RTC_ALRMAR_MNU_3', 'RTC_ALRMAR_MSK1_Pos', 'RTC_ALRMAR_MSK1_Msk', 'RTC_ALRMAR_MSK1',
    'RTC_ALRMAR_ST_Pos', 'RTC_ALRMAR_ST_Msk', 'RTC_ALRMAR_ST', 'RTC_ALRMAR_ST_0',
    'RTC_ALRMAR_ST_1', 'RTC_ALRMAR_ST_2', 'RTC_ALRMAR_SU_Pos', 'RTC_ALRMAR_SU_Msk',
    'RTC_ALRMAR_SU', 'RTC_ALRMAR_SU_0', 'RTC_ALRMAR_SU_1', 'RTC_ALRMAR_SU_2',
    'RTC_ALRMAR_SU_3', 'RTC_ALRMBR_MSK4_Pos', 'RTC_ALRMBR_MSK4_Msk', 'RTC_ALRMBR_MSK4',
    'RTC_ALRMBR_WDSEL_Pos', 'RTC_ALRMBR_WDSEL_Msk', 'RTC_ALRMBR_WDSEL',
    'RTC_ALRMBR_DT_Pos', 'RTC_ALRMBR_DT_Msk', 'RTC_ALRMBR_DT', 'RTC_ALRMBR_DT_0',
    'RTC_ALRMBR_DT_1', 'RTC_ALRMBR_DU_Pos', 'RTC_ALRMBR_DU_Msk', 'RTC_ALRMBR_DU',
    'RTC_ALRMBR_DU_0', 'RTC_ALRMBR_DU_1', 'RTC_ALRMBR_DU_2', 'RTC_ALRMBR_DU_3',
    'RTC_ALRMBR_MSK3_Pos', 'RTC_ALRMBR_MSK3_Msk', 'RTC_ALRMBR_MSK3',
    'RTC_ALRMBR_PM_Pos', 'RTC_ALRMBR_PM_Msk', 'RTC_ALRMBR_PM', 'RTC_ALRMBR_HT_Pos',
    'RTC_ALRMBR_HT_Msk', 'RTC_ALRMBR_HT', 'RTC_ALRMBR_HT_0', 'RTC_ALRMBR_HT_1',
    'RTC_ALRMBR_HU_Pos', 'RTC_ALRMBR_HU_Msk', 'RTC_ALRMBR_HU', 'RTC_ALRMBR_HU_0',
    'RTC_ALRMBR_HU_1', 'RTC_ALRMBR_HU_2', 'RTC_ALRMBR_HU_3', 'RTC_ALRMBR_MSK2_Pos',
    'RTC_ALRMBR_MSK2_Msk', 'RTC_ALRMBR_MSK2', 'RTC_ALRMBR_MNT_Pos',
    'RTC_ALRMBR_MNT_Msk', 'RTC_ALRMBR_MNT', 'RTC_ALRMBR_MNT_0', 'RTC_ALRMBR_MNT_1',
    'RTC_ALRMBR_MNT_2', 'RTC_ALRMBR_MNU_Pos', 'RTC_ALRMBR_MNU_Msk', 'RTC_ALRMBR_MNU',
    'RTC_ALRMBR_MNU_0', 'RTC_ALRMBR_MNU_1', 'RTC_ALRMBR_MNU_2', 'RTC_ALRMBR_MNU_3',
    'RTC_ALRMBR_MSK1_Pos', 'RTC_ALRMBR_MSK1_Msk', 'RTC_ALRMBR_MSK1',
    'RTC_ALRMBR_ST_Pos', 'RTC_ALRMBR_ST_Msk', 'RTC_ALRMBR_ST', 'RTC_ALRMBR_ST_0',
    'RTC_ALRMBR_ST_1', 'RTC_ALRMBR_ST_2', 'RTC_ALRMBR_SU_Pos', 'RTC_ALRMBR_SU_Msk',
    'RTC_ALRMBR_SU', 'RTC_ALRMBR_SU_0', 'RTC_ALRMBR_SU_1', 'RTC_ALRMBR_SU_2',
    'RTC_ALRMBR_SU_3', 'RTC_WPR_KEY_Pos', 'RTC_WPR_KEY_Msk', 'RTC_WPR_KEY',
    'RTC_SSR_SS_Pos', 'RTC_SSR_SS_Msk', 'RTC_SSR_SS', 'RTC_SHIFTR_SUBFS_Pos',
    'RTC_SHIFTR_SUBFS_Msk', 'RTC_SHIFTR_SUBFS', 'RTC_SHIFTR_ADD1S_Pos',
    'RTC_SHIFTR_ADD1S_Msk', 'RTC_SHIFTR_ADD1S', 'RTC_TSTR_PM_Pos', 'RTC_TSTR_PM_Msk',
    'RTC_TSTR_PM', 'RTC_TSTR_HT_Pos', 'RTC_TSTR_HT_Msk', 'RTC_TSTR_HT', 'RTC_TSTR_HT_0',
    'RTC_TSTR_HT_1', 'RTC_TSTR_HU_Pos', 'RTC_TSTR_HU_Msk', 'RTC_TSTR_HU',
    'RTC_TSTR_HU_0', 'RTC_TSTR_HU_1', 'RTC_TSTR_HU_2', 'RTC_TSTR_HU_3',
    'RTC_TSTR_MNT_Pos', 'RTC_TSTR_MNT_Msk', 'RTC_TSTR_MNT', 'RTC_TSTR_MNT_0',
    'RTC_TSTR_MNT_1', 'RTC_TSTR_MNT_2', 'RTC_TSTR_MNU_Pos', 'RTC_TSTR_MNU_Msk',
    'RTC_TSTR_MNU', 'RTC_TSTR_MNU_0', 'RTC_TSTR_MNU_1', 'RTC_TSTR_MNU_2',
    'RTC_TSTR_MNU_3', 'RTC_TSTR_ST_Pos', 'RTC_TSTR_ST_Msk', 'RTC_TSTR_ST',
    'RTC_TSTR_ST_0', 'RTC_TSTR_ST_1', 'RTC_TSTR_ST_2', 'RTC_TSTR_SU_Pos',
    'RTC_TSTR_SU_Msk', 'RTC_TSTR_SU', 'RTC_TSTR_SU_0', 'RTC_TSTR_SU_1', 'RTC_TSTR_SU_2',
    'RTC_TSTR_SU_3', 'RTC_TSDR_WDU_Pos', 'RTC_TSDR_WDU_Msk', 'RTC_TSDR_WDU',
    'RTC_TSDR_WDU_0', 'RTC_TSDR_WDU_1', 'RTC_TSDR_WDU_2', 'RTC_TSDR_MT_Pos',
    'RTC_TSDR_MT_Msk', 'RTC_TSDR_MT', 'RTC_TSDR_MU_Pos', 'RTC_TSDR_MU_Msk',
    'RTC_TSDR_MU', 'RTC_TSDR_MU_0', 'RTC_TSDR_MU_1', 'RTC_TSDR_MU_2', 'RTC_TSDR_MU_3',
    'RTC_TSDR_DT_Pos', 'RTC_TSDR_DT_Msk', 'RTC_TSDR_DT', 'RTC_TSDR_DT_0',
    'RTC_TSDR_DT_1', 'RTC_TSDR_DU_Pos', 'RTC_TSDR_DU_Msk', 'RTC_TSDR_DU',
    'RTC_TSDR_DU_0', 'RTC_TSDR_DU_1', 'RTC_TSDR_DU_2', 'RTC_TSDR_DU_3',
    'RTC_TSSSR_SS_Pos', 'RTC_TSSSR_SS_Msk', 'RTC_TSSSR_SS', 'RTC_CALR_CALP_Pos',
    'RTC_CALR_CALP_Msk', 'RTC_CALR_CALP', 'RTC_CALR_CALW8_Pos', 'RTC_CALR_CALW8_Msk',
    'RTC_CALR_CALW8', 'RTC_CALR_CALW16_Pos', 'RTC_CALR_CALW16_Msk', 'RTC_CALR_CALW16',
    'RTC_CALR_CALM_Pos', 'RTC_CALR_CALM_Msk', 'RTC_CALR_CALM', 'RTC_CALR_CALM_0',
    'RTC_CALR_CALM_1', 'RTC_CALR_CALM_2', 'RTC_CALR_CALM_3', 'RTC_CALR_CALM_4',
    'RTC_CALR_CALM_5', 'RTC_CALR_CALM_6', 'RTC_CALR_CALM_7', 'RTC_CALR_CALM_8',
    'RTC_TAMPCR_TAMP3MF_Pos', 'RTC_TAMPCR_TAMP3MF_Msk', 'RTC_TAMPCR_TAMP3MF',
    'RTC_TAMPCR_TAMP3NOERASE_Pos', 'RTC_TAMPCR_TAMP3NOERASE_Msk',
    'RTC_TAMPCR_TAMP3NOERASE', 'RTC_TAMPCR_TAMP3IE_Pos', 'RTC_TAMPCR_TAMP3IE_Msk',
    'RTC_TAMPCR_TAMP3IE', 'RTC_TAMPCR_TAMP2MF_Pos', 'RTC_TAMPCR_TAMP2MF_Msk',
    'RTC_TAMPCR_TAMP2MF', 'RTC_TAMPCR_TAMP2NOERASE_Pos', 'RTC_TAMPCR_TAMP2NOERASE_Msk',
    'RTC_TAMPCR_TAMP2NOERASE', 'RTC_TAMPCR_TAMP2IE_Pos', 'RTC_TAMPCR_TAMP2IE_Msk',
    'RTC_TAMPCR_TAMP2IE', 'RTC_TAMPCR_TAMP1MF_Pos', 'RTC_TAMPCR_TAMP1MF_Msk',
    'RTC_TAMPCR_TAMP1MF', 'RTC_TAMPCR_TAMP1NOERASE_Pos', 'RTC_TAMPCR_TAMP1NOERASE_Msk',
    'RTC_TAMPCR_TAMP1NOERASE', 'RTC_TAMPCR_TAMP1IE_Pos', 'RTC_TAMPCR_TAMP1IE_Msk',
    'RTC_TAMPCR_TAMP1IE', 'RTC_TAMPCR_TAMPPUDIS_Pos', 'RTC_TAMPCR_TAMPPUDIS_Msk',
    'RTC_TAMPCR_TAMPPUDIS', 'RTC_TAMPCR_TAMPPRCH_Pos', 'RTC_TAMPCR_TAMPPRCH_Msk',
    'RTC_TAMPCR_TAMPPRCH', 'RTC_TAMPCR_TAMPPRCH_0', 'RTC_TAMPCR_TAMPPRCH_1',
    'RTC_TAMPCR_TAMPFLT_Pos', 'RTC_TAMPCR_TAMPFLT_Msk', 'RTC_TAMPCR_TAMPFLT',
    'RTC_TAMPCR_TAMPFLT_0', 'RTC_TAMPCR_TAMPFLT_1', 'RTC_TAMPCR_TAMPFREQ_Pos',
    'RTC_TAMPCR_TAMPFREQ_Msk', 'RTC_TAMPCR_TAMPFREQ', 'RTC_TAMPCR_TAMPFREQ_0',
    'RTC_TAMPCR_TAMPFREQ_1', 'RTC_TAMPCR_TAMPFREQ_2', 'RTC_TAMPCR_TAMPTS_Pos',
    'RTC_TAMPCR_TAMPTS_Msk', 'RTC_TAMPCR_TAMPTS', 'RTC_TAMPCR_TAMP3TRG_Pos',
    'RTC_TAMPCR_TAMP3TRG_Msk', 'RTC_TAMPCR_TAMP3TRG', 'RTC_TAMPCR_TAMP3E_Pos',
    'RTC_TAMPCR_TAMP3E_Msk', 'RTC_TAMPCR_TAMP3E', 'RTC_TAMPCR_TAMP2TRG_Pos',
    'RTC_TAMPCR_TAMP2TRG_Msk', 'RTC_TAMPCR_TAMP2TRG', 'RTC_TAMPCR_TAMP2E_Pos',
    'RTC_TAMPCR_TAMP2E_Msk', 'RTC_TAMPCR_TAMP2E', 'RTC_TAMPCR_TAMPIE_Pos',
    'RTC_TAMPCR_TAMPIE_Msk', 'RTC_TAMPCR_TAMPIE', 'RTC_TAMPCR_TAMP1TRG_Pos',
    'RTC_TAMPCR_TAMP1TRG_Msk', 'RTC_TAMPCR_TAMP1TRG', 'RTC_TAMPCR_TAMP1E_Pos',
    'RTC_TAMPCR_TAMP1E_Msk', 'RTC_TAMPCR_TAMP1E', 'RTC_ALRMASSR_MASKSS_Pos',
    'RTC_ALRMASSR_MASKSS_Msk', 'RTC_ALRMASSR_MASKSS', 'RTC_ALRMASSR_MASKSS_0',
    'RTC_ALRMASSR_MASKSS_1', 'RTC_ALRMASSR_MASKSS_2', 'RTC_ALRMASSR_MASKSS_3',
    'RTC_ALRMASSR_SS_Pos', 'RTC_ALRMASSR_SS_Msk', 'RTC_ALRMASSR_SS',
    'RTC_ALRMBSSR_MASKSS_Pos', 'RTC_ALRMBSSR_MASKSS_Msk', 'RTC_ALRMBSSR_MASKSS',
    'RTC_ALRMBSSR_MASKSS_0', 'RTC_ALRMBSSR_MASKSS_1', 'RTC_ALRMBSSR_MASKSS_2',
    'RTC_ALRMBSSR_MASKSS_3', 'RTC_ALRMBSSR_SS_Pos', 'RTC_ALRMBSSR_SS_Msk',
    'RTC_ALRMBSSR_SS', 'RTC_OR_OUT_RMP_Pos', 'RTC_OR_OUT_RMP_Msk', 'RTC_OR_OUT_RMP',
    'RTC_OR_ALARMOUTTYPE_Pos', 'RTC_OR_ALARMOUTTYPE_Msk', 'RTC_OR_ALARMOUTTYPE',
    'RTC_BKP0R_Pos', 'RTC_BKP0R_Msk', 'RTC_BKP0R', 'RTC_BKP1R_Pos', 'RTC_BKP1R_Msk',
    'RTC_BKP1R', 'RTC_BKP2R_Pos', 'RTC_BKP2R_Msk', 'RTC_BKP2R', 'RTC_BKP3R_Pos',
    'RTC_BKP3R_Msk', 'RTC_BKP3R', 'RTC_BKP4R_Pos', 'RTC_BKP4R_Msk', 'RTC_BKP4R',
    'RTC_BKP5R_Pos', 'RTC_BKP5R_Msk', 'RTC_BKP5R', 'RTC_BKP6R_Pos', 'RTC_BKP6R_Msk',
    'RTC_BKP6R', 'RTC_BKP7R_Pos', 'RTC_BKP7R_Msk', 'RTC_BKP7R', 'RTC_BKP8R_Pos',
    'RTC_BKP8R_Msk', 'RTC_BKP8R', 'RTC_BKP9R_Pos', 'RTC_BKP9R_Msk', 'RTC_BKP9R',
    'RTC_BKP10R_Pos', 'RTC_BKP10R_Msk', 'RTC_BKP10R', 'RTC_BKP11R_Pos',
    'RTC_BKP11R_Msk', 'RTC_BKP11R', 'RTC_BKP12R_Pos', 'RTC_BKP12R_Msk', 'RTC_BKP12R',
    'RTC_BKP13R_Pos', 'RTC_BKP13R_Msk', 'RTC_BKP13R', 'RTC_BKP14R_Pos',
    'RTC_BKP14R_Msk', 'RTC_BKP14R', 'RTC_BKP15R_Pos', 'RTC_BKP15R_Msk', 'RTC_BKP15R',
    'RTC_BKP16R_Pos', 'RTC_BKP16R_Msk', 'RTC_BKP16R', 'RTC_BKP17R_Pos',
    'RTC_BKP17R_Msk', 'RTC_BKP17R', 'RTC_BKP18R_Pos', 'RTC_BKP18R_Msk', 'RTC_BKP18R',
    'RTC_BKP19R_Pos', 'RTC_BKP19R_Msk', 'RTC_BKP19R', 'RTC_BKP20R_Pos',
    'RTC_BKP20R_Msk', 'RTC_BKP20R', 'RTC_BKP21R_Pos', 'RTC_BKP21R_Msk', 'RTC_BKP21R',
    'RTC_BKP22R_Pos', 'RTC_BKP22R_Msk', 'RTC_BKP22R', 'RTC_BKP23R_Pos',
    'RTC_BKP23R_Msk', 'RTC_BKP23R', 'RTC_BKP24R_Pos', 'RTC_BKP24R_Msk', 'RTC_BKP24R',
    'RTC_BKP25R_Pos', 'RTC_BKP25R_Msk', 'RTC_BKP25R', 'RTC_BKP26R_Pos',
    'RTC_BKP26R_Msk', 'RTC_BKP26R', 'RTC_BKP27R_Pos', 'RTC_BKP27R_Msk', 'RTC_BKP27R',
    'RTC_BKP28R_Pos', 'RTC_BKP28R_Msk', 'RTC_BKP28R', 'RTC_BKP29R_Pos',
    'RTC_BKP29R_Msk', 'RTC_BKP29R', 'RTC_BKP30R_Pos', 'RTC_BKP30R_Msk', 'RTC_BKP30R',
    'RTC_BKP31R_Pos', 'RTC_BKP31R_Msk', 'RTC_BKP31R', 'RTC_BKP_NUMBER_Pos',
    'RTC_BKP_NUMBER_Msk', 'RTC_BKP_NUMBER', 'SPDIFRX_CR_SPDIFEN_Pos',
    'SPDIFRX_CR_SPDIFEN_Msk', 'SPDIFRX_CR_SPDIFEN', 'SPDIFRX_CR_RXDMAEN_Pos',
    'SPDIFRX_CR_RXDMAEN_Msk', 'SPDIFRX_CR_RXDMAEN', 'SPDIFRX_CR_RXSTEO_Pos',
    'SPDIFRX_CR_RXSTEO_Msk', 'SPDIFRX_CR_RXSTEO', 'SPDIFRX_CR_DRFMT_Pos',
    'SPDIFRX_CR_DRFMT_Msk', 'SPDIFRX_CR_DRFMT', 'SPDIFRX_CR_PMSK_Pos',
    'SPDIFRX_CR_PMSK_Msk', 'SPDIFRX_CR_PMSK', 'SPDIFRX_CR_VMSK_Pos',
    'SPDIFRX_CR_VMSK_Msk', 'SPDIFRX_CR_VMSK', 'SPDIFRX_CR_CUMSK_Pos',
    'SPDIFRX_CR_CUMSK_Msk', 'SPDIFRX_CR_CUMSK', 'SPDIFRX_CR_PTMSK_Pos',
    'SPDIFRX_CR_PTMSK_Msk', 'SPDIFRX_CR_PTMSK', 'SPDIFRX_CR_CBDMAEN_Pos',
    'SPDIFRX_CR_CBDMAEN_Msk', 'SPDIFRX_CR_CBDMAEN', 'SPDIFRX_CR_CHSEL_Pos',
    'SPDIFRX_CR_CHSEL_Msk', 'SPDIFRX_CR_CHSEL', 'SPDIFRX_CR_NBTR_Pos',
    'SPDIFRX_CR_NBTR_Msk', 'SPDIFRX_CR_NBTR', 'SPDIFRX_CR_WFA_Pos',
    'SPDIFRX_CR_WFA_Msk', 'SPDIFRX_CR_WFA', 'SPDIFRX_CR_INSEL_Pos',
    'SPDIFRX_CR_INSEL_Msk', 'SPDIFRX_CR_INSEL', 'SPDIFRX_CR_CKSEN_Pos',
    'SPDIFRX_CR_CKSEN_Msk', 'SPDIFRX_CR_CKSEN', 'SPDIFRX_CR_CKSBKPEN_Pos',
    'SPDIFRX_CR_CKSBKPEN_Msk', 'SPDIFRX_CR_CKSBKPEN', 'SPDIFRX_IMR_RXNEIE_Pos',
    'SPDIFRX_IMR_RXNEIE_Msk', 'SPDIFRX_IMR_RXNEIE', 'SPDIFRX_IMR_CSRNEIE_Pos',
    'SPDIFRX_IMR_CSRNEIE_Msk', 'SPDIFRX_IMR_CSRNEIE', 'SPDIFRX_IMR_PERRIE_Pos',
    'SPDIFRX_IMR_PERRIE_Msk', 'SPDIFRX_IMR_PERRIE', 'SPDIFRX_IMR_OVRIE_Pos',
    'SPDIFRX_IMR_OVRIE_Msk', 'SPDIFRX_IMR_OVRIE', 'SPDIFRX_IMR_SBLKIE_Pos',
    'SPDIFRX_IMR_SBLKIE_Msk', 'SPDIFRX_IMR_SBLKIE', 'SPDIFRX_IMR_SYNCDIE_Pos',
    'SPDIFRX_IMR_SYNCDIE_Msk', 'SPDIFRX_IMR_SYNCDIE', 'SPDIFRX_IMR_IFEIE_Pos',
    'SPDIFRX_IMR_IFEIE_Msk', 'SPDIFRX_IMR_IFEIE', 'SPDIFRX_SR_RXNE_Pos',
    'SPDIFRX_SR_RXNE_Msk', 'SPDIFRX_SR_RXNE', 'SPDIFRX_SR_CSRNE_Pos',
    'SPDIFRX_SR_CSRNE_Msk', 'SPDIFRX_SR_CSRNE', 'SPDIFRX_SR_PERR_Pos',
    'SPDIFRX_SR_PERR_Msk', 'SPDIFRX_SR_PERR', 'SPDIFRX_SR_OVR_Pos',
    'SPDIFRX_SR_OVR_Msk', 'SPDIFRX_SR_OVR', 'SPDIFRX_SR_SBD_Pos', 'SPDIFRX_SR_SBD_Msk',
    'SPDIFRX_SR_SBD', 'SPDIFRX_SR_SYNCD_Pos', 'SPDIFRX_SR_SYNCD_Msk',
    'SPDIFRX_SR_SYNCD', 'SPDIFRX_SR_FERR_Pos', 'SPDIFRX_SR_FERR_Msk', 'SPDIFRX_SR_FERR',
    'SPDIFRX_SR_SERR_Pos', 'SPDIFRX_SR_SERR_Msk', 'SPDIFRX_SR_SERR',
    'SPDIFRX_SR_TERR_Pos', 'SPDIFRX_SR_TERR_Msk', 'SPDIFRX_SR_TERR',
    'SPDIFRX_SR_WIDTH5_Pos', 'SPDIFRX_SR_WIDTH5_Msk', 'SPDIFRX_SR_WIDTH5',
    'SPDIFRX_IFCR_PERRCF_Pos', 'SPDIFRX_IFCR_PERRCF_Msk', 'SPDIFRX_IFCR_PERRCF',
    'SPDIFRX_IFCR_OVRCF_Pos', 'SPDIFRX_IFCR_OVRCF_Msk', 'SPDIFRX_IFCR_OVRCF',
    'SPDIFRX_IFCR_SBDCF_Pos', 'SPDIFRX_IFCR_SBDCF_Msk', 'SPDIFRX_IFCR_SBDCF',
    'SPDIFRX_IFCR_SYNCDCF_Pos', 'SPDIFRX_IFCR_SYNCDCF_Msk', 'SPDIFRX_IFCR_SYNCDCF',
    'SPDIFRX_DR0_DR_Pos', 'SPDIFRX_DR0_DR_Msk', 'SPDIFRX_DR0_DR', 'SPDIFRX_DR0_PE_Pos',
    'SPDIFRX_DR0_PE_Msk', 'SPDIFRX_DR0_PE', 'SPDIFRX_DR0_V_Pos', 'SPDIFRX_DR0_V_Msk',
    'SPDIFRX_DR0_V', 'SPDIFRX_DR0_U_Pos', 'SPDIFRX_DR0_U_Msk', 'SPDIFRX_DR0_U',
    'SPDIFRX_DR0_C_Pos', 'SPDIFRX_DR0_C_Msk', 'SPDIFRX_DR0_C', 'SPDIFRX_DR0_PT_Pos',
    'SPDIFRX_DR0_PT_Msk', 'SPDIFRX_DR0_PT', 'SPDIFRX_DR1_DR_Pos', 'SPDIFRX_DR1_DR_Msk',
    'SPDIFRX_DR1_DR', 'SPDIFRX_DR1_PT_Pos', 'SPDIFRX_DR1_PT_Msk', 'SPDIFRX_DR1_PT',
    'SPDIFRX_DR1_C_Pos', 'SPDIFRX_DR1_C_Msk', 'SPDIFRX_DR1_C', 'SPDIFRX_DR1_U_Pos',
    'SPDIFRX_DR1_U_Msk', 'SPDIFRX_DR1_U', 'SPDIFRX_DR1_V_Pos', 'SPDIFRX_DR1_V_Msk',
    'SPDIFRX_DR1_V', 'SPDIFRX_DR1_PE_Pos', 'SPDIFRX_DR1_PE_Msk', 'SPDIFRX_DR1_PE',
    'SPDIFRX_DR1_DRNL1_Pos', 'SPDIFRX_DR1_DRNL1_Msk', 'SPDIFRX_DR1_DRNL1',
    'SPDIFRX_DR1_DRNL2_Pos', 'SPDIFRX_DR1_DRNL2_Msk', 'SPDIFRX_DR1_DRNL2',
    'SPDIFRX_CSR_USR_Pos', 'SPDIFRX_CSR_USR_Msk', 'SPDIFRX_CSR_USR',
    'SPDIFRX_CSR_CS_Pos', 'SPDIFRX_CSR_CS_Msk', 'SPDIFRX_CSR_CS', 'SPDIFRX_CSR_SOB_Pos',
    'SPDIFRX_CSR_SOB_Msk', 'SPDIFRX_CSR_SOB', 'SPDIFRX_DIR_THI_Pos',
    'SPDIFRX_DIR_THI_Msk', 'SPDIFRX_DIR_THI', 'SPDIFRX_DIR_TLO_Pos',
    'SPDIFRX_DIR_TLO_Msk', 'SPDIFRX_DIR_TLO', 'SPDIFRX_VERR_MINREV_Pos',
    'SPDIFRX_VERR_MINREV_Msk', 'SPDIFRX_VERR_MINREV', 'SPDIFRX_VERR_MAJREV_Pos',
    'SPDIFRX_VERR_MAJREV_Msk', 'SPDIFRX_VERR_MAJREV', 'SPDIFRX_IDR_ID_Pos',
    'SPDIFRX_IDR_ID_Msk', 'SPDIFRX_IDR_ID', 'SPDIFRX_SIDR_SID_Pos',
    'SPDIFRX_SIDR_SID_Msk', 'SPDIFRX_SIDR_SID', 'SAI_GCR_SYNCIN_Pos',
    'SAI_GCR_SYNCIN_Msk', 'SAI_GCR_SYNCIN', 'SAI_GCR_SYNCIN_0', 'SAI_GCR_SYNCIN_1',
    'SAI_GCR_SYNCOUT_Pos', 'SAI_GCR_SYNCOUT_Msk', 'SAI_GCR_SYNCOUT',
    'SAI_GCR_SYNCOUT_0', 'SAI_GCR_SYNCOUT_1', 'SAI_xCR1_MODE_Pos', 'SAI_xCR1_MODE_Msk',
    'SAI_xCR1_MODE', 'SAI_xCR1_MODE_0', 'SAI_xCR1_MODE_1', 'SAI_xCR1_PRTCFG_Pos',
    'SAI_xCR1_PRTCFG_Msk', 'SAI_xCR1_PRTCFG', 'SAI_xCR1_PRTCFG_0', 'SAI_xCR1_PRTCFG_1',
    'SAI_xCR1_DS_Pos', 'SAI_xCR1_DS_Msk', 'SAI_xCR1_DS', 'SAI_xCR1_DS_0',
    'SAI_xCR1_DS_1', 'SAI_xCR1_DS_2', 'SAI_xCR1_LSBFIRST_Pos', 'SAI_xCR1_LSBFIRST_Msk',
    'SAI_xCR1_LSBFIRST', 'SAI_xCR1_CKSTR_Pos', 'SAI_xCR1_CKSTR_Msk', 'SAI_xCR1_CKSTR',
    'SAI_xCR1_SYNCEN_Pos', 'SAI_xCR1_SYNCEN_Msk', 'SAI_xCR1_SYNCEN',
    'SAI_xCR1_SYNCEN_0', 'SAI_xCR1_SYNCEN_1', 'SAI_xCR1_MONO_Pos', 'SAI_xCR1_MONO_Msk',
    'SAI_xCR1_MONO', 'SAI_xCR1_OUTDRIV_Pos', 'SAI_xCR1_OUTDRIV_Msk', 'SAI_xCR1_OUTDRIV',
    'SAI_xCR1_SAIEN_Pos', 'SAI_xCR1_SAIEN_Msk', 'SAI_xCR1_SAIEN', 'SAI_xCR1_DMAEN_Pos',
    'SAI_xCR1_DMAEN_Msk', 'SAI_xCR1_DMAEN', 'SAI_xCR1_NODIV_Pos', 'SAI_xCR1_NODIV_Msk',
    'SAI_xCR1_NODIV', 'SAI_xCR1_MCKDIV_Pos', 'SAI_xCR1_MCKDIV_Msk', 'SAI_xCR1_MCKDIV',
    'SAI_xCR1_MCKDIV_0', 'SAI_xCR1_MCKDIV_1', 'SAI_xCR1_MCKDIV_2', 'SAI_xCR1_MCKDIV_3',
    'SAI_xCR1_MCKDIV_4', 'SAI_xCR1_MCKDIV_5', 'SAI_xCR1_MCKEN_Pos',
    'SAI_xCR1_MCKEN_Msk', 'SAI_xCR1_MCKEN', 'SAI_xCR1_OSR_Pos', 'SAI_xCR1_OSR_Msk',
    'SAI_xCR1_OSR', 'SAI_xCR1_NOMCK', 'SAI_xCR2_FTH_Pos', 'SAI_xCR2_FTH_Msk',
    'SAI_xCR2_FTH', 'SAI_xCR2_FTH_0', 'SAI_xCR2_FTH_1', 'SAI_xCR2_FTH_2',
    'SAI_xCR2_FFLUSH_Pos', 'SAI_xCR2_FFLUSH_Msk', 'SAI_xCR2_FFLUSH',
    'SAI_xCR2_TRIS_Pos', 'SAI_xCR2_TRIS_Msk', 'SAI_xCR2_TRIS', 'SAI_xCR2_MUTE_Pos',
    'SAI_xCR2_MUTE_Msk', 'SAI_xCR2_MUTE', 'SAI_xCR2_MUTEVAL_Pos',
    'SAI_xCR2_MUTEVAL_Msk', 'SAI_xCR2_MUTEVAL', 'SAI_xCR2_MUTECNT_Pos',
    'SAI_xCR2_MUTECNT_Msk', 'SAI_xCR2_MUTECNT', 'SAI_xCR2_MUTECNT_0',
    'SAI_xCR2_MUTECNT_1', 'SAI_xCR2_MUTECNT_2', 'SAI_xCR2_MUTECNT_3',
    'SAI_xCR2_MUTECNT_4', 'SAI_xCR2_MUTECNT_5', 'SAI_xCR2_CPL_Pos', 'SAI_xCR2_CPL_Msk',
    'SAI_xCR2_CPL', 'SAI_xCR2_COMP_Pos', 'SAI_xCR2_COMP_Msk', 'SAI_xCR2_COMP',
    'SAI_xCR2_COMP_0', 'SAI_xCR2_COMP_1', 'SAI_xFRCR_FRL_Pos', 'SAI_xFRCR_FRL_Msk',
    'SAI_xFRCR_FRL', 'SAI_xFRCR_FRL_0', 'SAI_xFRCR_FRL_1', 'SAI_xFRCR_FRL_2',
    'SAI_xFRCR_FRL_3', 'SAI_xFRCR_FRL_4', 'SAI_xFRCR_FRL_5', 'SAI_xFRCR_FRL_6',
    'SAI_xFRCR_FRL_7', 'SAI_xFRCR_FSALL_Pos', 'SAI_xFRCR_FSALL_Msk', 'SAI_xFRCR_FSALL',
    'SAI_xFRCR_FSALL_0', 'SAI_xFRCR_FSALL_1', 'SAI_xFRCR_FSALL_2', 'SAI_xFRCR_FSALL_3',
    'SAI_xFRCR_FSALL_4', 'SAI_xFRCR_FSALL_5', 'SAI_xFRCR_FSALL_6',
    'SAI_xFRCR_FSDEF_Pos', 'SAI_xFRCR_FSDEF_Msk', 'SAI_xFRCR_FSDEF',
    'SAI_xFRCR_FSPOL_Pos', 'SAI_xFRCR_FSPOL_Msk', 'SAI_xFRCR_FSPOL',
    'SAI_xFRCR_FSOFF_Pos', 'SAI_xFRCR_FSOFF_Msk', 'SAI_xFRCR_FSOFF', 'SAI_xFRCR_FSPO',
    'SAI_xSLOTR_FBOFF_Pos', 'SAI_xSLOTR_FBOFF_Msk', 'SAI_xSLOTR_FBOFF',
    'SAI_xSLOTR_FBOFF_0', 'SAI_xSLOTR_FBOFF_1', 'SAI_xSLOTR_FBOFF_2',
    'SAI_xSLOTR_FBOFF_3', 'SAI_xSLOTR_FBOFF_4', 'SAI_xSLOTR_SLOTSZ_Pos',
    'SAI_xSLOTR_SLOTSZ_Msk', 'SAI_xSLOTR_SLOTSZ', 'SAI_xSLOTR_SLOTSZ_0',
    'SAI_xSLOTR_SLOTSZ_1', 'SAI_xSLOTR_NBSLOT_Pos', 'SAI_xSLOTR_NBSLOT_Msk',
    'SAI_xSLOTR_NBSLOT', 'SAI_xSLOTR_NBSLOT_0', 'SAI_xSLOTR_NBSLOT_1',
    'SAI_xSLOTR_NBSLOT_2', 'SAI_xSLOTR_NBSLOT_3', 'SAI_xSLOTR_SLOTEN_Pos',
    'SAI_xSLOTR_SLOTEN_Msk', 'SAI_xSLOTR_SLOTEN', 'SAI_xIMR_OVRUDRIE_Pos',
    'SAI_xIMR_OVRUDRIE_Msk', 'SAI_xIMR_OVRUDRIE', 'SAI_xIMR_MUTEDETIE_Pos',
    'SAI_xIMR_MUTEDETIE_Msk', 'SAI_xIMR_MUTEDETIE', 'SAI_xIMR_WCKCFGIE_Pos',
    'SAI_xIMR_WCKCFGIE_Msk', 'SAI_xIMR_WCKCFGIE', 'SAI_xIMR_FREQIE_Pos',
    'SAI_xIMR_FREQIE_Msk', 'SAI_xIMR_FREQIE', 'SAI_xIMR_CNRDYIE_Pos',
    'SAI_xIMR_CNRDYIE_Msk', 'SAI_xIMR_CNRDYIE', 'SAI_xIMR_AFSDETIE_Pos',
    'SAI_xIMR_AFSDETIE_Msk', 'SAI_xIMR_AFSDETIE', 'SAI_xIMR_LFSDETIE_Pos',
    'SAI_xIMR_LFSDETIE_Msk', 'SAI_xIMR_LFSDETIE', 'SAI_xSR_OVRUDR_Pos',
    'SAI_xSR_OVRUDR_Msk', 'SAI_xSR_OVRUDR', 'SAI_xSR_MUTEDET_Pos',
    'SAI_xSR_MUTEDET_Msk', 'SAI_xSR_MUTEDET', 'SAI_xSR_WCKCFG_Pos',
    'SAI_xSR_WCKCFG_Msk', 'SAI_xSR_WCKCFG', 'SAI_xSR_FREQ_Pos', 'SAI_xSR_FREQ_Msk',
    'SAI_xSR_FREQ', 'SAI_xSR_CNRDY_Pos', 'SAI_xSR_CNRDY_Msk', 'SAI_xSR_CNRDY',
    'SAI_xSR_AFSDET_Pos', 'SAI_xSR_AFSDET_Msk', 'SAI_xSR_AFSDET', 'SAI_xSR_LFSDET_Pos',
    'SAI_xSR_LFSDET_Msk', 'SAI_xSR_LFSDET', 'SAI_xSR_FLVL_Pos', 'SAI_xSR_FLVL_Msk',
    'SAI_xSR_FLVL', 'SAI_xSR_FLVL_0', 'SAI_xSR_FLVL_1', 'SAI_xSR_FLVL_2',
    'SAI_xCLRFR_COVRUDR_Pos', 'SAI_xCLRFR_COVRUDR_Msk', 'SAI_xCLRFR_COVRUDR',
    'SAI_xCLRFR_CMUTEDET_Pos', 'SAI_xCLRFR_CMUTEDET_Msk', 'SAI_xCLRFR_CMUTEDET',
    'SAI_xCLRFR_CWCKCFG_Pos', 'SAI_xCLRFR_CWCKCFG_Msk', 'SAI_xCLRFR_CWCKCFG',
    'SAI_xCLRFR_CFREQ_Pos', 'SAI_xCLRFR_CFREQ_Msk', 'SAI_xCLRFR_CFREQ',
    'SAI_xCLRFR_CCNRDY_Pos', 'SAI_xCLRFR_CCNRDY_Msk', 'SAI_xCLRFR_CCNRDY',
    'SAI_xCLRFR_CAFSDET_Pos', 'SAI_xCLRFR_CAFSDET_Msk', 'SAI_xCLRFR_CAFSDET',
    'SAI_xCLRFR_CLFSDET_Pos', 'SAI_xCLRFR_CLFSDET_Msk', 'SAI_xCLRFR_CLFSDET',
    'SAI_xDR_DATA_Pos', 'SAI_xDR_DATA_Msk', 'SAI_xDR_DATA', 'SAI_PDMCR_PDMEN_Pos',
    'SAI_PDMCR_PDMEN_Msk', 'SAI_PDMCR_PDMEN', 'SAI_PDMCR_MICNBR_Pos',
    'SAI_PDMCR_MICNBR_Msk', 'SAI_PDMCR_MICNBR', 'SAI_PDMCR_MICNBR_0',
    'SAI_PDMCR_MICNBR_1', 'SAI_PDMCR_CKEN1_Pos', 'SAI_PDMCR_CKEN1_Msk',
    'SAI_PDMCR_CKEN1', 'SAI_PDMCR_CKEN2_Pos', 'SAI_PDMCR_CKEN2_Msk', 'SAI_PDMCR_CKEN2',
    'SAI_PDMCR_CKEN3_Pos', 'SAI_PDMCR_CKEN3_Msk', 'SAI_PDMCR_CKEN3',
    'SAI_PDMCR_CKEN4_Pos', 'SAI_PDMCR_CKEN4_Msk', 'SAI_PDMCR_CKEN4',
    'SAI_PDMDLY_DLYM1L_Pos', 'SAI_PDMDLY_DLYM1L_Msk', 'SAI_PDMDLY_DLYM1L',
    'SAI_PDMDLY_DLYM1L_0', 'SAI_PDMDLY_DLYM1L_1', 'SAI_PDMDLY_DLYM1L_2',
    'SAI_PDMDLY_DLYM1R_Pos', 'SAI_PDMDLY_DLYM1R_Msk', 'SAI_PDMDLY_DLYM1R',
    'SAI_PDMDLY_DLYM1R_0', 'SAI_PDMDLY_DLYM1R_1', 'SAI_PDMDLY_DLYM1R_2',
    'SAI_PDMDLY_DLYM2L_Pos', 'SAI_PDMDLY_DLYM2L_Msk', 'SAI_PDMDLY_DLYM2L',
    'SAI_PDMDLY_DLYM2L_0', 'SAI_PDMDLY_DLYM2L_1', 'SAI_PDMDLY_DLYM2L_2',
    'SAI_PDMDLY_DLYM2R_Pos', 'SAI_PDMDLY_DLYM2R_Msk', 'SAI_PDMDLY_DLYM2R',
    'SAI_PDMDLY_DLYM2R_0', 'SAI_PDMDLY_DLYM2R_1', 'SAI_PDMDLY_DLYM2R_2',
    'SAI_PDMDLY_DLYM3L_Pos', 'SAI_PDMDLY_DLYM3L_Msk', 'SAI_PDMDLY_DLYM3L',
    'SAI_PDMDLY_DLYM3L_0', 'SAI_PDMDLY_DLYM3L_1', 'SAI_PDMDLY_DLYM3L_2',
    'SAI_PDMDLY_DLYM3R_Pos', 'SAI_PDMDLY_DLYM3R_Msk', 'SAI_PDMDLY_DLYM3R',
    'SAI_PDMDLY_DLYM3R_0', 'SAI_PDMDLY_DLYM3R_1', 'SAI_PDMDLY_DLYM3R_2',
    'SAI_PDMDLY_DLYM4L_Pos', 'SAI_PDMDLY_DLYM4L_Msk', 'SAI_PDMDLY_DLYM4L',
    'SAI_PDMDLY_DLYM4L_0', 'SAI_PDMDLY_DLYM4L_1', 'SAI_PDMDLY_DLYM4L_2',
    'SAI_PDMDLY_DLYM4R_Pos', 'SAI_PDMDLY_DLYM4R_Msk', 'SAI_PDMDLY_DLYM4R',
    'SAI_PDMDLY_DLYM4R_0', 'SAI_PDMDLY_DLYM4R_1', 'SAI_PDMDLY_DLYM4R_2',
    'SDMMC_POWER_PWRCTRL_Pos', 'SDMMC_POWER_PWRCTRL_Msk', 'SDMMC_POWER_PWRCTRL',
    'SDMMC_POWER_PWRCTRL_0', 'SDMMC_POWER_PWRCTRL_1', 'SDMMC_POWER_VSWITCH_Pos',
    'SDMMC_POWER_VSWITCH_Msk', 'SDMMC_POWER_VSWITCH', 'SDMMC_POWER_VSWITCHEN_Pos',
    'SDMMC_POWER_VSWITCHEN_Msk', 'SDMMC_POWER_VSWITCHEN', 'SDMMC_POWER_DIRPOL_Pos',
    'SDMMC_POWER_DIRPOL_Msk', 'SDMMC_POWER_DIRPOL', 'SDMMC_CLKCR_CLKDIV_Pos',
    'SDMMC_CLKCR_CLKDIV_Msk', 'SDMMC_CLKCR_CLKDIV', 'SDMMC_CLKCR_PWRSAV_Pos',
    'SDMMC_CLKCR_PWRSAV_Msk', 'SDMMC_CLKCR_PWRSAV', 'SDMMC_CLKCR_WIDBUS_Pos',
    'SDMMC_CLKCR_WIDBUS_Msk', 'SDMMC_CLKCR_WIDBUS', 'SDMMC_CLKCR_WIDBUS_0',
    'SDMMC_CLKCR_WIDBUS_1', 'SDMMC_CLKCR_NEGEDGE_Pos', 'SDMMC_CLKCR_NEGEDGE_Msk',
    'SDMMC_CLKCR_NEGEDGE', 'SDMMC_CLKCR_HWFC_EN_Pos', 'SDMMC_CLKCR_HWFC_EN_Msk',
    'SDMMC_CLKCR_HWFC_EN', 'SDMMC_CLKCR_DDR_Pos', 'SDMMC_CLKCR_DDR_Msk',
    'SDMMC_CLKCR_DDR', 'SDMMC_CLKCR_BUSSPEED_Pos', 'SDMMC_CLKCR_BUSSPEED_Msk',
    'SDMMC_CLKCR_BUSSPEED', 'SDMMC_CLKCR_SELCLKRX_Pos', 'SDMMC_CLKCR_SELCLKRX_Msk',
    'SDMMC_CLKCR_SELCLKRX', 'SDMMC_CLKCR_SELCLKRX_0', 'SDMMC_CLKCR_SELCLKRX_1',
    'SDMMC_ARG_CMDARG_Pos', 'SDMMC_ARG_CMDARG_Msk', 'SDMMC_ARG_CMDARG',
    'SDMMC_CMD_CMDINDEX_Pos', 'SDMMC_CMD_CMDINDEX_Msk', 'SDMMC_CMD_CMDINDEX',
    'SDMMC_CMD_CMDTRANS_Pos', 'SDMMC_CMD_CMDTRANS_Msk', 'SDMMC_CMD_CMDTRANS',
    'SDMMC_CMD_CMDSTOP_Pos', 'SDMMC_CMD_CMDSTOP_Msk', 'SDMMC_CMD_CMDSTOP',
    'SDMMC_CMD_WAITRESP_Pos', 'SDMMC_CMD_WAITRESP_Msk', 'SDMMC_CMD_WAITRESP',
    'SDMMC_CMD_WAITRESP_0', 'SDMMC_CMD_WAITRESP_1', 'SDMMC_CMD_WAITINT_Pos',
    'SDMMC_CMD_WAITINT_Msk', 'SDMMC_CMD_WAITINT', 'SDMMC_CMD_WAITPEND_Pos',
    'SDMMC_CMD_WAITPEND_Msk', 'SDMMC_CMD_WAITPEND', 'SDMMC_CMD_CPSMEN_Pos',
    'SDMMC_CMD_CPSMEN_Msk', 'SDMMC_CMD_CPSMEN', 'SDMMC_CMD_DTHOLD_Pos',
    'SDMMC_CMD_DTHOLD_Msk', 'SDMMC_CMD_DTHOLD', 'SDMMC_CMD_BOOTMODE_Pos',
    'SDMMC_CMD_BOOTMODE_Msk', 'SDMMC_CMD_BOOTMODE', 'SDMMC_CMD_BOOTEN_Pos',
    'SDMMC_CMD_BOOTEN_Msk', 'SDMMC_CMD_BOOTEN', 'SDMMC_CMD_CMDSUSPEND_Pos',
    'SDMMC_CMD_CMDSUSPEND_Msk', 'SDMMC_CMD_CMDSUSPEND', 'SDMMC_RESPCMD_RESPCMD_Pos',
    'SDMMC_RESPCMD_RESPCMD_Msk', 'SDMMC_RESPCMD_RESPCMD', 'SDMMC_RESP0_CARDSTATUS0_Pos',
    'SDMMC_RESP0_CARDSTATUS0_Msk', 'SDMMC_RESP0_CARDSTATUS0',
    'SDMMC_RESP1_CARDSTATUS1_Pos', 'SDMMC_RESP1_CARDSTATUS1_Msk',
    'SDMMC_RESP1_CARDSTATUS1', 'SDMMC_RESP2_CARDSTATUS2_Pos',
    'SDMMC_RESP2_CARDSTATUS2_Msk', 'SDMMC_RESP2_CARDSTATUS2',
    'SDMMC_RESP3_CARDSTATUS3_Pos', 'SDMMC_RESP3_CARDSTATUS3_Msk',
    'SDMMC_RESP3_CARDSTATUS3', 'SDMMC_RESP4_CARDSTATUS4_Pos',
    'SDMMC_RESP4_CARDSTATUS4_Msk', 'SDMMC_RESP4_CARDSTATUS4',
    'SDMMC_DTIMER_DATATIME_Pos', 'SDMMC_DTIMER_DATATIME_Msk', 'SDMMC_DTIMER_DATATIME',
    'SDMMC_DLEN_DATALENGTH_Pos', 'SDMMC_DLEN_DATALENGTH_Msk', 'SDMMC_DLEN_DATALENGTH',
    'SDMMC_DCTRL_DTEN_Pos', 'SDMMC_DCTRL_DTEN_Msk', 'SDMMC_DCTRL_DTEN',
    'SDMMC_DCTRL_DTDIR_Pos', 'SDMMC_DCTRL_DTDIR_Msk', 'SDMMC_DCTRL_DTDIR',
    'SDMMC_DCTRL_DTMODE_Pos', 'SDMMC_DCTRL_DTMODE_Msk', 'SDMMC_DCTRL_DTMODE',
    'SDMMC_DCTRL_DTMODE_0', 'SDMMC_DCTRL_DTMODE_1', 'SDMMC_DCTRL_DBLOCKSIZE_Pos',
    'SDMMC_DCTRL_DBLOCKSIZE_Msk', 'SDMMC_DCTRL_DBLOCKSIZE', 'SDMMC_DCTRL_DBLOCKSIZE_0',
    'SDMMC_DCTRL_DBLOCKSIZE_1', 'SDMMC_DCTRL_DBLOCKSIZE_2', 'SDMMC_DCTRL_DBLOCKSIZE_3',
    'SDMMC_DCTRL_RWSTART_Pos', 'SDMMC_DCTRL_RWSTART_Msk', 'SDMMC_DCTRL_RWSTART',
    'SDMMC_DCTRL_RWSTOP_Pos', 'SDMMC_DCTRL_RWSTOP_Msk', 'SDMMC_DCTRL_RWSTOP',
    'SDMMC_DCTRL_RWMOD_Pos', 'SDMMC_DCTRL_RWMOD_Msk', 'SDMMC_DCTRL_RWMOD',
    'SDMMC_DCTRL_SDIOEN_Pos', 'SDMMC_DCTRL_SDIOEN_Msk', 'SDMMC_DCTRL_SDIOEN',
    'SDMMC_DCTRL_BOOTACKEN_Pos', 'SDMMC_DCTRL_BOOTACKEN_Msk', 'SDMMC_DCTRL_BOOTACKEN',
    'SDMMC_DCTRL_FIFORST_Pos', 'SDMMC_DCTRL_FIFORST_Msk', 'SDMMC_DCTRL_FIFORST',
    'SDMMC_DCOUNT_DATACOUNT_Pos', 'SDMMC_DCOUNT_DATACOUNT_Msk',
    'SDMMC_DCOUNT_DATACOUNT', 'SDMMC_STA_CCRCFAIL_Pos', 'SDMMC_STA_CCRCFAIL_Msk',
    'SDMMC_STA_CCRCFAIL', 'SDMMC_STA_DCRCFAIL_Pos', 'SDMMC_STA_DCRCFAIL_Msk',
    'SDMMC_STA_DCRCFAIL', 'SDMMC_STA_CTIMEOUT_Pos', 'SDMMC_STA_CTIMEOUT_Msk',
    'SDMMC_STA_CTIMEOUT', 'SDMMC_STA_DTIMEOUT_Pos', 'SDMMC_STA_DTIMEOUT_Msk',
    'SDMMC_STA_DTIMEOUT', 'SDMMC_STA_TXUNDERR_Pos', 'SDMMC_STA_TXUNDERR_Msk',
    'SDMMC_STA_TXUNDERR', 'SDMMC_STA_RXOVERR_Pos', 'SDMMC_STA_RXOVERR_Msk',
    'SDMMC_STA_RXOVERR', 'SDMMC_STA_CMDREND_Pos', 'SDMMC_STA_CMDREND_Msk',
    'SDMMC_STA_CMDREND', 'SDMMC_STA_CMDSENT_Pos', 'SDMMC_STA_CMDSENT_Msk',
    'SDMMC_STA_CMDSENT', 'SDMMC_STA_DATAEND_Pos', 'SDMMC_STA_DATAEND_Msk',
    'SDMMC_STA_DATAEND', 'SDMMC_STA_DHOLD_Pos', 'SDMMC_STA_DHOLD_Msk',
    'SDMMC_STA_DHOLD', 'SDMMC_STA_DBCKEND_Pos', 'SDMMC_STA_DBCKEND_Msk',
    'SDMMC_STA_DBCKEND', 'SDMMC_STA_DABORT_Pos', 'SDMMC_STA_DABORT_Msk',
    'SDMMC_STA_DABORT', 'SDMMC_STA_DPSMACT_Pos', 'SDMMC_STA_DPSMACT_Msk',
    'SDMMC_STA_DPSMACT', 'SDMMC_STA_CPSMACT_Pos', 'SDMMC_STA_CPSMACT_Msk',
    'SDMMC_STA_CPSMACT', 'SDMMC_STA_TXFIFOHE_Pos', 'SDMMC_STA_TXFIFOHE_Msk',
    'SDMMC_STA_TXFIFOHE', 'SDMMC_STA_RXFIFOHF_Pos', 'SDMMC_STA_RXFIFOHF_Msk',
    'SDMMC_STA_RXFIFOHF', 'SDMMC_STA_TXFIFOF_Pos', 'SDMMC_STA_TXFIFOF_Msk',
    'SDMMC_STA_TXFIFOF', 'SDMMC_STA_RXFIFOF_Pos', 'SDMMC_STA_RXFIFOF_Msk',
    'SDMMC_STA_RXFIFOF', 'SDMMC_STA_TXFIFOE_Pos', 'SDMMC_STA_TXFIFOE_Msk',
    'SDMMC_STA_TXFIFOE', 'SDMMC_STA_RXFIFOE_Pos', 'SDMMC_STA_RXFIFOE_Msk',
    'SDMMC_STA_RXFIFOE', 'SDMMC_STA_BUSYD0_Pos', 'SDMMC_STA_BUSYD0_Msk',
    'SDMMC_STA_BUSYD0', 'SDMMC_STA_BUSYD0END_Pos', 'SDMMC_STA_BUSYD0END_Msk',
    'SDMMC_STA_BUSYD0END', 'SDMMC_STA_SDIOIT_Pos', 'SDMMC_STA_SDIOIT_Msk',
    'SDMMC_STA_SDIOIT', 'SDMMC_STA_ACKFAIL_Pos', 'SDMMC_STA_ACKFAIL_Msk',
    'SDMMC_STA_ACKFAIL', 'SDMMC_STA_ACKTIMEOUT_Pos', 'SDMMC_STA_ACKTIMEOUT_Msk',
    'SDMMC_STA_ACKTIMEOUT', 'SDMMC_STA_VSWEND_Pos', 'SDMMC_STA_VSWEND_Msk',
    'SDMMC_STA_VSWEND', 'SDMMC_STA_CKSTOP_Pos', 'SDMMC_STA_CKSTOP_Msk',
    'SDMMC_STA_CKSTOP', 'SDMMC_STA_IDMATE_Pos', 'SDMMC_STA_IDMATE_Msk',
    'SDMMC_STA_IDMATE', 'SDMMC_STA_IDMABTC_Pos', 'SDMMC_STA_IDMABTC_Msk',
    'SDMMC_STA_IDMABTC', 'SDMMC_ICR_CCRCFAILC_Pos', 'SDMMC_ICR_CCRCFAILC_Msk',
    'SDMMC_ICR_CCRCFAILC', 'SDMMC_ICR_DCRCFAILC_Pos', 'SDMMC_ICR_DCRCFAILC_Msk',
    'SDMMC_ICR_DCRCFAILC', 'SDMMC_ICR_CTIMEOUTC_Pos', 'SDMMC_ICR_CTIMEOUTC_Msk',
    'SDMMC_ICR_CTIMEOUTC', 'SDMMC_ICR_DTIMEOUTC_Pos', 'SDMMC_ICR_DTIMEOUTC_Msk',
    'SDMMC_ICR_DTIMEOUTC', 'SDMMC_ICR_TXUNDERRC_Pos', 'SDMMC_ICR_TXUNDERRC_Msk',
    'SDMMC_ICR_TXUNDERRC', 'SDMMC_ICR_RXOVERRC_Pos', 'SDMMC_ICR_RXOVERRC_Msk',
    'SDMMC_ICR_RXOVERRC', 'SDMMC_ICR_CMDRENDC_Pos', 'SDMMC_ICR_CMDRENDC_Msk',
    'SDMMC_ICR_CMDRENDC', 'SDMMC_ICR_CMDSENTC_Pos', 'SDMMC_ICR_CMDSENTC_Msk',
    'SDMMC_ICR_CMDSENTC', 'SDMMC_ICR_DATAENDC_Pos', 'SDMMC_ICR_DATAENDC_Msk',
    'SDMMC_ICR_DATAENDC', 'SDMMC_ICR_DHOLDC_Pos', 'SDMMC_ICR_DHOLDC_Msk',
    'SDMMC_ICR_DHOLDC', 'SDMMC_ICR_DBCKENDC_Pos', 'SDMMC_ICR_DBCKENDC_Msk',
    'SDMMC_ICR_DBCKENDC', 'SDMMC_ICR_DABORTC_Pos', 'SDMMC_ICR_DABORTC_Msk',
    'SDMMC_ICR_DABORTC', 'SDMMC_ICR_BUSYD0ENDC_Pos', 'SDMMC_ICR_BUSYD0ENDC_Msk',
    'SDMMC_ICR_BUSYD0ENDC', 'SDMMC_ICR_SDIOITC_Pos', 'SDMMC_ICR_SDIOITC_Msk',
    'SDMMC_ICR_SDIOITC', 'SDMMC_ICR_ACKFAILC_Pos', 'SDMMC_ICR_ACKFAILC_Msk',
    'SDMMC_ICR_ACKFAILC', 'SDMMC_ICR_ACKTIMEOUTC_Pos', 'SDMMC_ICR_ACKTIMEOUTC_Msk',
    'SDMMC_ICR_ACKTIMEOUTC', 'SDMMC_ICR_VSWENDC_Pos', 'SDMMC_ICR_VSWENDC_Msk',
    'SDMMC_ICR_VSWENDC', 'SDMMC_ICR_CKSTOPC_Pos', 'SDMMC_ICR_CKSTOPC_Msk',
    'SDMMC_ICR_CKSTOPC', 'SDMMC_ICR_IDMATEC_Pos', 'SDMMC_ICR_IDMATEC_Msk',
    'SDMMC_ICR_IDMATEC', 'SDMMC_ICR_IDMABTCC_Pos', 'SDMMC_ICR_IDMABTCC_Msk',
    'SDMMC_ICR_IDMABTCC', 'SDMMC_MASK_CCRCFAILIE_Pos', 'SDMMC_MASK_CCRCFAILIE_Msk',
    'SDMMC_MASK_CCRCFAILIE', 'SDMMC_MASK_DCRCFAILIE_Pos', 'SDMMC_MASK_DCRCFAILIE_Msk',
    'SDMMC_MASK_DCRCFAILIE', 'SDMMC_MASK_CTIMEOUTIE_Pos', 'SDMMC_MASK_CTIMEOUTIE_Msk',
    'SDMMC_MASK_CTIMEOUTIE', 'SDMMC_MASK_DTIMEOUTIE_Pos', 'SDMMC_MASK_DTIMEOUTIE_Msk',
    'SDMMC_MASK_DTIMEOUTIE', 'SDMMC_MASK_TXUNDERRIE_Pos', 'SDMMC_MASK_TXUNDERRIE_Msk',
    'SDMMC_MASK_TXUNDERRIE', 'SDMMC_MASK_RXOVERRIE_Pos', 'SDMMC_MASK_RXOVERRIE_Msk',
    'SDMMC_MASK_RXOVERRIE', 'SDMMC_MASK_CMDRENDIE_Pos', 'SDMMC_MASK_CMDRENDIE_Msk',
    'SDMMC_MASK_CMDRENDIE', 'SDMMC_MASK_CMDSENTIE_Pos', 'SDMMC_MASK_CMDSENTIE_Msk',
    'SDMMC_MASK_CMDSENTIE', 'SDMMC_MASK_DATAENDIE_Pos', 'SDMMC_MASK_DATAENDIE_Msk',
    'SDMMC_MASK_DATAENDIE', 'SDMMC_MASK_DHOLDIE_Pos', 'SDMMC_MASK_DHOLDIE_Msk',
    'SDMMC_MASK_DHOLDIE', 'SDMMC_MASK_DBCKENDIE_Pos', 'SDMMC_MASK_DBCKENDIE_Msk',
    'SDMMC_MASK_DBCKENDIE', 'SDMMC_MASK_DABORTIE_Pos', 'SDMMC_MASK_DABORTIE_Msk',
    'SDMMC_MASK_DABORTIE', 'SDMMC_MASK_TXFIFOHEIE_Pos', 'SDMMC_MASK_TXFIFOHEIE_Msk',
    'SDMMC_MASK_TXFIFOHEIE', 'SDMMC_MASK_RXFIFOHFIE_Pos', 'SDMMC_MASK_RXFIFOHFIE_Msk',
    'SDMMC_MASK_RXFIFOHFIE', 'SDMMC_MASK_RXFIFOFIE_Pos', 'SDMMC_MASK_RXFIFOFIE_Msk',
    'SDMMC_MASK_RXFIFOFIE', 'SDMMC_MASK_TXFIFOEIE_Pos', 'SDMMC_MASK_TXFIFOEIE_Msk',
    'SDMMC_MASK_TXFIFOEIE', 'SDMMC_MASK_BUSYD0ENDIE_Pos', 'SDMMC_MASK_BUSYD0ENDIE_Msk',
    'SDMMC_MASK_BUSYD0ENDIE', 'SDMMC_MASK_SDIOITIE_Pos', 'SDMMC_MASK_SDIOITIE_Msk',
    'SDMMC_MASK_SDIOITIE', 'SDMMC_MASK_ACKFAILIE_Pos', 'SDMMC_MASK_ACKFAILIE_Msk',
    'SDMMC_MASK_ACKFAILIE', 'SDMMC_MASK_ACKTIMEOUTIE_Pos',
    'SDMMC_MASK_ACKTIMEOUTIE_Msk', 'SDMMC_MASK_ACKTIMEOUTIE', 'SDMMC_MASK_VSWENDIE_Pos',
    'SDMMC_MASK_VSWENDIE_Msk', 'SDMMC_MASK_VSWENDIE', 'SDMMC_MASK_CKSTOPIE_Pos',
    'SDMMC_MASK_CKSTOPIE_Msk', 'SDMMC_MASK_CKSTOPIE', 'SDMMC_MASK_IDMABTCIE_Pos',
    'SDMMC_MASK_IDMABTCIE_Msk', 'SDMMC_MASK_IDMABTCIE', 'SDMMC_ACKTIME_ACKTIME_Pos',
    'SDMMC_ACKTIME_ACKTIME_Msk', 'SDMMC_ACKTIME_ACKTIME', 'SDMMC_FIFO_FIFODATA_Pos',
    'SDMMC_FIFO_FIFODATA_Msk', 'SDMMC_FIFO_FIFODATA', 'SDMMC_IDMA_IDMAEN_Pos',
    'SDMMC_IDMA_IDMAEN_Msk', 'SDMMC_IDMA_IDMAEN', 'SDMMC_IDMA_IDMABMODE_Pos',
    'SDMMC_IDMA_IDMABMODE_Msk', 'SDMMC_IDMA_IDMABMODE', 'SDMMC_IDMA_IDMABACT_Pos',
    'SDMMC_IDMA_IDMABACT_Msk', 'SDMMC_IDMA_IDMABACT', 'SDMMC_IDMABSIZE_IDMABNDT_Pos',
    'SDMMC_IDMABSIZE_IDMABNDT_Msk', 'SDMMC_IDMABSIZE_IDMABNDT',
    'SDMMC_IDMABASE0_IDMABASE0', 'SDMMC_IDMABASE1_IDMABASE1', 'DLYB_CR_DEN_Pos',
    'DLYB_CR_DEN_Msk', 'DLYB_CR_DEN', 'DLYB_CR_SEN_Pos', 'DLYB_CR_SEN_Msk',
    'DLYB_CR_SEN', 'DLYB_CFGR_SEL_Pos', 'DLYB_CFGR_SEL_Msk', 'DLYB_CFGR_SEL',
    'DLYB_CFGR_SEL_0', 'DLYB_CFGR_SEL_1', 'DLYB_CFGR_SEL_2', 'DLYB_CFGR_SEL_3',
    'DLYB_CFGR_UNIT_Pos', 'DLYB_CFGR_UNIT_Msk', 'DLYB_CFGR_UNIT', 'DLYB_CFGR_UNIT_0',
    'DLYB_CFGR_UNIT_1', 'DLYB_CFGR_UNIT_2', 'DLYB_CFGR_UNIT_3', 'DLYB_CFGR_UNIT_4',
    'DLYB_CFGR_UNIT_5', 'DLYB_CFGR_UNIT_6', 'DLYB_CFGR_LNG_Pos', 'DLYB_CFGR_LNG_Msk',
    'DLYB_CFGR_LNG', 'DLYB_CFGR_LNG_0', 'DLYB_CFGR_LNG_1', 'DLYB_CFGR_LNG_2',
    'DLYB_CFGR_LNG_3', 'DLYB_CFGR_LNG_4', 'DLYB_CFGR_LNG_5', 'DLYB_CFGR_LNG_6',
    'DLYB_CFGR_LNG_7', 'DLYB_CFGR_LNG_8', 'DLYB_CFGR_LNG_9', 'DLYB_CFGR_LNG_10',
    'DLYB_CFGR_LNG_11', 'DLYB_CFGR_LNGF_Pos', 'DLYB_CFGR_LNGF_Msk', 'DLYB_CFGR_LNGF',
    'SPI_CR1_SPE_Pos', 'SPI_CR1_SPE_Msk', 'SPI_CR1_SPE', 'SPI_CR1_MASRX_Pos',
    'SPI_CR1_MASRX_Msk', 'SPI_CR1_MASRX', 'SPI_CR1_CSTART_Pos', 'SPI_CR1_CSTART_Msk',
    'SPI_CR1_CSTART', 'SPI_CR1_CSUSP_Pos', 'SPI_CR1_CSUSP_Msk', 'SPI_CR1_CSUSP',
    'SPI_CR1_HDDIR_Pos', 'SPI_CR1_HDDIR_Msk', 'SPI_CR1_HDDIR', 'SPI_CR1_SSI_Pos',
    'SPI_CR1_SSI_Msk', 'SPI_CR1_SSI', 'SPI_CR1_CRC33_17_Pos', 'SPI_CR1_CRC33_17_Msk',
    'SPI_CR1_CRC33_17', 'SPI_CR1_RCRCINI_Pos', 'SPI_CR1_RCRCINI_Msk', 'SPI_CR1_RCRCINI',
    'SPI_CR1_TCRCINI_Pos', 'SPI_CR1_TCRCINI_Msk', 'SPI_CR1_TCRCINI',
    'SPI_CR1_IOLOCK_Pos', 'SPI_CR1_IOLOCK_Msk', 'SPI_CR1_IOLOCK', 'SPI_CR2_TSER_Pos',
    'SPI_CR2_TSER_Msk', 'SPI_CR2_TSER', 'SPI_CR2_TSIZE_Pos', 'SPI_CR2_TSIZE_Msk',
    'SPI_CR2_TSIZE', 'SPI_CFG1_DSIZE_Pos', 'SPI_CFG1_DSIZE_Msk', 'SPI_CFG1_DSIZE',
    'SPI_CFG1_DSIZE_0', 'SPI_CFG1_DSIZE_1', 'SPI_CFG1_DSIZE_2', 'SPI_CFG1_DSIZE_3',
    'SPI_CFG1_DSIZE_4', 'SPI_CFG1_FTHLV_Pos', 'SPI_CFG1_FTHLV_Msk', 'SPI_CFG1_FTHLV',
    'SPI_CFG1_FTHLV_0', 'SPI_CFG1_FTHLV_1', 'SPI_CFG1_FTHLV_2', 'SPI_CFG1_FTHLV_3',
    'SPI_CFG1_UDRCFG_Pos', 'SPI_CFG1_UDRCFG_Msk', 'SPI_CFG1_UDRCFG',
    'SPI_CFG1_UDRCFG_0', 'SPI_CFG1_UDRCFG_1', 'SPI_CFG1_UDRDET_Pos',
    'SPI_CFG1_UDRDET_Msk', 'SPI_CFG1_UDRDET', 'SPI_CFG1_UDRDET_0', 'SPI_CFG1_UDRDET_1',
    'SPI_CFG1_RXDMAEN_Pos', 'SPI_CFG1_RXDMAEN_Msk', 'SPI_CFG1_RXDMAEN',
    'SPI_CFG1_TXDMAEN_Pos', 'SPI_CFG1_TXDMAEN_Msk', 'SPI_CFG1_TXDMAEN',
    'SPI_CFG1_CRCSIZE_Pos', 'SPI_CFG1_CRCSIZE_Msk', 'SPI_CFG1_CRCSIZE',
    'SPI_CFG1_CRCSIZE_0', 'SPI_CFG1_CRCSIZE_1', 'SPI_CFG1_CRCSIZE_2',
    'SPI_CFG1_CRCSIZE_3', 'SPI_CFG1_CRCSIZE_4', 'SPI_CFG1_CRCEN_Pos',
    'SPI_CFG1_CRCEN_Msk', 'SPI_CFG1_CRCEN', 'SPI_CFG1_MBR_Pos', 'SPI_CFG1_MBR_Msk',
    'SPI_CFG1_MBR', 'SPI_CFG1_MBR_0', 'SPI_CFG1_MBR_1', 'SPI_CFG1_MBR_2',
    'SPI_CFG2_MSSI_Pos', 'SPI_CFG2_MSSI_Msk', 'SPI_CFG2_MSSI', 'SPI_CFG2_MSSI_0',
    'SPI_CFG2_MSSI_1', 'SPI_CFG2_MSSI_2', 'SPI_CFG2_MSSI_3', 'SPI_CFG2_MIDI_Pos',
    'SPI_CFG2_MIDI_Msk', 'SPI_CFG2_MIDI', 'SPI_CFG2_MIDI_0', 'SPI_CFG2_MIDI_1',
    'SPI_CFG2_MIDI_2', 'SPI_CFG2_MIDI_3', 'SPI_CFG2_IOSWP_Pos', 'SPI_CFG2_IOSWP_Msk',
    'SPI_CFG2_IOSWP', 'SPI_CFG2_COMM_Pos', 'SPI_CFG2_COMM_Msk', 'SPI_CFG2_COMM',
    'SPI_CFG2_COMM_0', 'SPI_CFG2_COMM_1', 'SPI_CFG2_SP_Pos', 'SPI_CFG2_SP_Msk',
    'SPI_CFG2_SP', 'SPI_CFG2_SP_0', 'SPI_CFG2_SP_1', 'SPI_CFG2_SP_2',
    'SPI_CFG2_MASTER_Pos', 'SPI_CFG2_MASTER_Msk', 'SPI_CFG2_MASTER',
    'SPI_CFG2_LSBFRST_Pos', 'SPI_CFG2_LSBFRST_Msk', 'SPI_CFG2_LSBFRST',
    'SPI_CFG2_CPHA_Pos', 'SPI_CFG2_CPHA_Msk', 'SPI_CFG2_CPHA', 'SPI_CFG2_CPOL_Pos',
    'SPI_CFG2_CPOL_Msk', 'SPI_CFG2_CPOL', 'SPI_CFG2_SSM_Pos', 'SPI_CFG2_SSM_Msk',
    'SPI_CFG2_SSM', 'SPI_CFG2_SSIOP_Pos', 'SPI_CFG2_SSIOP_Msk', 'SPI_CFG2_SSIOP',
    'SPI_CFG2_SSOE_Pos', 'SPI_CFG2_SSOE_Msk', 'SPI_CFG2_SSOE', 'SPI_CFG2_SSOM_Pos',
    'SPI_CFG2_SSOM_Msk', 'SPI_CFG2_SSOM', 'SPI_CFG2_AFCNTR_Pos', 'SPI_CFG2_AFCNTR_Msk',
    'SPI_CFG2_AFCNTR', 'SPI_IER_RXPIE_Pos', 'SPI_IER_RXPIE_Msk', 'SPI_IER_RXPIE',
    'SPI_IER_TXPIE_Pos', 'SPI_IER_TXPIE_Msk', 'SPI_IER_TXPIE', 'SPI_IER_DXPIE_Pos',
    'SPI_IER_DXPIE_Msk', 'SPI_IER_DXPIE', 'SPI_IER_EOTIE_Pos', 'SPI_IER_EOTIE_Msk',
    'SPI_IER_EOTIE', 'SPI_IER_TXTFIE_Pos', 'SPI_IER_TXTFIE_Msk', 'SPI_IER_TXTFIE',
    'SPI_IER_UDRIE_Pos', 'SPI_IER_UDRIE_Msk', 'SPI_IER_UDRIE', 'SPI_IER_OVRIE_Pos',
    'SPI_IER_OVRIE_Msk', 'SPI_IER_OVRIE', 'SPI_IER_CRCEIE_Pos', 'SPI_IER_CRCEIE_Msk',
    'SPI_IER_CRCEIE', 'SPI_IER_TIFREIE_Pos', 'SPI_IER_TIFREIE_Msk', 'SPI_IER_TIFREIE',
    'SPI_IER_MODFIE_Pos', 'SPI_IER_MODFIE_Msk', 'SPI_IER_MODFIE', 'SPI_IER_TSERFIE_Pos',
    'SPI_IER_TSERFIE_Msk', 'SPI_IER_TSERFIE', 'SPI_SR_RXP_Pos', 'SPI_SR_RXP_Msk',
    'SPI_SR_RXP', 'SPI_SR_TXP_Pos', 'SPI_SR_TXP_Msk', 'SPI_SR_TXP', 'SPI_SR_DXP_Pos',
    'SPI_SR_DXP_Msk', 'SPI_SR_DXP', 'SPI_SR_EOT_Pos', 'SPI_SR_EOT_Msk', 'SPI_SR_EOT',
    'SPI_SR_TXTF_Pos', 'SPI_SR_TXTF_Msk', 'SPI_SR_TXTF', 'SPI_SR_UDR_Pos',
    'SPI_SR_UDR_Msk', 'SPI_SR_UDR', 'SPI_SR_OVR_Pos', 'SPI_SR_OVR_Msk', 'SPI_SR_OVR',
    'SPI_SR_CRCE_Pos', 'SPI_SR_CRCE_Msk', 'SPI_SR_CRCE', 'SPI_SR_TIFRE_Pos',
    'SPI_SR_TIFRE_Msk', 'SPI_SR_TIFRE', 'SPI_SR_MODF_Pos', 'SPI_SR_MODF_Msk',
    'SPI_SR_MODF', 'SPI_SR_TSERF_Pos', 'SPI_SR_TSERF_Msk', 'SPI_SR_TSERF',
    'SPI_SR_SUSP_Pos', 'SPI_SR_SUSP_Msk', 'SPI_SR_SUSP', 'SPI_SR_TXC_Pos',
    'SPI_SR_TXC_Msk', 'SPI_SR_TXC', 'SPI_SR_RXPLVL_Pos', 'SPI_SR_RXPLVL_Msk',
    'SPI_SR_RXPLVL', 'SPI_SR_RXPLVL_0', 'SPI_SR_RXPLVL_1', 'SPI_SR_RXWNE_Pos',
    'SPI_SR_RXWNE_Msk', 'SPI_SR_RXWNE', 'SPI_SR_CTSIZE_Pos', 'SPI_SR_CTSIZE_Msk',
    'SPI_SR_CTSIZE', 'SPI_IFCR_EOTC_Pos', 'SPI_IFCR_EOTC_Msk', 'SPI_IFCR_EOTC',
    'SPI_IFCR_TXTFC_Pos', 'SPI_IFCR_TXTFC_Msk', 'SPI_IFCR_TXTFC', 'SPI_IFCR_UDRC_Pos',
    'SPI_IFCR_UDRC_Msk', 'SPI_IFCR_UDRC', 'SPI_IFCR_OVRC_Pos', 'SPI_IFCR_OVRC_Msk',
    'SPI_IFCR_OVRC', 'SPI_IFCR_CRCEC_Pos', 'SPI_IFCR_CRCEC_Msk', 'SPI_IFCR_CRCEC',
    'SPI_IFCR_TIFREC_Pos', 'SPI_IFCR_TIFREC_Msk', 'SPI_IFCR_TIFREC',
    'SPI_IFCR_MODFC_Pos', 'SPI_IFCR_MODFC_Msk', 'SPI_IFCR_MODFC', 'SPI_IFCR_TSERFC_Pos',
    'SPI_IFCR_TSERFC_Msk', 'SPI_IFCR_TSERFC', 'SPI_IFCR_SUSPC_Pos',
    'SPI_IFCR_SUSPC_Msk', 'SPI_IFCR_SUSPC', 'SPI_TXDR_TXDR_Pos', 'SPI_TXDR_TXDR_Msk',
    'SPI_TXDR_TXDR', 'SPI_RXDR_RXDR_Pos', 'SPI_RXDR_RXDR_Msk', 'SPI_RXDR_RXDR',
    'SPI_CRCPOLY_CRCPOLY_Pos', 'SPI_CRCPOLY_CRCPOLY_Msk', 'SPI_CRCPOLY_CRCPOLY',
    'SPI_TXCRC_TXCRC_Pos', 'SPI_TXCRC_TXCRC_Msk', 'SPI_TXCRC_TXCRC',
    'SPI_RXCRC_RXCRC_Pos', 'SPI_RXCRC_RXCRC_Msk', 'SPI_RXCRC_RXCRC',
    'SPI_UDRDR_UDRDR_Pos', 'SPI_UDRDR_UDRDR_Msk', 'SPI_UDRDR_UDRDR',
    'SPI_I2SCFGR_I2SMOD_Pos', 'SPI_I2SCFGR_I2SMOD_Msk', 'SPI_I2SCFGR_I2SMOD',
    'SPI_I2SCFGR_I2SCFG_Pos', 'SPI_I2SCFGR_I2SCFG_Msk', 'SPI_I2SCFGR_I2SCFG',
    'SPI_I2SCFGR_I2SCFG_0', 'SPI_I2SCFGR_I2SCFG_1', 'SPI_I2SCFGR_I2SCFG_2',
    'SPI_I2SCFGR_I2SSTD_Pos', 'SPI_I2SCFGR_I2SSTD_Msk', 'SPI_I2SCFGR_I2SSTD',
    'SPI_I2SCFGR_I2SSTD_0', 'SPI_I2SCFGR_I2SSTD_1', 'SPI_I2SCFGR_PCMSYNC_Pos',
    'SPI_I2SCFGR_PCMSYNC_Msk', 'SPI_I2SCFGR_PCMSYNC', 'SPI_I2SCFGR_DATLEN_Pos',
    'SPI_I2SCFGR_DATLEN_Msk', 'SPI_I2SCFGR_DATLEN', 'SPI_I2SCFGR_DATLEN_0',
    'SPI_I2SCFGR_DATLEN_1', 'SPI_I2SCFGR_CHLEN_Pos', 'SPI_I2SCFGR_CHLEN_Msk',
    'SPI_I2SCFGR_CHLEN', 'SPI_I2SCFGR_CKPOL_Pos', 'SPI_I2SCFGR_CKPOL_Msk',
    'SPI_I2SCFGR_CKPOL', 'SPI_I2SCFGR_FIXCH_Pos', 'SPI_I2SCFGR_FIXCH_Msk',
    'SPI_I2SCFGR_FIXCH', 'SPI_I2SCFGR_WSINV_Pos', 'SPI_I2SCFGR_WSINV_Msk',
    'SPI_I2SCFGR_WSINV', 'SPI_I2SCFGR_DATFMT_Pos', 'SPI_I2SCFGR_DATFMT_Msk',
    'SPI_I2SCFGR_DATFMT', 'SPI_I2SCFGR_I2SDIV_Pos', 'SPI_I2SCFGR_I2SDIV_Msk',
    'SPI_I2SCFGR_I2SDIV', 'SPI_I2SCFGR_ODD_Pos', 'SPI_I2SCFGR_ODD_Msk',
    'SPI_I2SCFGR_ODD', 'SPI_I2SCFGR_MCKOE_Pos', 'SPI_I2SCFGR_MCKOE_Msk',
    'SPI_I2SCFGR_MCKOE', 'QUADSPI_CR_EN_Pos', 'QUADSPI_CR_EN_Msk', 'QUADSPI_CR_EN',
    'QUADSPI_CR_ABORT_Pos', 'QUADSPI_CR_ABORT_Msk', 'QUADSPI_CR_ABORT',
    'QUADSPI_CR_DMAEN_Pos', 'QUADSPI_CR_DMAEN_Msk', 'QUADSPI_CR_DMAEN',
    'QUADSPI_CR_TCEN_Pos', 'QUADSPI_CR_TCEN_Msk', 'QUADSPI_CR_TCEN',
    'QUADSPI_CR_SSHIFT_Pos', 'QUADSPI_CR_SSHIFT_Msk', 'QUADSPI_CR_SSHIFT',
    'QUADSPI_CR_DFM_Pos', 'QUADSPI_CR_DFM_Msk', 'QUADSPI_CR_DFM', 'QUADSPI_CR_FSEL_Pos',
    'QUADSPI_CR_FSEL_Msk', 'QUADSPI_CR_FSEL', 'QUADSPI_CR_FTHRES_Pos',
    'QUADSPI_CR_FTHRES_Msk', 'QUADSPI_CR_FTHRES', 'QUADSPI_CR_FTHRES_0',
    'QUADSPI_CR_FTHRES_1', 'QUADSPI_CR_FTHRES_2', 'QUADSPI_CR_FTHRES_3',
    'QUADSPI_CR_TEIE_Pos', 'QUADSPI_CR_TEIE_Msk', 'QUADSPI_CR_TEIE',
    'QUADSPI_CR_TCIE_Pos', 'QUADSPI_CR_TCIE_Msk', 'QUADSPI_CR_TCIE',
    'QUADSPI_CR_FTIE_Pos', 'QUADSPI_CR_FTIE_Msk', 'QUADSPI_CR_FTIE',
    'QUADSPI_CR_SMIE_Pos', 'QUADSPI_CR_SMIE_Msk', 'QUADSPI_CR_SMIE',
    'QUADSPI_CR_TOIE_Pos', 'QUADSPI_CR_TOIE_Msk', 'QUADSPI_CR_TOIE',
    'QUADSPI_CR_APMS_Pos', 'QUADSPI_CR_APMS_Msk', 'QUADSPI_CR_APMS',
    'QUADSPI_CR_PMM_Pos', 'QUADSPI_CR_PMM_Msk', 'QUADSPI_CR_PMM',
    'QUADSPI_CR_PRESCALER_Pos', 'QUADSPI_CR_PRESCALER_Msk', 'QUADSPI_CR_PRESCALER',
    'QUADSPI_CR_PRESCALER_0', 'QUADSPI_CR_PRESCALER_1', 'QUADSPI_CR_PRESCALER_2',
    'QUADSPI_CR_PRESCALER_3', 'QUADSPI_CR_PRESCALER_4', 'QUADSPI_CR_PRESCALER_5',
    'QUADSPI_CR_PRESCALER_6', 'QUADSPI_CR_PRESCALER_7', 'QUADSPI_DCR_CKMODE_Pos',
    'QUADSPI_DCR_CKMODE_Msk', 'QUADSPI_DCR_CKMODE', 'QUADSPI_DCR_CSHT_Pos',
    'QUADSPI_DCR_CSHT_Msk', 'QUADSPI_DCR_CSHT', 'QUADSPI_DCR_CSHT_0',
    'QUADSPI_DCR_CSHT_1', 'QUADSPI_DCR_CSHT_2', 'QUADSPI_DCR_FSIZE_Pos',
    'QUADSPI_DCR_FSIZE_Msk', 'QUADSPI_DCR_FSIZE', 'QUADSPI_DCR_FSIZE_0',
    'QUADSPI_DCR_FSIZE_1', 'QUADSPI_DCR_FSIZE_2', 'QUADSPI_DCR_FSIZE_3',
    'QUADSPI_DCR_FSIZE_4', 'QUADSPI_SR_TEF_Pos', 'QUADSPI_SR_TEF_Msk', 'QUADSPI_SR_TEF',
    'QUADSPI_SR_TCF_Pos', 'QUADSPI_SR_TCF_Msk', 'QUADSPI_SR_TCF', 'QUADSPI_SR_FTF_Pos',
    'QUADSPI_SR_FTF_Msk', 'QUADSPI_SR_FTF', 'QUADSPI_SR_SMF_Pos', 'QUADSPI_SR_SMF_Msk',
    'QUADSPI_SR_SMF', 'QUADSPI_SR_TOF_Pos', 'QUADSPI_SR_TOF_Msk', 'QUADSPI_SR_TOF',
    'QUADSPI_SR_BUSY_Pos', 'QUADSPI_SR_BUSY_Msk', 'QUADSPI_SR_BUSY',
    'QUADSPI_SR_FLEVEL_Pos', 'QUADSPI_SR_FLEVEL_Msk', 'QUADSPI_SR_FLEVEL',
    'QUADSPI_SR_FLEVEL_0', 'QUADSPI_SR_FLEVEL_1', 'QUADSPI_SR_FLEVEL_2',
    'QUADSPI_SR_FLEVEL_3', 'QUADSPI_SR_FLEVEL_4', 'QUADSPI_SR_FLEVEL_5',
    'QUADSPI_FCR_CTEF_Pos', 'QUADSPI_FCR_CTEF_Msk', 'QUADSPI_FCR_CTEF',
    'QUADSPI_FCR_CTCF_Pos', 'QUADSPI_FCR_CTCF_Msk', 'QUADSPI_FCR_CTCF',
    'QUADSPI_FCR_CSMF_Pos', 'QUADSPI_FCR_CSMF_Msk', 'QUADSPI_FCR_CSMF',
    'QUADSPI_FCR_CTOF_Pos', 'QUADSPI_FCR_CTOF_Msk', 'QUADSPI_FCR_CTOF',
    'QUADSPI_DLR_DL_Pos', 'QUADSPI_DLR_DL_Msk', 'QUADSPI_DLR_DL',
    'QUADSPI_CCR_INSTRUCTION_Pos', 'QUADSPI_CCR_INSTRUCTION_Msk',
    'QUADSPI_CCR_INSTRUCTION', 'QUADSPI_CCR_INSTRUCTION_0', 'QUADSPI_CCR_INSTRUCTION_1',
    'QUADSPI_CCR_INSTRUCTION_2', 'QUADSPI_CCR_INSTRUCTION_3',
    'QUADSPI_CCR_INSTRUCTION_4', 'QUADSPI_CCR_INSTRUCTION_5',
    'QUADSPI_CCR_INSTRUCTION_6', 'QUADSPI_CCR_INSTRUCTION_7', 'QUADSPI_CCR_IMODE_Pos',
    'QUADSPI_CCR_IMODE_Msk', 'QUADSPI_CCR_IMODE', 'QUADSPI_CCR_IMODE_0',
    'QUADSPI_CCR_IMODE_1', 'QUADSPI_CCR_ADMODE_Pos', 'QUADSPI_CCR_ADMODE_Msk',
    'QUADSPI_CCR_ADMODE', 'QUADSPI_CCR_ADMODE_0', 'QUADSPI_CCR_ADMODE_1',
    'QUADSPI_CCR_ADSIZE_Pos', 'QUADSPI_CCR_ADSIZE_Msk', 'QUADSPI_CCR_ADSIZE',
    'QUADSPI_CCR_ADSIZE_0', 'QUADSPI_CCR_ADSIZE_1', 'QUADSPI_CCR_ABMODE_Pos',
    'QUADSPI_CCR_ABMODE_Msk', 'QUADSPI_CCR_ABMODE', 'QUADSPI_CCR_ABMODE_0',
    'QUADSPI_CCR_ABMODE_1', 'QUADSPI_CCR_ABSIZE_Pos', 'QUADSPI_CCR_ABSIZE_Msk',
    'QUADSPI_CCR_ABSIZE', 'QUADSPI_CCR_ABSIZE_0', 'QUADSPI_CCR_ABSIZE_1',
    'QUADSPI_CCR_DCYC_Pos', 'QUADSPI_CCR_DCYC_Msk', 'QUADSPI_CCR_DCYC',
    'QUADSPI_CCR_DCYC_0', 'QUADSPI_CCR_DCYC_1', 'QUADSPI_CCR_DCYC_2',
    'QUADSPI_CCR_DCYC_3', 'QUADSPI_CCR_DCYC_4', 'QUADSPI_CCR_DMODE_Pos',
    'QUADSPI_CCR_DMODE_Msk', 'QUADSPI_CCR_DMODE', 'QUADSPI_CCR_DMODE_0',
    'QUADSPI_CCR_DMODE_1', 'QUADSPI_CCR_FMODE_Pos', 'QUADSPI_CCR_FMODE_Msk',
    'QUADSPI_CCR_FMODE', 'QUADSPI_CCR_FMODE_0', 'QUADSPI_CCR_FMODE_1',
    'QUADSPI_CCR_SIOO_Pos', 'QUADSPI_CCR_SIOO_Msk', 'QUADSPI_CCR_SIOO',
    'QUADSPI_CCR_DHHC_Pos', 'QUADSPI_CCR_DHHC_Msk', 'QUADSPI_CCR_DHHC',
    'QUADSPI_CCR_DDRM_Pos', 'QUADSPI_CCR_DDRM_Msk', 'QUADSPI_CCR_DDRM',
    'QUADSPI_AR_ADDRESS_Pos', 'QUADSPI_AR_ADDRESS_Msk', 'QUADSPI_AR_ADDRESS',
    'QUADSPI_ABR_ALTERNATE_Pos', 'QUADSPI_ABR_ALTERNATE_Msk', 'QUADSPI_ABR_ALTERNATE',
    'QUADSPI_DR_DATA_Pos', 'QUADSPI_DR_DATA_Msk', 'QUADSPI_DR_DATA',
    'QUADSPI_PSMKR_MASK_Pos', 'QUADSPI_PSMKR_MASK_Msk', 'QUADSPI_PSMKR_MASK',
    'QUADSPI_PSMAR_MATCH_Pos', 'QUADSPI_PSMAR_MATCH_Msk', 'QUADSPI_PSMAR_MATCH',
    'QUADSPI_PIR_INTERVAL_Pos', 'QUADSPI_PIR_INTERVAL_Msk', 'QUADSPI_PIR_INTERVAL',
    'QUADSPI_LPTR_TIMEOUT_Pos', 'QUADSPI_LPTR_TIMEOUT_Msk', 'QUADSPI_LPTR_TIMEOUT',
    'SYSCFG_PMCR_I2C1_FMP_Pos', 'SYSCFG_PMCR_I2C1_FMP_Msk', 'SYSCFG_PMCR_I2C1_FMP',
    'SYSCFG_PMCR_I2C2_FMP_Pos', 'SYSCFG_PMCR_I2C2_FMP_Msk', 'SYSCFG_PMCR_I2C2_FMP',
    'SYSCFG_PMCR_I2C3_FMP_Pos', 'SYSCFG_PMCR_I2C3_FMP_Msk', 'SYSCFG_PMCR_I2C3_FMP',
    'SYSCFG_PMCR_I2C4_FMP_Pos', 'SYSCFG_PMCR_I2C4_FMP_Msk', 'SYSCFG_PMCR_I2C4_FMP',
    'SYSCFG_PMCR_I2C_PB6_FMP_Pos', 'SYSCFG_PMCR_I2C_PB6_FMP_Msk',
    'SYSCFG_PMCR_I2C_PB6_FMP', 'SYSCFG_PMCR_I2C_PB7_FMP_Pos',
    'SYSCFG_PMCR_I2C_PB7_FMP_Msk', 'SYSCFG_PMCR_I2C_PB7_FMP',
    'SYSCFG_PMCR_I2C_PB8_FMP_Pos', 'SYSCFG_PMCR_I2C_PB8_FMP_Msk',
    'SYSCFG_PMCR_I2C_PB8_FMP', 'SYSCFG_PMCR_I2C_PB9_FMP_Pos',
    'SYSCFG_PMCR_I2C_PB9_FMP_Msk', 'SYSCFG_PMCR_I2C_PB9_FMP', 'SYSCFG_PMCR_BOOSTEN_Pos',
    'SYSCFG_PMCR_BOOSTEN_Msk', 'SYSCFG_PMCR_BOOSTEN', 'SYSCFG_PMCR_BOOSTVDDSEL_Pos',
    'SYSCFG_PMCR_BOOSTVDDSEL_Msk', 'SYSCFG_PMCR_BOOSTVDDSEL',
    'SYSCFG_PMCR_EPIS_SEL_Pos', 'SYSCFG_PMCR_EPIS_SEL_Msk', 'SYSCFG_PMCR_EPIS_SEL',
    'SYSCFG_PMCR_EPIS_SEL_0', 'SYSCFG_PMCR_EPIS_SEL_1', 'SYSCFG_PMCR_EPIS_SEL_2',
    'SYSCFG_PMCR_PA0SO_Pos', 'SYSCFG_PMCR_PA0SO_Msk', 'SYSCFG_PMCR_PA0SO',
    'SYSCFG_PMCR_PA1SO_Pos', 'SYSCFG_PMCR_PA1SO_Msk', 'SYSCFG_PMCR_PA1SO',
    'SYSCFG_PMCR_PC2SO_Pos', 'SYSCFG_PMCR_PC2SO_Msk', 'SYSCFG_PMCR_PC2SO',
    'SYSCFG_PMCR_PC3SO_Pos', 'SYSCFG_PMCR_PC3SO_Msk', 'SYSCFG_PMCR_PC3SO',
    'SYSCFG_EXTICR1_EXTI0_Pos', 'SYSCFG_EXTICR1_EXTI0_Msk', 'SYSCFG_EXTICR1_EXTI0',
    'SYSCFG_EXTICR1_EXTI1_Pos', 'SYSCFG_EXTICR1_EXTI1_Msk', 'SYSCFG_EXTICR1_EXTI1',
    'SYSCFG_EXTICR1_EXTI2_Pos', 'SYSCFG_EXTICR1_EXTI2_Msk', 'SYSCFG_EXTICR1_EXTI2',
    'SYSCFG_EXTICR1_EXTI3_Pos', 'SYSCFG_EXTICR1_EXTI3_Msk', 'SYSCFG_EXTICR1_EXTI3',
    'SYSCFG_EXTICR1_EXTI0_PA', 'SYSCFG_EXTICR1_EXTI0_PB', 'SYSCFG_EXTICR1_EXTI0_PC',
    'SYSCFG_EXTICR1_EXTI0_PD', 'SYSCFG_EXTICR1_EXTI0_PE', 'SYSCFG_EXTICR1_EXTI0_PF',
    'SYSCFG_EXTICR1_EXTI0_PG', 'SYSCFG_EXTICR1_EXTI0_PH', 'SYSCFG_EXTICR1_EXTI0_PI',
    'SYSCFG_EXTICR1_EXTI0_PJ', 'SYSCFG_EXTICR1_EXTI0_PK', 'SYSCFG_EXTICR1_EXTI1_PA',
    'SYSCFG_EXTICR1_EXTI1_PB', 'SYSCFG_EXTICR1_EXTI1_PC', 'SYSCFG_EXTICR1_EXTI1_PD',
    'SYSCFG_EXTICR1_EXTI1_PE', 'SYSCFG_EXTICR1_EXTI1_PF', 'SYSCFG_EXTICR1_EXTI1_PG',
    'SYSCFG_EXTICR1_EXTI1_PH', 'SYSCFG_EXTICR1_EXTI1_PI', 'SYSCFG_EXTICR1_EXTI1_PJ',
    'SYSCFG_EXTICR1_EXTI1_PK', 'SYSCFG_EXTICR1_EXTI2_PA', 'SYSCFG_EXTICR1_EXTI2_PB',
    'SYSCFG_EXTICR1_EXTI2_PC', 'SYSCFG_EXTICR1_EXTI2_PD', 'SYSCFG_EXTICR1_EXTI2_PE',
    'SYSCFG_EXTICR1_EXTI2_PF', 'SYSCFG_EXTICR1_EXTI2_PG', 'SYSCFG_EXTICR1_EXTI2_PH',
    'SYSCFG_EXTICR1_EXTI2_PI', 'SYSCFG_EXTICR1_EXTI2_PJ', 'SYSCFG_EXTICR1_EXTI2_PK',
    'SYSCFG_EXTICR1_EXTI3_PA', 'SYSCFG_EXTICR1_EXTI3_PB', 'SYSCFG_EXTICR1_EXTI3_PC',
    'SYSCFG_EXTICR1_EXTI3_PD', 'SYSCFG_EXTICR1_EXTI3_PE', 'SYSCFG_EXTICR1_EXTI3_PF',
    'SYSCFG_EXTICR1_EXTI3_PG', 'SYSCFG_EXTICR1_EXTI3_PH', 'SYSCFG_EXTICR1_EXTI3_PI',
    'SYSCFG_EXTICR1_EXTI3_PJ', 'SYSCFG_EXTICR1_EXTI3_PK', 'SYSCFG_EXTICR2_EXTI4_Pos',
    'SYSCFG_EXTICR2_EXTI4_Msk', 'SYSCFG_EXTICR2_EXTI4', 'SYSCFG_EXTICR2_EXTI5_Pos',
    'SYSCFG_EXTICR2_EXTI5_Msk', 'SYSCFG_EXTICR2_EXTI5', 'SYSCFG_EXTICR2_EXTI6_Pos',
    'SYSCFG_EXTICR2_EXTI6_Msk', 'SYSCFG_EXTICR2_EXTI6', 'SYSCFG_EXTICR2_EXTI7_Pos',
    'SYSCFG_EXTICR2_EXTI7_Msk', 'SYSCFG_EXTICR2_EXTI7', 'SYSCFG_EXTICR2_EXTI4_PA',
    'SYSCFG_EXTICR2_EXTI4_PB', 'SYSCFG_EXTICR2_EXTI4_PC', 'SYSCFG_EXTICR2_EXTI4_PD',
    'SYSCFG_EXTICR2_EXTI4_PE', 'SYSCFG_EXTICR2_EXTI4_PF', 'SYSCFG_EXTICR2_EXTI4_PG',
    'SYSCFG_EXTICR2_EXTI4_PH', 'SYSCFG_EXTICR2_EXTI4_PI', 'SYSCFG_EXTICR2_EXTI4_PJ',
    'SYSCFG_EXTICR2_EXTI4_PK', 'SYSCFG_EXTICR2_EXTI5_PA', 'SYSCFG_EXTICR2_EXTI5_PB',
    'SYSCFG_EXTICR2_EXTI5_PC', 'SYSCFG_EXTICR2_EXTI5_PD', 'SYSCFG_EXTICR2_EXTI5_PE',
    'SYSCFG_EXTICR2_EXTI5_PF', 'SYSCFG_EXTICR2_EXTI5_PG', 'SYSCFG_EXTICR2_EXTI5_PH',
    'SYSCFG_EXTICR2_EXTI5_PI', 'SYSCFG_EXTICR2_EXTI5_PJ', 'SYSCFG_EXTICR2_EXTI5_PK',
    'SYSCFG_EXTICR2_EXTI6_PA', 'SYSCFG_EXTICR2_EXTI6_PB', 'SYSCFG_EXTICR2_EXTI6_PC',
    'SYSCFG_EXTICR2_EXTI6_PD', 'SYSCFG_EXTICR2_EXTI6_PE', 'SYSCFG_EXTICR2_EXTI6_PF',
    'SYSCFG_EXTICR2_EXTI6_PG', 'SYSCFG_EXTICR2_EXTI6_PH', 'SYSCFG_EXTICR2_EXTI6_PI',
    'SYSCFG_EXTICR2_EXTI6_PJ', 'SYSCFG_EXTICR2_EXTI6_PK', 'SYSCFG_EXTICR2_EXTI7_PA',
    'SYSCFG_EXTICR2_EXTI7_PB', 'SYSCFG_EXTICR2_EXTI7_PC', 'SYSCFG_EXTICR2_EXTI7_PD',
    'SYSCFG_EXTICR2_EXTI7_PE', 'SYSCFG_EXTICR2_EXTI7_PF', 'SYSCFG_EXTICR2_EXTI7_PG',
    'SYSCFG_EXTICR2_EXTI7_PH', 'SYSCFG_EXTICR2_EXTI7_PI', 'SYSCFG_EXTICR2_EXTI7_PJ',
    'SYSCFG_EXTICR2_EXTI7_PK', 'SYSCFG_EXTICR3_EXTI8_Pos', 'SYSCFG_EXTICR3_EXTI8_Msk',
    'SYSCFG_EXTICR3_EXTI8', 'SYSCFG_EXTICR3_EXTI9_Pos', 'SYSCFG_EXTICR3_EXTI9_Msk',
    'SYSCFG_EXTICR3_EXTI9', 'SYSCFG_EXTICR3_EXTI10_Pos', 'SYSCFG_EXTICR3_EXTI10_Msk',
    'SYSCFG_EXTICR3_EXTI10', 'SYSCFG_EXTICR3_EXTI11_Pos', 'SYSCFG_EXTICR3_EXTI11_Msk',
    'SYSCFG_EXTICR3_EXTI11', 'SYSCFG_EXTICR3_EXTI8_PA', 'SYSCFG_EXTICR3_EXTI8_PB',
    'SYSCFG_EXTICR3_EXTI8_PC', 'SYSCFG_EXTICR3_EXTI8_PD', 'SYSCFG_EXTICR3_EXTI8_PE',
    'SYSCFG_EXTICR3_EXTI8_PF', 'SYSCFG_EXTICR3_EXTI8_PG', 'SYSCFG_EXTICR3_EXTI8_PH',
    'SYSCFG_EXTICR3_EXTI8_PI', 'SYSCFG_EXTICR3_EXTI8_PJ', 'SYSCFG_EXTICR3_EXTI8_PK',
    'SYSCFG_EXTICR3_EXTI9_PA', 'SYSCFG_EXTICR3_EXTI9_PB', 'SYSCFG_EXTICR3_EXTI9_PC',
    'SYSCFG_EXTICR3_EXTI9_PD', 'SYSCFG_EXTICR3_EXTI9_PE', 'SYSCFG_EXTICR3_EXTI9_PF',
    'SYSCFG_EXTICR3_EXTI9_PG', 'SYSCFG_EXTICR3_EXTI9_PH', 'SYSCFG_EXTICR3_EXTI9_PI',
    'SYSCFG_EXTICR3_EXTI9_PJ', 'SYSCFG_EXTICR3_EXTI9_PK', 'SYSCFG_EXTICR3_EXTI10_PA',
    'SYSCFG_EXTICR3_EXTI10_PB', 'SYSCFG_EXTICR3_EXTI10_PC', 'SYSCFG_EXTICR3_EXTI10_PD',
    'SYSCFG_EXTICR3_EXTI10_PE', 'SYSCFG_EXTICR3_EXTI10_PF', 'SYSCFG_EXTICR3_EXTI10_PG',
    'SYSCFG_EXTICR3_EXTI10_PH', 'SYSCFG_EXTICR3_EXTI10_PI', 'SYSCFG_EXTICR3_EXTI10_PJ',
    'SYSCFG_EXTICR3_EXTI10_PK', 'SYSCFG_EXTICR3_EXTI11_PA', 'SYSCFG_EXTICR3_EXTI11_PB',
    'SYSCFG_EXTICR3_EXTI11_PC', 'SYSCFG_EXTICR3_EXTI11_PD', 'SYSCFG_EXTICR3_EXTI11_PE',
    'SYSCFG_EXTICR3_EXTI11_PF', 'SYSCFG_EXTICR3_EXTI11_PG', 'SYSCFG_EXTICR3_EXTI11_PH',
    'SYSCFG_EXTICR3_EXTI11_PI', 'SYSCFG_EXTICR3_EXTI11_PJ', 'SYSCFG_EXTICR3_EXTI11_PK',
    'SYSCFG_EXTICR4_EXTI12_Pos', 'SYSCFG_EXTICR4_EXTI12_Msk', 'SYSCFG_EXTICR4_EXTI12',
    'SYSCFG_EXTICR4_EXTI13_Pos', 'SYSCFG_EXTICR4_EXTI13_Msk', 'SYSCFG_EXTICR4_EXTI13',
    'SYSCFG_EXTICR4_EXTI14_Pos', 'SYSCFG_EXTICR4_EXTI14_Msk', 'SYSCFG_EXTICR4_EXTI14',
    'SYSCFG_EXTICR4_EXTI15_Pos', 'SYSCFG_EXTICR4_EXTI15_Msk', 'SYSCFG_EXTICR4_EXTI15',
    'SYSCFG_EXTICR4_EXTI12_PA', 'SYSCFG_EXTICR4_EXTI12_PB', 'SYSCFG_EXTICR4_EXTI12_PC',
    'SYSCFG_EXTICR4_EXTI12_PD', 'SYSCFG_EXTICR4_EXTI12_PE', 'SYSCFG_EXTICR4_EXTI12_PF',
    'SYSCFG_EXTICR4_EXTI12_PG', 'SYSCFG_EXTICR4_EXTI12_PH', 'SYSCFG_EXTICR4_EXTI12_PI',
    'SYSCFG_EXTICR4_EXTI12_PJ', 'SYSCFG_EXTICR4_EXTI12_PK', 'SYSCFG_EXTICR4_EXTI13_PA',
    'SYSCFG_EXTICR4_EXTI13_PB', 'SYSCFG_EXTICR4_EXTI13_PC', 'SYSCFG_EXTICR4_EXTI13_PD',
    'SYSCFG_EXTICR4_EXTI13_PE', 'SYSCFG_EXTICR4_EXTI13_PF', 'SYSCFG_EXTICR4_EXTI13_PG',
    'SYSCFG_EXTICR4_EXTI13_PH', 'SYSCFG_EXTICR4_EXTI13_PI', 'SYSCFG_EXTICR4_EXTI13_PJ',
    'SYSCFG_EXTICR4_EXTI13_PK', 'SYSCFG_EXTICR4_EXTI14_PA', 'SYSCFG_EXTICR4_EXTI14_PB',
    'SYSCFG_EXTICR4_EXTI14_PC', 'SYSCFG_EXTICR4_EXTI14_PD', 'SYSCFG_EXTICR4_EXTI14_PE',
    'SYSCFG_EXTICR4_EXTI14_PF', 'SYSCFG_EXTICR4_EXTI14_PG', 'SYSCFG_EXTICR4_EXTI14_PH',
    'SYSCFG_EXTICR4_EXTI14_PI', 'SYSCFG_EXTICR4_EXTI14_PJ', 'SYSCFG_EXTICR4_EXTI14_PK',
    'SYSCFG_EXTICR4_EXTI15_PA', 'SYSCFG_EXTICR4_EXTI15_PB', 'SYSCFG_EXTICR4_EXTI15_PC',
    'SYSCFG_EXTICR4_EXTI15_PD', 'SYSCFG_EXTICR4_EXTI15_PE', 'SYSCFG_EXTICR4_EXTI15_PF',
    'SYSCFG_EXTICR4_EXTI15_PG', 'SYSCFG_EXTICR4_EXTI15_PH', 'SYSCFG_EXTICR4_EXTI15_PI',
    'SYSCFG_EXTICR4_EXTI15_PJ', 'SYSCFG_EXTICR4_EXTI15_PK', 'SYSCFG_CFGR_PVDL_Pos',
    'SYSCFG_CFGR_PVDL_Msk', 'SYSCFG_CFGR_PVDL', 'SYSCFG_CFGR_FLASHL_Pos',
    'SYSCFG_CFGR_FLASHL_Msk', 'SYSCFG_CFGR_FLASHL', 'SYSCFG_CFGR_CM7L_Pos',
    'SYSCFG_CFGR_CM7L_Msk', 'SYSCFG_CFGR_CM7L', 'SYSCFG_CFGR_BKRAML_Pos',
    'SYSCFG_CFGR_BKRAML_Msk', 'SYSCFG_CFGR_BKRAML', 'SYSCFG_CFGR_SRAM4L_Pos',
    'SYSCFG_CFGR_SRAM4L_Msk', 'SYSCFG_CFGR_SRAM4L', 'SYSCFG_CFGR_SRAM3L_Pos',
    'SYSCFG_CFGR_SRAM3L_Msk', 'SYSCFG_CFGR_SRAM3L', 'SYSCFG_CFGR_SRAM2L_Pos',
    'SYSCFG_CFGR_SRAM2L_Msk', 'SYSCFG_CFGR_SRAM2L', 'SYSCFG_CFGR_SRAM1L_Pos',
    'SYSCFG_CFGR_SRAM1L_Msk', 'SYSCFG_CFGR_SRAM1L', 'SYSCFG_CFGR_DTCML_Pos',
    'SYSCFG_CFGR_DTCML_Msk', 'SYSCFG_CFGR_DTCML', 'SYSCFG_CFGR_ITCML_Pos',
    'SYSCFG_CFGR_ITCML_Msk', 'SYSCFG_CFGR_ITCML', 'SYSCFG_CFGR_AXISRAML_Pos',
    'SYSCFG_CFGR_AXISRAML_Msk', 'SYSCFG_CFGR_AXISRAML', 'SYSCFG_CCCSR_EN_Pos',
    'SYSCFG_CCCSR_EN_Msk', 'SYSCFG_CCCSR_EN', 'SYSCFG_CCCSR_CS_Pos',
    'SYSCFG_CCCSR_CS_Msk', 'SYSCFG_CCCSR_CS', 'SYSCFG_CCCSR_READY_Pos',
    'SYSCFG_CCCSR_READY_Msk', 'SYSCFG_CCCSR_READY', 'SYSCFG_CCCSR_HSLV_Pos',
    'SYSCFG_CCCSR_HSLV_Msk', 'SYSCFG_CCCSR_HSLV', 'SYSCFG_CCVR_NCV_Pos',
    'SYSCFG_CCVR_NCV_Msk', 'SYSCFG_CCVR_NCV', 'SYSCFG_CCVR_PCV_Pos',
    'SYSCFG_CCVR_PCV_Msk', 'SYSCFG_CCVR_PCV', 'SYSCFG_CCCR_NCC_Pos',
    'SYSCFG_CCCR_NCC_Msk', 'SYSCFG_CCCR_NCC', 'SYSCFG_CCCR_PCC_Pos',
    'SYSCFG_CCCR_PCC_Msk', 'SYSCFG_CCCR_PCC', 'SYSCFG_PWRCR_ODEN_Pos',
    'SYSCFG_PWRCR_ODEN_Msk', 'SYSCFG_PWRCR_ODEN', 'SYSCFG_PKGR_PKG_Pos',
    'SYSCFG_PKGR_PKG_Msk', 'SYSCFG_PKGR_PKG', 'SYSCFG_UR0_BKS_Pos',
    'SYSCFG_UR0_BKS_Msk', 'SYSCFG_UR0_BKS', 'SYSCFG_UR0_RDP_Pos', 'SYSCFG_UR0_RDP_Msk',
    'SYSCFG_UR0_RDP', 'SYSCFG_UR2_BORH_Pos', 'SYSCFG_UR2_BORH_Msk', 'SYSCFG_UR2_BORH',
    'SYSCFG_UR2_BORH_0', 'SYSCFG_UR2_BORH_1', 'SYSCFG_UR2_BOOT_ADD0_Pos',
    'SYSCFG_UR2_BOOT_ADD0_Msk', 'SYSCFG_UR2_BOOT_ADD0', 'SYSCFG_UR3_BOOT_ADD1_Pos',
    'SYSCFG_UR3_BOOT_ADD1_Msk', 'SYSCFG_UR3_BOOT_ADD1', 'SYSCFG_UR4_MEPAD_BANK1_Pos',
    'SYSCFG_UR4_MEPAD_BANK1_Msk', 'SYSCFG_UR4_MEPAD_BANK1',
    'SYSCFG_UR5_MESAD_BANK1_Pos', 'SYSCFG_UR5_MESAD_BANK1_Msk',
    'SYSCFG_UR5_MESAD_BANK1', 'SYSCFG_UR5_WRPN_BANK1_Pos', 'SYSCFG_UR5_WRPN_BANK1_Msk',
    'SYSCFG_UR5_WRPN_BANK1', 'SYSCFG_UR6_PABEG_BANK1_Pos', 'SYSCFG_UR6_PABEG_BANK1_Msk',
    'SYSCFG_UR6_PABEG_BANK1', 'SYSCFG_UR6_PAEND_BANK1_Pos',
    'SYSCFG_UR6_PAEND_BANK1_Msk', 'SYSCFG_UR6_PAEND_BANK1',
    'SYSCFG_UR7_SABEG_BANK1_Pos', 'SYSCFG_UR7_SABEG_BANK1_Msk',
    'SYSCFG_UR7_SABEG_BANK1', 'SYSCFG_UR7_SAEND_BANK1_Pos',
    'SYSCFG_UR7_SAEND_BANK1_Msk', 'SYSCFG_UR7_SAEND_BANK1',
    'SYSCFG_UR8_MEPAD_BANK2_Pos', 'SYSCFG_UR8_MEPAD_BANK2_Msk',
    'SYSCFG_UR8_MEPAD_BANK2', 'SYSCFG_UR8_MESAD_BANK2_Pos',
    'SYSCFG_UR8_MESAD_BANK2_Msk', 'SYSCFG_UR8_MESAD_BANK2', 'SYSCFG_UR9_WRPN_BANK2_Pos',
    'SYSCFG_UR9_WRPN_BANK2_Msk', 'SYSCFG_UR9_WRPN_BANK2', 'SYSCFG_UR9_PABEG_BANK2_Pos',
    'SYSCFG_UR9_PABEG_BANK2_Msk', 'SYSCFG_UR9_PABEG_BANK2',
    'SYSCFG_UR10_PAEND_BANK2_Pos', 'SYSCFG_UR10_PAEND_BANK2_Msk',
    'SYSCFG_UR10_PAEND_BANK2', 'SYSCFG_UR10_SABEG_BANK2_Pos',
    'SYSCFG_UR10_SABEG_BANK2_Msk', 'SYSCFG_UR10_SABEG_BANK2',
    'SYSCFG_UR11_SAEND_BANK2_Pos', 'SYSCFG_UR11_SAEND_BANK2_Msk',
    'SYSCFG_UR11_SAEND_BANK2', 'SYSCFG_UR11_IWDG1M_Pos', 'SYSCFG_UR11_IWDG1M_Msk',
    'SYSCFG_UR11_IWDG1M', 'SYSCFG_UR12_SECURE_Pos', 'SYSCFG_UR12_SECURE_Msk',
    'SYSCFG_UR12_SECURE', 'SYSCFG_UR13_SDRS_Pos', 'SYSCFG_UR13_SDRS_Msk',
    'SYSCFG_UR13_SDRS', 'SYSCFG_UR13_D1SBRST_Pos', 'SYSCFG_UR13_D1SBRST_Msk',
    'SYSCFG_UR13_D1SBRST', 'SYSCFG_UR14_D1STPRST_Pos', 'SYSCFG_UR14_D1STPRST_Msk',
    'SYSCFG_UR14_D1STPRST', 'SYSCFG_UR15_FZIWDGSTB_Pos', 'SYSCFG_UR15_FZIWDGSTB_Msk',
    'SYSCFG_UR15_FZIWDGSTB', 'SYSCFG_UR16_FZIWDGSTP_Pos', 'SYSCFG_UR16_FZIWDGSTP_Msk',
    'SYSCFG_UR16_FZIWDGSTP', 'SYSCFG_UR16_PKP_Pos', 'SYSCFG_UR16_PKP_Msk',
    'SYSCFG_UR16_PKP', 'SYSCFG_UR17_IOHSLV_Pos', 'SYSCFG_UR17_IOHSLV_Msk',
    'SYSCFG_UR17_IOHSLV', 'TIM_CR1_CEN_Pos', 'TIM_CR1_CEN_Msk', 'TIM_CR1_CEN',
    'TIM_CR1_UDIS_Pos', 'TIM_CR1_UDIS_Msk', 'TIM_CR1_UDIS', 'TIM_CR1_URS_Pos',
    'TIM_CR1_URS_Msk', 'TIM_CR1_URS', 'TIM_CR1_OPM_Pos', 'TIM_CR1_OPM_Msk',
    'TIM_CR1_OPM', 'TIM_CR1_DIR_Pos', 'TIM_CR1_DIR_Msk', 'TIM_CR1_DIR',
    'TIM_CR1_CMS_Pos', 'TIM_CR1_CMS_Msk', 'TIM_CR1_CMS', 'TIM_CR1_CMS_0',
    'TIM_CR1_CMS_1', 'TIM_CR1_ARPE_Pos', 'TIM_CR1_ARPE_Msk', 'TIM_CR1_ARPE',
    'TIM_CR1_CKD_Pos', 'TIM_CR1_CKD_Msk', 'TIM_CR1_CKD', 'TIM_CR1_CKD_0',
    'TIM_CR1_CKD_1', 'TIM_CR1_UIFREMAP_Pos', 'TIM_CR1_UIFREMAP_Msk', 'TIM_CR1_UIFREMAP',
    'TIM_CR2_CCPC_Pos', 'TIM_CR2_CCPC_Msk', 'TIM_CR2_CCPC', 'TIM_CR2_CCUS_Pos',
    'TIM_CR2_CCUS_Msk', 'TIM_CR2_CCUS', 'TIM_CR2_CCDS_Pos', 'TIM_CR2_CCDS_Msk',
    'TIM_CR2_CCDS', 'TIM_CR2_MMS_Pos', 'TIM_CR2_MMS_Msk', 'TIM_CR2_MMS',
    'TIM_CR2_MMS_0', 'TIM_CR2_MMS_1', 'TIM_CR2_MMS_2', 'TIM_CR2_TI1S_Pos',
    'TIM_CR2_TI1S_Msk', 'TIM_CR2_TI1S', 'TIM_CR2_OIS1_Pos', 'TIM_CR2_OIS1_Msk',
    'TIM_CR2_OIS1', 'TIM_CR2_OIS1N_Pos', 'TIM_CR2_OIS1N_Msk', 'TIM_CR2_OIS1N',
    'TIM_CR2_OIS2_Pos', 'TIM_CR2_OIS2_Msk', 'TIM_CR2_OIS2', 'TIM_CR2_OIS2N_Pos',
    'TIM_CR2_OIS2N_Msk', 'TIM_CR2_OIS2N', 'TIM_CR2_OIS3_Pos', 'TIM_CR2_OIS3_Msk',
    'TIM_CR2_OIS3', 'TIM_CR2_OIS3N_Pos', 'TIM_CR2_OIS3N_Msk', 'TIM_CR2_OIS3N',
    'TIM_CR2_OIS4_Pos', 'TIM_CR2_OIS4_Msk', 'TIM_CR2_OIS4', 'TIM_CR2_OIS5_Pos',
    'TIM_CR2_OIS5_Msk', 'TIM_CR2_OIS5', 'TIM_CR2_OIS6_Pos', 'TIM_CR2_OIS6_Msk',
    'TIM_CR2_OIS6', 'TIM_CR2_MMS2_Pos', 'TIM_CR2_MMS2_Msk', 'TIM_CR2_MMS2',
    'TIM_CR2_MMS2_0', 'TIM_CR2_MMS2_1', 'TIM_CR2_MMS2_2', 'TIM_CR2_MMS2_3',
    'TIM_SMCR_SMS_Pos', 'TIM_SMCR_SMS_Msk', 'TIM_SMCR_SMS', 'TIM_SMCR_SMS_0',
    'TIM_SMCR_SMS_1', 'TIM_SMCR_SMS_2', 'TIM_SMCR_SMS_3', 'TIM_SMCR_TS_Pos',
    'TIM_SMCR_TS_Msk', 'TIM_SMCR_TS', 'TIM_SMCR_TS_0', 'TIM_SMCR_TS_1', 'TIM_SMCR_TS_2',
    'TIM_SMCR_TS_3', 'TIM_SMCR_TS_4', 'TIM_SMCR_MSM_Pos', 'TIM_SMCR_MSM_Msk',
    'TIM_SMCR_MSM', 'TIM_SMCR_ETF_Pos', 'TIM_SMCR_ETF_Msk', 'TIM_SMCR_ETF',
    'TIM_SMCR_ETF_0', 'TIM_SMCR_ETF_1', 'TIM_SMCR_ETF_2', 'TIM_SMCR_ETF_3',
    'TIM_SMCR_ETPS_Pos', 'TIM_SMCR_ETPS_Msk', 'TIM_SMCR_ETPS', 'TIM_SMCR_ETPS_0',
    'TIM_SMCR_ETPS_1', 'TIM_SMCR_ECE_Pos', 'TIM_SMCR_ECE_Msk', 'TIM_SMCR_ECE',
    'TIM_SMCR_ETP_Pos', 'TIM_SMCR_ETP_Msk', 'TIM_SMCR_ETP', 'TIM_DIER_UIE_Pos',
    'TIM_DIER_UIE_Msk', 'TIM_DIER_UIE', 'TIM_DIER_CC1IE_Pos', 'TIM_DIER_CC1IE_Msk',
    'TIM_DIER_CC1IE', 'TIM_DIER_CC2IE_Pos', 'TIM_DIER_CC2IE_Msk', 'TIM_DIER_CC2IE',
    'TIM_DIER_CC3IE_Pos', 'TIM_DIER_CC3IE_Msk', 'TIM_DIER_CC3IE', 'TIM_DIER_CC4IE_Pos',
    'TIM_DIER_CC4IE_Msk', 'TIM_DIER_CC4IE', 'TIM_DIER_COMIE_Pos', 'TIM_DIER_COMIE_Msk',
    'TIM_DIER_COMIE', 'TIM_DIER_TIE_Pos', 'TIM_DIER_TIE_Msk', 'TIM_DIER_TIE',
    'TIM_DIER_BIE_Pos', 'TIM_DIER_BIE_Msk', 'TIM_DIER_BIE', 'TIM_DIER_UDE_Pos',
    'TIM_DIER_UDE_Msk', 'TIM_DIER_UDE', 'TIM_DIER_CC1DE_Pos', 'TIM_DIER_CC1DE_Msk',
    'TIM_DIER_CC1DE', 'TIM_DIER_CC2DE_Pos', 'TIM_DIER_CC2DE_Msk', 'TIM_DIER_CC2DE',
    'TIM_DIER_CC3DE_Pos', 'TIM_DIER_CC3DE_Msk', 'TIM_DIER_CC3DE', 'TIM_DIER_CC4DE_Pos',
    'TIM_DIER_CC4DE_Msk', 'TIM_DIER_CC4DE', 'TIM_DIER_COMDE_Pos', 'TIM_DIER_COMDE_Msk',
    'TIM_DIER_COMDE', 'TIM_DIER_TDE_Pos', 'TIM_DIER_TDE_Msk', 'TIM_DIER_TDE',
    'TIM_SR_UIF_Pos', 'TIM_SR_UIF_Msk', 'TIM_SR_UIF', 'TIM_SR_CC1IF_Pos',
    'TIM_SR_CC1IF_Msk', 'TIM_SR_CC1IF', 'TIM_SR_CC2IF_Pos', 'TIM_SR_CC2IF_Msk',
    'TIM_SR_CC2IF', 'TIM_SR_CC3IF_Pos', 'TIM_SR_CC3IF_Msk', 'TIM_SR_CC3IF',
    'TIM_SR_CC4IF_Pos', 'TIM_SR_CC4IF_Msk', 'TIM_SR_CC4IF', 'TIM_SR_COMIF_Pos',
    'TIM_SR_COMIF_Msk', 'TIM_SR_COMIF', 'TIM_SR_TIF_Pos', 'TIM_SR_TIF_Msk',
    'TIM_SR_TIF', 'TIM_SR_BIF_Pos', 'TIM_SR_BIF_Msk', 'TIM_SR_BIF', 'TIM_SR_B2IF_Pos',
    'TIM_SR_B2IF_Msk', 'TIM_SR_B2IF', 'TIM_SR_CC1OF_Pos', 'TIM_SR_CC1OF_Msk',
    'TIM_SR_CC1OF', 'TIM_SR_CC2OF_Pos', 'TIM_SR_CC2OF_Msk', 'TIM_SR_CC2OF',
    'TIM_SR_CC3OF_Pos', 'TIM_SR_CC3OF_Msk', 'TIM_SR_CC3OF', 'TIM_SR_CC4OF_Pos',
    'TIM_SR_CC4OF_Msk', 'TIM_SR_CC4OF', 'TIM_SR_CC5IF_Pos', 'TIM_SR_CC5IF_Msk',
    'TIM_SR_CC5IF', 'TIM_SR_CC6IF_Pos', 'TIM_SR_CC6IF_Msk', 'TIM_SR_CC6IF',
    'TIM_SR_SBIF_Pos', 'TIM_SR_SBIF_Msk', 'TIM_SR_SBIF', 'TIM_EGR_UG_Pos',
    'TIM_EGR_UG_Msk', 'TIM_EGR_UG', 'TIM_EGR_CC1G_Pos', 'TIM_EGR_CC1G_Msk',
    'TIM_EGR_CC1G', 'TIM_EGR_CC2G_Pos', 'TIM_EGR_CC2G_Msk', 'TIM_EGR_CC2G',
    'TIM_EGR_CC3G_Pos', 'TIM_EGR_CC3G_Msk', 'TIM_EGR_CC3G', 'TIM_EGR_CC4G_Pos',
    'TIM_EGR_CC4G_Msk', 'TIM_EGR_CC4G', 'TIM_EGR_COMG_Pos', 'TIM_EGR_COMG_Msk',
    'TIM_EGR_COMG', 'TIM_EGR_TG_Pos', 'TIM_EGR_TG_Msk', 'TIM_EGR_TG', 'TIM_EGR_BG_Pos',
    'TIM_EGR_BG_Msk', 'TIM_EGR_BG', 'TIM_EGR_B2G_Pos', 'TIM_EGR_B2G_Msk', 'TIM_EGR_B2G',
    'TIM_CCMR1_CC1S_Pos', 'TIM_CCMR1_CC1S_Msk', 'TIM_CCMR1_CC1S', 'TIM_CCMR1_CC1S_0',
    'TIM_CCMR1_CC1S_1', 'TIM_CCMR1_OC1FE_Pos', 'TIM_CCMR1_OC1FE_Msk', 'TIM_CCMR1_OC1FE',
    'TIM_CCMR1_OC1PE_Pos', 'TIM_CCMR1_OC1PE_Msk', 'TIM_CCMR1_OC1PE',
    'TIM_CCMR1_OC1M_Pos', 'TIM_CCMR1_OC1M_Msk', 'TIM_CCMR1_OC1M', 'TIM_CCMR1_OC1M_0',
    'TIM_CCMR1_OC1M_1', 'TIM_CCMR1_OC1M_2', 'TIM_CCMR1_OC1M_3', 'TIM_CCMR1_OC1CE_Pos',
    'TIM_CCMR1_OC1CE_Msk', 'TIM_CCMR1_OC1CE', 'TIM_CCMR1_CC2S_Pos',
    'TIM_CCMR1_CC2S_Msk', 'TIM_CCMR1_CC2S', 'TIM_CCMR1_CC2S_0', 'TIM_CCMR1_CC2S_1',
    'TIM_CCMR1_OC2FE_Pos', 'TIM_CCMR1_OC2FE_Msk', 'TIM_CCMR1_OC2FE',
    'TIM_CCMR1_OC2PE_Pos', 'TIM_CCMR1_OC2PE_Msk', 'TIM_CCMR1_OC2PE',
    'TIM_CCMR1_OC2M_Pos', 'TIM_CCMR1_OC2M_Msk', 'TIM_CCMR1_OC2M', 'TIM_CCMR1_OC2M_0',
    'TIM_CCMR1_OC2M_1', 'TIM_CCMR1_OC2M_2', 'TIM_CCMR1_OC2M_3', 'TIM_CCMR1_OC2CE_Pos',
    'TIM_CCMR1_OC2CE_Msk', 'TIM_CCMR1_OC2CE', 'TIM_CCMR1_IC1PSC_Pos',
    'TIM_CCMR1_IC1PSC_Msk', 'TIM_CCMR1_IC1PSC', 'TIM_CCMR1_IC1PSC_0',
    'TIM_CCMR1_IC1PSC_1', 'TIM_CCMR1_IC1F_Pos', 'TIM_CCMR1_IC1F_Msk', 'TIM_CCMR1_IC1F',
    'TIM_CCMR1_IC1F_0', 'TIM_CCMR1_IC1F_1', 'TIM_CCMR1_IC1F_2', 'TIM_CCMR1_IC1F_3',
    'TIM_CCMR1_IC2PSC_Pos', 'TIM_CCMR1_IC2PSC_Msk', 'TIM_CCMR1_IC2PSC',
    'TIM_CCMR1_IC2PSC_0', 'TIM_CCMR1_IC2PSC_1', 'TIM_CCMR1_IC2F_Pos',
    'TIM_CCMR1_IC2F_Msk', 'TIM_CCMR1_IC2F', 'TIM_CCMR1_IC2F_0', 'TIM_CCMR1_IC2F_1',
    'TIM_CCMR1_IC2F_2', 'TIM_CCMR1_IC2F_3', 'TIM_CCMR2_CC3S_Pos', 'TIM_CCMR2_CC3S_Msk',
    'TIM_CCMR2_CC3S', 'TIM_CCMR2_CC3S_0', 'TIM_CCMR2_CC3S_1', 'TIM_CCMR2_OC3FE_Pos',
    'TIM_CCMR2_OC3FE_Msk', 'TIM_CCMR2_OC3FE', 'TIM_CCMR2_OC3PE_Pos',
    'TIM_CCMR2_OC3PE_Msk', 'TIM_CCMR2_OC3PE', 'TIM_CCMR2_OC3M_Pos',
    'TIM_CCMR2_OC3M_Msk', 'TIM_CCMR2_OC3M', 'TIM_CCMR2_OC3M_0', 'TIM_CCMR2_OC3M_1',
    'TIM_CCMR2_OC3M_2', 'TIM_CCMR2_OC3M_3', 'TIM_CCMR2_OC3CE_Pos',
    'TIM_CCMR2_OC3CE_Msk', 'TIM_CCMR2_OC3CE', 'TIM_CCMR2_CC4S_Pos',
    'TIM_CCMR2_CC4S_Msk', 'TIM_CCMR2_CC4S', 'TIM_CCMR2_CC4S_0', 'TIM_CCMR2_CC4S_1',
    'TIM_CCMR2_OC4FE_Pos', 'TIM_CCMR2_OC4FE_Msk', 'TIM_CCMR2_OC4FE',
    'TIM_CCMR2_OC4PE_Pos', 'TIM_CCMR2_OC4PE_Msk', 'TIM_CCMR2_OC4PE',
    'TIM_CCMR2_OC4M_Pos', 'TIM_CCMR2_OC4M_Msk', 'TIM_CCMR2_OC4M', 'TIM_CCMR2_OC4M_0',
    'TIM_CCMR2_OC4M_1', 'TIM_CCMR2_OC4M_2', 'TIM_CCMR2_OC4M_3', 'TIM_CCMR2_OC4CE_Pos',
    'TIM_CCMR2_OC4CE_Msk', 'TIM_CCMR2_OC4CE', 'TIM_CCMR2_IC3PSC_Pos',
    'TIM_CCMR2_IC3PSC_Msk', 'TIM_CCMR2_IC3PSC', 'TIM_CCMR2_IC3PSC_0',
    'TIM_CCMR2_IC3PSC_1', 'TIM_CCMR2_IC3F_Pos', 'TIM_CCMR2_IC3F_Msk', 'TIM_CCMR2_IC3F',
    'TIM_CCMR2_IC3F_0', 'TIM_CCMR2_IC3F_1', 'TIM_CCMR2_IC3F_2', 'TIM_CCMR2_IC3F_3',
    'TIM_CCMR2_IC4PSC_Pos', 'TIM_CCMR2_IC4PSC_Msk', 'TIM_CCMR2_IC4PSC',
    'TIM_CCMR2_IC4PSC_0', 'TIM_CCMR2_IC4PSC_1', 'TIM_CCMR2_IC4F_Pos',
    'TIM_CCMR2_IC4F_Msk', 'TIM_CCMR2_IC4F', 'TIM_CCMR2_IC4F_0', 'TIM_CCMR2_IC4F_1',
    'TIM_CCMR2_IC4F_2', 'TIM_CCMR2_IC4F_3', 'TIM_CCER_CC1E_Pos', 'TIM_CCER_CC1E_Msk',
    'TIM_CCER_CC1E', 'TIM_CCER_CC1P_Pos', 'TIM_CCER_CC1P_Msk', 'TIM_CCER_CC1P',
    'TIM_CCER_CC1NE_Pos', 'TIM_CCER_CC1NE_Msk', 'TIM_CCER_CC1NE', 'TIM_CCER_CC1NP_Pos',
    'TIM_CCER_CC1NP_Msk', 'TIM_CCER_CC1NP', 'TIM_CCER_CC2E_Pos', 'TIM_CCER_CC2E_Msk',
    'TIM_CCER_CC2E', 'TIM_CCER_CC2P_Pos', 'TIM_CCER_CC2P_Msk', 'TIM_CCER_CC2P',
    'TIM_CCER_CC2NE_Pos', 'TIM_CCER_CC2NE_Msk', 'TIM_CCER_CC2NE', 'TIM_CCER_CC2NP_Pos',
    'TIM_CCER_CC2NP_Msk', 'TIM_CCER_CC2NP', 'TIM_CCER_CC3E_Pos', 'TIM_CCER_CC3E_Msk',
    'TIM_CCER_CC3E', 'TIM_CCER_CC3P_Pos', 'TIM_CCER_CC3P_Msk', 'TIM_CCER_CC3P',
    'TIM_CCER_CC3NE_Pos', 'TIM_CCER_CC3NE_Msk', 'TIM_CCER_CC3NE', 'TIM_CCER_CC3NP_Pos',
    'TIM_CCER_CC3NP_Msk', 'TIM_CCER_CC3NP', 'TIM_CCER_CC4E_Pos', 'TIM_CCER_CC4E_Msk',
    'TIM_CCER_CC4E', 'TIM_CCER_CC4P_Pos', 'TIM_CCER_CC4P_Msk', 'TIM_CCER_CC4P',
    'TIM_CCER_CC4NP_Pos', 'TIM_CCER_CC4NP_Msk', 'TIM_CCER_CC4NP', 'TIM_CCER_CC5E_Pos',
    'TIM_CCER_CC5E_Msk', 'TIM_CCER_CC5E', 'TIM_CCER_CC5P_Pos', 'TIM_CCER_CC5P_Msk',
    'TIM_CCER_CC5P', 'TIM_CCER_CC6E_Pos', 'TIM_CCER_CC6E_Msk', 'TIM_CCER_CC6E',
    'TIM_CCER_CC6P_Pos', 'TIM_CCER_CC6P_Msk', 'TIM_CCER_CC6P', 'TIM_CNT_CNT_Pos',
    'TIM_CNT_CNT_Msk', 'TIM_CNT_CNT', 'TIM_CNT_UIFCPY_Pos', 'TIM_CNT_UIFCPY_Msk',
    'TIM_CNT_UIFCPY', 'TIM_PSC_PSC_Pos', 'TIM_PSC_PSC_Msk', 'TIM_PSC_PSC',
    'TIM_ARR_ARR_Pos', 'TIM_ARR_ARR_Msk', 'TIM_ARR_ARR', 'TIM_RCR_REP_Pos',
    'TIM_RCR_REP_Msk', 'TIM_RCR_REP', 'TIM_CCR1_CCR1_Pos', 'TIM_CCR1_CCR1_Msk',
    'TIM_CCR1_CCR1', 'TIM_CCR2_CCR2_Pos', 'TIM_CCR2_CCR2_Msk', 'TIM_CCR2_CCR2',
    'TIM_CCR3_CCR3_Pos', 'TIM_CCR3_CCR3_Msk', 'TIM_CCR3_CCR3', 'TIM_CCR4_CCR4_Pos',
    'TIM_CCR4_CCR4_Msk', 'TIM_CCR4_CCR4', 'TIM_CCR5_CCR5_Pos', 'TIM_CCR5_CCR5_Msk',
    'TIM_CCR5_CCR5', 'TIM_CCR5_GC5C1_Pos', 'TIM_CCR5_GC5C1_Msk', 'TIM_CCR5_GC5C1',
    'TIM_CCR5_GC5C2_Pos', 'TIM_CCR5_GC5C2_Msk', 'TIM_CCR5_GC5C2', 'TIM_CCR5_GC5C3_Pos',
    'TIM_CCR5_GC5C3_Msk', 'TIM_CCR5_GC5C3', 'TIM_CCR6_CCR6_Pos', 'TIM_CCR6_CCR6_Msk',
    'TIM_CCR6_CCR6', 'TIM_BDTR_DTG_Pos', 'TIM_BDTR_DTG_Msk', 'TIM_BDTR_DTG',
    'TIM_BDTR_DTG_0', 'TIM_BDTR_DTG_1', 'TIM_BDTR_DTG_2', 'TIM_BDTR_DTG_3',
    'TIM_BDTR_DTG_4', 'TIM_BDTR_DTG_5', 'TIM_BDTR_DTG_6', 'TIM_BDTR_DTG_7',
    'TIM_BDTR_LOCK_Pos', 'TIM_BDTR_LOCK_Msk', 'TIM_BDTR_LOCK', 'TIM_BDTR_LOCK_0',
    'TIM_BDTR_LOCK_1', 'TIM_BDTR_OSSI_Pos', 'TIM_BDTR_OSSI_Msk', 'TIM_BDTR_OSSI',
    'TIM_BDTR_OSSR_Pos', 'TIM_BDTR_OSSR_Msk', 'TIM_BDTR_OSSR', 'TIM_BDTR_BKE_Pos',
    'TIM_BDTR_BKE_Msk', 'TIM_BDTR_BKE', 'TIM_BDTR_BKP_Pos', 'TIM_BDTR_BKP_Msk',
    'TIM_BDTR_BKP', 'TIM_BDTR_AOE_Pos', 'TIM_BDTR_AOE_Msk', 'TIM_BDTR_AOE',
    'TIM_BDTR_MOE_Pos', 'TIM_BDTR_MOE_Msk', 'TIM_BDTR_MOE', 'TIM_BDTR_BKF_Pos',
    'TIM_BDTR_BKF_Msk', 'TIM_BDTR_BKF', 'TIM_BDTR_BK2F_Pos', 'TIM_BDTR_BK2F_Msk',
    'TIM_BDTR_BK2F', 'TIM_BDTR_BK2E_Pos', 'TIM_BDTR_BK2E_Msk', 'TIM_BDTR_BK2E',
    'TIM_BDTR_BK2P_Pos', 'TIM_BDTR_BK2P_Msk', 'TIM_BDTR_BK2P', 'TIM_DCR_DBA_Pos',
    'TIM_DCR_DBA_Msk', 'TIM_DCR_DBA', 'TIM_DCR_DBA_0', 'TIM_DCR_DBA_1', 'TIM_DCR_DBA_2',
    'TIM_DCR_DBA_3', 'TIM_DCR_DBA_4', 'TIM_DCR_DBL_Pos', 'TIM_DCR_DBL_Msk',
    'TIM_DCR_DBL', 'TIM_DCR_DBL_0', 'TIM_DCR_DBL_1', 'TIM_DCR_DBL_2', 'TIM_DCR_DBL_3',
    'TIM_DCR_DBL_4', 'TIM_DMAR_DMAB_Pos', 'TIM_DMAR_DMAB_Msk', 'TIM_DMAR_DMAB',
    'TIM_CCMR3_OC5FE_Pos', 'TIM_CCMR3_OC5FE_Msk', 'TIM_CCMR3_OC5FE',
    'TIM_CCMR3_OC5PE_Pos', 'TIM_CCMR3_OC5PE_Msk', 'TIM_CCMR3_OC5PE',
    'TIM_CCMR3_OC5M_Pos', 'TIM_CCMR3_OC5M_Msk', 'TIM_CCMR3_OC5M', 'TIM_CCMR3_OC5M_0',
    'TIM_CCMR3_OC5M_1', 'TIM_CCMR3_OC5M_2', 'TIM_CCMR3_OC5M_3', 'TIM_CCMR3_OC5CE_Pos',
    'TIM_CCMR3_OC5CE_Msk', 'TIM_CCMR3_OC5CE', 'TIM_CCMR3_OC6FE_Pos',
    'TIM_CCMR3_OC6FE_Msk', 'TIM_CCMR3_OC6FE', 'TIM_CCMR3_OC6PE_Pos',
    'TIM_CCMR3_OC6PE_Msk', 'TIM_CCMR3_OC6PE', 'TIM_CCMR3_OC6M_Pos',
    'TIM_CCMR3_OC6M_Msk', 'TIM_CCMR3_OC6M', 'TIM_CCMR3_OC6M_0', 'TIM_CCMR3_OC6M_1',
    'TIM_CCMR3_OC6M_2', 'TIM_CCMR3_OC6M_3', 'TIM_CCMR3_OC6CE_Pos',
    'TIM_CCMR3_OC6CE_Msk', 'TIM_CCMR3_OC6CE', 'TIM1_AF1_BKINE_Pos',
    'TIM1_AF1_BKINE_Msk', 'TIM1_AF1_BKINE', 'TIM1_AF1_BKCMP1E_Pos',
    'TIM1_AF1_BKCMP1E_Msk', 'TIM1_AF1_BKCMP1E', 'TIM1_AF1_BKCMP2E_Pos',
    'TIM1_AF1_BKCMP2E_Msk', 'TIM1_AF1_BKCMP2E', 'TIM1_AF1_BKDF1BK0E_Pos',
    'TIM1_AF1_BKDF1BK0E_Msk', 'TIM1_AF1_BKDF1BK0E', 'TIM1_AF1_BKINP_Pos',
    'TIM1_AF1_BKINP_Msk', 'TIM1_AF1_BKINP', 'TIM1_AF1_BKCMP1P_Pos',
    'TIM1_AF1_BKCMP1P_Msk', 'TIM1_AF1_BKCMP1P', 'TIM1_AF1_BKCMP2P_Pos',
    'TIM1_AF1_BKCMP2P_Msk', 'TIM1_AF1_BKCMP2P', 'TIM1_AF1_ETRSEL_Pos',
    'TIM1_AF1_ETRSEL_Msk', 'TIM1_AF1_ETRSEL', 'TIM1_AF1_ETRSEL_0', 'TIM1_AF1_ETRSEL_1',
    'TIM1_AF1_ETRSEL_2', 'TIM1_AF1_ETRSEL_3', 'TIM1_AF2_BK2INE_Pos',
    'TIM1_AF2_BK2INE_Msk', 'TIM1_AF2_BK2INE', 'TIM1_AF2_BK2CMP1E_Pos',
    'TIM1_AF2_BK2CMP1E_Msk', 'TIM1_AF2_BK2CMP1E', 'TIM1_AF2_BK2CMP2E_Pos',
    'TIM1_AF2_BK2CMP2E_Msk', 'TIM1_AF2_BK2CMP2E', 'TIM1_AF2_BK2DFBK1E_Pos',
    'TIM1_AF2_BK2DFBK1E_Msk', 'TIM1_AF2_BK2DFBK1E', 'TIM1_AF2_BK2INP_Pos',
    'TIM1_AF2_BK2INP_Msk', 'TIM1_AF2_BK2INP', 'TIM1_AF2_BK2CMP1P_Pos',
    'TIM1_AF2_BK2CMP1P_Msk', 'TIM1_AF2_BK2CMP1P', 'TIM1_AF2_BK2CMP2P_Pos',
    'TIM1_AF2_BK2CMP2P_Msk', 'TIM1_AF2_BK2CMP2P', 'TIM_TISEL_TI1SEL_Pos',
    'TIM_TISEL_TI1SEL_Msk', 'TIM_TISEL_TI1SEL', 'TIM_TISEL_TI1SEL_0',
    'TIM_TISEL_TI1SEL_1', 'TIM_TISEL_TI1SEL_2', 'TIM_TISEL_TI1SEL_3',
    'TIM_TISEL_TI2SEL_Pos', 'TIM_TISEL_TI2SEL_Msk', 'TIM_TISEL_TI2SEL',
    'TIM_TISEL_TI2SEL_0', 'TIM_TISEL_TI2SEL_1', 'TIM_TISEL_TI2SEL_2',
    'TIM_TISEL_TI2SEL_3', 'TIM_TISEL_TI3SEL_Pos', 'TIM_TISEL_TI3SEL_Msk',
    'TIM_TISEL_TI3SEL', 'TIM_TISEL_TI3SEL_0', 'TIM_TISEL_TI3SEL_1',
    'TIM_TISEL_TI3SEL_2', 'TIM_TISEL_TI3SEL_3', 'TIM_TISEL_TI4SEL_Pos',
    'TIM_TISEL_TI4SEL_Msk', 'TIM_TISEL_TI4SEL', 'TIM_TISEL_TI4SEL_0',
    'TIM_TISEL_TI4SEL_1', 'TIM_TISEL_TI4SEL_2', 'TIM_TISEL_TI4SEL_3',
    'TIM8_AF1_BKINE_Pos', 'TIM8_AF1_BKINE_Msk', 'TIM8_AF1_BKINE',
    'TIM8_AF1_BKCMP1E_Pos', 'TIM8_AF1_BKCMP1E_Msk', 'TIM8_AF1_BKCMP1E',
    'TIM8_AF1_BKCMP2E_Pos', 'TIM8_AF1_BKCMP2E_Msk', 'TIM8_AF1_BKCMP2E',
    'TIM8_AF1_BKDFBK2E_Pos', 'TIM8_AF1_BKDFBK2E_Msk', 'TIM8_AF1_BKDFBK2E',
    'TIM8_AF1_BKINP_Pos', 'TIM8_AF1_BKINP_Msk', 'TIM8_AF1_BKINP',
    'TIM8_AF1_BKCMP1P_Pos', 'TIM8_AF1_BKCMP1P_Msk', 'TIM8_AF1_BKCMP1P',
    'TIM8_AF1_BKCMP2P_Pos', 'TIM8_AF1_BKCMP2P_Msk', 'TIM8_AF1_BKCMP2P',
    'TIM8_AF1_ETRSEL_Pos', 'TIM8_AF1_ETRSEL_Msk', 'TIM8_AF1_ETRSEL',
    'TIM8_AF1_ETRSEL_0', 'TIM8_AF1_ETRSEL_1', 'TIM8_AF1_ETRSEL_2', 'TIM8_AF1_ETRSEL_3',
    'TIM8_AF2_BK2INE_Pos', 'TIM8_AF2_BK2INE_Msk', 'TIM8_AF2_BK2INE',
    'TIM8_AF2_BK2CMP1E_Pos', 'TIM8_AF2_BK2CMP1E_Msk', 'TIM8_AF2_BK2CMP1E',
    'TIM8_AF2_BK2CMP2E_Pos', 'TIM8_AF2_BK2CMP2E_Msk', 'TIM8_AF2_BK2CMP2E',
    'TIM8_AF2_BK2DFBK3E_Pos', 'TIM8_AF2_BK2DFBK3E_Msk', 'TIM8_AF2_BK2DFBK3E',
    'TIM8_AF2_BK2INP_Pos', 'TIM8_AF2_BK2INP_Msk', 'TIM8_AF2_BK2INP',
    'TIM8_AF2_BK2CMP1P_Pos', 'TIM8_AF2_BK2CMP1P_Msk', 'TIM8_AF2_BK2CMP1P',
    'TIM8_AF2_BK2CMP2P_Pos', 'TIM8_AF2_BK2CMP2P_Msk', 'TIM8_AF2_BK2CMP2P',
    'TIM2_AF1_ETRSEL_Pos', 'TIM2_AF1_ETRSEL_Msk', 'TIM2_AF1_ETRSEL',
    'TIM2_AF1_ETRSEL_0', 'TIM2_AF1_ETRSEL_1', 'TIM2_AF1_ETRSEL_2', 'TIM2_AF1_ETRSEL_3',
    'TIM3_AF1_ETRSEL_Pos', 'TIM3_AF1_ETRSEL_Msk', 'TIM3_AF1_ETRSEL',
    'TIM3_AF1_ETRSEL_0', 'TIM3_AF1_ETRSEL_1', 'TIM3_AF1_ETRSEL_2', 'TIM3_AF1_ETRSEL_3',
    'TIM5_AF1_ETRSEL_Pos', 'TIM5_AF1_ETRSEL_Msk', 'TIM5_AF1_ETRSEL',
    'TIM5_AF1_ETRSEL_0', 'TIM5_AF1_ETRSEL_1', 'TIM5_AF1_ETRSEL_2', 'TIM5_AF1_ETRSEL_3',
    'TIM15_AF1_BKINE_Pos', 'TIM15_AF1_BKINE_Msk', 'TIM15_AF1_BKINE',
    'TIM15_AF1_BKCMP1E_Pos', 'TIM15_AF1_BKCMP1E_Msk', 'TIM15_AF1_BKCMP1E',
    'TIM15_AF1_BKCMP2E_Pos', 'TIM15_AF1_BKCMP2E_Msk', 'TIM15_AF1_BKCMP2E',
    'TIM15_AF1_BKDF1BK2E_Pos', 'TIM15_AF1_BKDF1BK2E_Msk', 'TIM15_AF1_BKDF1BK2E',
    'TIM15_AF1_BKINP_Pos', 'TIM15_AF1_BKINP_Msk', 'TIM15_AF1_BKINP',
    'TIM15_AF1_BKCMP1P_Pos', 'TIM15_AF1_BKCMP1P_Msk', 'TIM15_AF1_BKCMP1P',
    'TIM15_AF1_BKCMP2P_Pos', 'TIM15_AF1_BKCMP2P_Msk', 'TIM15_AF1_BKCMP2P',
    'TIM16_AF1_BKINE_Pos', 'TIM16_AF1_BKINE_Msk', 'TIM16_AF1_BKINE',
    'TIM16_AF1_BKCMP1E_Pos', 'TIM16_AF1_BKCMP1E_Msk', 'TIM16_AF1_BKCMP1E',
    'TIM16_AF1_BKCMP2E_Pos', 'TIM16_AF1_BKCMP2E_Msk', 'TIM16_AF1_BKCMP2E',
    'TIM16_AF1_BKDF1BK2E_Pos', 'TIM16_AF1_BKDF1BK2E_Msk', 'TIM16_AF1_BKDF1BK2E',
    'TIM16_AF1_BKINP_Pos', 'TIM16_AF1_BKINP_Msk', 'TIM16_AF1_BKINP',
    'TIM16_AF1_BKCMP1P_Pos', 'TIM16_AF1_BKCMP1P_Msk', 'TIM16_AF1_BKCMP1P',
    'TIM16_AF1_BKCMP2P_Pos', 'TIM16_AF1_BKCMP2P_Msk', 'TIM16_AF1_BKCMP2P',
    'TIM17_AF1_BKINE_Pos', 'TIM17_AF1_BKINE_Msk', 'TIM17_AF1_BKINE',
    'TIM17_AF1_BKCMP1E_Pos', 'TIM17_AF1_BKCMP1E_Msk', 'TIM17_AF1_BKCMP1E',
    'TIM17_AF1_BKCMP2E_Pos', 'TIM17_AF1_BKCMP2E_Msk', 'TIM17_AF1_BKCMP2E',
    'TIM17_AF1_BKDF1BK2E_Pos', 'TIM17_AF1_BKDF1BK2E_Msk', 'TIM17_AF1_BKDF1BK2E',
    'TIM17_AF1_BKINP_Pos', 'TIM17_AF1_BKINP_Msk', 'TIM17_AF1_BKINP',
    'TIM17_AF1_BKCMP1P_Pos', 'TIM17_AF1_BKCMP1P_Msk', 'TIM17_AF1_BKCMP1P',
    'TIM17_AF1_BKCMP2P_Pos', 'TIM17_AF1_BKCMP2P_Msk', 'TIM17_AF1_BKCMP2P',
    'LPTIM_ISR_CMPM_Pos', 'LPTIM_ISR_CMPM_Msk', 'LPTIM_ISR_CMPM', 'LPTIM_ISR_ARRM_Pos',
    'LPTIM_ISR_ARRM_Msk', 'LPTIM_ISR_ARRM', 'LPTIM_ISR_EXTTRIG_Pos',
    'LPTIM_ISR_EXTTRIG_Msk', 'LPTIM_ISR_EXTTRIG', 'LPTIM_ISR_CMPOK_Pos',
    'LPTIM_ISR_CMPOK_Msk', 'LPTIM_ISR_CMPOK', 'LPTIM_ISR_ARROK_Pos',
    'LPTIM_ISR_ARROK_Msk', 'LPTIM_ISR_ARROK', 'LPTIM_ISR_UP_Pos', 'LPTIM_ISR_UP_Msk',
    'LPTIM_ISR_UP', 'LPTIM_ISR_DOWN_Pos', 'LPTIM_ISR_DOWN_Msk', 'LPTIM_ISR_DOWN',
    'LPTIM_ICR_CMPMCF_Pos', 'LPTIM_ICR_CMPMCF_Msk', 'LPTIM_ICR_CMPMCF',
    'LPTIM_ICR_ARRMCF_Pos', 'LPTIM_ICR_ARRMCF_Msk', 'LPTIM_ICR_ARRMCF',
    'LPTIM_ICR_EXTTRIGCF_Pos', 'LPTIM_ICR_EXTTRIGCF_Msk', 'LPTIM_ICR_EXTTRIGCF',
    'LPTIM_ICR_CMPOKCF_Pos', 'LPTIM_ICR_CMPOKCF_Msk', 'LPTIM_ICR_CMPOKCF',
    'LPTIM_ICR_ARROKCF_Pos', 'LPTIM_ICR_ARROKCF_Msk', 'LPTIM_ICR_ARROKCF',
    'LPTIM_ICR_UPCF_Pos', 'LPTIM_ICR_UPCF_Msk', 'LPTIM_ICR_UPCF',
    'LPTIM_ICR_DOWNCF_Pos', 'LPTIM_ICR_DOWNCF_Msk', 'LPTIM_ICR_DOWNCF',
    'LPTIM_IER_CMPMIE_Pos', 'LPTIM_IER_CMPMIE_Msk', 'LPTIM_IER_CMPMIE',
    'LPTIM_IER_ARRMIE_Pos', 'LPTIM_IER_ARRMIE_Msk', 'LPTIM_IER_ARRMIE',
    'LPTIM_IER_EXTTRIGIE_Pos', 'LPTIM_IER_EXTTRIGIE_Msk', 'LPTIM_IER_EXTTRIGIE',
    'LPTIM_IER_CMPOKIE_Pos', 'LPTIM_IER_CMPOKIE_Msk', 'LPTIM_IER_CMPOKIE',
    'LPTIM_IER_ARROKIE_Pos', 'LPTIM_IER_ARROKIE_Msk', 'LPTIM_IER_ARROKIE',
    'LPTIM_IER_UPIE_Pos', 'LPTIM_IER_UPIE_Msk', 'LPTIM_IER_UPIE',
    'LPTIM_IER_DOWNIE_Pos', 'LPTIM_IER_DOWNIE_Msk', 'LPTIM_IER_DOWNIE',
    'LPTIM_CFGR_CKSEL_Pos', 'LPTIM_CFGR_CKSEL_Msk', 'LPTIM_CFGR_CKSEL',
    'LPTIM_CFGR_CKPOL_Pos', 'LPTIM_CFGR_CKPOL_Msk', 'LPTIM_CFGR_CKPOL',
    'LPTIM_CFGR_CKPOL_0', 'LPTIM_CFGR_CKPOL_1', 'LPTIM_CFGR_CKFLT_Pos',
    'LPTIM_CFGR_CKFLT_Msk', 'LPTIM_CFGR_CKFLT', 'LPTIM_CFGR_CKFLT_0',
    'LPTIM_CFGR_CKFLT_1', 'LPTIM_CFGR_TRGFLT_Pos', 'LPTIM_CFGR_TRGFLT_Msk',
    'LPTIM_CFGR_TRGFLT', 'LPTIM_CFGR_TRGFLT_0', 'LPTIM_CFGR_TRGFLT_1',
    'LPTIM_CFGR_PRESC_Pos', 'LPTIM_CFGR_PRESC_Msk', 'LPTIM_CFGR_PRESC',
    'LPTIM_CFGR_PRESC_0', 'LPTIM_CFGR_PRESC_1', 'LPTIM_CFGR_PRESC_2',
    'LPTIM_CFGR_TRIGSEL_Pos', 'LPTIM_CFGR_TRIGSEL_Msk', 'LPTIM_CFGR_TRIGSEL',
    'LPTIM_CFGR_TRIGSEL_0', 'LPTIM_CFGR_TRIGSEL_1', 'LPTIM_CFGR_TRIGSEL_2',
    'LPTIM_CFGR_TRIGEN_Pos', 'LPTIM_CFGR_TRIGEN_Msk', 'LPTIM_CFGR_TRIGEN',
    'LPTIM_CFGR_TRIGEN_0', 'LPTIM_CFGR_TRIGEN_1', 'LPTIM_CFGR_TIMOUT_Pos',
    'LPTIM_CFGR_TIMOUT_Msk', 'LPTIM_CFGR_TIMOUT', 'LPTIM_CFGR_WAVE_Pos',
    'LPTIM_CFGR_WAVE_Msk', 'LPTIM_CFGR_WAVE', 'LPTIM_CFGR_WAVPOL_Pos',
    'LPTIM_CFGR_WAVPOL_Msk', 'LPTIM_CFGR_WAVPOL', 'LPTIM_CFGR_PRELOAD_Pos',
    'LPTIM_CFGR_PRELOAD_Msk', 'LPTIM_CFGR_PRELOAD', 'LPTIM_CFGR_COUNTMODE_Pos',
    'LPTIM_CFGR_COUNTMODE_Msk', 'LPTIM_CFGR_COUNTMODE', 'LPTIM_CFGR_ENC_Pos',
    'LPTIM_CFGR_ENC_Msk', 'LPTIM_CFGR_ENC', 'LPTIM_CR_ENABLE_Pos',
    'LPTIM_CR_ENABLE_Msk', 'LPTIM_CR_ENABLE', 'LPTIM_CR_SNGSTRT_Pos',
    'LPTIM_CR_SNGSTRT_Msk', 'LPTIM_CR_SNGSTRT', 'LPTIM_CR_CNTSTRT_Pos',
    'LPTIM_CR_CNTSTRT_Msk', 'LPTIM_CR_CNTSTRT', 'LPTIM_CR_COUNTRST_Pos',
    'LPTIM_CR_COUNTRST_Msk', 'LPTIM_CR_COUNTRST', 'LPTIM_CR_RSTARE_Pos',
    'LPTIM_CR_RSTARE_Msk', 'LPTIM_CR_RSTARE', 'LPTIM_CMP_CMP_Pos', 'LPTIM_CMP_CMP_Msk',
    'LPTIM_CMP_CMP', 'LPTIM_ARR_ARR_Pos', 'LPTIM_ARR_ARR_Msk', 'LPTIM_ARR_ARR',
    'LPTIM_CNT_CNT_Pos', 'LPTIM_CNT_CNT_Msk', 'LPTIM_CNT_CNT', 'LPTIM_CFGR2_IN1SEL_Pos',
    'LPTIM_CFGR2_IN1SEL_Msk', 'LPTIM_CFGR2_IN1SEL', 'LPTIM_CFGR2_IN1SEL_0',
    'LPTIM_CFGR2_IN1SEL_1', 'LPTIM_CFGR2_IN2SEL_Pos', 'LPTIM_CFGR2_IN2SEL_Msk',
    'LPTIM_CFGR2_IN2SEL', 'LPTIM_CFGR2_IN2SEL_0', 'LPTIM_CFGR2_IN2SEL_1',
    'COMP_SR_C1VAL_Pos', 'COMP_SR_C1VAL_Msk', 'COMP_SR_C1VAL', 'COMP_SR_C2VAL_Pos',
    'COMP_SR_C2VAL_Msk', 'COMP_SR_C2VAL', 'COMP_SR_C1IF_Pos', 'COMP_SR_C1IF_Msk',
    'COMP_SR_C1IF', 'COMP_SR_C2IF_Pos', 'COMP_SR_C2IF_Msk', 'COMP_SR_C2IF',
    'COMP_ICFR_C1IF_Pos', 'COMP_ICFR_C1IF_Msk', 'COMP_ICFR_C1IF', 'COMP_ICFR_C2IF_Pos',
    'COMP_ICFR_C2IF_Msk', 'COMP_ICFR_C2IF', 'COMP_OR_AFOPA6_Pos', 'COMP_OR_AFOPA6_Msk',
    'COMP_OR_AFOPA6', 'COMP_OR_AFOPA8_Pos', 'COMP_OR_AFOPA8_Msk', 'COMP_OR_AFOPA8',
    'COMP_OR_AFOPB12_Pos', 'COMP_OR_AFOPB12_Msk', 'COMP_OR_AFOPB12',
    'COMP_OR_AFOPE6_Pos', 'COMP_OR_AFOPE6_Msk', 'COMP_OR_AFOPE6', 'COMP_OR_AFOPE15_Pos',
    'COMP_OR_AFOPE15_Msk', 'COMP_OR_AFOPE15', 'COMP_OR_AFOPG2_Pos',
    'COMP_OR_AFOPG2_Msk', 'COMP_OR_AFOPG2', 'COMP_OR_AFOPG3_Pos', 'COMP_OR_AFOPG3_Msk',
    'COMP_OR_AFOPG3', 'COMP_OR_AFOPG4_Pos', 'COMP_OR_AFOPG4_Msk', 'COMP_OR_AFOPG4',
    'COMP_OR_AFOPI1_Pos', 'COMP_OR_AFOPI1_Msk', 'COMP_OR_AFOPI1', 'COMP_OR_AFOPI4_Pos',
    'COMP_OR_AFOPI4_Msk', 'COMP_OR_AFOPI4', 'COMP_OR_AFOPK2_Pos', 'COMP_OR_AFOPK2_Msk',
    'COMP_OR_AFOPK2', 'COMP_CFGRx_EN_Pos', 'COMP_CFGRx_EN_Msk', 'COMP_CFGRx_EN',
    'COMP_CFGRx_BRGEN_Pos', 'COMP_CFGRx_BRGEN_Msk', 'COMP_CFGRx_BRGEN',
    'COMP_CFGRx_SCALEN_Pos', 'COMP_CFGRx_SCALEN_Msk', 'COMP_CFGRx_SCALEN',
    'COMP_CFGRx_POLARITY_Pos', 'COMP_CFGRx_POLARITY_Msk', 'COMP_CFGRx_POLARITY',
    'COMP_CFGRx_WINMODE_Pos', 'COMP_CFGRx_WINMODE_Msk', 'COMP_CFGRx_WINMODE',
    'COMP_CFGRx_ITEN_Pos', 'COMP_CFGRx_ITEN_Msk', 'COMP_CFGRx_ITEN',
    'COMP_CFGRx_HYST_Pos', 'COMP_CFGRx_HYST_Msk', 'COMP_CFGRx_HYST',
    'COMP_CFGRx_HYST_0', 'COMP_CFGRx_HYST_1', 'COMP_CFGRx_PWRMODE_Pos',
    'COMP_CFGRx_PWRMODE_Msk', 'COMP_CFGRx_PWRMODE', 'COMP_CFGRx_PWRMODE_0',
    'COMP_CFGRx_PWRMODE_1', 'COMP_CFGRx_INMSEL_Pos', 'COMP_CFGRx_INMSEL_Msk',
    'COMP_CFGRx_INMSEL', 'COMP_CFGRx_INMSEL_0', 'COMP_CFGRx_INMSEL_1',
    'COMP_CFGRx_INMSEL_2', 'COMP_CFGRx_INPSEL_Pos', 'COMP_CFGRx_INPSEL_Msk',
    'COMP_CFGRx_INPSEL', 'COMP_CFGRx_BLANKING_Pos', 'COMP_CFGRx_BLANKING_Msk',
    'COMP_CFGRx_BLANKING', 'COMP_CFGRx_BLANKING_0', 'COMP_CFGRx_BLANKING_1',
    'COMP_CFGRx_BLANKING_2', 'COMP_CFGRx_LOCK_Pos', 'COMP_CFGRx_LOCK_Msk',
    'COMP_CFGRx_LOCK', 'USART_CR1_UE_Pos', 'USART_CR1_UE_Msk', 'USART_CR1_UE',
    'USART_CR1_UESM_Pos', 'USART_CR1_UESM_Msk', 'USART_CR1_UESM', 'USART_CR1_RE_Pos',
    'USART_CR1_RE_Msk', 'USART_CR1_RE', 'USART_CR1_TE_Pos', 'USART_CR1_TE_Msk',
    'USART_CR1_TE', 'USART_CR1_IDLEIE_Pos', 'USART_CR1_IDLEIE_Msk', 'USART_CR1_IDLEIE',
    'USART_CR1_RXNEIE_RXFNEIE_Pos', 'USART_CR1_RXNEIE_RXFNEIE_Msk',
    'USART_CR1_RXNEIE_RXFNEIE', 'USART_CR1_TCIE_Pos', 'USART_CR1_TCIE_Msk',
    'USART_CR1_TCIE', 'USART_CR1_TXEIE_TXFNFIE_Pos', 'USART_CR1_TXEIE_TXFNFIE_Msk',
    'USART_CR1_TXEIE_TXFNFIE', 'USART_CR1_PEIE_Pos', 'USART_CR1_PEIE_Msk',
    'USART_CR1_PEIE', 'USART_CR1_PS_Pos', 'USART_CR1_PS_Msk', 'USART_CR1_PS',
    'USART_CR1_PCE_Pos', 'USART_CR1_PCE_Msk', 'USART_CR1_PCE', 'USART_CR1_WAKE_Pos',
    'USART_CR1_WAKE_Msk', 'USART_CR1_WAKE', 'USART_CR1_M_Pos', 'USART_CR1_M_Msk',
    'USART_CR1_M', 'USART_CR1_M0_Pos', 'USART_CR1_M0_Msk', 'USART_CR1_M0',
    'USART_CR1_MME_Pos', 'USART_CR1_MME_Msk', 'USART_CR1_MME', 'USART_CR1_CMIE_Pos',
    'USART_CR1_CMIE_Msk', 'USART_CR1_CMIE', 'USART_CR1_OVER8_Pos',
    'USART_CR1_OVER8_Msk', 'USART_CR1_OVER8', 'USART_CR1_DEDT_Pos',
    'USART_CR1_DEDT_Msk', 'USART_CR1_DEDT', 'USART_CR1_DEDT_0', 'USART_CR1_DEDT_1',
    'USART_CR1_DEDT_2', 'USART_CR1_DEDT_3', 'USART_CR1_DEDT_4', 'USART_CR1_DEAT_Pos',
    'USART_CR1_DEAT_Msk', 'USART_CR1_DEAT', 'USART_CR1_DEAT_0', 'USART_CR1_DEAT_1',
    'USART_CR1_DEAT_2', 'USART_CR1_DEAT_3', 'USART_CR1_DEAT_4', 'USART_CR1_RTOIE_Pos',
    'USART_CR1_RTOIE_Msk', 'USART_CR1_RTOIE', 'USART_CR1_EOBIE_Pos',
    'USART_CR1_EOBIE_Msk', 'USART_CR1_EOBIE', 'USART_CR1_M1_Pos', 'USART_CR1_M1_Msk',
    'USART_CR1_M1', 'USART_CR1_FIFOEN_Pos', 'USART_CR1_FIFOEN_Msk', 'USART_CR1_FIFOEN',
    'USART_CR1_TXFEIE_Pos', 'USART_CR1_TXFEIE_Msk', 'USART_CR1_TXFEIE',
    'USART_CR1_RXFFIE_Pos', 'USART_CR1_RXFFIE_Msk', 'USART_CR1_RXFFIE',
    'USART_CR1_RXNEIE', 'USART_CR1_TXEIE', 'USART_CR2_SLVEN_Pos', 'USART_CR2_SLVEN_Msk',
    'USART_CR2_SLVEN', 'USART_CR2_DIS_NSS_Pos', 'USART_CR2_DIS_NSS_Msk',
    'USART_CR2_DIS_NSS', 'USART_CR2_ADDM7_Pos', 'USART_CR2_ADDM7_Msk',
    'USART_CR2_ADDM7', 'USART_CR2_LBDL_Pos', 'USART_CR2_LBDL_Msk', 'USART_CR2_LBDL',
    'USART_CR2_LBDIE_Pos', 'USART_CR2_LBDIE_Msk', 'USART_CR2_LBDIE',
    'USART_CR2_LBCL_Pos', 'USART_CR2_LBCL_Msk', 'USART_CR2_LBCL', 'USART_CR2_CPHA_Pos',
    'USART_CR2_CPHA_Msk', 'USART_CR2_CPHA', 'USART_CR2_CPOL_Pos', 'USART_CR2_CPOL_Msk',
    'USART_CR2_CPOL', 'USART_CR2_CLKEN_Pos', 'USART_CR2_CLKEN_Msk', 'USART_CR2_CLKEN',
    'USART_CR2_STOP_Pos', 'USART_CR2_STOP_Msk', 'USART_CR2_STOP', 'USART_CR2_STOP_0',
    'USART_CR2_STOP_1', 'USART_CR2_LINEN_Pos', 'USART_CR2_LINEN_Msk', 'USART_CR2_LINEN',
    'USART_CR2_SWAP_Pos', 'USART_CR2_SWAP_Msk', 'USART_CR2_SWAP', 'USART_CR2_RXINV_Pos',
    'USART_CR2_RXINV_Msk', 'USART_CR2_RXINV', 'USART_CR2_TXINV_Pos',
    'USART_CR2_TXINV_Msk', 'USART_CR2_TXINV', 'USART_CR2_DATAINV_Pos',
    'USART_CR2_DATAINV_Msk', 'USART_CR2_DATAINV', 'USART_CR2_MSBFIRST_Pos',
    'USART_CR2_MSBFIRST_Msk', 'USART_CR2_MSBFIRST', 'USART_CR2_ABREN_Pos',
    'USART_CR2_ABREN_Msk', 'USART_CR2_ABREN', 'USART_CR2_ABRMODE_Pos',
    'USART_CR2_ABRMODE_Msk', 'USART_CR2_ABRMODE', 'USART_CR2_ABRMODE_0',
    'USART_CR2_ABRMODE_1', 'USART_CR2_RTOEN_Pos', 'USART_CR2_RTOEN_Msk',
    'USART_CR2_RTOEN', 'USART_CR2_ADD_Pos', 'USART_CR2_ADD_Msk', 'USART_CR2_ADD',
    'USART_CR3_EIE_Pos', 'USART_CR3_EIE_Msk', 'USART_CR3_EIE', 'USART_CR3_IREN_Pos',
    'USART_CR3_IREN_Msk', 'USART_CR3_IREN', 'USART_CR3_IRLP_Pos', 'USART_CR3_IRLP_Msk',
    'USART_CR3_IRLP', 'USART_CR3_HDSEL_Pos', 'USART_CR3_HDSEL_Msk', 'USART_CR3_HDSEL',
    'USART_CR3_NACK_Pos', 'USART_CR3_NACK_Msk', 'USART_CR3_NACK', 'USART_CR3_SCEN_Pos',
    'USART_CR3_SCEN_Msk', 'USART_CR3_SCEN', 'USART_CR3_DMAR_Pos', 'USART_CR3_DMAR_Msk',
    'USART_CR3_DMAR', 'USART_CR3_DMAT_Pos', 'USART_CR3_DMAT_Msk', 'USART_CR3_DMAT',
    'USART_CR3_RTSE_Pos', 'USART_CR3_RTSE_Msk', 'USART_CR3_RTSE', 'USART_CR3_CTSE_Pos',
    'USART_CR3_CTSE_Msk', 'USART_CR3_CTSE', 'USART_CR3_CTSIE_Pos',
    'USART_CR3_CTSIE_Msk', 'USART_CR3_CTSIE', 'USART_CR3_ONEBIT_Pos',
    'USART_CR3_ONEBIT_Msk', 'USART_CR3_ONEBIT', 'USART_CR3_OVRDIS_Pos',
    'USART_CR3_OVRDIS_Msk', 'USART_CR3_OVRDIS', 'USART_CR3_DDRE_Pos',
    'USART_CR3_DDRE_Msk', 'USART_CR3_DDRE', 'USART_CR3_DEM_Pos', 'USART_CR3_DEM_Msk',
    'USART_CR3_DEM', 'USART_CR3_DEP_Pos', 'USART_CR3_DEP_Msk', 'USART_CR3_DEP',
    'USART_CR3_SCARCNT_Pos', 'USART_CR3_SCARCNT_Msk', 'USART_CR3_SCARCNT',
    'USART_CR3_SCARCNT_0', 'USART_CR3_SCARCNT_1', 'USART_CR3_SCARCNT_2',
    'USART_CR3_WUS_Pos', 'USART_CR3_WUS_Msk', 'USART_CR3_WUS', 'USART_CR3_WUS_0',
    'USART_CR3_WUS_1', 'USART_CR3_WUFIE_Pos', 'USART_CR3_WUFIE_Msk', 'USART_CR3_WUFIE',
    'USART_CR3_TXFTIE_Pos', 'USART_CR3_TXFTIE_Msk', 'USART_CR3_TXFTIE',
    'USART_CR3_TCBGTIE_Pos', 'USART_CR3_TCBGTIE_Msk', 'USART_CR3_TCBGTIE',
    'USART_CR3_RXFTCFG_Pos', 'USART_CR3_RXFTCFG_Msk', 'USART_CR3_RXFTCFG',
    'USART_CR3_RXFTCFG_0', 'USART_CR3_RXFTCFG_1', 'USART_CR3_RXFTCFG_2',
    'USART_CR3_RXFTIE_Pos', 'USART_CR3_RXFTIE_Msk', 'USART_CR3_RXFTIE',
    'USART_CR3_TXFTCFG_Pos', 'USART_CR3_TXFTCFG_Msk', 'USART_CR3_TXFTCFG',
    'USART_CR3_TXFTCFG_0', 'USART_CR3_TXFTCFG_1', 'USART_CR3_TXFTCFG_2',
    'USART_BRR_DIV_FRACTION_Pos', 'USART_BRR_DIV_FRACTION_Msk',
    'USART_BRR_DIV_FRACTION', 'USART_BRR_DIV_MANTISSA_Pos',
    'USART_BRR_DIV_MANTISSA_Msk', 'USART_BRR_DIV_MANTISSA', 'USART_GTPR_PSC_Pos',
    'USART_GTPR_PSC_Msk', 'USART_GTPR_PSC', 'USART_GTPR_GT_Pos', 'USART_GTPR_GT_Msk',
    'USART_GTPR_GT', 'USART_RTOR_RTO_Pos', 'USART_RTOR_RTO_Msk', 'USART_RTOR_RTO',
    'USART_RTOR_BLEN_Pos', 'USART_RTOR_BLEN_Msk', 'USART_RTOR_BLEN',
    'USART_RQR_ABRRQ_Pos', 'USART_RQR_ABRRQ_Msk', 'USART_RQR_ABRRQ',
    'USART_RQR_SBKRQ_Pos', 'USART_RQR_SBKRQ_Msk', 'USART_RQR_SBKRQ',
    'USART_RQR_MMRQ_Pos', 'USART_RQR_MMRQ_Msk', 'USART_RQR_MMRQ', 'USART_RQR_RXFRQ_Pos',
    'USART_RQR_RXFRQ_Msk', 'USART_RQR_RXFRQ', 'USART_RQR_TXFRQ_Pos',
    'USART_RQR_TXFRQ_Msk', 'USART_RQR_TXFRQ', 'USART_ISR_PE_Pos', 'USART_ISR_PE_Msk',
    'USART_ISR_PE', 'USART_ISR_FE_Pos', 'USART_ISR_FE_Msk', 'USART_ISR_FE',
    'USART_ISR_NE_Pos', 'USART_ISR_NE_Msk', 'USART_ISR_NE', 'USART_ISR_ORE_Pos',
    'USART_ISR_ORE_Msk', 'USART_ISR_ORE', 'USART_ISR_IDLE_Pos', 'USART_ISR_IDLE_Msk',
    'USART_ISR_IDLE', 'USART_ISR_RXNE_RXFNE_Pos', 'USART_ISR_RXNE_RXFNE_Msk',
    'USART_ISR_RXNE_RXFNE', 'USART_ISR_TC_Pos', 'USART_ISR_TC_Msk', 'USART_ISR_TC',
    'USART_ISR_TXE_TXFNF_Pos', 'USART_ISR_TXE_TXFNF_Msk', 'USART_ISR_TXE_TXFNF',
    'USART_ISR_LBDF_Pos', 'USART_ISR_LBDF_Msk', 'USART_ISR_LBDF', 'USART_ISR_CTSIF_Pos',
    'USART_ISR_CTSIF_Msk', 'USART_ISR_CTSIF', 'USART_ISR_CTS_Pos', 'USART_ISR_CTS_Msk',
    'USART_ISR_CTS', 'USART_ISR_RTOF_Pos', 'USART_ISR_RTOF_Msk', 'USART_ISR_RTOF',
    'USART_ISR_EOBF_Pos', 'USART_ISR_EOBF_Msk', 'USART_ISR_EOBF', 'USART_ISR_UDR_Pos',
    'USART_ISR_UDR_Msk', 'USART_ISR_UDR', 'USART_ISR_ABRE_Pos', 'USART_ISR_ABRE_Msk',
    'USART_ISR_ABRE', 'USART_ISR_ABRF_Pos', 'USART_ISR_ABRF_Msk', 'USART_ISR_ABRF',
    'USART_ISR_BUSY_Pos', 'USART_ISR_BUSY_Msk', 'USART_ISR_BUSY', 'USART_ISR_CMF_Pos',
    'USART_ISR_CMF_Msk', 'USART_ISR_CMF', 'USART_ISR_SBKF_Pos', 'USART_ISR_SBKF_Msk',
    'USART_ISR_SBKF', 'USART_ISR_RWU_Pos', 'USART_ISR_RWU_Msk', 'USART_ISR_RWU',
    'USART_ISR_WUF_Pos', 'USART_ISR_WUF_Msk', 'USART_ISR_WUF', 'USART_ISR_TEACK_Pos',
    'USART_ISR_TEACK_Msk', 'USART_ISR_TEACK', 'USART_ISR_REACK_Pos',
    'USART_ISR_REACK_Msk', 'USART_ISR_REACK', 'USART_ISR_TXFE_Pos',
    'USART_ISR_TXFE_Msk', 'USART_ISR_TXFE', 'USART_ISR_RXFF_Pos', 'USART_ISR_RXFF_Msk',
    'USART_ISR_RXFF', 'USART_ISR_TCBGT_Pos', 'USART_ISR_TCBGT_Msk', 'USART_ISR_TCBGT',
    'USART_ISR_RXFT_Pos', 'USART_ISR_RXFT_Msk', 'USART_ISR_RXFT', 'USART_ISR_TXFT_Pos',
    'USART_ISR_TXFT_Msk', 'USART_ISR_TXFT', 'USART_ICR_PECF_Pos', 'USART_ICR_PECF_Msk',
    'USART_ICR_PECF', 'USART_ICR_FECF_Pos', 'USART_ICR_FECF_Msk', 'USART_ICR_FECF',
    'USART_ICR_NECF_Pos', 'USART_ICR_NECF_Msk', 'USART_ICR_NECF', 'USART_ICR_ORECF_Pos',
    'USART_ICR_ORECF_Msk', 'USART_ICR_ORECF', 'USART_ICR_IDLECF_Pos',
    'USART_ICR_IDLECF_Msk', 'USART_ICR_IDLECF', 'USART_ICR_TXFECF_Pos',
    'USART_ICR_TXFECF_Msk', 'USART_ICR_TXFECF', 'USART_ICR_TCCF_Pos',
    'USART_ICR_TCCF_Msk', 'USART_ICR_TCCF', 'USART_ICR_TCBGTCF_Pos',
    'USART_ICR_TCBGTCF_Msk', 'USART_ICR_TCBGTCF', 'USART_ICR_LBDCF_Pos',
    'USART_ICR_LBDCF_Msk', 'USART_ICR_LBDCF', 'USART_ICR_CTSCF_Pos',
    'USART_ICR_CTSCF_Msk', 'USART_ICR_CTSCF', 'USART_ICR_RTOCF_Pos',
    'USART_ICR_RTOCF_Msk', 'USART_ICR_RTOCF', 'USART_ICR_EOBCF_Pos',
    'USART_ICR_EOBCF_Msk', 'USART_ICR_EOBCF', 'USART_ICR_UDRCF_Pos',
    'USART_ICR_UDRCF_Msk', 'USART_ICR_UDRCF', 'USART_ICR_CMCF_Pos',
    'USART_ICR_CMCF_Msk', 'USART_ICR_CMCF', 'USART_ICR_WUCF_Pos', 'USART_ICR_WUCF_Msk',
    'USART_ICR_WUCF', 'USART_RDR_RDR_Pos', 'USART_RDR_RDR_Msk', 'USART_RDR_RDR',
    'USART_TDR_TDR_Pos', 'USART_TDR_TDR_Msk', 'USART_TDR_TDR',
    'USART_PRESC_PRESCALER_Pos', 'USART_PRESC_PRESCALER_Msk', 'USART_PRESC_PRESCALER',
    'USART_PRESC_PRESCALER_0', 'USART_PRESC_PRESCALER_1', 'USART_PRESC_PRESCALER_2',
    'USART_PRESC_PRESCALER_3', 'SWPMI_CR_RXDMA_Pos', 'SWPMI_CR_RXDMA_Msk',
    'SWPMI_CR_RXDMA', 'SWPMI_CR_TXDMA_Pos', 'SWPMI_CR_TXDMA_Msk', 'SWPMI_CR_TXDMA',
    'SWPMI_CR_RXMODE_Pos', 'SWPMI_CR_RXMODE_Msk', 'SWPMI_CR_RXMODE',
    'SWPMI_CR_TXMODE_Pos', 'SWPMI_CR_TXMODE_Msk', 'SWPMI_CR_TXMODE',
    'SWPMI_CR_LPBK_Pos', 'SWPMI_CR_LPBK_Msk', 'SWPMI_CR_LPBK', 'SWPMI_CR_SWPACT_Pos',
    'SWPMI_CR_SWPACT_Msk', 'SWPMI_CR_SWPACT', 'SWPMI_CR_DEACT_Pos',
    'SWPMI_CR_DEACT_Msk', 'SWPMI_CR_DEACT', 'SWPMI_CR_SWPEN_Pos', 'SWPMI_CR_SWPEN_Msk',
    'SWPMI_CR_SWPEN', 'SWPMI_BRR_BR_Pos', 'SWPMI_BRR_BR_Msk', 'SWPMI_BRR_BR',
    'SWPMI_ISR_RXBFF_Pos', 'SWPMI_ISR_RXBFF_Msk', 'SWPMI_ISR_RXBFF',
    'SWPMI_ISR_TXBEF_Pos', 'SWPMI_ISR_TXBEF_Msk', 'SWPMI_ISR_TXBEF',
    'SWPMI_ISR_RXBERF_Pos', 'SWPMI_ISR_RXBERF_Msk', 'SWPMI_ISR_RXBERF',
    'SWPMI_ISR_RXOVRF_Pos', 'SWPMI_ISR_RXOVRF_Msk', 'SWPMI_ISR_RXOVRF',
    'SWPMI_ISR_TXUNRF_Pos', 'SWPMI_ISR_TXUNRF_Msk', 'SWPMI_ISR_TXUNRF',
    'SWPMI_ISR_RXNE_Pos', 'SWPMI_ISR_RXNE_Msk', 'SWPMI_ISR_RXNE', 'SWPMI_ISR_TXE_Pos',
    'SWPMI_ISR_TXE_Msk', 'SWPMI_ISR_TXE', 'SWPMI_ISR_TCF_Pos', 'SWPMI_ISR_TCF_Msk',
    'SWPMI_ISR_TCF', 'SWPMI_ISR_SRF_Pos', 'SWPMI_ISR_SRF_Msk', 'SWPMI_ISR_SRF',
    'SWPMI_ISR_SUSP_Pos', 'SWPMI_ISR_SUSP_Msk', 'SWPMI_ISR_SUSP',
    'SWPMI_ISR_DEACTF_Pos', 'SWPMI_ISR_DEACTF_Msk', 'SWPMI_ISR_DEACTF',
    'SWPMI_ISR_RDYF_Pos', 'SWPMI_ISR_RDYF_Msk', 'SWPMI_ISR_RDYF',
    'SWPMI_ICR_CRXBFF_Pos', 'SWPMI_ICR_CRXBFF_Msk', 'SWPMI_ICR_CRXBFF',
    'SWPMI_ICR_CTXBEF_Pos', 'SWPMI_ICR_CTXBEF_Msk', 'SWPMI_ICR_CTXBEF',
    'SWPMI_ICR_CRXBERF_Pos', 'SWPMI_ICR_CRXBERF_Msk', 'SWPMI_ICR_CRXBERF',
    'SWPMI_ICR_CRXOVRF_Pos', 'SWPMI_ICR_CRXOVRF_Msk', 'SWPMI_ICR_CRXOVRF',
    'SWPMI_ICR_CTXUNRF_Pos', 'SWPMI_ICR_CTXUNRF_Msk', 'SWPMI_ICR_CTXUNRF',
    'SWPMI_ICR_CTCF_Pos', 'SWPMI_ICR_CTCF_Msk', 'SWPMI_ICR_CTCF', 'SWPMI_ICR_CSRF_Pos',
    'SWPMI_ICR_CSRF_Msk', 'SWPMI_ICR_CSRF', 'SWPMI_ICR_CRDYF_Pos',
    'SWPMI_ICR_CRDYF_Msk', 'SWPMI_ICR_CRDYF', 'SWPMI_IER_RXBFIE_Pos',
    'SWPMI_IER_RXBFIE_Msk', 'SWPMI_IER_RXBFIE', 'SWPMI_IER_TXBEIE_Pos',
    'SWPMI_IER_TXBEIE_Msk', 'SWPMI_IER_TXBEIE', 'SWPMI_IER_RXBERIE_Pos',
    'SWPMI_IER_RXBERIE_Msk', 'SWPMI_IER_RXBERIE', 'SWPMI_IER_RXOVRIE_Pos',
    'SWPMI_IER_RXOVRIE_Msk', 'SWPMI_IER_RXOVRIE', 'SWPMI_IER_TXUNRIE_Pos',
    'SWPMI_IER_TXUNRIE_Msk', 'SWPMI_IER_TXUNRIE', 'SWPMI_IER_RIE_Pos',
    'SWPMI_IER_RIE_Msk', 'SWPMI_IER_RIE', 'SWPMI_IER_TIE_Pos', 'SWPMI_IER_TIE_Msk',
    'SWPMI_IER_TIE', 'SWPMI_IER_TCIE_Pos', 'SWPMI_IER_TCIE_Msk', 'SWPMI_IER_TCIE',
    'SWPMI_IER_SRIE_Pos', 'SWPMI_IER_SRIE_Msk', 'SWPMI_IER_SRIE', 'SWPMI_IER_RDYIE_Pos',
    'SWPMI_IER_RDYIE_Msk', 'SWPMI_IER_RDYIE', 'SWPMI_RFL_RFL_Pos', 'SWPMI_RFL_RFL_Msk',
    'SWPMI_RFL_RFL', 'SWPMI_RFL_RFL_0_1', 'SWPMI_TDR_TD_Pos', 'SWPMI_TDR_TD_Msk',
    'SWPMI_TDR_TD', 'SWPMI_RDR_RD_Pos', 'SWPMI_RDR_RD_Msk', 'SWPMI_RDR_RD',
    'SWPMI_OR_TBYP_Pos', 'SWPMI_OR_TBYP_Msk', 'SWPMI_OR_TBYP', 'SWPMI_OR_CLASS_Pos',
    'SWPMI_OR_CLASS_Msk', 'SWPMI_OR_CLASS', 'WWDG_CR_T_Pos', 'WWDG_CR_T_Msk',
    'WWDG_CR_T', 'WWDG_CR_T_0', 'WWDG_CR_T_1', 'WWDG_CR_T_2', 'WWDG_CR_T_3',
    'WWDG_CR_T_4', 'WWDG_CR_T_5', 'WWDG_CR_T_6', 'WWDG_CR_WDGA_Pos', 'WWDG_CR_WDGA_Msk',
    'WWDG_CR_WDGA', 'WWDG_CFR_W_Pos', 'WWDG_CFR_W_Msk', 'WWDG_CFR_W', 'WWDG_CFR_W_0',
    'WWDG_CFR_W_1', 'WWDG_CFR_W_2', 'WWDG_CFR_W_3', 'WWDG_CFR_W_4', 'WWDG_CFR_W_5',
    'WWDG_CFR_W_6', 'WWDG_CFR_EWI_Pos', 'WWDG_CFR_EWI_Msk', 'WWDG_CFR_EWI',
    'WWDG_CFR_WDGTB_Pos', 'WWDG_CFR_WDGTB_Msk', 'WWDG_CFR_WDGTB', 'WWDG_CFR_WDGTB_0',
    'WWDG_CFR_WDGTB_1', 'WWDG_CFR_WDGTB_2', 'WWDG_SR_EWIF_Pos', 'WWDG_SR_EWIF_Msk',
    'WWDG_SR_EWIF', 'STM32H7_DEV_ID', 'DBGMCU_IDCODE_DEV_ID_Pos',
    'DBGMCU_IDCODE_DEV_ID_Msk', 'DBGMCU_IDCODE_DEV_ID', 'DBGMCU_IDCODE_REV_ID_Pos',
    'DBGMCU_IDCODE_REV_ID_Msk', 'DBGMCU_IDCODE_REV_ID', 'DBGMCU_CR_DBG_SLEEPD1_Pos',
    'DBGMCU_CR_DBG_SLEEPD1_Msk', 'DBGMCU_CR_DBG_SLEEPD1', 'DBGMCU_CR_DBG_STOPD1_Pos',
    'DBGMCU_CR_DBG_STOPD1_Msk', 'DBGMCU_CR_DBG_STOPD1', 'DBGMCU_CR_DBG_STANDBYD1_Pos',
    'DBGMCU_CR_DBG_STANDBYD1_Msk', 'DBGMCU_CR_DBG_STANDBYD1',
    'DBGMCU_CR_DBG_STOPD3_Pos', 'DBGMCU_CR_DBG_STOPD3_Msk', 'DBGMCU_CR_DBG_STOPD3',
    'DBGMCU_CR_DBG_STANDBYD3_Pos', 'DBGMCU_CR_DBG_STANDBYD3_Msk',
    'DBGMCU_CR_DBG_STANDBYD3', 'DBGMCU_CR_DBG_TRACECKEN_Pos',
    'DBGMCU_CR_DBG_TRACECKEN_Msk', 'DBGMCU_CR_DBG_TRACECKEN',
    'DBGMCU_CR_DBG_CKD1EN_Pos', 'DBGMCU_CR_DBG_CKD1EN_Msk', 'DBGMCU_CR_DBG_CKD1EN',
    'DBGMCU_CR_DBG_CKD3EN_Pos', 'DBGMCU_CR_DBG_CKD3EN_Msk', 'DBGMCU_CR_DBG_CKD3EN',
    'DBGMCU_CR_DBG_TRGOEN_Pos', 'DBGMCU_CR_DBG_TRGOEN_Msk', 'DBGMCU_CR_DBG_TRGOEN',
    'DBGMCU_APB3FZ1_DBG_WWDG1_Pos', 'DBGMCU_APB3FZ1_DBG_WWDG1_Msk',
    'DBGMCU_APB3FZ1_DBG_WWDG1', 'DBGMCU_APB1LFZ1_DBG_TIM2_Pos',
    'DBGMCU_APB1LFZ1_DBG_TIM2_Msk', 'DBGMCU_APB1LFZ1_DBG_TIM2',
    'DBGMCU_APB1LFZ1_DBG_TIM3_Pos', 'DBGMCU_APB1LFZ1_DBG_TIM3_Msk',
    'DBGMCU_APB1LFZ1_DBG_TIM3', 'DBGMCU_APB1LFZ1_DBG_TIM4_Pos',
    'DBGMCU_APB1LFZ1_DBG_TIM4_Msk', 'DBGMCU_APB1LFZ1_DBG_TIM4',
    'DBGMCU_APB1LFZ1_DBG_TIM5_Pos', 'DBGMCU_APB1LFZ1_DBG_TIM5_Msk',
    'DBGMCU_APB1LFZ1_DBG_TIM5', 'DBGMCU_APB1LFZ1_DBG_TIM6_Pos',
    'DBGMCU_APB1LFZ1_DBG_TIM6_Msk', 'DBGMCU_APB1LFZ1_DBG_TIM6',
    'DBGMCU_APB1LFZ1_DBG_TIM7_Pos', 'DBGMCU_APB1LFZ1_DBG_TIM7_Msk',
    'DBGMCU_APB1LFZ1_DBG_TIM7', 'DBGMCU_APB1LFZ1_DBG_TIM12_Pos',
    'DBGMCU_APB1LFZ1_DBG_TIM12_Msk', 'DBGMCU_APB1LFZ1_DBG_TIM12',
    'DBGMCU_APB1LFZ1_DBG_TIM13_Pos', 'DBGMCU_APB1LFZ1_DBG_TIM13_Msk',
    'DBGMCU_APB1LFZ1_DBG_TIM13', 'DBGMCU_APB1LFZ1_DBG_TIM14_Pos',
    'DBGMCU_APB1LFZ1_DBG_TIM14_Msk', 'DBGMCU_APB1LFZ1_DBG_TIM14',
    'DBGMCU_APB1LFZ1_DBG_LPTIM1_Pos', 'DBGMCU_APB1LFZ1_DBG_LPTIM1_Msk',
    'DBGMCU_APB1LFZ1_DBG_LPTIM1', 'DBGMCU_APB1LFZ1_DBG_I2C1_Pos',
    'DBGMCU_APB1LFZ1_DBG_I2C1_Msk', 'DBGMCU_APB1LFZ1_DBG_I2C1',
    'DBGMCU_APB1LFZ1_DBG_I2C2_Pos', 'DBGMCU_APB1LFZ1_DBG_I2C2_Msk',
    'DBGMCU_APB1LFZ1_DBG_I2C2', 'DBGMCU_APB1LFZ1_DBG_I2C3_Pos',
    'DBGMCU_APB1LFZ1_DBG_I2C3_Msk', 'DBGMCU_APB1LFZ1_DBG_I2C3',
    'DBGMCU_APB1HFZ1_DBG_FDCAN_Pos', 'DBGMCU_APB1HFZ1_DBG_FDCAN_Msk',
    'DBGMCU_APB1HFZ1_DBG_FDCAN', 'DBGMCU_APB2FZ1_DBG_TIM1_Pos',
    'DBGMCU_APB2FZ1_DBG_TIM1_Msk', 'DBGMCU_APB2FZ1_DBG_TIM1',
    'DBGMCU_APB2FZ1_DBG_TIM8_Pos', 'DBGMCU_APB2FZ1_DBG_TIM8_Msk',
    'DBGMCU_APB2FZ1_DBG_TIM8', 'DBGMCU_APB2FZ1_DBG_TIM15_Pos',
    'DBGMCU_APB2FZ1_DBG_TIM15_Msk', 'DBGMCU_APB2FZ1_DBG_TIM15',
    'DBGMCU_APB2FZ1_DBG_TIM16_Pos', 'DBGMCU_APB2FZ1_DBG_TIM16_Msk',
    'DBGMCU_APB2FZ1_DBG_TIM16', 'DBGMCU_APB2FZ1_DBG_TIM17_Pos',
    'DBGMCU_APB2FZ1_DBG_TIM17_Msk', 'DBGMCU_APB2FZ1_DBG_TIM17',
    'DBGMCU_APB2FZ1_DBG_HRTIM_Pos', 'DBGMCU_APB2FZ1_DBG_HRTIM_Msk',
    'DBGMCU_APB2FZ1_DBG_HRTIM', 'DBGMCU_APB4FZ1_DBG_I2C4_Pos',
    'DBGMCU_APB4FZ1_DBG_I2C4_Msk', 'DBGMCU_APB4FZ1_DBG_I2C4',
    'DBGMCU_APB4FZ1_DBG_LPTIM2_Pos', 'DBGMCU_APB4FZ1_DBG_LPTIM2_Msk',
    'DBGMCU_APB4FZ1_DBG_LPTIM2', 'DBGMCU_APB4FZ1_DBG_LPTIM3_Pos',
    'DBGMCU_APB4FZ1_DBG_LPTIM3_Msk', 'DBGMCU_APB4FZ1_DBG_LPTIM3',
    'DBGMCU_APB4FZ1_DBG_LPTIM4_Pos', 'DBGMCU_APB4FZ1_DBG_LPTIM4_Msk',
    'DBGMCU_APB4FZ1_DBG_LPTIM4', 'DBGMCU_APB4FZ1_DBG_LPTIM5_Pos',
    'DBGMCU_APB4FZ1_DBG_LPTIM5_Msk', 'DBGMCU_APB4FZ1_DBG_LPTIM5',
    'DBGMCU_APB4FZ1_DBG_RTC_Pos', 'DBGMCU_APB4FZ1_DBG_RTC_Msk',
    'DBGMCU_APB4FZ1_DBG_RTC', 'DBGMCU_APB4FZ1_DBG_IWDG1_Pos',
    'DBGMCU_APB4FZ1_DBG_IWDG1_Msk', 'DBGMCU_APB4FZ1_DBG_IWDG1', 'HRTIM_MCR_CK_PSC_Pos',
    'HRTIM_MCR_CK_PSC_Msk', 'HRTIM_MCR_CK_PSC', 'HRTIM_MCR_CK_PSC_0',
    'HRTIM_MCR_CK_PSC_1', 'HRTIM_MCR_CK_PSC_2', 'HRTIM_MCR_CONT_Pos',
    'HRTIM_MCR_CONT_Msk', 'HRTIM_MCR_CONT', 'HRTIM_MCR_RETRIG_Pos',
    'HRTIM_MCR_RETRIG_Msk', 'HRTIM_MCR_RETRIG', 'HRTIM_MCR_HALF_Pos',
    'HRTIM_MCR_HALF_Msk', 'HRTIM_MCR_HALF', 'HRTIM_MCR_SYNC_IN_Pos',
    'HRTIM_MCR_SYNC_IN_Msk', 'HRTIM_MCR_SYNC_IN', 'HRTIM_MCR_SYNC_IN_0',
    'HRTIM_MCR_SYNC_IN_1', 'HRTIM_MCR_SYNCRSTM_Pos', 'HRTIM_MCR_SYNCRSTM_Msk',
    'HRTIM_MCR_SYNCRSTM', 'HRTIM_MCR_SYNCSTRTM_Pos', 'HRTIM_MCR_SYNCSTRTM_Msk',
    'HRTIM_MCR_SYNCSTRTM', 'HRTIM_MCR_SYNC_OUT_Pos', 'HRTIM_MCR_SYNC_OUT_Msk',
    'HRTIM_MCR_SYNC_OUT', 'HRTIM_MCR_SYNC_OUT_0', 'HRTIM_MCR_SYNC_OUT_1',
    'HRTIM_MCR_SYNC_SRC_Pos', 'HRTIM_MCR_SYNC_SRC_Msk', 'HRTIM_MCR_SYNC_SRC',
    'HRTIM_MCR_SYNC_SRC_0', 'HRTIM_MCR_SYNC_SRC_1', 'HRTIM_MCR_MCEN_Pos',
    'HRTIM_MCR_MCEN_Msk', 'HRTIM_MCR_MCEN', 'HRTIM_MCR_TACEN_Pos',
    'HRTIM_MCR_TACEN_Msk', 'HRTIM_MCR_TACEN', 'HRTIM_MCR_TBCEN_Pos',
    'HRTIM_MCR_TBCEN_Msk', 'HRTIM_MCR_TBCEN', 'HRTIM_MCR_TCCEN_Pos',
    'HRTIM_MCR_TCCEN_Msk', 'HRTIM_MCR_TCCEN', 'HRTIM_MCR_TDCEN_Pos',
    'HRTIM_MCR_TDCEN_Msk', 'HRTIM_MCR_TDCEN', 'HRTIM_MCR_TECEN_Pos',
    'HRTIM_MCR_TECEN_Msk', 'HRTIM_MCR_TECEN', 'HRTIM_MCR_DACSYNC_Pos',
    'HRTIM_MCR_DACSYNC_Msk', 'HRTIM_MCR_DACSYNC', 'HRTIM_MCR_DACSYNC_0',
    'HRTIM_MCR_DACSYNC_1', 'HRTIM_MCR_PREEN_Pos', 'HRTIM_MCR_PREEN_Msk',
    'HRTIM_MCR_PREEN', 'HRTIM_MCR_MREPU_Pos', 'HRTIM_MCR_MREPU_Msk', 'HRTIM_MCR_MREPU',
    'HRTIM_MCR_BRSTDMA_Pos', 'HRTIM_MCR_BRSTDMA_Msk', 'HRTIM_MCR_BRSTDMA',
    'HRTIM_MCR_BRSTDMA_0', 'HRTIM_MCR_BRSTDMA_1', 'HRTIM_MISR_MCMP1_Pos',
    'HRTIM_MISR_MCMP1_Msk', 'HRTIM_MISR_MCMP1', 'HRTIM_MISR_MCMP2_Pos',
    'HRTIM_MISR_MCMP2_Msk', 'HRTIM_MISR_MCMP2', 'HRTIM_MISR_MCMP3_Pos',
    'HRTIM_MISR_MCMP3_Msk', 'HRTIM_MISR_MCMP3', 'HRTIM_MISR_MCMP4_Pos',
    'HRTIM_MISR_MCMP4_Msk', 'HRTIM_MISR_MCMP4', 'HRTIM_MISR_MREP_Pos',
    'HRTIM_MISR_MREP_Msk', 'HRTIM_MISR_MREP', 'HRTIM_MISR_SYNC_Pos',
    'HRTIM_MISR_SYNC_Msk', 'HRTIM_MISR_SYNC', 'HRTIM_MISR_MUPD_Pos',
    'HRTIM_MISR_MUPD_Msk', 'HRTIM_MISR_MUPD', 'HRTIM_MICR_MCMP1_Pos',
    'HRTIM_MICR_MCMP1_Msk', 'HRTIM_MICR_MCMP1', 'HRTIM_MICR_MCMP2_Pos',
    'HRTIM_MICR_MCMP2_Msk', 'HRTIM_MICR_MCMP2', 'HRTIM_MICR_MCMP3_Pos',
    'HRTIM_MICR_MCMP3_Msk', 'HRTIM_MICR_MCMP3', 'HRTIM_MICR_MCMP4_Pos',
    'HRTIM_MICR_MCMP4_Msk', 'HRTIM_MICR_MCMP4', 'HRTIM_MICR_MREP_Pos',
    'HRTIM_MICR_MREP_Msk', 'HRTIM_MICR_MREP', 'HRTIM_MICR_SYNC_Pos',
    'HRTIM_MICR_SYNC_Msk', 'HRTIM_MICR_SYNC', 'HRTIM_MICR_MUPD_Pos',
    'HRTIM_MICR_MUPD_Msk', 'HRTIM_MICR_MUPD', 'HRTIM_MDIER_MCMP1IE_Pos',
    'HRTIM_MDIER_MCMP1IE_Msk', 'HRTIM_MDIER_MCMP1IE', 'HRTIM_MDIER_MCMP2IE_Pos',
    'HRTIM_MDIER_MCMP2IE_Msk', 'HRTIM_MDIER_MCMP2IE', 'HRTIM_MDIER_MCMP3IE_Pos',
    'HRTIM_MDIER_MCMP3IE_Msk', 'HRTIM_MDIER_MCMP3IE', 'HRTIM_MDIER_MCMP4IE_Pos',
    'HRTIM_MDIER_MCMP4IE_Msk', 'HRTIM_MDIER_MCMP4IE', 'HRTIM_MDIER_MREPIE_Pos',
    'HRTIM_MDIER_MREPIE_Msk', 'HRTIM_MDIER_MREPIE', 'HRTIM_MDIER_SYNCIE_Pos',
    'HRTIM_MDIER_SYNCIE_Msk', 'HRTIM_MDIER_SYNCIE', 'HRTIM_MDIER_MUPDIE_Pos',
    'HRTIM_MDIER_MUPDIE_Msk', 'HRTIM_MDIER_MUPDIE', 'HRTIM_MDIER_MCMP1DE_Pos',
    'HRTIM_MDIER_MCMP1DE_Msk', 'HRTIM_MDIER_MCMP1DE', 'HRTIM_MDIER_MCMP2DE_Pos',
    'HRTIM_MDIER_MCMP2DE_Msk', 'HRTIM_MDIER_MCMP2DE', 'HRTIM_MDIER_MCMP3DE_Pos',
    'HRTIM_MDIER_MCMP3DE_Msk', 'HRTIM_MDIER_MCMP3DE', 'HRTIM_MDIER_MCMP4DE_Pos',
    'HRTIM_MDIER_MCMP4DE_Msk', 'HRTIM_MDIER_MCMP4DE', 'HRTIM_MDIER_MREPDE_Pos',
    'HRTIM_MDIER_MREPDE_Msk', 'HRTIM_MDIER_MREPDE', 'HRTIM_MDIER_SYNCDE_Pos',
    'HRTIM_MDIER_SYNCDE_Msk', 'HRTIM_MDIER_SYNCDE', 'HRTIM_MDIER_MUPDDE_Pos',
    'HRTIM_MDIER_MUPDDE_Msk', 'HRTIM_MDIER_MUPDDE', 'HRTIM_MCNTR_MCNTR_Pos',
    'HRTIM_MCNTR_MCNTR_Msk', 'HRTIM_MCNTR_MCNTR', 'HRTIM_MPER_MPER_Pos',
    'HRTIM_MPER_MPER_Msk', 'HRTIM_MPER_MPER', 'HRTIM_MREP_MREP_Pos',
    'HRTIM_MREP_MREP_Msk', 'HRTIM_MREP_MREP', 'HRTIM_MCMP1R_MCMP1R_Pos',
    'HRTIM_MCMP1R_MCMP1R_Msk', 'HRTIM_MCMP1R_MCMP1R', 'HRTIM_MCMP1R_MCMP2R_Pos',
    'HRTIM_MCMP1R_MCMP2R_Msk', 'HRTIM_MCMP1R_MCMP2R', 'HRTIM_MCMP1R_MCMP3R_Pos',
    'HRTIM_MCMP1R_MCMP3R_Msk', 'HRTIM_MCMP1R_MCMP3R', 'HRTIM_MCMP1R_MCMP4R_Pos',
    'HRTIM_MCMP1R_MCMP4R_Msk', 'HRTIM_MCMP1R_MCMP4R', 'HRTIM_TIMCR_CK_PSC_Pos',
    'HRTIM_TIMCR_CK_PSC_Msk', 'HRTIM_TIMCR_CK_PSC', 'HRTIM_TIMCR_CK_PSC_0',
    'HRTIM_TIMCR_CK_PSC_1', 'HRTIM_TIMCR_CK_PSC_2', 'HRTIM_TIMCR_CONT_Pos',
    'HRTIM_TIMCR_CONT_Msk', 'HRTIM_TIMCR_CONT', 'HRTIM_TIMCR_RETRIG_Pos',
    'HRTIM_TIMCR_RETRIG_Msk', 'HRTIM_TIMCR_RETRIG', 'HRTIM_TIMCR_HALF_Pos',
    'HRTIM_TIMCR_HALF_Msk', 'HRTIM_TIMCR_HALF', 'HRTIM_TIMCR_PSHPLL_Pos',
    'HRTIM_TIMCR_PSHPLL_Msk', 'HRTIM_TIMCR_PSHPLL', 'HRTIM_TIMCR_SYNCRST_Pos',
    'HRTIM_TIMCR_SYNCRST_Msk', 'HRTIM_TIMCR_SYNCRST', 'HRTIM_TIMCR_SYNCSTRT_Pos',
    'HRTIM_TIMCR_SYNCSTRT_Msk', 'HRTIM_TIMCR_SYNCSTRT', 'HRTIM_TIMCR_DELCMP2_Pos',
    'HRTIM_TIMCR_DELCMP2_Msk', 'HRTIM_TIMCR_DELCMP2', 'HRTIM_TIMCR_DELCMP2_0',
    'HRTIM_TIMCR_DELCMP2_1', 'HRTIM_TIMCR_DELCMP4_Pos', 'HRTIM_TIMCR_DELCMP4_Msk',
    'HRTIM_TIMCR_DELCMP4', 'HRTIM_TIMCR_DELCMP4_0', 'HRTIM_TIMCR_DELCMP4_1',
    'HRTIM_TIMCR_TREPU_Pos', 'HRTIM_TIMCR_TREPU_Msk', 'HRTIM_TIMCR_TREPU',
    'HRTIM_TIMCR_TRSTU_Pos', 'HRTIM_TIMCR_TRSTU_Msk', 'HRTIM_TIMCR_TRSTU',
    'HRTIM_TIMCR_TAU_Pos', 'HRTIM_TIMCR_TAU_Msk', 'HRTIM_TIMCR_TAU',
    'HRTIM_TIMCR_TBU_Pos', 'HRTIM_TIMCR_TBU_Msk', 'HRTIM_TIMCR_TBU',
    'HRTIM_TIMCR_TCU_Pos', 'HRTIM_TIMCR_TCU_Msk', 'HRTIM_TIMCR_TCU',
    'HRTIM_TIMCR_TDU_Pos', 'HRTIM_TIMCR_TDU_Msk', 'HRTIM_TIMCR_TDU',
    'HRTIM_TIMCR_TEU_Pos', 'HRTIM_TIMCR_TEU_Msk', 'HRTIM_TIMCR_TEU',
    'HRTIM_TIMCR_MSTU_Pos', 'HRTIM_TIMCR_MSTU_Msk', 'HRTIM_TIMCR_MSTU',
    'HRTIM_TIMCR_DACSYNC_Pos', 'HRTIM_TIMCR_DACSYNC_Msk', 'HRTIM_TIMCR_DACSYNC',
    'HRTIM_TIMCR_DACSYNC_0', 'HRTIM_TIMCR_DACSYNC_1', 'HRTIM_TIMCR_PREEN_Pos',
    'HRTIM_TIMCR_PREEN_Msk', 'HRTIM_TIMCR_PREEN', 'HRTIM_TIMCR_UPDGAT_Pos',
    'HRTIM_TIMCR_UPDGAT_Msk', 'HRTIM_TIMCR_UPDGAT', 'HRTIM_TIMCR_UPDGAT_0',
    'HRTIM_TIMCR_UPDGAT_1', 'HRTIM_TIMCR_UPDGAT_2', 'HRTIM_TIMCR_UPDGAT_3',
    'HRTIM_TIMISR_CMP1_Pos', 'HRTIM_TIMISR_CMP1_Msk', 'HRTIM_TIMISR_CMP1',
    'HRTIM_TIMISR_CMP2_Pos', 'HRTIM_TIMISR_CMP2_Msk', 'HRTIM_TIMISR_CMP2',
    'HRTIM_TIMISR_CMP3_Pos', 'HRTIM_TIMISR_CMP3_Msk', 'HRTIM_TIMISR_CMP3',
    'HRTIM_TIMISR_CMP4_Pos', 'HRTIM_TIMISR_CMP4_Msk', 'HRTIM_TIMISR_CMP4',
    'HRTIM_TIMISR_REP_Pos', 'HRTIM_TIMISR_REP_Msk', 'HRTIM_TIMISR_REP',
    'HRTIM_TIMISR_UPD_Pos', 'HRTIM_TIMISR_UPD_Msk', 'HRTIM_TIMISR_UPD',
    'HRTIM_TIMISR_CPT1_Pos', 'HRTIM_TIMISR_CPT1_Msk', 'HRTIM_TIMISR_CPT1',
    'HRTIM_TIMISR_CPT2_Pos', 'HRTIM_TIMISR_CPT2_Msk', 'HRTIM_TIMISR_CPT2',
    'HRTIM_TIMISR_SET1_Pos', 'HRTIM_TIMISR_SET1_Msk', 'HRTIM_TIMISR_SET1',
    'HRTIM_TIMISR_RST1_Pos', 'HRTIM_TIMISR_RST1_Msk', 'HRTIM_TIMISR_RST1',
    'HRTIM_TIMISR_SET2_Pos', 'HRTIM_TIMISR_SET2_Msk', 'HRTIM_TIMISR_SET2',
    'HRTIM_TIMISR_RST2_Pos', 'HRTIM_TIMISR_RST2_Msk', 'HRTIM_TIMISR_RST2',
    'HRTIM_TIMISR_RST_Pos', 'HRTIM_TIMISR_RST_Msk', 'HRTIM_TIMISR_RST',
    'HRTIM_TIMISR_DLYPRT_Pos', 'HRTIM_TIMISR_DLYPRT_Msk', 'HRTIM_TIMISR_DLYPRT',
    'HRTIM_TIMISR_CPPSTAT_Pos', 'HRTIM_TIMISR_CPPSTAT_Msk', 'HRTIM_TIMISR_CPPSTAT',
    'HRTIM_TIMISR_IPPSTAT_Pos', 'HRTIM_TIMISR_IPPSTAT_Msk', 'HRTIM_TIMISR_IPPSTAT',
    'HRTIM_TIMISR_O1STAT_Pos', 'HRTIM_TIMISR_O1STAT_Msk', 'HRTIM_TIMISR_O1STAT',
    'HRTIM_TIMISR_O2STAT_Pos', 'HRTIM_TIMISR_O2STAT_Msk', 'HRTIM_TIMISR_O2STAT',
    'HRTIM_TIMISR_O1CPY_Pos', 'HRTIM_TIMISR_O1CPY_Msk', 'HRTIM_TIMISR_O1CPY',
    'HRTIM_TIMISR_O2CPY_Pos', 'HRTIM_TIMISR_O2CPY_Msk', 'HRTIM_TIMISR_O2CPY',
    'HRTIM_TIMICR_CMP1C_Pos', 'HRTIM_TIMICR_CMP1C_Msk', 'HRTIM_TIMICR_CMP1C',
    'HRTIM_TIMICR_CMP2C_Pos', 'HRTIM_TIMICR_CMP2C_Msk', 'HRTIM_TIMICR_CMP2C',
    'HRTIM_TIMICR_CMP3C_Pos', 'HRTIM_TIMICR_CMP3C_Msk', 'HRTIM_TIMICR_CMP3C',
    'HRTIM_TIMICR_CMP4C_Pos', 'HRTIM_TIMICR_CMP4C_Msk', 'HRTIM_TIMICR_CMP4C',
    'HRTIM_TIMICR_REPC_Pos', 'HRTIM_TIMICR_REPC_Msk', 'HRTIM_TIMICR_REPC',
    'HRTIM_TIMICR_UPDC_Pos', 'HRTIM_TIMICR_UPDC_Msk', 'HRTIM_TIMICR_UPDC',
    'HRTIM_TIMICR_CPT1C_Pos', 'HRTIM_TIMICR_CPT1C_Msk', 'HRTIM_TIMICR_CPT1C',
    'HRTIM_TIMICR_CPT2C_Pos', 'HRTIM_TIMICR_CPT2C_Msk', 'HRTIM_TIMICR_CPT2C',
    'HRTIM_TIMICR_SET1C_Pos', 'HRTIM_TIMICR_SET1C_Msk', 'HRTIM_TIMICR_SET1C',
    'HRTIM_TIMICR_RST1C_Pos', 'HRTIM_TIMICR_RST1C_Msk', 'HRTIM_TIMICR_RST1C',
    'HRTIM_TIMICR_SET2C_Pos', 'HRTIM_TIMICR_SET2C_Msk', 'HRTIM_TIMICR_SET2C',
    'HRTIM_TIMICR_RST2C_Pos', 'HRTIM_TIMICR_RST2C_Msk', 'HRTIM_TIMICR_RST2C',
    'HRTIM_TIMICR_RSTC_Pos', 'HRTIM_TIMICR_RSTC_Msk', 'HRTIM_TIMICR_RSTC',
    'HRTIM_TIMICR_DLYPRTC_Pos', 'HRTIM_TIMICR_DLYPRTC_Msk', 'HRTIM_TIMICR_DLYPRTC',
    'HRTIM_TIMDIER_CMP1IE_Pos', 'HRTIM_TIMDIER_CMP1IE_Msk', 'HRTIM_TIMDIER_CMP1IE',
    'HRTIM_TIMDIER_CMP2IE_Pos', 'HRTIM_TIMDIER_CMP2IE_Msk', 'HRTIM_TIMDIER_CMP2IE',
    'HRTIM_TIMDIER_CMP3IE_Pos', 'HRTIM_TIMDIER_CMP3IE_Msk', 'HRTIM_TIMDIER_CMP3IE',
    'HRTIM_TIMDIER_CMP4IE_Pos', 'HRTIM_TIMDIER_CMP4IE_Msk', 'HRTIM_TIMDIER_CMP4IE',
    'HRTIM_TIMDIER_REPIE_Pos', 'HRTIM_TIMDIER_REPIE_Msk', 'HRTIM_TIMDIER_REPIE',
    'HRTIM_TIMDIER_UPDIE_Pos', 'HRTIM_TIMDIER_UPDIE_Msk', 'HRTIM_TIMDIER_UPDIE',
    'HRTIM_TIMDIER_CPT1IE_Pos', 'HRTIM_TIMDIER_CPT1IE_Msk', 'HRTIM_TIMDIER_CPT1IE',
    'HRTIM_TIMDIER_CPT2IE_Pos', 'HRTIM_TIMDIER_CPT2IE_Msk', 'HRTIM_TIMDIER_CPT2IE',
    'HRTIM_TIMDIER_SET1IE_Pos', 'HRTIM_TIMDIER_SET1IE_Msk', 'HRTIM_TIMDIER_SET1IE',
    'HRTIM_TIMDIER_RST1IE_Pos', 'HRTIM_TIMDIER_RST1IE_Msk', 'HRTIM_TIMDIER_RST1IE',
    'HRTIM_TIMDIER_SET2IE_Pos', 'HRTIM_TIMDIER_SET2IE_Msk', 'HRTIM_TIMDIER_SET2IE',
    'HRTIM_TIMDIER_RST2IE_Pos', 'HRTIM_TIMDIER_RST2IE_Msk', 'HRTIM_TIMDIER_RST2IE',
    'HRTIM_TIMDIER_RSTIE_Pos', 'HRTIM_TIMDIER_RSTIE_Msk', 'HRTIM_TIMDIER_RSTIE',
    'HRTIM_TIMDIER_DLYPRTIE_Pos', 'HRTIM_TIMDIER_DLYPRTIE_Msk',
    'HRTIM_TIMDIER_DLYPRTIE', 'HRTIM_TIMDIER_CMP1DE_Pos', 'HRTIM_TIMDIER_CMP1DE_Msk',
    'HRTIM_TIMDIER_CMP1DE', 'HRTIM_TIMDIER_CMP2DE_Pos', 'HRTIM_TIMDIER_CMP2DE_Msk',
    'HRTIM_TIMDIER_CMP2DE', 'HRTIM_TIMDIER_CMP3DE_Pos', 'HRTIM_TIMDIER_CMP3DE_Msk',
    'HRTIM_TIMDIER_CMP3DE', 'HRTIM_TIMDIER_CMP4DE_Pos', 'HRTIM_TIMDIER_CMP4DE_Msk',
    'HRTIM_TIMDIER_CMP4DE', 'HRTIM_TIMDIER_REPDE_Pos', 'HRTIM_TIMDIER_REPDE_Msk',
    'HRTIM_TIMDIER_REPDE', 'HRTIM_TIMDIER_UPDDE_Pos', 'HRTIM_TIMDIER_UPDDE_Msk',
    'HRTIM_TIMDIER_UPDDE', 'HRTIM_TIMDIER_CPT1DE_Pos', 'HRTIM_TIMDIER_CPT1DE_Msk',
    'HRTIM_TIMDIER_CPT1DE', 'HRTIM_TIMDIER_CPT2DE_Pos', 'HRTIM_TIMDIER_CPT2DE_Msk',
    'HRTIM_TIMDIER_CPT2DE', 'HRTIM_TIMDIER_SET1DE_Pos', 'HRTIM_TIMDIER_SET1DE_Msk',
    'HRTIM_TIMDIER_SET1DE', 'HRTIM_TIMDIER_RST1DE_Pos', 'HRTIM_TIMDIER_RST1DE_Msk',
    'HRTIM_TIMDIER_RST1DE', 'HRTIM_TIMDIER_SET2DE_Pos', 'HRTIM_TIMDIER_SET2DE_Msk',
    'HRTIM_TIMDIER_SET2DE', 'HRTIM_TIMDIER_RST2DE_Pos', 'HRTIM_TIMDIER_RST2DE_Msk',
    'HRTIM_TIMDIER_RST2DE', 'HRTIM_TIMDIER_RSTDE_Pos', 'HRTIM_TIMDIER_RSTDE_Msk',
    'HRTIM_TIMDIER_RSTDE', 'HRTIM_TIMDIER_DLYPRTDE_Pos', 'HRTIM_TIMDIER_DLYPRTDE_Msk',
    'HRTIM_TIMDIER_DLYPRTDE', 'HRTIM_CNTR_CNTR_Pos', 'HRTIM_CNTR_CNTR_Msk',
    'HRTIM_CNTR_CNTR', 'HRTIM_PER_PER_Pos', 'HRTIM_PER_PER_Msk', 'HRTIM_PER_PER',
    'HRTIM_REP_REP_Pos', 'HRTIM_REP_REP_Msk', 'HRTIM_REP_REP', 'HRTIM_CMP1R_CMP1R_Pos',
    'HRTIM_CMP1R_CMP1R_Msk', 'HRTIM_CMP1R_CMP1R', 'HRTIM_CMP1CR_CMP1CR_Pos',
    'HRTIM_CMP1CR_CMP1CR_Msk', 'HRTIM_CMP1CR_CMP1CR', 'HRTIM_CMP2R_CMP2R_Pos',
    'HRTIM_CMP2R_CMP2R_Msk', 'HRTIM_CMP2R_CMP2R', 'HRTIM_CMP3R_CMP3R_Pos',
    'HRTIM_CMP3R_CMP3R_Msk', 'HRTIM_CMP3R_CMP3R', 'HRTIM_CMP4R_CMP4R_Pos',
    'HRTIM_CMP4R_CMP4R_Msk', 'HRTIM_CMP4R_CMP4R', 'HRTIM_CPT1R_CPT1R_Pos',
    'HRTIM_CPT1R_CPT1R_Msk', 'HRTIM_CPT1R_CPT1R', 'HRTIM_CPT2R_CPT2R_Pos',
    'HRTIM_CPT2R_CPT2R_Msk', 'HRTIM_CPT2R_CPT2R', 'HRTIM_DTR_DTR_Pos',
    'HRTIM_DTR_DTR_Msk', 'HRTIM_DTR_DTR', 'HRTIM_DTR_DTR_0', 'HRTIM_DTR_DTR_1',
    'HRTIM_DTR_DTR_2', 'HRTIM_DTR_DTR_3', 'HRTIM_DTR_DTR_4', 'HRTIM_DTR_DTR_5',
    'HRTIM_DTR_DTR_6', 'HRTIM_DTR_DTR_7', 'HRTIM_DTR_DTR_8', 'HRTIM_DTR_SDTR_Pos',
    'HRTIM_DTR_SDTR_Msk', 'HRTIM_DTR_SDTR', 'HRTIM_DTR_DTPRSC_Pos',
    'HRTIM_DTR_DTPRSC_Msk', 'HRTIM_DTR_DTPRSC', 'HRTIM_DTR_DTPRSC_0',
    'HRTIM_DTR_DTPRSC_1', 'HRTIM_DTR_DTPRSC_2', 'HRTIM_DTR_DTRSLK_Pos',
    'HRTIM_DTR_DTRSLK_Msk', 'HRTIM_DTR_DTRSLK', 'HRTIM_DTR_DTRLK_Pos',
    'HRTIM_DTR_DTRLK_Msk', 'HRTIM_DTR_DTRLK', 'HRTIM_DTR_DTF_Pos', 'HRTIM_DTR_DTF_Msk',
    'HRTIM_DTR_DTF', 'HRTIM_DTR_DTF_0', 'HRTIM_DTR_DTF_1', 'HRTIM_DTR_DTF_2',
    'HRTIM_DTR_DTF_3', 'HRTIM_DTR_DTF_4', 'HRTIM_DTR_DTF_5', 'HRTIM_DTR_DTF_6',
    'HRTIM_DTR_DTF_7', 'HRTIM_DTR_DTF_8', 'HRTIM_DTR_SDTF_Pos', 'HRTIM_DTR_SDTF_Msk',
    'HRTIM_DTR_SDTF', 'HRTIM_DTR_DTFSLK_Pos', 'HRTIM_DTR_DTFSLK_Msk',
    'HRTIM_DTR_DTFSLK', 'HRTIM_DTR_DTFLK_Pos', 'HRTIM_DTR_DTFLK_Msk', 'HRTIM_DTR_DTFLK',
    'HRTIM_SET1R_SST_Pos', 'HRTIM_SET1R_SST_Msk', 'HRTIM_SET1R_SST',
    'HRTIM_SET1R_RESYNC_Pos', 'HRTIM_SET1R_RESYNC_Msk', 'HRTIM_SET1R_RESYNC',
    'HRTIM_SET1R_PER_Pos', 'HRTIM_SET1R_PER_Msk', 'HRTIM_SET1R_PER',
    'HRTIM_SET1R_CMP1_Pos', 'HRTIM_SET1R_CMP1_Msk', 'HRTIM_SET1R_CMP1',
    'HRTIM_SET1R_CMP2_Pos', 'HRTIM_SET1R_CMP2_Msk', 'HRTIM_SET1R_CMP2',
    'HRTIM_SET1R_CMP3_Pos', 'HRTIM_SET1R_CMP3_Msk', 'HRTIM_SET1R_CMP3',
    'HRTIM_SET1R_CMP4_Pos', 'HRTIM_SET1R_CMP4_Msk', 'HRTIM_SET1R_CMP4',
    'HRTIM_SET1R_MSTPER_Pos', 'HRTIM_SET1R_MSTPER_Msk', 'HRTIM_SET1R_MSTPER',
    'HRTIM_SET1R_MSTCMP1_Pos', 'HRTIM_SET1R_MSTCMP1_Msk', 'HRTIM_SET1R_MSTCMP1',
    'HRTIM_SET1R_MSTCMP2_Pos', 'HRTIM_SET1R_MSTCMP2_Msk', 'HRTIM_SET1R_MSTCMP2',
    'HRTIM_SET1R_MSTCMP3_Pos', 'HRTIM_SET1R_MSTCMP3_Msk', 'HRTIM_SET1R_MSTCMP3',
    'HRTIM_SET1R_MSTCMP4_Pos', 'HRTIM_SET1R_MSTCMP4_Msk', 'HRTIM_SET1R_MSTCMP4',
    'HRTIM_SET1R_TIMEVNT1_Pos', 'HRTIM_SET1R_TIMEVNT1_Msk', 'HRTIM_SET1R_TIMEVNT1',
    'HRTIM_SET1R_TIMEVNT2_Pos', 'HRTIM_SET1R_TIMEVNT2_Msk', 'HRTIM_SET1R_TIMEVNT2',
    'HRTIM_SET1R_TIMEVNT3_Pos', 'HRTIM_SET1R_TIMEVNT3_Msk', 'HRTIM_SET1R_TIMEVNT3',
    'HRTIM_SET1R_TIMEVNT4_Pos', 'HRTIM_SET1R_TIMEVNT4_Msk', 'HRTIM_SET1R_TIMEVNT4',
    'HRTIM_SET1R_TIMEVNT5_Pos', 'HRTIM_SET1R_TIMEVNT5_Msk', 'HRTIM_SET1R_TIMEVNT5',
    'HRTIM_SET1R_TIMEVNT6_Pos', 'HRTIM_SET1R_TIMEVNT6_Msk', 'HRTIM_SET1R_TIMEVNT6',
    'HRTIM_SET1R_TIMEVNT7_Pos', 'HRTIM_SET1R_TIMEVNT7_Msk', 'HRTIM_SET1R_TIMEVNT7',
    'HRTIM_SET1R_TIMEVNT8_Pos', 'HRTIM_SET1R_TIMEVNT8_Msk', 'HRTIM_SET1R_TIMEVNT8',
    'HRTIM_SET1R_TIMEVNT9_Pos', 'HRTIM_SET1R_TIMEVNT9_Msk', 'HRTIM_SET1R_TIMEVNT9',
    'HRTIM_SET1R_EXTVNT1_Pos', 'HRTIM_SET1R_EXTVNT1_Msk', 'HRTIM_SET1R_EXTVNT1',
    'HRTIM_SET1R_EXTVNT2_Pos', 'HRTIM_SET1R_EXTVNT2_Msk', 'HRTIM_SET1R_EXTVNT2',
    'HRTIM_SET1R_EXTVNT3_Pos', 'HRTIM_SET1R_EXTVNT3_Msk', 'HRTIM_SET1R_EXTVNT3',
    'HRTIM_SET1R_EXTVNT4_Pos', 'HRTIM_SET1R_EXTVNT4_Msk', 'HRTIM_SET1R_EXTVNT4',
    'HRTIM_SET1R_EXTVNT5_Pos', 'HRTIM_SET1R_EXTVNT5_Msk', 'HRTIM_SET1R_EXTVNT5',
    'HRTIM_SET1R_EXTVNT6_Pos', 'HRTIM_SET1R_EXTVNT6_Msk', 'HRTIM_SET1R_EXTVNT6',
    'HRTIM_SET1R_EXTVNT7_Pos', 'HRTIM_SET1R_EXTVNT7_Msk', 'HRTIM_SET1R_EXTVNT7',
    'HRTIM_SET1R_EXTVNT8_Pos', 'HRTIM_SET1R_EXTVNT8_Msk', 'HRTIM_SET1R_EXTVNT8',
    'HRTIM_SET1R_EXTVNT9_Pos', 'HRTIM_SET1R_EXTVNT9_Msk', 'HRTIM_SET1R_EXTVNT9',
    'HRTIM_SET1R_EXTVNT10_Pos', 'HRTIM_SET1R_EXTVNT10_Msk', 'HRTIM_SET1R_EXTVNT10',
    'HRTIM_SET1R_UPDATE_Pos', 'HRTIM_SET1R_UPDATE_Msk', 'HRTIM_SET1R_UPDATE',
    'HRTIM_RST1R_SRT_Pos', 'HRTIM_RST1R_SRT_Msk', 'HRTIM_RST1R_SRT',
    'HRTIM_RST1R_RESYNC_Pos', 'HRTIM_RST1R_RESYNC_Msk', 'HRTIM_RST1R_RESYNC',
    'HRTIM_RST1R_PER_Pos', 'HRTIM_RST1R_PER_Msk', 'HRTIM_RST1R_PER',
    'HRTIM_RST1R_CMP1_Pos', 'HRTIM_RST1R_CMP1_Msk', 'HRTIM_RST1R_CMP1',
    'HRTIM_RST1R_CMP2_Pos', 'HRTIM_RST1R_CMP2_Msk', 'HRTIM_RST1R_CMP2',
    'HRTIM_RST1R_CMP3_Pos', 'HRTIM_RST1R_CMP3_Msk', 'HRTIM_RST1R_CMP3',
    'HRTIM_RST1R_CMP4_Pos', 'HRTIM_RST1R_CMP4_Msk', 'HRTIM_RST1R_CMP4',
    'HRTIM_RST1R_MSTPER_Pos', 'HRTIM_RST1R_MSTPER_Msk', 'HRTIM_RST1R_MSTPER',
    'HRTIM_RST1R_MSTCMP1_Pos', 'HRTIM_RST1R_MSTCMP1_Msk', 'HRTIM_RST1R_MSTCMP1',
    'HRTIM_RST1R_MSTCMP2_Pos', 'HRTIM_RST1R_MSTCMP2_Msk', 'HRTIM_RST1R_MSTCMP2',
    'HRTIM_RST1R_MSTCMP3_Pos', 'HRTIM_RST1R_MSTCMP3_Msk', 'HRTIM_RST1R_MSTCMP3',
    'HRTIM_RST1R_MSTCMP4_Pos', 'HRTIM_RST1R_MSTCMP4_Msk', 'HRTIM_RST1R_MSTCMP4',
    'HRTIM_RST1R_TIMEVNT1_Pos', 'HRTIM_RST1R_TIMEVNT1_Msk', 'HRTIM_RST1R_TIMEVNT1',
    'HRTIM_RST1R_TIMEVNT2_Pos', 'HRTIM_RST1R_TIMEVNT2_Msk', 'HRTIM_RST1R_TIMEVNT2',
    'HRTIM_RST1R_TIMEVNT3_Pos', 'HRTIM_RST1R_TIMEVNT3_Msk', 'HRTIM_RST1R_TIMEVNT3',
    'HRTIM_RST1R_TIMEVNT4_Pos', 'HRTIM_RST1R_TIMEVNT4_Msk', 'HRTIM_RST1R_TIMEVNT4',
    'HRTIM_RST1R_TIMEVNT5_Pos', 'HRTIM_RST1R_TIMEVNT5_Msk', 'HRTIM_RST1R_TIMEVNT5',
    'HRTIM_RST1R_TIMEVNT6_Pos', 'HRTIM_RST1R_TIMEVNT6_Msk', 'HRTIM_RST1R_TIMEVNT6',
    'HRTIM_RST1R_TIMEVNT7_Pos', 'HRTIM_RST1R_TIMEVNT7_Msk', 'HRTIM_RST1R_TIMEVNT7',
    'HRTIM_RST1R_TIMEVNT8_Pos', 'HRTIM_RST1R_TIMEVNT8_Msk', 'HRTIM_RST1R_TIMEVNT8',
    'HRTIM_RST1R_TIMEVNT9_Pos', 'HRTIM_RST1R_TIMEVNT9_Msk', 'HRTIM_RST1R_TIMEVNT9',
    'HRTIM_RST1R_EXTVNT1_Pos', 'HRTIM_RST1R_EXTVNT1_Msk', 'HRTIM_RST1R_EXTVNT1',
    'HRTIM_RST1R_EXTVNT2_Pos', 'HRTIM_RST1R_EXTVNT2_Msk', 'HRTIM_RST1R_EXTVNT2',
    'HRTIM_RST1R_EXTVNT3_Pos', 'HRTIM_RST1R_EXTVNT3_Msk', 'HRTIM_RST1R_EXTVNT3',
    'HRTIM_RST1R_EXTVNT4_Pos', 'HRTIM_RST1R_EXTVNT4_Msk', 'HRTIM_RST1R_EXTVNT4',
    'HRTIM_RST1R_EXTVNT5_Pos', 'HRTIM_RST1R_EXTVNT5_Msk', 'HRTIM_RST1R_EXTVNT5',
    'HRTIM_RST1R_EXTVNT6_Pos', 'HRTIM_RST1R_EXTVNT6_Msk', 'HRTIM_RST1R_EXTVNT6',
    'HRTIM_RST1R_EXTVNT7_Pos', 'HRTIM_RST1R_EXTVNT7_Msk', 'HRTIM_RST1R_EXTVNT7',
    'HRTIM_RST1R_EXTVNT8_Pos', 'HRTIM_RST1R_EXTVNT8_Msk', 'HRTIM_RST1R_EXTVNT8',
    'HRTIM_RST1R_EXTVNT9_Pos', 'HRTIM_RST1R_EXTVNT9_Msk', 'HRTIM_RST1R_EXTVNT9',
    'HRTIM_RST1R_EXTVNT10_Pos', 'HRTIM_RST1R_EXTVNT10_Msk', 'HRTIM_RST1R_EXTVNT10',
    'HRTIM_RST1R_UPDATE_Pos', 'HRTIM_RST1R_UPDATE_Msk', 'HRTIM_RST1R_UPDATE',
    'HRTIM_SET2R_SST_Pos', 'HRTIM_SET2R_SST_Msk', 'HRTIM_SET2R_SST',
    'HRTIM_SET2R_RESYNC_Pos', 'HRTIM_SET2R_RESYNC_Msk', 'HRTIM_SET2R_RESYNC',
    'HRTIM_SET2R_PER_Pos', 'HRTIM_SET2R_PER_Msk', 'HRTIM_SET2R_PER',
    'HRTIM_SET2R_CMP1_Pos', 'HRTIM_SET2R_CMP1_Msk', 'HRTIM_SET2R_CMP1',
    'HRTIM_SET2R_CMP2_Pos', 'HRTIM_SET2R_CMP2_Msk', 'HRTIM_SET2R_CMP2',
    'HRTIM_SET2R_CMP3_Pos', 'HRTIM_SET2R_CMP3_Msk', 'HRTIM_SET2R_CMP3',
    'HRTIM_SET2R_CMP4_Pos', 'HRTIM_SET2R_CMP4_Msk', 'HRTIM_SET2R_CMP4',
    'HRTIM_SET2R_MSTPER_Pos', 'HRTIM_SET2R_MSTPER_Msk', 'HRTIM_SET2R_MSTPER',
    'HRTIM_SET2R_MSTCMP1_Pos', 'HRTIM_SET2R_MSTCMP1_Msk', 'HRTIM_SET2R_MSTCMP1',
    'HRTIM_SET2R_MSTCMP2_Pos', 'HRTIM_SET2R_MSTCMP2_Msk', 'HRTIM_SET2R_MSTCMP2',
    'HRTIM_SET2R_MSTCMP3_Pos', 'HRTIM_SET2R_MSTCMP3_Msk', 'HRTIM_SET2R_MSTCMP3',
    'HRTIM_SET2R_MSTCMP4_Pos', 'HRTIM_SET2R_MSTCMP4_Msk', 'HRTIM_SET2R_MSTCMP4',
    'HRTIM_SET2R_TIMEVNT1_Pos', 'HRTIM_SET2R_TIMEVNT1_Msk', 'HRTIM_SET2R_TIMEVNT1',
    'HRTIM_SET2R_TIMEVNT2_Pos', 'HRTIM_SET2R_TIMEVNT2_Msk', 'HRTIM_SET2R_TIMEVNT2',
    'HRTIM_SET2R_TIMEVNT3_Pos', 'HRTIM_SET2R_TIMEVNT3_Msk', 'HRTIM_SET2R_TIMEVNT3',
    'HRTIM_SET2R_TIMEVNT4_Pos', 'HRTIM_SET2R_TIMEVNT4_Msk', 'HRTIM_SET2R_TIMEVNT4',
    'HRTIM_SET2R_TIMEVNT5_Pos', 'HRTIM_SET2R_TIMEVNT5_Msk', 'HRTIM_SET2R_TIMEVNT5',
    'HRTIM_SET2R_TIMEVNT6_Pos', 'HRTIM_SET2R_TIMEVNT6_Msk', 'HRTIM_SET2R_TIMEVNT6',
    'HRTIM_SET2R_TIMEVNT7_Pos', 'HRTIM_SET2R_TIMEVNT7_Msk', 'HRTIM_SET2R_TIMEVNT7',
    'HRTIM_SET2R_TIMEVNT8_Pos', 'HRTIM_SET2R_TIMEVNT8_Msk', 'HRTIM_SET2R_TIMEVNT8',
    'HRTIM_SET2R_TIMEVNT9_Pos', 'HRTIM_SET2R_TIMEVNT9_Msk', 'HRTIM_SET2R_TIMEVNT9',
    'HRTIM_SET2R_EXTVNT1_Pos', 'HRTIM_SET2R_EXTVNT1_Msk', 'HRTIM_SET2R_EXTVNT1',
    'HRTIM_SET2R_EXTVNT2_Pos', 'HRTIM_SET2R_EXTVNT2_Msk', 'HRTIM_SET2R_EXTVNT2',
    'HRTIM_SET2R_EXTVNT3_Pos', 'HRTIM_SET2R_EXTVNT3_Msk', 'HRTIM_SET2R_EXTVNT3',
    'HRTIM_SET2R_EXTVNT4_Pos', 'HRTIM_SET2R_EXTVNT4_Msk', 'HRTIM_SET2R_EXTVNT4',
    'HRTIM_SET2R_EXTVNT5_Pos', 'HRTIM_SET2R_EXTVNT5_Msk', 'HRTIM_SET2R_EXTVNT5',
    'HRTIM_SET2R_EXTVNT6_Pos', 'HRTIM_SET2R_EXTVNT6_Msk', 'HRTIM_SET2R_EXTVNT6',
    'HRTIM_SET2R_EXTVNT7_Pos', 'HRTIM_SET2R_EXTVNT7_Msk', 'HRTIM_SET2R_EXTVNT7',
    'HRTIM_SET2R_EXTVNT8_Pos', 'HRTIM_SET2R_EXTVNT8_Msk', 'HRTIM_SET2R_EXTVNT8',
    'HRTIM_SET2R_EXTVNT9_Pos', 'HRTIM_SET2R_EXTVNT9_Msk', 'HRTIM_SET2R_EXTVNT9',
    'HRTIM_SET2R_EXTVNT10_Pos', 'HRTIM_SET2R_EXTVNT10_Msk', 'HRTIM_SET2R_EXTVNT10',
    'HRTIM_SET2R_UPDATE_Pos', 'HRTIM_SET2R_UPDATE_Msk', 'HRTIM_SET2R_UPDATE',
    'HRTIM_RST2R_SRT_Pos', 'HRTIM_RST2R_SRT_Msk', 'HRTIM_RST2R_SRT',
    'HRTIM_RST2R_RESYNC_Pos', 'HRTIM_RST2R_RESYNC_Msk', 'HRTIM_RST2R_RESYNC',
    'HRTIM_RST2R_PER_Pos', 'HRTIM_RST2R_PER_Msk', 'HRTIM_RST2R_PER',
    'HRTIM_RST2R_CMP1_Pos', 'HRTIM_RST2R_CMP1_Msk', 'HRTIM_RST2R_CMP1',
    'HRTIM_RST2R_CMP2_Pos', 'HRTIM_RST2R_CMP2_Msk', 'HRTIM_RST2R_CMP2',
    'HRTIM_RST2R_CMP3_Pos', 'HRTIM_RST2R_CMP3_Msk', 'HRTIM_RST2R_CMP3',
    'HRTIM_RST2R_CMP4_Pos', 'HRTIM_RST2R_CMP4_Msk', 'HRTIM_RST2R_CMP4',
    'HRTIM_RST2R_MSTPER_Pos', 'HRTIM_RST2R_MSTPER_Msk', 'HRTIM_RST2R_MSTPER',
    'HRTIM_RST2R_MSTCMP1_Pos', 'HRTIM_RST2R_MSTCMP1_Msk', 'HRTIM_RST2R_MSTCMP1',
    'HRTIM_RST2R_MSTCMP2_Pos', 'HRTIM_RST2R_MSTCMP2_Msk', 'HRTIM_RST2R_MSTCMP2',
    'HRTIM_RST2R_MSTCMP3_Pos', 'HRTIM_RST2R_MSTCMP3_Msk', 'HRTIM_RST2R_MSTCMP3',
    'HRTIM_RST2R_MSTCMP4_Pos', 'HRTIM_RST2R_MSTCMP4_Msk', 'HRTIM_RST2R_MSTCMP4',
    'HRTIM_RST2R_TIMEVNT1_Pos', 'HRTIM_RST2R_TIMEVNT1_Msk', 'HRTIM_RST2R_TIMEVNT1',
    'HRTIM_RST2R_TIMEVNT2_Pos', 'HRTIM_RST2R_TIMEVNT2_Msk', 'HRTIM_RST2R_TIMEVNT2',
    'HRTIM_RST2R_TIMEVNT3_Pos', 'HRTIM_RST2R_TIMEVNT3_Msk', 'HRTIM_RST2R_TIMEVNT3',
    'HRTIM_RST2R_TIMEVNT4_Pos', 'HRTIM_RST2R_TIMEVNT4_Msk', 'HRTIM_RST2R_TIMEVNT4',
    'HRTIM_RST2R_TIMEVNT5_Pos', 'HRTIM_RST2R_TIMEVNT5_Msk', 'HRTIM_RST2R_TIMEVNT5',
    'HRTIM_RST2R_TIMEVNT6_Pos', 'HRTIM_RST2R_TIMEVNT6_Msk', 'HRTIM_RST2R_TIMEVNT6',
    'HRTIM_RST2R_TIMEVNT7_Pos', 'HRTIM_RST2R_TIMEVNT7_Msk', 'HRTIM_RST2R_TIMEVNT7',
    'HRTIM_RST2R_TIMEVNT8_Pos', 'HRTIM_RST2R_TIMEVNT8_Msk', 'HRTIM_RST2R_TIMEVNT8',
    'HRTIM_RST2R_TIMEVNT9_Pos', 'HRTIM_RST2R_TIMEVNT9_Msk', 'HRTIM_RST2R_TIMEVNT9',
    'HRTIM_RST2R_EXTVNT1_Pos', 'HRTIM_RST2R_EXTVNT1_Msk', 'HRTIM_RST2R_EXTVNT1',
    'HRTIM_RST2R_EXTVNT2_Pos', 'HRTIM_RST2R_EXTVNT2_Msk', 'HRTIM_RST2R_EXTVNT2',
    'HRTIM_RST2R_EXTVNT3_Pos', 'HRTIM_RST2R_EXTVNT3_Msk', 'HRTIM_RST2R_EXTVNT3',
    'HRTIM_RST2R_EXTVNT4_Pos', 'HRTIM_RST2R_EXTVNT4_Msk', 'HRTIM_RST2R_EXTVNT4',
    'HRTIM_RST2R_EXTVNT5_Pos', 'HRTIM_RST2R_EXTVNT5_Msk', 'HRTIM_RST2R_EXTVNT5',
    'HRTIM_RST2R_EXTVNT6_Pos', 'HRTIM_RST2R_EXTVNT6_Msk', 'HRTIM_RST2R_EXTVNT6',
    'HRTIM_RST2R_EXTVNT7_Pos', 'HRTIM_RST2R_EXTVNT7_Msk', 'HRTIM_RST2R_EXTVNT7',
    'HRTIM_RST2R_EXTVNT8_Pos', 'HRTIM_RST2R_EXTVNT8_Msk', 'HRTIM_RST2R_EXTVNT8',
    'HRTIM_RST2R_EXTVNT9_Pos', 'HRTIM_RST2R_EXTVNT9_Msk', 'HRTIM_RST2R_EXTVNT9',
    'HRTIM_RST2R_EXTVNT10_Pos', 'HRTIM_RST2R_EXTVNT10_Msk', 'HRTIM_RST2R_EXTVNT10',
    'HRTIM_RST2R_UPDATE_Pos', 'HRTIM_RST2R_UPDATE_Msk', 'HRTIM_RST2R_UPDATE',
    'HRTIM_EEFR1_EE1LTCH_Pos', 'HRTIM_EEFR1_EE1LTCH_Msk', 'HRTIM_EEFR1_EE1LTCH',
    'HRTIM_EEFR1_EE1FLTR_Pos', 'HRTIM_EEFR1_EE1FLTR_Msk', 'HRTIM_EEFR1_EE1FLTR',
    'HRTIM_EEFR1_EE1FLTR_0', 'HRTIM_EEFR1_EE1FLTR_1', 'HRTIM_EEFR1_EE1FLTR_2',
    'HRTIM_EEFR1_EE1FLTR_3', 'HRTIM_EEFR1_EE2LTCH_Pos', 'HRTIM_EEFR1_EE2LTCH_Msk',
    'HRTIM_EEFR1_EE2LTCH', 'HRTIM_EEFR1_EE2FLTR_Pos', 'HRTIM_EEFR1_EE2FLTR_Msk',
    'HRTIM_EEFR1_EE2FLTR', 'HRTIM_EEFR1_EE2FLTR_0', 'HRTIM_EEFR1_EE2FLTR_1',
    'HRTIM_EEFR1_EE2FLTR_2', 'HRTIM_EEFR1_EE2FLTR_3', 'HRTIM_EEFR1_EE3LTCH_Pos',
    'HRTIM_EEFR1_EE3LTCH_Msk', 'HRTIM_EEFR1_EE3LTCH', 'HRTIM_EEFR1_EE3FLTR_Pos',
    'HRTIM_EEFR1_EE3FLTR_Msk', 'HRTIM_EEFR1_EE3FLTR', 'HRTIM_EEFR1_EE3FLTR_0',
    'HRTIM_EEFR1_EE3FLTR_1', 'HRTIM_EEFR1_EE3FLTR_2', 'HRTIM_EEFR1_EE3FLTR_3',
    'HRTIM_EEFR1_EE4LTCH_Pos', 'HRTIM_EEFR1_EE4LTCH_Msk', 'HRTIM_EEFR1_EE4LTCH',
    'HRTIM_EEFR1_EE4FLTR_Pos', 'HRTIM_EEFR1_EE4FLTR_Msk', 'HRTIM_EEFR1_EE4FLTR',
    'HRTIM_EEFR1_EE4FLTR_0', 'HRTIM_EEFR1_EE4FLTR_1', 'HRTIM_EEFR1_EE4FLTR_2',
    'HRTIM_EEFR1_EE4FLTR_3', 'HRTIM_EEFR1_EE5LTCH_Pos', 'HRTIM_EEFR1_EE5LTCH_Msk',
    'HRTIM_EEFR1_EE5LTCH', 'HRTIM_EEFR1_EE5FLTR_Pos', 'HRTIM_EEFR1_EE5FLTR_Msk',
    'HRTIM_EEFR1_EE5FLTR', 'HRTIM_EEFR1_EE5FLTR_0', 'HRTIM_EEFR1_EE5FLTR_1',
    'HRTIM_EEFR1_EE5FLTR_2', 'HRTIM_EEFR1_EE5FLTR_3', 'HRTIM_EEFR2_EE6LTCH_Pos',
    'HRTIM_EEFR2_EE6LTCH_Msk', 'HRTIM_EEFR2_EE6LTCH', 'HRTIM_EEFR2_EE6FLTR_Pos',
    'HRTIM_EEFR2_EE6FLTR_Msk', 'HRTIM_EEFR2_EE6FLTR', 'HRTIM_EEFR2_EE6FLTR_0',
    'HRTIM_EEFR2_EE6FLTR_1', 'HRTIM_EEFR2_EE6FLTR_2', 'HRTIM_EEFR2_EE6FLTR_3',
    'HRTIM_EEFR2_EE7LTCH_Pos', 'HRTIM_EEFR2_EE7LTCH_Msk', 'HRTIM_EEFR2_EE7LTCH',
    'HRTIM_EEFR2_EE7FLTR_Pos', 'HRTIM_EEFR2_EE7FLTR_Msk', 'HRTIM_EEFR2_EE7FLTR',
    'HRTIM_EEFR2_EE7FLTR_0', 'HRTIM_EEFR2_EE7FLTR_1', 'HRTIM_EEFR2_EE7FLTR_2',
    'HRTIM_EEFR2_EE7FLTR_3', 'HRTIM_EEFR2_EE8LTCH_Pos', 'HRTIM_EEFR2_EE8LTCH_Msk',
    'HRTIM_EEFR2_EE8LTCH', 'HRTIM_EEFR2_EE8FLTR_Pos', 'HRTIM_EEFR2_EE8FLTR_Msk',
    'HRTIM_EEFR2_EE8FLTR', 'HRTIM_EEFR2_EE8FLTR_0', 'HRTIM_EEFR2_EE8FLTR_1',
    'HRTIM_EEFR2_EE8FLTR_2', 'HRTIM_EEFR2_EE8FLTR_3', 'HRTIM_EEFR2_EE9LTCH_Pos',
    'HRTIM_EEFR2_EE9LTCH_Msk', 'HRTIM_EEFR2_EE9LTCH', 'HRTIM_EEFR2_EE9FLTR_Pos',
    'HRTIM_EEFR2_EE9FLTR_Msk', 'HRTIM_EEFR2_EE9FLTR', 'HRTIM_EEFR2_EE9FLTR_0',
    'HRTIM_EEFR2_EE9FLTR_1', 'HRTIM_EEFR2_EE9FLTR_2', 'HRTIM_EEFR2_EE9FLTR_3',
    'HRTIM_EEFR2_EE10LTCH_Pos', 'HRTIM_EEFR2_EE10LTCH_Msk', 'HRTIM_EEFR2_EE10LTCH',
    'HRTIM_EEFR2_EE10FLTR_Pos', 'HRTIM_EEFR2_EE10FLTR_Msk', 'HRTIM_EEFR2_EE10FLTR',
    'HRTIM_EEFR2_EE10FLTR_0', 'HRTIM_EEFR2_EE10FLTR_1', 'HRTIM_EEFR2_EE10FLTR_2',
    'HRTIM_EEFR2_EE10FLTR_3', 'HRTIM_RSTR_UPDATE_Pos', 'HRTIM_RSTR_UPDATE_Msk',
    'HRTIM_RSTR_UPDATE', 'HRTIM_RSTR_CMP2_Pos', 'HRTIM_RSTR_CMP2_Msk',
    'HRTIM_RSTR_CMP2', 'HRTIM_RSTR_CMP4_Pos', 'HRTIM_RSTR_CMP4_Msk', 'HRTIM_RSTR_CMP4',
    'HRTIM_RSTR_MSTPER_Pos', 'HRTIM_RSTR_MSTPER_Msk', 'HRTIM_RSTR_MSTPER',
    'HRTIM_RSTR_MSTCMP1_Pos', 'HRTIM_RSTR_MSTCMP1_Msk', 'HRTIM_RSTR_MSTCMP1',
    'HRTIM_RSTR_MSTCMP2_Pos', 'HRTIM_RSTR_MSTCMP2_Msk', 'HRTIM_RSTR_MSTCMP2',
    'HRTIM_RSTR_MSTCMP3_Pos', 'HRTIM_RSTR_MSTCMP3_Msk', 'HRTIM_RSTR_MSTCMP3',
    'HRTIM_RSTR_MSTCMP4_Pos', 'HRTIM_RSTR_MSTCMP4_Msk', 'HRTIM_RSTR_MSTCMP4',
    'HRTIM_RSTR_EXTEVNT1_Pos', 'HRTIM_RSTR_EXTEVNT1_Msk', 'HRTIM_RSTR_EXTEVNT1',
    'HRTIM_RSTR_EXTEVNT2_Pos', 'HRTIM_RSTR_EXTEVNT2_Msk', 'HRTIM_RSTR_EXTEVNT2',
    'HRTIM_RSTR_EXTEVNT3_Pos', 'HRTIM_RSTR_EXTEVNT3_Msk', 'HRTIM_RSTR_EXTEVNT3',
    'HRTIM_RSTR_EXTEVNT4_Pos', 'HRTIM_RSTR_EXTEVNT4_Msk', 'HRTIM_RSTR_EXTEVNT4',
    'HRTIM_RSTR_EXTEVNT5_Pos', 'HRTIM_RSTR_EXTEVNT5_Msk', 'HRTIM_RSTR_EXTEVNT5',
    'HRTIM_RSTR_EXTEVNT6_Pos', 'HRTIM_RSTR_EXTEVNT6_Msk', 'HRTIM_RSTR_EXTEVNT6',
    'HRTIM_RSTR_EXTEVNT7_Pos', 'HRTIM_RSTR_EXTEVNT7_Msk', 'HRTIM_RSTR_EXTEVNT7',
    'HRTIM_RSTR_EXTEVNT8_Pos', 'HRTIM_RSTR_EXTEVNT8_Msk', 'HRTIM_RSTR_EXTEVNT8',
    'HRTIM_RSTR_EXTEVNT9_Pos', 'HRTIM_RSTR_EXTEVNT9_Msk', 'HRTIM_RSTR_EXTEVNT9',
    'HRTIM_RSTR_EXTEVNT10_Pos', 'HRTIM_RSTR_EXTEVNT10_Msk', 'HRTIM_RSTR_EXTEVNT10',
    'HRTIM_RSTR_TIMBCMP1_Pos', 'HRTIM_RSTR_TIMBCMP1_Msk', 'HRTIM_RSTR_TIMBCMP1',
    'HRTIM_RSTR_TIMBCMP2_Pos', 'HRTIM_RSTR_TIMBCMP2_Msk', 'HRTIM_RSTR_TIMBCMP2',
    'HRTIM_RSTR_TIMBCMP4_Pos', 'HRTIM_RSTR_TIMBCMP4_Msk', 'HRTIM_RSTR_TIMBCMP4',
    'HRTIM_RSTR_TIMCCMP1_Pos', 'HRTIM_RSTR_TIMCCMP1_Msk', 'HRTIM_RSTR_TIMCCMP1',
    'HRTIM_RSTR_TIMCCMP2_Pos', 'HRTIM_RSTR_TIMCCMP2_Msk', 'HRTIM_RSTR_TIMCCMP2',
    'HRTIM_RSTR_TIMCCMP4_Pos', 'HRTIM_RSTR_TIMCCMP4_Msk', 'HRTIM_RSTR_TIMCCMP4',
    'HRTIM_RSTR_TIMDCMP1_Pos', 'HRTIM_RSTR_TIMDCMP1_Msk', 'HRTIM_RSTR_TIMDCMP1',
    'HRTIM_RSTR_TIMDCMP2_Pos', 'HRTIM_RSTR_TIMDCMP2_Msk', 'HRTIM_RSTR_TIMDCMP2',
    'HRTIM_RSTR_TIMDCMP4_Pos', 'HRTIM_RSTR_TIMDCMP4_Msk', 'HRTIM_RSTR_TIMDCMP4',
    'HRTIM_RSTR_TIMECMP1_Pos', 'HRTIM_RSTR_TIMECMP1_Msk', 'HRTIM_RSTR_TIMECMP1',
    'HRTIM_RSTR_TIMECMP2_Pos', 'HRTIM_RSTR_TIMECMP2_Msk', 'HRTIM_RSTR_TIMECMP2',
    'HRTIM_RSTR_TIMECMP4_Pos', 'HRTIM_RSTR_TIMECMP4_Msk', 'HRTIM_RSTR_TIMECMP4',
    'HRTIM_CHPR_CARFRQ_Pos', 'HRTIM_CHPR_CARFRQ_Msk', 'HRTIM_CHPR_CARFRQ',
    'HRTIM_CHPR_CARFRQ_0', 'HRTIM_CHPR_CARFRQ_1', 'HRTIM_CHPR_CARFRQ_2',
    'HRTIM_CHPR_CARFRQ_3', 'HRTIM_CHPR_CARDTY_Pos', 'HRTIM_CHPR_CARDTY_Msk',
    'HRTIM_CHPR_CARDTY', 'HRTIM_CHPR_CARDTY_0', 'HRTIM_CHPR_CARDTY_1',
    'HRTIM_CHPR_CARDTY_2', 'HRTIM_CHPR_STRPW_Pos', 'HRTIM_CHPR_STRPW_Msk',
    'HRTIM_CHPR_STRPW', 'HRTIM_CHPR_STRPW_0', 'HRTIM_CHPR_STRPW_1',
    'HRTIM_CHPR_STRPW_2', 'HRTIM_CHPR_STRPW_3', 'HRTIM_CPT1CR_SWCPT_Pos',
    'HRTIM_CPT1CR_SWCPT_Msk', 'HRTIM_CPT1CR_SWCPT', 'HRTIM_CPT1CR_UPDCPT_Pos',
    'HRTIM_CPT1CR_UPDCPT_Msk', 'HRTIM_CPT1CR_UPDCPT', 'HRTIM_CPT1CR_EXEV1CPT_Pos',
    'HRTIM_CPT1CR_EXEV1CPT_Msk', 'HRTIM_CPT1CR_EXEV1CPT', 'HRTIM_CPT1CR_EXEV2CPT_Pos',
    'HRTIM_CPT1CR_EXEV2CPT_Msk', 'HRTIM_CPT1CR_EXEV2CPT', 'HRTIM_CPT1CR_EXEV3CPT_Pos',
    'HRTIM_CPT1CR_EXEV3CPT_Msk', 'HRTIM_CPT1CR_EXEV3CPT', 'HRTIM_CPT1CR_EXEV4CPT_Pos',
    'HRTIM_CPT1CR_EXEV4CPT_Msk', 'HRTIM_CPT1CR_EXEV4CPT', 'HRTIM_CPT1CR_EXEV5CPT_Pos',
    'HRTIM_CPT1CR_EXEV5CPT_Msk', 'HRTIM_CPT1CR_EXEV5CPT', 'HRTIM_CPT1CR_EXEV6CPT_Pos',
    'HRTIM_CPT1CR_EXEV6CPT_Msk', 'HRTIM_CPT1CR_EXEV6CPT', 'HRTIM_CPT1CR_EXEV7CPT_Pos',
    'HRTIM_CPT1CR_EXEV7CPT_Msk', 'HRTIM_CPT1CR_EXEV7CPT', 'HRTIM_CPT1CR_EXEV8CPT_Pos',
    'HRTIM_CPT1CR_EXEV8CPT_Msk', 'HRTIM_CPT1CR_EXEV8CPT', 'HRTIM_CPT1CR_EXEV9CPT_Pos',
    'HRTIM_CPT1CR_EXEV9CPT_Msk', 'HRTIM_CPT1CR_EXEV9CPT', 'HRTIM_CPT1CR_EXEV10CPT_Pos',
    'HRTIM_CPT1CR_EXEV10CPT_Msk', 'HRTIM_CPT1CR_EXEV10CPT', 'HRTIM_CPT1CR_TA1SET_Pos',
    'HRTIM_CPT1CR_TA1SET_Msk', 'HRTIM_CPT1CR_TA1SET', 'HRTIM_CPT1CR_TA1RST_Pos',
    'HRTIM_CPT1CR_TA1RST_Msk', 'HRTIM_CPT1CR_TA1RST', 'HRTIM_CPT1CR_TIMACMP1_Pos',
    'HRTIM_CPT1CR_TIMACMP1_Msk', 'HRTIM_CPT1CR_TIMACMP1', 'HRTIM_CPT1CR_TIMACMP2_Pos',
    'HRTIM_CPT1CR_TIMACMP2_Msk', 'HRTIM_CPT1CR_TIMACMP2', 'HRTIM_CPT1CR_TB1SET_Pos',
    'HRTIM_CPT1CR_TB1SET_Msk', 'HRTIM_CPT1CR_TB1SET', 'HRTIM_CPT1CR_TB1RST_Pos',
    'HRTIM_CPT1CR_TB1RST_Msk', 'HRTIM_CPT1CR_TB1RST', 'HRTIM_CPT1CR_TIMBCMP1_Pos',
    'HRTIM_CPT1CR_TIMBCMP1_Msk', 'HRTIM_CPT1CR_TIMBCMP1', 'HRTIM_CPT1CR_TIMBCMP2_Pos',
    'HRTIM_CPT1CR_TIMBCMP2_Msk', 'HRTIM_CPT1CR_TIMBCMP2', 'HRTIM_CPT1CR_TC1SET_Pos',
    'HRTIM_CPT1CR_TC1SET_Msk', 'HRTIM_CPT1CR_TC1SET', 'HRTIM_CPT1CR_TC1RST_Pos',
    'HRTIM_CPT1CR_TC1RST_Msk', 'HRTIM_CPT1CR_TC1RST', 'HRTIM_CPT1CR_TIMCCMP1_Pos',
    'HRTIM_CPT1CR_TIMCCMP1_Msk', 'HRTIM_CPT1CR_TIMCCMP1', 'HRTIM_CPT1CR_TIMCCMP2_Pos',
    'HRTIM_CPT1CR_TIMCCMP2_Msk', 'HRTIM_CPT1CR_TIMCCMP2', 'HRTIM_CPT1CR_TD1SET_Pos',
    'HRTIM_CPT1CR_TD1SET_Msk', 'HRTIM_CPT1CR_TD1SET', 'HRTIM_CPT1CR_TD1RST_Pos',
    'HRTIM_CPT1CR_TD1RST_Msk', 'HRTIM_CPT1CR_TD1RST', 'HRTIM_CPT1CR_TIMDCMP1_Pos',
    'HRTIM_CPT1CR_TIMDCMP1_Msk', 'HRTIM_CPT1CR_TIMDCMP1', 'HRTIM_CPT1CR_TIMDCMP2_Pos',
    'HRTIM_CPT1CR_TIMDCMP2_Msk', 'HRTIM_CPT1CR_TIMDCMP2', 'HRTIM_CPT1CR_TE1SET_Pos',
    'HRTIM_CPT1CR_TE1SET_Msk', 'HRTIM_CPT1CR_TE1SET', 'HRTIM_CPT1CR_TE1RST_Pos',
    'HRTIM_CPT1CR_TE1RST_Msk', 'HRTIM_CPT1CR_TE1RST', 'HRTIM_CPT1CR_TIMECMP1_Pos',
    'HRTIM_CPT1CR_TIMECMP1_Msk', 'HRTIM_CPT1CR_TIMECMP1', 'HRTIM_CPT1CR_TIMECMP2_Pos',
    'HRTIM_CPT1CR_TIMECMP2_Msk', 'HRTIM_CPT1CR_TIMECMP2', 'HRTIM_CPT2CR_SWCPT_Pos',
    'HRTIM_CPT2CR_SWCPT_Msk', 'HRTIM_CPT2CR_SWCPT', 'HRTIM_CPT2CR_UPDCPT_Pos',
    'HRTIM_CPT2CR_UPDCPT_Msk', 'HRTIM_CPT2CR_UPDCPT', 'HRTIM_CPT2CR_EXEV1CPT_Pos',
    'HRTIM_CPT2CR_EXEV1CPT_Msk', 'HRTIM_CPT2CR_EXEV1CPT', 'HRTIM_CPT2CR_EXEV2CPT_Pos',
    'HRTIM_CPT2CR_EXEV2CPT_Msk', 'HRTIM_CPT2CR_EXEV2CPT', 'HRTIM_CPT2CR_EXEV3CPT_Pos',
    'HRTIM_CPT2CR_EXEV3CPT_Msk', 'HRTIM_CPT2CR_EXEV3CPT', 'HRTIM_CPT2CR_EXEV4CPT_Pos',
    'HRTIM_CPT2CR_EXEV4CPT_Msk', 'HRTIM_CPT2CR_EXEV4CPT', 'HRTIM_CPT2CR_EXEV5CPT_Pos',
    'HRTIM_CPT2CR_EXEV5CPT_Msk', 'HRTIM_CPT2CR_EXEV5CPT', 'HRTIM_CPT2CR_EXEV6CPT_Pos',
    'HRTIM_CPT2CR_EXEV6CPT_Msk', 'HRTIM_CPT2CR_EXEV6CPT', 'HRTIM_CPT2CR_EXEV7CPT_Pos',
    'HRTIM_CPT2CR_EXEV7CPT_Msk', 'HRTIM_CPT2CR_EXEV7CPT', 'HRTIM_CPT2CR_EXEV8CPT_Pos',
    'HRTIM_CPT2CR_EXEV8CPT_Msk', 'HRTIM_CPT2CR_EXEV8CPT', 'HRTIM_CPT2CR_EXEV9CPT_Pos',
    'HRTIM_CPT2CR_EXEV9CPT_Msk', 'HRTIM_CPT2CR_EXEV9CPT', 'HRTIM_CPT2CR_EXEV10CPT_Pos',
    'HRTIM_CPT2CR_EXEV10CPT_Msk', 'HRTIM_CPT2CR_EXEV10CPT', 'HRTIM_CPT2CR_TA1SET_Pos',
    'HRTIM_CPT2CR_TA1SET_Msk', 'HRTIM_CPT2CR_TA1SET', 'HRTIM_CPT2CR_TA1RST_Pos',
    'HRTIM_CPT2CR_TA1RST_Msk', 'HRTIM_CPT2CR_TA1RST', 'HRTIM_CPT2CR_TIMACMP1_Pos',
    'HRTIM_CPT2CR_TIMACMP1_Msk', 'HRTIM_CPT2CR_TIMACMP1', 'HRTIM_CPT2CR_TIMACMP2_Pos',
    'HRTIM_CPT2CR_TIMACMP2_Msk', 'HRTIM_CPT2CR_TIMACMP2', 'HRTIM_CPT2CR_TB1SET_Pos',
    'HRTIM_CPT2CR_TB1SET_Msk', 'HRTIM_CPT2CR_TB1SET', 'HRTIM_CPT2CR_TB1RST_Pos',
    'HRTIM_CPT2CR_TB1RST_Msk', 'HRTIM_CPT2CR_TB1RST', 'HRTIM_CPT2CR_TIMBCMP1_Pos',
    'HRTIM_CPT2CR_TIMBCMP1_Msk', 'HRTIM_CPT2CR_TIMBCMP1', 'HRTIM_CPT2CR_TIMBCMP2_Pos',
    'HRTIM_CPT2CR_TIMBCMP2_Msk', 'HRTIM_CPT2CR_TIMBCMP2', 'HRTIM_CPT2CR_TC1SET_Pos',
    'HRTIM_CPT2CR_TC1SET_Msk', 'HRTIM_CPT2CR_TC1SET', 'HRTIM_CPT2CR_TC1RST_Pos',
    'HRTIM_CPT2CR_TC1RST_Msk', 'HRTIM_CPT2CR_TC1RST', 'HRTIM_CPT2CR_TIMCCMP1_Pos',
    'HRTIM_CPT2CR_TIMCCMP1_Msk', 'HRTIM_CPT2CR_TIMCCMP1', 'HRTIM_CPT2CR_TIMCCMP2_Pos',
    'HRTIM_CPT2CR_TIMCCMP2_Msk', 'HRTIM_CPT2CR_TIMCCMP2', 'HRTIM_CPT2CR_TD1SET_Pos',
    'HRTIM_CPT2CR_TD1SET_Msk', 'HRTIM_CPT2CR_TD1SET', 'HRTIM_CPT2CR_TD1RST_Pos',
    'HRTIM_CPT2CR_TD1RST_Msk', 'HRTIM_CPT2CR_TD1RST', 'HRTIM_CPT2CR_TIMDCMP1_Pos',
    'HRTIM_CPT2CR_TIMDCMP1_Msk', 'HRTIM_CPT2CR_TIMDCMP1', 'HRTIM_CPT2CR_TIMDCMP2_Pos',
    'HRTIM_CPT2CR_TIMDCMP2_Msk', 'HRTIM_CPT2CR_TIMDCMP2', 'HRTIM_CPT2CR_TE1SET_Pos',
    'HRTIM_CPT2CR_TE1SET_Msk', 'HRTIM_CPT2CR_TE1SET', 'HRTIM_CPT2CR_TE1RST_Pos',
    'HRTIM_CPT2CR_TE1RST_Msk', 'HRTIM_CPT2CR_TE1RST', 'HRTIM_CPT2CR_TIMECMP1_Pos',
    'HRTIM_CPT2CR_TIMECMP1_Msk', 'HRTIM_CPT2CR_TIMECMP1', 'HRTIM_CPT2CR_TIMECMP2_Pos',
    'HRTIM_CPT2CR_TIMECMP2_Msk', 'HRTIM_CPT2CR_TIMECMP2', 'HRTIM_OUTR_POL1_Pos',
    'HRTIM_OUTR_POL1_Msk', 'HRTIM_OUTR_POL1', 'HRTIM_OUTR_IDLM1_Pos',
    'HRTIM_OUTR_IDLM1_Msk', 'HRTIM_OUTR_IDLM1', 'HRTIM_OUTR_IDLES1_Pos',
    'HRTIM_OUTR_IDLES1_Msk', 'HRTIM_OUTR_IDLES1', 'HRTIM_OUTR_FAULT1_Pos',
    'HRTIM_OUTR_FAULT1_Msk', 'HRTIM_OUTR_FAULT1', 'HRTIM_OUTR_FAULT1_0',
    'HRTIM_OUTR_FAULT1_1', 'HRTIM_OUTR_CHP1_Pos', 'HRTIM_OUTR_CHP1_Msk',
    'HRTIM_OUTR_CHP1', 'HRTIM_OUTR_DIDL1_Pos', 'HRTIM_OUTR_DIDL1_Msk',
    'HRTIM_OUTR_DIDL1', 'HRTIM_OUTR_DTEN_Pos', 'HRTIM_OUTR_DTEN_Msk', 'HRTIM_OUTR_DTEN',
    'HRTIM_OUTR_DLYPRTEN_Pos', 'HRTIM_OUTR_DLYPRTEN_Msk', 'HRTIM_OUTR_DLYPRTEN',
    'HRTIM_OUTR_DLYPRT_Pos', 'HRTIM_OUTR_DLYPRT_Msk', 'HRTIM_OUTR_DLYPRT',
    'HRTIM_OUTR_DLYPRT_0', 'HRTIM_OUTR_DLYPRT_1', 'HRTIM_OUTR_DLYPRT_2',
    'HRTIM_OUTR_POL2_Pos', 'HRTIM_OUTR_POL2_Msk', 'HRTIM_OUTR_POL2',
    'HRTIM_OUTR_IDLM2_Pos', 'HRTIM_OUTR_IDLM2_Msk', 'HRTIM_OUTR_IDLM2',
    'HRTIM_OUTR_IDLES2_Pos', 'HRTIM_OUTR_IDLES2_Msk', 'HRTIM_OUTR_IDLES2',
    'HRTIM_OUTR_FAULT2_Pos', 'HRTIM_OUTR_FAULT2_Msk', 'HRTIM_OUTR_FAULT2',
    'HRTIM_OUTR_FAULT2_0', 'HRTIM_OUTR_FAULT2_1', 'HRTIM_OUTR_CHP2_Pos',
    'HRTIM_OUTR_CHP2_Msk', 'HRTIM_OUTR_CHP2', 'HRTIM_OUTR_DIDL2_Pos',
    'HRTIM_OUTR_DIDL2_Msk', 'HRTIM_OUTR_DIDL2', 'HRTIM_FLTR_FLT1EN_Pos',
    'HRTIM_FLTR_FLT1EN_Msk', 'HRTIM_FLTR_FLT1EN', 'HRTIM_FLTR_FLT2EN_Pos',
    'HRTIM_FLTR_FLT2EN_Msk', 'HRTIM_FLTR_FLT2EN', 'HRTIM_FLTR_FLT3EN_Pos',
    'HRTIM_FLTR_FLT3EN_Msk', 'HRTIM_FLTR_FLT3EN', 'HRTIM_FLTR_FLT4EN_Pos',
    'HRTIM_FLTR_FLT4EN_Msk', 'HRTIM_FLTR_FLT4EN', 'HRTIM_FLTR_FLT5EN_Pos',
    'HRTIM_FLTR_FLT5EN_Msk', 'HRTIM_FLTR_FLT5EN', 'HRTIM_FLTR_FLTLCK_Pos',
    'HRTIM_FLTR_FLTLCK_Msk', 'HRTIM_FLTR_FLTLCK', 'HRTIM_CR1_MUDIS_Pos',
    'HRTIM_CR1_MUDIS_Msk', 'HRTIM_CR1_MUDIS', 'HRTIM_CR1_TAUDIS_Pos',
    'HRTIM_CR1_TAUDIS_Msk', 'HRTIM_CR1_TAUDIS', 'HRTIM_CR1_TBUDIS_Pos',
    'HRTIM_CR1_TBUDIS_Msk', 'HRTIM_CR1_TBUDIS', 'HRTIM_CR1_TCUDIS_Pos',
    'HRTIM_CR1_TCUDIS_Msk', 'HRTIM_CR1_TCUDIS', 'HRTIM_CR1_TDUDIS_Pos',
    'HRTIM_CR1_TDUDIS_Msk', 'HRTIM_CR1_TDUDIS', 'HRTIM_CR1_TEUDIS_Pos',
    'HRTIM_CR1_TEUDIS_Msk', 'HRTIM_CR1_TEUDIS', 'HRTIM_CR1_ADC1USRC_Pos',
    'HRTIM_CR1_ADC1USRC_Msk', 'HRTIM_CR1_ADC1USRC', 'HRTIM_CR1_ADC1USRC_0',
    'HRTIM_CR1_ADC1USRC_1', 'HRTIM_CR1_ADC1USRC_2', 'HRTIM_CR1_ADC2USRC_Pos',
    'HRTIM_CR1_ADC2USRC_Msk', 'HRTIM_CR1_ADC2USRC', 'HRTIM_CR1_ADC2USRC_0',
    'HRTIM_CR1_ADC2USRC_1', 'HRTIM_CR1_ADC2USRC_2', 'HRTIM_CR1_ADC3USRC_Pos',
    'HRTIM_CR1_ADC3USRC_Msk', 'HRTIM_CR1_ADC3USRC', 'HRTIM_CR1_ADC3USRC_0',
    'HRTIM_CR1_ADC3USRC_1', 'HRTIM_CR1_ADC3USRC_2', 'HRTIM_CR1_ADC4USRC_Pos',
    'HRTIM_CR1_ADC4USRC_Msk', 'HRTIM_CR1_ADC4USRC', 'HRTIM_CR1_ADC4USRC_0',
    'HRTIM_CR1_ADC4USRC_1', 'HRTIM_CR1_ADC4USRC_2', 'HRTIM_CR2_MSWU_Pos',
    'HRTIM_CR2_MSWU_Msk', 'HRTIM_CR2_MSWU', 'HRTIM_CR2_TASWU_Pos',
    'HRTIM_CR2_TASWU_Msk', 'HRTIM_CR2_TASWU', 'HRTIM_CR2_TBSWU_Pos',
    'HRTIM_CR2_TBSWU_Msk', 'HRTIM_CR2_TBSWU', 'HRTIM_CR2_TCSWU_Pos',
    'HRTIM_CR2_TCSWU_Msk', 'HRTIM_CR2_TCSWU', 'HRTIM_CR2_TDSWU_Pos',
    'HRTIM_CR2_TDSWU_Msk', 'HRTIM_CR2_TDSWU', 'HRTIM_CR2_TESWU_Pos',
    'HRTIM_CR2_TESWU_Msk', 'HRTIM_CR2_TESWU', 'HRTIM_CR2_MRST_Pos',
    'HRTIM_CR2_MRST_Msk', 'HRTIM_CR2_MRST', 'HRTIM_CR2_TARST_Pos',
    'HRTIM_CR2_TARST_Msk', 'HRTIM_CR2_TARST', 'HRTIM_CR2_TBRST_Pos',
    'HRTIM_CR2_TBRST_Msk', 'HRTIM_CR2_TBRST', 'HRTIM_CR2_TCRST_Pos',
    'HRTIM_CR2_TCRST_Msk', 'HRTIM_CR2_TCRST', 'HRTIM_CR2_TDRST_Pos',
    'HRTIM_CR2_TDRST_Msk', 'HRTIM_CR2_TDRST', 'HRTIM_CR2_TERST_Pos',
    'HRTIM_CR2_TERST_Msk', 'HRTIM_CR2_TERST', 'HRTIM_ISR_FLT1_Pos',
    'HRTIM_ISR_FLT1_Msk', 'HRTIM_ISR_FLT1', 'HRTIM_ISR_FLT2_Pos', 'HRTIM_ISR_FLT2_Msk',
    'HRTIM_ISR_FLT2', 'HRTIM_ISR_FLT3_Pos', 'HRTIM_ISR_FLT3_Msk', 'HRTIM_ISR_FLT3',
    'HRTIM_ISR_FLT4_Pos', 'HRTIM_ISR_FLT4_Msk', 'HRTIM_ISR_FLT4', 'HRTIM_ISR_FLT5_Pos',
    'HRTIM_ISR_FLT5_Msk', 'HRTIM_ISR_FLT5', 'HRTIM_ISR_SYSFLT_Pos',
    'HRTIM_ISR_SYSFLT_Msk', 'HRTIM_ISR_SYSFLT', 'HRTIM_ISR_BMPER_Pos',
    'HRTIM_ISR_BMPER_Msk', 'HRTIM_ISR_BMPER', 'HRTIM_ICR_FLT1C_Pos',
    'HRTIM_ICR_FLT1C_Msk', 'HRTIM_ICR_FLT1C', 'HRTIM_ICR_FLT2C_Pos',
    'HRTIM_ICR_FLT2C_Msk', 'HRTIM_ICR_FLT2C', 'HRTIM_ICR_FLT3C_Pos',
    'HRTIM_ICR_FLT3C_Msk', 'HRTIM_ICR_FLT3C', 'HRTIM_ICR_FLT4C_Pos',
    'HRTIM_ICR_FLT4C_Msk', 'HRTIM_ICR_FLT4C', 'HRTIM_ICR_FLT5C_Pos',
    'HRTIM_ICR_FLT5C_Msk', 'HRTIM_ICR_FLT5C', 'HRTIM_ICR_SYSFLTC_Pos',
    'HRTIM_ICR_SYSFLTC_Msk', 'HRTIM_ICR_SYSFLTC', 'HRTIM_ICR_BMPERC_Pos',
    'HRTIM_ICR_BMPERC_Msk', 'HRTIM_ICR_BMPERC', 'HRTIM_IER_FLT1_Pos',
    'HRTIM_IER_FLT1_Msk', 'HRTIM_IER_FLT1', 'HRTIM_IER_FLT2_Pos', 'HRTIM_IER_FLT2_Msk',
    'HRTIM_IER_FLT2', 'HRTIM_IER_FLT3_Pos', 'HRTIM_IER_FLT3_Msk', 'HRTIM_IER_FLT3',
    'HRTIM_IER_FLT4_Pos', 'HRTIM_IER_FLT4_Msk', 'HRTIM_IER_FLT4', 'HRTIM_IER_FLT5_Pos',
    'HRTIM_IER_FLT5_Msk', 'HRTIM_IER_FLT5', 'HRTIM_IER_SYSFLT_Pos',
    'HRTIM_IER_SYSFLT_Msk', 'HRTIM_IER_SYSFLT', 'HRTIM_IER_BMPER_Pos',
    'HRTIM_IER_BMPER_Msk', 'HRTIM_IER_BMPER', 'HRTIM_OENR_TA1OEN_Pos',
    'HRTIM_OENR_TA1OEN_Msk', 'HRTIM_OENR_TA1OEN', 'HRTIM_OENR_TA2OEN_Pos',
    'HRTIM_OENR_TA2OEN_Msk', 'HRTIM_OENR_TA2OEN', 'HRTIM_OENR_TB1OEN_Pos',
    'HRTIM_OENR_TB1OEN_Msk', 'HRTIM_OENR_TB1OEN', 'HRTIM_OENR_TB2OEN_Pos',
    'HRTIM_OENR_TB2OEN_Msk', 'HRTIM_OENR_TB2OEN', 'HRTIM_OENR_TC1OEN_Pos',
    'HRTIM_OENR_TC1OEN_Msk', 'HRTIM_OENR_TC1OEN', 'HRTIM_OENR_TC2OEN_Pos',
    'HRTIM_OENR_TC2OEN_Msk', 'HRTIM_OENR_TC2OEN', 'HRTIM_OENR_TD1OEN_Pos',
    'HRTIM_OENR_TD1OEN_Msk', 'HRTIM_OENR_TD1OEN', 'HRTIM_OENR_TD2OEN_Pos',
    'HRTIM_OENR_TD2OEN_Msk', 'HRTIM_OENR_TD2OEN', 'HRTIM_OENR_TE1OEN_Pos',
    'HRTIM_OENR_TE1OEN_Msk', 'HRTIM_OENR_TE1OEN', 'HRTIM_OENR_TE2OEN_Pos',
    'HRTIM_OENR_TE2OEN_Msk', 'HRTIM_OENR_TE2OEN', 'HRTIM_ODISR_TA1ODIS_Pos',
    'HRTIM_ODISR_TA1ODIS_Msk', 'HRTIM_ODISR_TA1ODIS', 'HRTIM_ODISR_TA2ODIS_Pos',
    'HRTIM_ODISR_TA2ODIS_Msk', 'HRTIM_ODISR_TA2ODIS', 'HRTIM_ODISR_TB1ODIS_Pos',
    'HRTIM_ODISR_TB1ODIS_Msk', 'HRTIM_ODISR_TB1ODIS', 'HRTIM_ODISR_TB2ODIS_Pos',
    'HRTIM_ODISR_TB2ODIS_Msk', 'HRTIM_ODISR_TB2ODIS', 'HRTIM_ODISR_TC1ODIS_Pos',
    'HRTIM_ODISR_TC1ODIS_Msk', 'HRTIM_ODISR_TC1ODIS', 'HRTIM_ODISR_TC2ODIS_Pos',
    'HRTIM_ODISR_TC2ODIS_Msk', 'HRTIM_ODISR_TC2ODIS', 'HRTIM_ODISR_TD1ODIS_Pos',
    'HRTIM_ODISR_TD1ODIS_Msk', 'HRTIM_ODISR_TD1ODIS', 'HRTIM_ODISR_TD2ODIS_Pos',
    'HRTIM_ODISR_TD2ODIS_Msk', 'HRTIM_ODISR_TD2ODIS', 'HRTIM_ODISR_TE1ODIS_Pos',
    'HRTIM_ODISR_TE1ODIS_Msk', 'HRTIM_ODISR_TE1ODIS', 'HRTIM_ODISR_TE2ODIS_Pos',
    'HRTIM_ODISR_TE2ODIS_Msk', 'HRTIM_ODISR_TE2ODIS', 'HRTIM_ODSR_TA1ODS_Pos',
    'HRTIM_ODSR_TA1ODS_Msk', 'HRTIM_ODSR_TA1ODS', 'HRTIM_ODSR_TA2ODS_Pos',
    'HRTIM_ODSR_TA2ODS_Msk', 'HRTIM_ODSR_TA2ODS', 'HRTIM_ODSR_TB1ODS_Pos',
    'HRTIM_ODSR_TB1ODS_Msk', 'HRTIM_ODSR_TB1ODS', 'HRTIM_ODSR_TB2ODS_Pos',
    'HRTIM_ODSR_TB2ODS_Msk', 'HRTIM_ODSR_TB2ODS', 'HRTIM_ODSR_TC1ODS_Pos',
    'HRTIM_ODSR_TC1ODS_Msk', 'HRTIM_ODSR_TC1ODS', 'HRTIM_ODSR_TC2ODS_Pos',
    'HRTIM_ODSR_TC2ODS_Msk', 'HRTIM_ODSR_TC2ODS', 'HRTIM_ODSR_TD1ODS_Pos',
    'HRTIM_ODSR_TD1ODS_Msk', 'HRTIM_ODSR_TD1ODS', 'HRTIM_ODSR_TD2ODS_Pos',
    'HRTIM_ODSR_TD2ODS_Msk', 'HRTIM_ODSR_TD2ODS', 'HRTIM_ODSR_TE1ODS_Pos',
    'HRTIM_ODSR_TE1ODS_Msk', 'HRTIM_ODSR_TE1ODS', 'HRTIM_ODSR_TE2ODS_Pos',
    'HRTIM_ODSR_TE2ODS_Msk', 'HRTIM_ODSR_TE2ODS', 'HRTIM_BMCR_BME_Pos',
    'HRTIM_BMCR_BME_Msk', 'HRTIM_BMCR_BME', 'HRTIM_BMCR_BMOM_Pos',
    'HRTIM_BMCR_BMOM_Msk', 'HRTIM_BMCR_BMOM', 'HRTIM_BMCR_BMCLK_Pos',
    'HRTIM_BMCR_BMCLK_Msk', 'HRTIM_BMCR_BMCLK', 'HRTIM_BMCR_BMCLK_0',
    'HRTIM_BMCR_BMCLK_1', 'HRTIM_BMCR_BMCLK_2', 'HRTIM_BMCR_BMCLK_3',
    'HRTIM_BMCR_BMPRSC_Pos', 'HRTIM_BMCR_BMPRSC_Msk', 'HRTIM_BMCR_BMPRSC',
    'HRTIM_BMCR_BMPRSC_0', 'HRTIM_BMCR_BMPRSC_1', 'HRTIM_BMCR_BMPRSC_2',
    'HRTIM_BMCR_BMPRSC_3', 'HRTIM_BMCR_BMPREN_Pos', 'HRTIM_BMCR_BMPREN_Msk',
    'HRTIM_BMCR_BMPREN', 'HRTIM_BMCR_MTBM_Pos', 'HRTIM_BMCR_MTBM_Msk',
    'HRTIM_BMCR_MTBM', 'HRTIM_BMCR_TABM_Pos', 'HRTIM_BMCR_TABM_Msk', 'HRTIM_BMCR_TABM',
    'HRTIM_BMCR_TBBM_Pos', 'HRTIM_BMCR_TBBM_Msk', 'HRTIM_BMCR_TBBM',
    'HRTIM_BMCR_TCBM_Pos', 'HRTIM_BMCR_TCBM_Msk', 'HRTIM_BMCR_TCBM',
    'HRTIM_BMCR_TDBM_Pos', 'HRTIM_BMCR_TDBM_Msk', 'HRTIM_BMCR_TDBM',
    'HRTIM_BMCR_TEBM_Pos', 'HRTIM_BMCR_TEBM_Msk', 'HRTIM_BMCR_TEBM',
    'HRTIM_BMCR_BMSTAT_Pos', 'HRTIM_BMCR_BMSTAT_Msk', 'HRTIM_BMCR_BMSTAT',
    'HRTIM_BMTRGR_SW_Pos', 'HRTIM_BMTRGR_SW_Msk', 'HRTIM_BMTRGR_SW',
    'HRTIM_BMTRGR_MSTRST_Pos', 'HRTIM_BMTRGR_MSTRST_Msk', 'HRTIM_BMTRGR_MSTRST',
    'HRTIM_BMTRGR_MSTREP_Pos', 'HRTIM_BMTRGR_MSTREP_Msk', 'HRTIM_BMTRGR_MSTREP',
    'HRTIM_BMTRGR_MSTCMP1_Pos', 'HRTIM_BMTRGR_MSTCMP1_Msk', 'HRTIM_BMTRGR_MSTCMP1',
    'HRTIM_BMTRGR_MSTCMP2_Pos', 'HRTIM_BMTRGR_MSTCMP2_Msk', 'HRTIM_BMTRGR_MSTCMP2',
    'HRTIM_BMTRGR_MSTCMP3_Pos', 'HRTIM_BMTRGR_MSTCMP3_Msk', 'HRTIM_BMTRGR_MSTCMP3',
    'HRTIM_BMTRGR_MSTCMP4_Pos', 'HRTIM_BMTRGR_MSTCMP4_Msk', 'HRTIM_BMTRGR_MSTCMP4',
    'HRTIM_BMTRGR_TARST_Pos', 'HRTIM_BMTRGR_TARST_Msk', 'HRTIM_BMTRGR_TARST',
    'HRTIM_BMTRGR_TAREP_Pos', 'HRTIM_BMTRGR_TAREP_Msk', 'HRTIM_BMTRGR_TAREP',
    'HRTIM_BMTRGR_TACMP1_Pos', 'HRTIM_BMTRGR_TACMP1_Msk', 'HRTIM_BMTRGR_TACMP1',
    'HRTIM_BMTRGR_TACMP2_Pos', 'HRTIM_BMTRGR_TACMP2_Msk', 'HRTIM_BMTRGR_TACMP2',
    'HRTIM_BMTRGR_TBRST_Pos', 'HRTIM_BMTRGR_TBRST_Msk', 'HRTIM_BMTRGR_TBRST',
    'HRTIM_BMTRGR_TBREP_Pos', 'HRTIM_BMTRGR_TBREP_Msk', 'HRTIM_BMTRGR_TBREP',
    'HRTIM_BMTRGR_TBCMP1_Pos', 'HRTIM_BMTRGR_TBCMP1_Msk', 'HRTIM_BMTRGR_TBCMP1',
    'HRTIM_BMTRGR_TBCMP2_Pos', 'HRTIM_BMTRGR_TBCMP2_Msk', 'HRTIM_BMTRGR_TBCMP2',
    'HRTIM_BMTRGR_TCRST_Pos', 'HRTIM_BMTRGR_TCRST_Msk', 'HRTIM_BMTRGR_TCRST',
    'HRTIM_BMTRGR_TCREP_Pos', 'HRTIM_BMTRGR_TCREP_Msk', 'HRTIM_BMTRGR_TCREP',
    'HRTIM_BMTRGR_TCCMP1_Pos', 'HRTIM_BMTRGR_TCCMP1_Msk', 'HRTIM_BMTRGR_TCCMP1',
    'HRTIM_BMTRGR_TCCMP2_Pos', 'HRTIM_BMTRGR_TCCMP2_Msk', 'HRTIM_BMTRGR_TCCMP2',
    'HRTIM_BMTRGR_TDRST_Pos', 'HRTIM_BMTRGR_TDRST_Msk', 'HRTIM_BMTRGR_TDRST',
    'HRTIM_BMTRGR_TDREP_Pos', 'HRTIM_BMTRGR_TDREP_Msk', 'HRTIM_BMTRGR_TDREP',
    'HRTIM_BMTRGR_TDCMP1_Pos', 'HRTIM_BMTRGR_TDCMP1_Msk', 'HRTIM_BMTRGR_TDCMP1',
    'HRTIM_BMTRGR_TDCMP2_Pos', 'HRTIM_BMTRGR_TDCMP2_Msk', 'HRTIM_BMTRGR_TDCMP2',
    'HRTIM_BMTRGR_TERST_Pos', 'HRTIM_BMTRGR_TERST_Msk', 'HRTIM_BMTRGR_TERST',
    'HRTIM_BMTRGR_TEREP_Pos', 'HRTIM_BMTRGR_TEREP_Msk', 'HRTIM_BMTRGR_TEREP',
    'HRTIM_BMTRGR_TECMP1_Pos', 'HRTIM_BMTRGR_TECMP1_Msk', 'HRTIM_BMTRGR_TECMP1',
    'HRTIM_BMTRGR_TECMP2_Pos', 'HRTIM_BMTRGR_TECMP2_Msk', 'HRTIM_BMTRGR_TECMP2',
    'HRTIM_BMTRGR_TAEEV7_Pos', 'HRTIM_BMTRGR_TAEEV7_Msk', 'HRTIM_BMTRGR_TAEEV7',
    'HRTIM_BMTRGR_TDEEV8_Pos', 'HRTIM_BMTRGR_TDEEV8_Msk', 'HRTIM_BMTRGR_TDEEV8',
    'HRTIM_BMTRGR_EEV7_Pos', 'HRTIM_BMTRGR_EEV7_Msk', 'HRTIM_BMTRGR_EEV7',
    'HRTIM_BMTRGR_EEV8_Pos', 'HRTIM_BMTRGR_EEV8_Msk', 'HRTIM_BMTRGR_EEV8',
    'HRTIM_BMTRGR_OCHPEV_Pos', 'HRTIM_BMTRGR_OCHPEV_Msk', 'HRTIM_BMTRGR_OCHPEV',
    'HRTIM_BMCMPR_BMCMPR_Pos', 'HRTIM_BMCMPR_BMCMPR_Msk', 'HRTIM_BMCMPR_BMCMPR',
    'HRTIM_BMPER_BMPER_Pos', 'HRTIM_BMPER_BMPER_Msk', 'HRTIM_BMPER_BMPER',
    'HRTIM_EECR1_EE1SRC_Pos', 'HRTIM_EECR1_EE1SRC_Msk', 'HRTIM_EECR1_EE1SRC',
    'HRTIM_EECR1_EE1SRC_0', 'HRTIM_EECR1_EE1SRC_1', 'HRTIM_EECR1_EE1POL_Pos',
    'HRTIM_EECR1_EE1POL_Msk', 'HRTIM_EECR1_EE1POL', 'HRTIM_EECR1_EE1SNS_Pos',
    'HRTIM_EECR1_EE1SNS_Msk', 'HRTIM_EECR1_EE1SNS', 'HRTIM_EECR1_EE1SNS_0',
    'HRTIM_EECR1_EE1SNS_1', 'HRTIM_EECR1_EE1FAST_Pos', 'HRTIM_EECR1_EE1FAST_Msk',
    'HRTIM_EECR1_EE1FAST', 'HRTIM_EECR1_EE2SRC_Pos', 'HRTIM_EECR1_EE2SRC_Msk',
    'HRTIM_EECR1_EE2SRC', 'HRTIM_EECR1_EE2SRC_0', 'HRTIM_EECR1_EE2SRC_1',
    'HRTIM_EECR1_EE2POL_Pos', 'HRTIM_EECR1_EE2POL_Msk', 'HRTIM_EECR1_EE2POL',
    'HRTIM_EECR1_EE2SNS_Pos', 'HRTIM_EECR1_EE2SNS_Msk', 'HRTIM_EECR1_EE2SNS',
    'HRTIM_EECR1_EE2SNS_0', 'HRTIM_EECR1_EE2SNS_1', 'HRTIM_EECR1_EE2FAST_Pos',
    'HRTIM_EECR1_EE2FAST_Msk', 'HRTIM_EECR1_EE2FAST', 'HRTIM_EECR1_EE3SRC_Pos',
    'HRTIM_EECR1_EE3SRC_Msk', 'HRTIM_EECR1_EE3SRC', 'HRTIM_EECR1_EE3SRC_0',
    'HRTIM_EECR1_EE3SRC_1', 'HRTIM_EECR1_EE3POL_Pos', 'HRTIM_EECR1_EE3POL_Msk',
    'HRTIM_EECR1_EE3POL', 'HRTIM_EECR1_EE3SNS_Pos', 'HRTIM_EECR1_EE3SNS_Msk',
    'HRTIM_EECR1_EE3SNS', 'HRTIM_EECR1_EE3SNS_0', 'HRTIM_EECR1_EE3SNS_1',
    'HRTIM_EECR1_EE3FAST_Pos', 'HRTIM_EECR1_EE3FAST_Msk', 'HRTIM_EECR1_EE3FAST',
    'HRTIM_EECR1_EE4SRC_Pos', 'HRTIM_EECR1_EE4SRC_Msk', 'HRTIM_EECR1_EE4SRC',
    'HRTIM_EECR1_EE4SRC_0', 'HRTIM_EECR1_EE4SRC_1', 'HRTIM_EECR1_EE4POL_Pos',
    'HRTIM_EECR1_EE4POL_Msk', 'HRTIM_EECR1_EE4POL', 'HRTIM_EECR1_EE4SNS_Pos',
    'HRTIM_EECR1_EE4SNS_Msk', 'HRTIM_EECR1_EE4SNS', 'HRTIM_EECR1_EE4SNS_0',
    'HRTIM_EECR1_EE4SNS_1', 'HRTIM_EECR1_EE4FAST_Pos', 'HRTIM_EECR1_EE4FAST_Msk',
    'HRTIM_EECR1_EE4FAST', 'HRTIM_EECR1_EE5SRC_Pos', 'HRTIM_EECR1_EE5SRC_Msk',
    'HRTIM_EECR1_EE5SRC', 'HRTIM_EECR1_EE5SRC_0', 'HRTIM_EECR1_EE5SRC_1',
    'HRTIM_EECR1_EE5POL_Pos', 'HRTIM_EECR1_EE5POL_Msk', 'HRTIM_EECR1_EE5POL',
    'HRTIM_EECR1_EE5SNS_Pos', 'HRTIM_EECR1_EE5SNS_Msk', 'HRTIM_EECR1_EE5SNS',
    'HRTIM_EECR1_EE5SNS_0', 'HRTIM_EECR1_EE5SNS_1', 'HRTIM_EECR1_EE5FAST_Pos',
    'HRTIM_EECR1_EE5FAST_Msk', 'HRTIM_EECR1_EE5FAST', 'HRTIM_EECR2_EE6SRC_Pos',
    'HRTIM_EECR2_EE6SRC_Msk', 'HRTIM_EECR2_EE6SRC', 'HRTIM_EECR2_EE6SRC_0',
    'HRTIM_EECR2_EE6SRC_1', 'HRTIM_EECR2_EE6POL_Pos', 'HRTIM_EECR2_EE6POL_Msk',
    'HRTIM_EECR2_EE6POL', 'HRTIM_EECR2_EE6SNS_Pos', 'HRTIM_EECR2_EE6SNS_Msk',
    'HRTIM_EECR2_EE6SNS', 'HRTIM_EECR2_EE6SNS_0', 'HRTIM_EECR2_EE6SNS_1',
    'HRTIM_EECR2_EE7SRC_Pos', 'HRTIM_EECR2_EE7SRC_Msk', 'HRTIM_EECR2_EE7SRC',
    'HRTIM_EECR2_EE7SRC_0', 'HRTIM_EECR2_EE7SRC_1', 'HRTIM_EECR2_EE7POL_Pos',
    'HRTIM_EECR2_EE7POL_Msk', 'HRTIM_EECR2_EE7POL', 'HRTIM_EECR2_EE7SNS_Pos',
    'HRTIM_EECR2_EE7SNS_Msk', 'HRTIM_EECR2_EE7SNS', 'HRTIM_EECR2_EE7SNS_0',
    'HRTIM_EECR2_EE7SNS_1', 'HRTIM_EECR2_EE8SRC_Pos', 'HRTIM_EECR2_EE8SRC_Msk',
    'HRTIM_EECR2_EE8SRC', 'HRTIM_EECR2_EE8SRC_0', 'HRTIM_EECR2_EE8SRC_1',
    'HRTIM_EECR2_EE8POL_Pos', 'HRTIM_EECR2_EE8POL_Msk', 'HRTIM_EECR2_EE8POL',
    'HRTIM_EECR2_EE8SNS_Pos', 'HRTIM_EECR2_EE8SNS_Msk', 'HRTIM_EECR2_EE8SNS',
    'HRTIM_EECR2_EE8SNS_0', 'HRTIM_EECR2_EE8SNS_1', 'HRTIM_EECR2_EE9SRC_Pos',
    'HRTIM_EECR2_EE9SRC_Msk', 'HRTIM_EECR2_EE9SRC', 'HRTIM_EECR2_EE9SRC_0',
    'HRTIM_EECR2_EE9SRC_1', 'HRTIM_EECR2_EE9POL_Pos', 'HRTIM_EECR2_EE9POL_Msk',
    'HRTIM_EECR2_EE9POL', 'HRTIM_EECR2_EE9SNS_Pos', 'HRTIM_EECR2_EE9SNS_Msk',
    'HRTIM_EECR2_EE9SNS', 'HRTIM_EECR2_EE9SNS_0', 'HRTIM_EECR2_EE9SNS_1',
    'HRTIM_EECR2_EE10SRC_Pos', 'HRTIM_EECR2_EE10SRC_Msk', 'HRTIM_EECR2_EE10SRC',
    'HRTIM_EECR2_EE10SRC_0', 'HRTIM_EECR2_EE10SRC_1', 'HRTIM_EECR2_EE10POL_Pos',
    'HRTIM_EECR2_EE10POL_Msk', 'HRTIM_EECR2_EE10POL', 'HRTIM_EECR2_EE10SNS_Pos',
    'HRTIM_EECR2_EE10SNS_Msk', 'HRTIM_EECR2_EE10SNS', 'HRTIM_EECR2_EE10SNS_0',
    'HRTIM_EECR2_EE10SNS_1', 'HRTIM_EECR3_EE6F_Pos', 'HRTIM_EECR3_EE6F_Msk',
    'HRTIM_EECR3_EE6F', 'HRTIM_EECR3_EE6F_0', 'HRTIM_EECR3_EE6F_1',
    'HRTIM_EECR3_EE6F_2', 'HRTIM_EECR3_EE6F_3', 'HRTIM_EECR3_EE7F_Pos',
    'HRTIM_EECR3_EE7F_Msk', 'HRTIM_EECR3_EE7F', 'HRTIM_EECR3_EE7F_0',
    'HRTIM_EECR3_EE7F_1', 'HRTIM_EECR3_EE7F_2', 'HRTIM_EECR3_EE7F_3',
    'HRTIM_EECR3_EE8F_Pos', 'HRTIM_EECR3_EE8F_Msk', 'HRTIM_EECR3_EE8F',
    'HRTIM_EECR3_EE8F_0', 'HRTIM_EECR3_EE8F_1', 'HRTIM_EECR3_EE8F_2',
    'HRTIM_EECR3_EE8F_3', 'HRTIM_EECR3_EE9F_Pos', 'HRTIM_EECR3_EE9F_Msk',
    'HRTIM_EECR3_EE9F', 'HRTIM_EECR3_EE9F_0', 'HRTIM_EECR3_EE9F_1',
    'HRTIM_EECR3_EE9F_2', 'HRTIM_EECR3_EE9F_3', 'HRTIM_EECR3_EE10F_Pos',
    'HRTIM_EECR3_EE10F_Msk', 'HRTIM_EECR3_EE10F', 'HRTIM_EECR3_EE10F_0',
    'HRTIM_EECR3_EE10F_1', 'HRTIM_EECR3_EE10F_2', 'HRTIM_EECR3_EE10F_3',
    'HRTIM_EECR3_EEVSD_Pos', 'HRTIM_EECR3_EEVSD_Msk', 'HRTIM_EECR3_EEVSD',
    'HRTIM_EECR3_EEVSD_0', 'HRTIM_EECR3_EEVSD_1', 'HRTIM_ADC1R_AD1MC1_Pos',
    'HRTIM_ADC1R_AD1MC1_Msk', 'HRTIM_ADC1R_AD1MC1', 'HRTIM_ADC1R_AD1MC2_Pos',
    'HRTIM_ADC1R_AD1MC2_Msk', 'HRTIM_ADC1R_AD1MC2', 'HRTIM_ADC1R_AD1MC3_Pos',
    'HRTIM_ADC1R_AD1MC3_Msk', 'HRTIM_ADC1R_AD1MC3', 'HRTIM_ADC1R_AD1MC4_Pos',
    'HRTIM_ADC1R_AD1MC4_Msk', 'HRTIM_ADC1R_AD1MC4', 'HRTIM_ADC1R_AD1MPER_Pos',
    'HRTIM_ADC1R_AD1MPER_Msk', 'HRTIM_ADC1R_AD1MPER', 'HRTIM_ADC1R_AD1EEV1_Pos',
    'HRTIM_ADC1R_AD1EEV1_Msk', 'HRTIM_ADC1R_AD1EEV1', 'HRTIM_ADC1R_AD1EEV2_Pos',
    'HRTIM_ADC1R_AD1EEV2_Msk', 'HRTIM_ADC1R_AD1EEV2', 'HRTIM_ADC1R_AD1EEV3_Pos',
    'HRTIM_ADC1R_AD1EEV3_Msk', 'HRTIM_ADC1R_AD1EEV3', 'HRTIM_ADC1R_AD1EEV4_Pos',
    'HRTIM_ADC1R_AD1EEV4_Msk', 'HRTIM_ADC1R_AD1EEV4', 'HRTIM_ADC1R_AD1EEV5_Pos',
    'HRTIM_ADC1R_AD1EEV5_Msk', 'HRTIM_ADC1R_AD1EEV5', 'HRTIM_ADC1R_AD1TAC2_Pos',
    'HRTIM_ADC1R_AD1TAC2_Msk', 'HRTIM_ADC1R_AD1TAC2', 'HRTIM_ADC1R_AD1TAC3_Pos',
    'HRTIM_ADC1R_AD1TAC3_Msk', 'HRTIM_ADC1R_AD1TAC3', 'HRTIM_ADC1R_AD1TAC4_Pos',
    'HRTIM_ADC1R_AD1TAC4_Msk', 'HRTIM_ADC1R_AD1TAC4', 'HRTIM_ADC1R_AD1TAPER_Pos',
    'HRTIM_ADC1R_AD1TAPER_Msk', 'HRTIM_ADC1R_AD1TAPER', 'HRTIM_ADC1R_AD1TARST_Pos',
    'HRTIM_ADC1R_AD1TARST_Msk', 'HRTIM_ADC1R_AD1TARST', 'HRTIM_ADC1R_AD1TBC2_Pos',
    'HRTIM_ADC1R_AD1TBC2_Msk', 'HRTIM_ADC1R_AD1TBC2', 'HRTIM_ADC1R_AD1TBC3_Pos',
    'HRTIM_ADC1R_AD1TBC3_Msk', 'HRTIM_ADC1R_AD1TBC3', 'HRTIM_ADC1R_AD1TBC4_Pos',
    'HRTIM_ADC1R_AD1TBC4_Msk', 'HRTIM_ADC1R_AD1TBC4', 'HRTIM_ADC1R_AD1TBPER_Pos',
    'HRTIM_ADC1R_AD1TBPER_Msk', 'HRTIM_ADC1R_AD1TBPER', 'HRTIM_ADC1R_AD1TBRST_Pos',
    'HRTIM_ADC1R_AD1TBRST_Msk', 'HRTIM_ADC1R_AD1TBRST', 'HRTIM_ADC1R_AD1TCC2_Pos',
    'HRTIM_ADC1R_AD1TCC2_Msk', 'HRTIM_ADC1R_AD1TCC2', 'HRTIM_ADC1R_AD1TCC3_Pos',
    'HRTIM_ADC1R_AD1TCC3_Msk', 'HRTIM_ADC1R_AD1TCC3', 'HRTIM_ADC1R_AD1TCC4_Pos',
    'HRTIM_ADC1R_AD1TCC4_Msk', 'HRTIM_ADC1R_AD1TCC4', 'HRTIM_ADC1R_AD1TCPER_Pos',
    'HRTIM_ADC1R_AD1TCPER_Msk', 'HRTIM_ADC1R_AD1TCPER', 'HRTIM_ADC1R_AD1TDC2_Pos',
    'HRTIM_ADC1R_AD1TDC2_Msk', 'HRTIM_ADC1R_AD1TDC2', 'HRTIM_ADC1R_AD1TDC3_Pos',
    'HRTIM_ADC1R_AD1TDC3_Msk', 'HRTIM_ADC1R_AD1TDC3', 'HRTIM_ADC1R_AD1TDC4_Pos',
    'HRTIM_ADC1R_AD1TDC4_Msk', 'HRTIM_ADC1R_AD1TDC4', 'HRTIM_ADC1R_AD1TDPER_Pos',
    'HRTIM_ADC1R_AD1TDPER_Msk', 'HRTIM_ADC1R_AD1TDPER', 'HRTIM_ADC1R_AD1TEC2_Pos',
    'HRTIM_ADC1R_AD1TEC2_Msk', 'HRTIM_ADC1R_AD1TEC2', 'HRTIM_ADC1R_AD1TEC3_Pos',
    'HRTIM_ADC1R_AD1TEC3_Msk', 'HRTIM_ADC1R_AD1TEC3', 'HRTIM_ADC1R_AD1TEC4_Pos',
    'HRTIM_ADC1R_AD1TEC4_Msk', 'HRTIM_ADC1R_AD1TEC4', 'HRTIM_ADC1R_AD1TEPER_Pos',
    'HRTIM_ADC1R_AD1TEPER_Msk', 'HRTIM_ADC1R_AD1TEPER', 'HRTIM_ADC2R_AD2MC1_Pos',
    'HRTIM_ADC2R_AD2MC1_Msk', 'HRTIM_ADC2R_AD2MC1', 'HRTIM_ADC2R_AD2MC2_Pos',
    'HRTIM_ADC2R_AD2MC2_Msk', 'HRTIM_ADC2R_AD2MC2', 'HRTIM_ADC2R_AD2MC3_Pos',
    'HRTIM_ADC2R_AD2MC3_Msk', 'HRTIM_ADC2R_AD2MC3', 'HRTIM_ADC2R_AD2MC4_Pos',
    'HRTIM_ADC2R_AD2MC4_Msk', 'HRTIM_ADC2R_AD2MC4', 'HRTIM_ADC2R_AD2MPER_Pos',
    'HRTIM_ADC2R_AD2MPER_Msk', 'HRTIM_ADC2R_AD2MPER', 'HRTIM_ADC2R_AD2EEV6_Pos',
    'HRTIM_ADC2R_AD2EEV6_Msk', 'HRTIM_ADC2R_AD2EEV6', 'HRTIM_ADC2R_AD2EEV7_Pos',
    'HRTIM_ADC2R_AD2EEV7_Msk', 'HRTIM_ADC2R_AD2EEV7', 'HRTIM_ADC2R_AD2EEV8_Pos',
    'HRTIM_ADC2R_AD2EEV8_Msk', 'HRTIM_ADC2R_AD2EEV8', 'HRTIM_ADC2R_AD2EEV9_Pos',
    'HRTIM_ADC2R_AD2EEV9_Msk', 'HRTIM_ADC2R_AD2EEV9', 'HRTIM_ADC2R_AD2EEV10_Pos',
    'HRTIM_ADC2R_AD2EEV10_Msk', 'HRTIM_ADC2R_AD2EEV10', 'HRTIM_ADC2R_AD2TAC2_Pos',
    'HRTIM_ADC2R_AD2TAC2_Msk', 'HRTIM_ADC2R_AD2TAC2', 'HRTIM_ADC2R_AD2TAC3_Pos',
    'HRTIM_ADC2R_AD2TAC3_Msk', 'HRTIM_ADC2R_AD2TAC3', 'HRTIM_ADC2R_AD2TAC4_Pos',
    'HRTIM_ADC2R_AD2TAC4_Msk', 'HRTIM_ADC2R_AD2TAC4', 'HRTIM_ADC2R_AD2TAPER_Pos',
    'HRTIM_ADC2R_AD2TAPER_Msk', 'HRTIM_ADC2R_AD2TAPER', 'HRTIM_ADC2R_AD2TBC2_Pos',
    'HRTIM_ADC2R_AD2TBC2_Msk', 'HRTIM_ADC2R_AD2TBC2', 'HRTIM_ADC2R_AD2TBC3_Pos',
    'HRTIM_ADC2R_AD2TBC3_Msk', 'HRTIM_ADC2R_AD2TBC3', 'HRTIM_ADC2R_AD2TBC4_Pos',
    'HRTIM_ADC2R_AD2TBC4_Msk', 'HRTIM_ADC2R_AD2TBC4', 'HRTIM_ADC2R_AD2TBPER_Pos',
    'HRTIM_ADC2R_AD2TBPER_Msk', 'HRTIM_ADC2R_AD2TBPER', 'HRTIM_ADC2R_AD2TCC2_Pos',
    'HRTIM_ADC2R_AD2TCC2_Msk', 'HRTIM_ADC2R_AD2TCC2', 'HRTIM_ADC2R_AD2TCC3_Pos',
    'HRTIM_ADC2R_AD2TCC3_Msk', 'HRTIM_ADC2R_AD2TCC3', 'HRTIM_ADC2R_AD2TCC4_Pos',
    'HRTIM_ADC2R_AD2TCC4_Msk', 'HRTIM_ADC2R_AD2TCC4', 'HRTIM_ADC2R_AD2TCPER_Pos',
    'HRTIM_ADC2R_AD2TCPER_Msk', 'HRTIM_ADC2R_AD2TCPER', 'HRTIM_ADC2R_AD2TCRST_Pos',
    'HRTIM_ADC2R_AD2TCRST_Msk', 'HRTIM_ADC2R_AD2TCRST', 'HRTIM_ADC2R_AD2TDC2_Pos',
    'HRTIM_ADC2R_AD2TDC2_Msk', 'HRTIM_ADC2R_AD2TDC2', 'HRTIM_ADC2R_AD2TDC3_Pos',
    'HRTIM_ADC2R_AD2TDC3_Msk', 'HRTIM_ADC2R_AD2TDC3', 'HRTIM_ADC2R_AD2TDC4_Pos',
    'HRTIM_ADC2R_AD2TDC4_Msk', 'HRTIM_ADC2R_AD2TDC4', 'HRTIM_ADC2R_AD2TDPER_Pos',
    'HRTIM_ADC2R_AD2TDPER_Msk', 'HRTIM_ADC2R_AD2TDPER', 'HRTIM_ADC2R_AD2TDRST_Pos',
    'HRTIM_ADC2R_AD2TDRST_Msk', 'HRTIM_ADC2R_AD2TDRST', 'HRTIM_ADC2R_AD2TEC2_Pos',
    'HRTIM_ADC2R_AD2TEC2_Msk', 'HRTIM_ADC2R_AD2TEC2', 'HRTIM_ADC2R_AD2TEC3_Pos',
    'HRTIM_ADC2R_AD2TEC3_Msk', 'HRTIM_ADC2R_AD2TEC3', 'HRTIM_ADC2R_AD2TEC4_Pos',
    'HRTIM_ADC2R_AD2TEC4_Msk', 'HRTIM_ADC2R_AD2TEC4', 'HRTIM_ADC2R_AD2TERST_Pos',
    'HRTIM_ADC2R_AD2TERST_Msk', 'HRTIM_ADC2R_AD2TERST', 'HRTIM_ADC3R_AD3MC1_Pos',
    'HRTIM_ADC3R_AD3MC1_Msk', 'HRTIM_ADC3R_AD3MC1', 'HRTIM_ADC3R_AD3MC2_Pos',
    'HRTIM_ADC3R_AD3MC2_Msk', 'HRTIM_ADC3R_AD3MC2', 'HRTIM_ADC3R_AD3MC3_Pos',
    'HRTIM_ADC3R_AD3MC3_Msk', 'HRTIM_ADC3R_AD3MC3', 'HRTIM_ADC3R_AD3MC4_Pos',
    'HRTIM_ADC3R_AD3MC4_Msk', 'HRTIM_ADC3R_AD3MC4', 'HRTIM_ADC3R_AD3MPER_Pos',
    'HRTIM_ADC3R_AD3MPER_Msk', 'HRTIM_ADC3R_AD3MPER', 'HRTIM_ADC3R_AD3EEV1_Pos',
    'HRTIM_ADC3R_AD3EEV1_Msk', 'HRTIM_ADC3R_AD3EEV1', 'HRTIM_ADC3R_AD3EEV2_Pos',
    'HRTIM_ADC3R_AD3EEV2_Msk', 'HRTIM_ADC3R_AD3EEV2', 'HRTIM_ADC3R_AD3EEV3_Pos',
    'HRTIM_ADC3R_AD3EEV3_Msk', 'HRTIM_ADC3R_AD3EEV3', 'HRTIM_ADC3R_AD3EEV4_Pos',
    'HRTIM_ADC3R_AD3EEV4_Msk', 'HRTIM_ADC3R_AD3EEV4', 'HRTIM_ADC3R_AD3EEV5_Pos',
    'HRTIM_ADC3R_AD3EEV5_Msk', 'HRTIM_ADC3R_AD3EEV5', 'HRTIM_ADC3R_AD3TAC2_Pos',
    'HRTIM_ADC3R_AD3TAC2_Msk', 'HRTIM_ADC3R_AD3TAC2', 'HRTIM_ADC3R_AD3TAC3_Pos',
    'HRTIM_ADC3R_AD3TAC3_Msk', 'HRTIM_ADC3R_AD3TAC3', 'HRTIM_ADC3R_AD3TAC4_Pos',
    'HRTIM_ADC3R_AD3TAC4_Msk', 'HRTIM_ADC3R_AD3TAC4', 'HRTIM_ADC3R_AD3TAPER_Pos',
    'HRTIM_ADC3R_AD3TAPER_Msk', 'HRTIM_ADC3R_AD3TAPER', 'HRTIM_ADC3R_AD3TARST_Pos',
    'HRTIM_ADC3R_AD3TARST_Msk', 'HRTIM_ADC3R_AD3TARST', 'HRTIM_ADC3R_AD3TBC2_Pos',
    'HRTIM_ADC3R_AD3TBC2_Msk', 'HRTIM_ADC3R_AD3TBC2', 'HRTIM_ADC3R_AD3TBC3_Pos',
    'HRTIM_ADC3R_AD3TBC3_Msk', 'HRTIM_ADC3R_AD3TBC3', 'HRTIM_ADC3R_AD3TBC4_Pos',
    'HRTIM_ADC3R_AD3TBC4_Msk', 'HRTIM_ADC3R_AD3TBC4', 'HRTIM_ADC3R_AD3TBPER_Pos',
    'HRTIM_ADC3R_AD3TBPER_Msk', 'HRTIM_ADC3R_AD3TBPER', 'HRTIM_ADC3R_AD3TBRST_Pos',
    'HRTIM_ADC3R_AD3TBRST_Msk', 'HRTIM_ADC3R_AD3TBRST', 'HRTIM_ADC3R_AD3TCC2_Pos',
    'HRTIM_ADC3R_AD3TCC2_Msk', 'HRTIM_ADC3R_AD3TCC2', 'HRTIM_ADC3R_AD3TCC3_Pos',
    'HRTIM_ADC3R_AD3TCC3_Msk', 'HRTIM_ADC3R_AD3TCC3', 'HRTIM_ADC3R_AD3TCC4_Pos',
    'HRTIM_ADC3R_AD3TCC4_Msk', 'HRTIM_ADC3R_AD3TCC4', 'HRTIM_ADC3R_AD3TCPER_Pos',
    'HRTIM_ADC3R_AD3TCPER_Msk', 'HRTIM_ADC3R_AD3TCPER', 'HRTIM_ADC3R_AD3TDC2_Pos',
    'HRTIM_ADC3R_AD3TDC2_Msk', 'HRTIM_ADC3R_AD3TDC2', 'HRTIM_ADC3R_AD3TDC3_Pos',
    'HRTIM_ADC3R_AD3TDC3_Msk', 'HRTIM_ADC3R_AD3TDC3', 'HRTIM_ADC3R_AD3TDC4_Pos',
    'HRTIM_ADC3R_AD3TDC4_Msk', 'HRTIM_ADC3R_AD3TDC4', 'HRTIM_ADC3R_AD3TDPER_Pos',
    'HRTIM_ADC3R_AD3TDPER_Msk', 'HRTIM_ADC3R_AD3TDPER', 'HRTIM_ADC3R_AD3TEC2_Pos',
    'HRTIM_ADC3R_AD3TEC2_Msk', 'HRTIM_ADC3R_AD3TEC2', 'HRTIM_ADC3R_AD3TEC3_Pos',
    'HRTIM_ADC3R_AD3TEC3_Msk', 'HRTIM_ADC3R_AD3TEC3', 'HRTIM_ADC3R_AD3TEC4_Pos',
    'HRTIM_ADC3R_AD3TEC4_Msk', 'HRTIM_ADC3R_AD3TEC4', 'HRTIM_ADC3R_AD3TEPER_Pos',
    'HRTIM_ADC3R_AD3TEPER_Msk', 'HRTIM_ADC3R_AD3TEPER', 'HRTIM_ADC4R_AD4MC1_Pos',
    'HRTIM_ADC4R_AD4MC1_Msk', 'HRTIM_ADC4R_AD4MC1', 'HRTIM_ADC4R_AD4MC2_Pos',
    'HRTIM_ADC4R_AD4MC2_Msk', 'HRTIM_ADC4R_AD4MC2', 'HRTIM_ADC4R_AD4MC3_Pos',
    'HRTIM_ADC4R_AD4MC3_Msk', 'HRTIM_ADC4R_AD4MC3', 'HRTIM_ADC4R_AD4MC4_Pos',
    'HRTIM_ADC4R_AD4MC4_Msk', 'HRTIM_ADC4R_AD4MC4', 'HRTIM_ADC4R_AD4MPER_Pos',
    'HRTIM_ADC4R_AD4MPER_Msk', 'HRTIM_ADC4R_AD4MPER', 'HRTIM_ADC4R_AD4EEV6_Pos',
    'HRTIM_ADC4R_AD4EEV6_Msk', 'HRTIM_ADC4R_AD4EEV6', 'HRTIM_ADC4R_AD4EEV7_Pos',
    'HRTIM_ADC4R_AD4EEV7_Msk', 'HRTIM_ADC4R_AD4EEV7', 'HRTIM_ADC4R_AD4EEV8_Pos',
    'HRTIM_ADC4R_AD4EEV8_Msk', 'HRTIM_ADC4R_AD4EEV8', 'HRTIM_ADC4R_AD4EEV9_Pos',
    'HRTIM_ADC4R_AD4EEV9_Msk', 'HRTIM_ADC4R_AD4EEV9', 'HRTIM_ADC4R_AD4EEV10_Pos',
    'HRTIM_ADC4R_AD4EEV10_Msk', 'HRTIM_ADC4R_AD4EEV10', 'HRTIM_ADC4R_AD4TAC2_Pos',
    'HRTIM_ADC4R_AD4TAC2_Msk', 'HRTIM_ADC4R_AD4TAC2', 'HRTIM_ADC4R_AD4TAC3_Pos',
    'HRTIM_ADC4R_AD4TAC3_Msk', 'HRTIM_ADC4R_AD4TAC3', 'HRTIM_ADC4R_AD4TAC4_Pos',
    'HRTIM_ADC4R_AD4TAC4_Msk', 'HRTIM_ADC4R_AD4TAC4', 'HRTIM_ADC4R_AD4TAPER_Pos',
    'HRTIM_ADC4R_AD4TAPER_Msk', 'HRTIM_ADC4R_AD4TAPER', 'HRTIM_ADC4R_AD4TBC2_Pos',
    'HRTIM_ADC4R_AD4TBC2_Msk', 'HRTIM_ADC4R_AD4TBC2', 'HRTIM_ADC4R_AD4TBC3_Pos',
    'HRTIM_ADC4R_AD4TBC3_Msk', 'HRTIM_ADC4R_AD4TBC3', 'HRTIM_ADC4R_AD4TBC4_Pos',
    'HRTIM_ADC4R_AD4TBC4_Msk', 'HRTIM_ADC4R_AD4TBC4', 'HRTIM_ADC4R_AD4TBPER_Pos',
    'HRTIM_ADC4R_AD4TBPER_Msk', 'HRTIM_ADC4R_AD4TBPER', 'HRTIM_ADC4R_AD4TCC2_Pos',
    'HRTIM_ADC4R_AD4TCC2_Msk', 'HRTIM_ADC4R_AD4TCC2', 'HRTIM_ADC4R_AD4TCC3_Pos',
    'HRTIM_ADC4R_AD4TCC3_Msk', 'HRTIM_ADC4R_AD4TCC3', 'HRTIM_ADC4R_AD4TCC4_Pos',
    'HRTIM_ADC4R_AD4TCC4_Msk', 'HRTIM_ADC4R_AD4TCC4', 'HRTIM_ADC4R_AD4TCPER_Pos',
    'HRTIM_ADC4R_AD4TCPER_Msk', 'HRTIM_ADC4R_AD4TCPER', 'HRTIM_ADC4R_AD4TCRST_Pos',
    'HRTIM_ADC4R_AD4TCRST_Msk', 'HRTIM_ADC4R_AD4TCRST', 'HRTIM_ADC4R_AD4TDC2_Pos',
    'HRTIM_ADC4R_AD4TDC2_Msk', 'HRTIM_ADC4R_AD4TDC2', 'HRTIM_ADC4R_AD4TDC3_Pos',
    'HRTIM_ADC4R_AD4TDC3_Msk', 'HRTIM_ADC4R_AD4TDC3', 'HRTIM_ADC4R_AD4TDC4_Pos',
    'HRTIM_ADC4R_AD4TDC4_Msk', 'HRTIM_ADC4R_AD4TDC4', 'HRTIM_ADC4R_AD4TDPER_Pos',
    'HRTIM_ADC4R_AD4TDPER_Msk', 'HRTIM_ADC4R_AD4TDPER', 'HRTIM_ADC4R_AD4TDRST_Pos',
    'HRTIM_ADC4R_AD4TDRST_Msk', 'HRTIM_ADC4R_AD4TDRST', 'HRTIM_ADC4R_AD4TEC2_Pos',
    'HRTIM_ADC4R_AD4TEC2_Msk', 'HRTIM_ADC4R_AD4TEC2', 'HRTIM_ADC4R_AD4TEC3_Pos',
    'HRTIM_ADC4R_AD4TEC3_Msk', 'HRTIM_ADC4R_AD4TEC3', 'HRTIM_ADC4R_AD4TEC4_Pos',
    'HRTIM_ADC4R_AD4TEC4_Msk', 'HRTIM_ADC4R_AD4TEC4', 'HRTIM_ADC4R_AD4TERST_Pos',
    'HRTIM_ADC4R_AD4TERST_Msk', 'HRTIM_ADC4R_AD4TERST', 'HRTIM_FLTINR1_FLT1E_Pos',
    'HRTIM_FLTINR1_FLT1E_Msk', 'HRTIM_FLTINR1_FLT1E', 'HRTIM_FLTINR1_FLT1P_Pos',
    'HRTIM_FLTINR1_FLT1P_Msk', 'HRTIM_FLTINR1_FLT1P', 'HRTIM_FLTINR1_FLT1SRC_Pos',
    'HRTIM_FLTINR1_FLT1SRC_Msk', 'HRTIM_FLTINR1_FLT1SRC', 'HRTIM_FLTINR1_FLT1F_Pos',
    'HRTIM_FLTINR1_FLT1F_Msk', 'HRTIM_FLTINR1_FLT1F', 'HRTIM_FLTINR1_FLT1F_0',
    'HRTIM_FLTINR1_FLT1F_1', 'HRTIM_FLTINR1_FLT1F_2', 'HRTIM_FLTINR1_FLT1F_3',
    'HRTIM_FLTINR1_FLT1LCK_Pos', 'HRTIM_FLTINR1_FLT1LCK_Msk', 'HRTIM_FLTINR1_FLT1LCK',
    'HRTIM_FLTINR1_FLT2E_Pos', 'HRTIM_FLTINR1_FLT2E_Msk', 'HRTIM_FLTINR1_FLT2E',
    'HRTIM_FLTINR1_FLT2P_Pos', 'HRTIM_FLTINR1_FLT2P_Msk', 'HRTIM_FLTINR1_FLT2P',
    'HRTIM_FLTINR1_FLT2SRC_Pos', 'HRTIM_FLTINR1_FLT2SRC_Msk', 'HRTIM_FLTINR1_FLT2SRC',
    'HRTIM_FLTINR1_FLT2F_Pos', 'HRTIM_FLTINR1_FLT2F_Msk', 'HRTIM_FLTINR1_FLT2F',
    'HRTIM_FLTINR1_FLT2F_0', 'HRTIM_FLTINR1_FLT2F_1', 'HRTIM_FLTINR1_FLT2F_2',
    'HRTIM_FLTINR1_FLT2F_3', 'HRTIM_FLTINR1_FLT2LCK_Pos', 'HRTIM_FLTINR1_FLT2LCK_Msk',
    'HRTIM_FLTINR1_FLT2LCK', 'HRTIM_FLTINR1_FLT3E_Pos', 'HRTIM_FLTINR1_FLT3E_Msk',
    'HRTIM_FLTINR1_FLT3E', 'HRTIM_FLTINR1_FLT3P_Pos', 'HRTIM_FLTINR1_FLT3P_Msk',
    'HRTIM_FLTINR1_FLT3P', 'HRTIM_FLTINR1_FLT3SRC_Pos', 'HRTIM_FLTINR1_FLT3SRC_Msk',
    'HRTIM_FLTINR1_FLT3SRC', 'HRTIM_FLTINR1_FLT3F_Pos', 'HRTIM_FLTINR1_FLT3F_Msk',
    'HRTIM_FLTINR1_FLT3F', 'HRTIM_FLTINR1_FLT3F_0', 'HRTIM_FLTINR1_FLT3F_1',
    'HRTIM_FLTINR1_FLT3F_2', 'HRTIM_FLTINR1_FLT3F_3', 'HRTIM_FLTINR1_FLT3LCK_Pos',
    'HRTIM_FLTINR1_FLT3LCK_Msk', 'HRTIM_FLTINR1_FLT3LCK', 'HRTIM_FLTINR1_FLT4E_Pos',
    'HRTIM_FLTINR1_FLT4E_Msk', 'HRTIM_FLTINR1_FLT4E', 'HRTIM_FLTINR1_FLT4P_Pos',
    'HRTIM_FLTINR1_FLT4P_Msk', 'HRTIM_FLTINR1_FLT4P', 'HRTIM_FLTINR1_FLT4SRC_Pos',
    'HRTIM_FLTINR1_FLT4SRC_Msk', 'HRTIM_FLTINR1_FLT4SRC', 'HRTIM_FLTINR1_FLT4F_Pos',
    'HRTIM_FLTINR1_FLT4F_Msk', 'HRTIM_FLTINR1_FLT4F', 'HRTIM_FLTINR1_FLT4F_0',
    'HRTIM_FLTINR1_FLT4F_1', 'HRTIM_FLTINR1_FLT4F_2', 'HRTIM_FLTINR1_FLT4F_3',
    'HRTIM_FLTINR1_FLT4LCK_Pos', 'HRTIM_FLTINR1_FLT4LCK_Msk', 'HRTIM_FLTINR1_FLT4LCK',
    'HRTIM_FLTINR2_FLT5E_Pos', 'HRTIM_FLTINR2_FLT5E_Msk', 'HRTIM_FLTINR2_FLT5E',
    'HRTIM_FLTINR2_FLT5P_Pos', 'HRTIM_FLTINR2_FLT5P_Msk', 'HRTIM_FLTINR2_FLT5P',
    'HRTIM_FLTINR2_FLT5SRC_Pos', 'HRTIM_FLTINR2_FLT5SRC_Msk', 'HRTIM_FLTINR2_FLT5SRC',
    'HRTIM_FLTINR2_FLT5F_Pos', 'HRTIM_FLTINR2_FLT5F_Msk', 'HRTIM_FLTINR2_FLT5F',
    'HRTIM_FLTINR2_FLT5F_0', 'HRTIM_FLTINR2_FLT5F_1', 'HRTIM_FLTINR2_FLT5F_2',
    'HRTIM_FLTINR2_FLT5F_3', 'HRTIM_FLTINR2_FLT5LCK_Pos', 'HRTIM_FLTINR2_FLT5LCK_Msk',
    'HRTIM_FLTINR2_FLT5LCK', 'HRTIM_FLTINR2_FLTSD_Pos', 'HRTIM_FLTINR2_FLTSD_Msk',
    'HRTIM_FLTINR2_FLTSD', 'HRTIM_FLTINR2_FLTSD_0', 'HRTIM_FLTINR2_FLTSD_1',
    'HRTIM_BDMUPR_MCR_Pos', 'HRTIM_BDMUPR_MCR_Msk', 'HRTIM_BDMUPR_MCR',
    'HRTIM_BDMUPR_MICR_Pos', 'HRTIM_BDMUPR_MICR_Msk', 'HRTIM_BDMUPR_MICR',
    'HRTIM_BDMUPR_MDIER_Pos', 'HRTIM_BDMUPR_MDIER_Msk', 'HRTIM_BDMUPR_MDIER',
    'HRTIM_BDMUPR_MCNT_Pos', 'HRTIM_BDMUPR_MCNT_Msk', 'HRTIM_BDMUPR_MCNT',
    'HRTIM_BDMUPR_MPER_Pos', 'HRTIM_BDMUPR_MPER_Msk', 'HRTIM_BDMUPR_MPER',
    'HRTIM_BDMUPR_MREP_Pos', 'HRTIM_BDMUPR_MREP_Msk', 'HRTIM_BDMUPR_MREP',
    'HRTIM_BDMUPR_MCMP1_Pos', 'HRTIM_BDMUPR_MCMP1_Msk', 'HRTIM_BDMUPR_MCMP1',
    'HRTIM_BDMUPR_MCMP2_Pos', 'HRTIM_BDMUPR_MCMP2_Msk', 'HRTIM_BDMUPR_MCMP2',
    'HRTIM_BDMUPR_MCMP3_Pos', 'HRTIM_BDMUPR_MCMP3_Msk', 'HRTIM_BDMUPR_MCMP3',
    'HRTIM_BDMUPR_MCMP4_Pos', 'HRTIM_BDMUPR_MCMP4_Msk', 'HRTIM_BDMUPR_MCMP4',
    'HRTIM_BDTUPR_TIMCR_Pos', 'HRTIM_BDTUPR_TIMCR_Msk', 'HRTIM_BDTUPR_TIMCR',
    'HRTIM_BDTUPR_TIMICR_Pos', 'HRTIM_BDTUPR_TIMICR_Msk', 'HRTIM_BDTUPR_TIMICR',
    'HRTIM_BDTUPR_TIMDIER_Pos', 'HRTIM_BDTUPR_TIMDIER_Msk', 'HRTIM_BDTUPR_TIMDIER',
    'HRTIM_BDTUPR_TIMCNT_Pos', 'HRTIM_BDTUPR_TIMCNT_Msk', 'HRTIM_BDTUPR_TIMCNT',
    'HRTIM_BDTUPR_TIMPER_Pos', 'HRTIM_BDTUPR_TIMPER_Msk', 'HRTIM_BDTUPR_TIMPER',
    'HRTIM_BDTUPR_TIMREP_Pos', 'HRTIM_BDTUPR_TIMREP_Msk', 'HRTIM_BDTUPR_TIMREP',
    'HRTIM_BDTUPR_TIMCMP1_Pos', 'HRTIM_BDTUPR_TIMCMP1_Msk', 'HRTIM_BDTUPR_TIMCMP1',
    'HRTIM_BDTUPR_TIMCMP2_Pos', 'HRTIM_BDTUPR_TIMCMP2_Msk', 'HRTIM_BDTUPR_TIMCMP2',
    'HRTIM_BDTUPR_TIMCMP3_Pos', 'HRTIM_BDTUPR_TIMCMP3_Msk', 'HRTIM_BDTUPR_TIMCMP3',
    'HRTIM_BDTUPR_TIMCMP4_Pos', 'HRTIM_BDTUPR_TIMCMP4_Msk', 'HRTIM_BDTUPR_TIMCMP4',
    'HRTIM_BDTUPR_TIMDTR_Pos', 'HRTIM_BDTUPR_TIMDTR_Msk', 'HRTIM_BDTUPR_TIMDTR',
    'HRTIM_BDTUPR_TIMSET1R_Pos', 'HRTIM_BDTUPR_TIMSET1R_Msk', 'HRTIM_BDTUPR_TIMSET1R',
    'HRTIM_BDTUPR_TIMRST1R_Pos', 'HRTIM_BDTUPR_TIMRST1R_Msk', 'HRTIM_BDTUPR_TIMRST1R',
    'HRTIM_BDTUPR_TIMSET2R_Pos', 'HRTIM_BDTUPR_TIMSET2R_Msk', 'HRTIM_BDTUPR_TIMSET2R',
    'HRTIM_BDTUPR_TIMRST2R_Pos', 'HRTIM_BDTUPR_TIMRST2R_Msk', 'HRTIM_BDTUPR_TIMRST2R',
    'HRTIM_BDTUPR_TIMEEFR1_Pos', 'HRTIM_BDTUPR_TIMEEFR1_Msk', 'HRTIM_BDTUPR_TIMEEFR1',
    'HRTIM_BDTUPR_TIMEEFR2_Pos', 'HRTIM_BDTUPR_TIMEEFR2_Msk', 'HRTIM_BDTUPR_TIMEEFR2',
    'HRTIM_BDTUPR_TIMRSTR_Pos', 'HRTIM_BDTUPR_TIMRSTR_Msk', 'HRTIM_BDTUPR_TIMRSTR',
    'HRTIM_BDTUPR_TIMCHPR_Pos', 'HRTIM_BDTUPR_TIMCHPR_Msk', 'HRTIM_BDTUPR_TIMCHPR',
    'HRTIM_BDTUPR_TIMOUTR_Pos', 'HRTIM_BDTUPR_TIMOUTR_Msk', 'HRTIM_BDTUPR_TIMOUTR',
    'HRTIM_BDTUPR_TIMFLTR_Pos', 'HRTIM_BDTUPR_TIMFLTR_Msk', 'HRTIM_BDTUPR_TIMFLTR',
    'HRTIM_BDMADR_BDMADR_Pos', 'HRTIM_BDMADR_BDMADR_Msk', 'HRTIM_BDMADR_BDMADR',
    'RAMECC_IER_GECCDEBWIE_Pos', 'RAMECC_IER_GECCDEBWIE_Msk', 'RAMECC_IER_GECCDEBWIE',
    'RAMECC_IER_GECCDEIE_Pos', 'RAMECC_IER_GECCDEIE_Msk', 'RAMECC_IER_GECCDEIE',
    'RAMECC_IER_GECCSEIE_Pos', 'RAMECC_IER_GECCSEIE_Msk', 'RAMECC_IER_GECCSEIE',
    'RAMECC_IER_GIE_Pos', 'RAMECC_IER_GIE_Msk', 'RAMECC_IER_GIE',
    'RAMECC_CR_ECCELEN_Pos', 'RAMECC_CR_ECCELEN_Msk', 'RAMECC_CR_ECCELEN',
    'RAMECC_CR_ECCDEBWIE_Pos', 'RAMECC_CR_ECCDEBWIE_Msk', 'RAMECC_CR_ECCDEBWIE',
    'RAMECC_CR_ECCDEIE_Pos', 'RAMECC_CR_ECCDEIE_Msk', 'RAMECC_CR_ECCDEIE',
    'RAMECC_CR_ECCSEIE_Pos', 'RAMECC_CR_ECCSEIE_Msk', 'RAMECC_CR_ECCSEIE',
    'RAMECC_SR_DEBWDF_Pos', 'RAMECC_SR_DEBWDF_Msk', 'RAMECC_SR_DEBWDF',
    'RAMECC_SR_DEDF_Pos', 'RAMECC_SR_DEDF_Msk', 'RAMECC_SR_DEDF', 'RAMECC_SR_SEDCF_Pos',
    'RAMECC_SR_SEDCF_Msk', 'RAMECC_SR_SEDCF', 'RAMECC_FAR_FADD_Pos',
    'RAMECC_FAR_FADD_Msk', 'RAMECC_FAR_FADD', 'RAMECC_FAR_FDATAL_Pos',
    'RAMECC_FAR_FDATAL_Msk', 'RAMECC_FAR_FDATAL', 'RAMECC_FAR_FDATAH_Pos',
    'RAMECC_FAR_FDATAH_Msk', 'RAMECC_FAR_FDATAH', 'RAMECC_FECR_FEC_Pos',
    'RAMECC_FECR_FEC_Msk', 'RAMECC_FECR_FEC', 'MDIOS_CR_EN_Pos', 'MDIOS_CR_EN_Msk',
    'MDIOS_CR_EN', 'MDIOS_CR_WRIE_Pos', 'MDIOS_CR_WRIE_Msk', 'MDIOS_CR_WRIE',
    'MDIOS_CR_RDIE_Pos', 'MDIOS_CR_RDIE_Msk', 'MDIOS_CR_RDIE', 'MDIOS_CR_EIE_Pos',
    'MDIOS_CR_EIE_Msk', 'MDIOS_CR_EIE', 'MDIOS_CR_DPC_Pos', 'MDIOS_CR_DPC_Msk',
    'MDIOS_CR_DPC', 'MDIOS_CR_PORT_ADDRESS_Pos', 'MDIOS_CR_PORT_ADDRESS_Msk',
    'MDIOS_CR_PORT_ADDRESS', 'MDIOS_CR_PORT_ADDRESS_0', 'MDIOS_CR_PORT_ADDRESS_1',
    'MDIOS_CR_PORT_ADDRESS_2', 'MDIOS_CR_PORT_ADDRESS_3', 'MDIOS_CR_PORT_ADDRESS_4',
    'MDIOS_SR_PERF_Pos', 'MDIOS_SR_PERF_Msk', 'MDIOS_SR_PERF', 'MDIOS_SR_SERF_Pos',
    'MDIOS_SR_SERF_Msk', 'MDIOS_SR_SERF', 'MDIOS_SR_TERF_Pos', 'MDIOS_SR_TERF_Msk',
    'MDIOS_SR_TERF', 'MDIOS_SR_CPERF_Pos', 'MDIOS_SR_CPERF_Msk', 'MDIOS_SR_CPERF',
    'MDIOS_SR_CSERF_Pos', 'MDIOS_SR_CSERF_Msk', 'MDIOS_SR_CSERF', 'MDIOS_SR_CTERF_Pos',
    'MDIOS_SR_CTERF_Msk', 'MDIOS_SR_CTERF', 'USB_OTG_GOTGCTL_SRQSCS_Pos',
    'USB_OTG_GOTGCTL_SRQSCS_Msk', 'USB_OTG_GOTGCTL_SRQSCS', 'USB_OTG_GOTGCTL_SRQ_Pos',
    'USB_OTG_GOTGCTL_SRQ_Msk', 'USB_OTG_GOTGCTL_SRQ', 'USB_OTG_GOTGCTL_VBVALOEN_Pos',
    'USB_OTG_GOTGCTL_VBVALOEN_Msk', 'USB_OTG_GOTGCTL_VBVALOEN',
    'USB_OTG_GOTGCTL_VBVALOVAL_Pos', 'USB_OTG_GOTGCTL_VBVALOVAL_Msk',
    'USB_OTG_GOTGCTL_VBVALOVAL', 'USB_OTG_GOTGCTL_AVALOEN_Pos',
    'USB_OTG_GOTGCTL_AVALOEN_Msk', 'USB_OTG_GOTGCTL_AVALOEN',
    'USB_OTG_GOTGCTL_AVALOVAL_Pos', 'USB_OTG_GOTGCTL_AVALOVAL_Msk',
    'USB_OTG_GOTGCTL_AVALOVAL', 'USB_OTG_GOTGCTL_BVALOEN_Pos',
    'USB_OTG_GOTGCTL_BVALOEN_Msk', 'USB_OTG_GOTGCTL_BVALOEN',
    'USB_OTG_GOTGCTL_BVALOVAL_Pos', 'USB_OTG_GOTGCTL_BVALOVAL_Msk',
    'USB_OTG_GOTGCTL_BVALOVAL', 'USB_OTG_GOTGCTL_HNGSCS_Pos',
    'USB_OTG_GOTGCTL_HNGSCS_Msk', 'USB_OTG_GOTGCTL_HNGSCS', 'USB_OTG_GOTGCTL_HNPRQ_Pos',
    'USB_OTG_GOTGCTL_HNPRQ_Msk', 'USB_OTG_GOTGCTL_HNPRQ', 'USB_OTG_GOTGCTL_HSHNPEN_Pos',
    'USB_OTG_GOTGCTL_HSHNPEN_Msk', 'USB_OTG_GOTGCTL_HSHNPEN',
    'USB_OTG_GOTGCTL_DHNPEN_Pos', 'USB_OTG_GOTGCTL_DHNPEN_Msk',
    'USB_OTG_GOTGCTL_DHNPEN', 'USB_OTG_GOTGCTL_EHEN_Pos', 'USB_OTG_GOTGCTL_EHEN_Msk',
    'USB_OTG_GOTGCTL_EHEN', 'USB_OTG_GOTGCTL_CIDSTS_Pos', 'USB_OTG_GOTGCTL_CIDSTS_Msk',
    'USB_OTG_GOTGCTL_CIDSTS', 'USB_OTG_GOTGCTL_DBCT_Pos', 'USB_OTG_GOTGCTL_DBCT_Msk',
    'USB_OTG_GOTGCTL_DBCT', 'USB_OTG_GOTGCTL_ASVLD_Pos', 'USB_OTG_GOTGCTL_ASVLD_Msk',
    'USB_OTG_GOTGCTL_ASVLD', 'USB_OTG_GOTGCTL_BSESVLD_Pos',
    'USB_OTG_GOTGCTL_BSESVLD_Msk', 'USB_OTG_GOTGCTL_BSESVLD',
    'USB_OTG_GOTGCTL_OTGVER_Pos', 'USB_OTG_GOTGCTL_OTGVER_Msk',
    'USB_OTG_GOTGCTL_OTGVER', 'USB_OTG_HCFG_FSLSPCS_Pos', 'USB_OTG_HCFG_FSLSPCS_Msk',
    'USB_OTG_HCFG_FSLSPCS', 'USB_OTG_HCFG_FSLSPCS_0', 'USB_OTG_HCFG_FSLSPCS_1',
    'USB_OTG_HCFG_FSLSS_Pos', 'USB_OTG_HCFG_FSLSS_Msk', 'USB_OTG_HCFG_FSLSS',
    'USB_OTG_DCFG_DSPD_Pos', 'USB_OTG_DCFG_DSPD_Msk', 'USB_OTG_DCFG_DSPD',
    'USB_OTG_DCFG_DSPD_0', 'USB_OTG_DCFG_DSPD_1', 'USB_OTG_DCFG_NZLSOHSK_Pos',
    'USB_OTG_DCFG_NZLSOHSK_Msk', 'USB_OTG_DCFG_NZLSOHSK', 'USB_OTG_DCFG_DAD_Pos',
    'USB_OTG_DCFG_DAD_Msk', 'USB_OTG_DCFG_DAD', 'USB_OTG_DCFG_DAD_0',
    'USB_OTG_DCFG_DAD_1', 'USB_OTG_DCFG_DAD_2', 'USB_OTG_DCFG_DAD_3',
    'USB_OTG_DCFG_DAD_4', 'USB_OTG_DCFG_DAD_5', 'USB_OTG_DCFG_DAD_6',
    'USB_OTG_DCFG_PFIVL_Pos', 'USB_OTG_DCFG_PFIVL_Msk', 'USB_OTG_DCFG_PFIVL',
    'USB_OTG_DCFG_PFIVL_0', 'USB_OTG_DCFG_PFIVL_1', 'USB_OTG_DCFG_PERSCHIVL_Pos',
    'USB_OTG_DCFG_PERSCHIVL_Msk', 'USB_OTG_DCFG_PERSCHIVL', 'USB_OTG_DCFG_PERSCHIVL_0',
    'USB_OTG_DCFG_PERSCHIVL_1', 'USB_OTG_PCGCR_STPPCLK_Pos',
    'USB_OTG_PCGCR_STPPCLK_Msk', 'USB_OTG_PCGCR_STPPCLK', 'USB_OTG_PCGCR_GATEHCLK_Pos',
    'USB_OTG_PCGCR_GATEHCLK_Msk', 'USB_OTG_PCGCR_GATEHCLK', 'USB_OTG_PCGCR_PHYSUSP_Pos',
    'USB_OTG_PCGCR_PHYSUSP_Msk', 'USB_OTG_PCGCR_PHYSUSP', 'USB_OTG_GOTGINT_SEDET_Pos',
    'USB_OTG_GOTGINT_SEDET_Msk', 'USB_OTG_GOTGINT_SEDET', 'USB_OTG_GOTGINT_SRSSCHG_Pos',
    'USB_OTG_GOTGINT_SRSSCHG_Msk', 'USB_OTG_GOTGINT_SRSSCHG',
    'USB_OTG_GOTGINT_HNSSCHG_Pos', 'USB_OTG_GOTGINT_HNSSCHG_Msk',
    'USB_OTG_GOTGINT_HNSSCHG', 'USB_OTG_GOTGINT_HNGDET_Pos',
    'USB_OTG_GOTGINT_HNGDET_Msk', 'USB_OTG_GOTGINT_HNGDET',
    'USB_OTG_GOTGINT_ADTOCHG_Pos', 'USB_OTG_GOTGINT_ADTOCHG_Msk',
    'USB_OTG_GOTGINT_ADTOCHG', 'USB_OTG_GOTGINT_DBCDNE_Pos',
    'USB_OTG_GOTGINT_DBCDNE_Msk', 'USB_OTG_GOTGINT_DBCDNE', 'USB_OTG_DCTL_RWUSIG_Pos',
    'USB_OTG_DCTL_RWUSIG_Msk', 'USB_OTG_DCTL_RWUSIG', 'USB_OTG_DCTL_SDIS_Pos',
    'USB_OTG_DCTL_SDIS_Msk', 'USB_OTG_DCTL_SDIS', 'USB_OTG_DCTL_GINSTS_Pos',
    'USB_OTG_DCTL_GINSTS_Msk', 'USB_OTG_DCTL_GINSTS', 'USB_OTG_DCTL_GONSTS_Pos',
    'USB_OTG_DCTL_GONSTS_Msk', 'USB_OTG_DCTL_GONSTS', 'USB_OTG_DCTL_TCTL_Pos',
    'USB_OTG_DCTL_TCTL_Msk', 'USB_OTG_DCTL_TCTL', 'USB_OTG_DCTL_TCTL_0',
    'USB_OTG_DCTL_TCTL_1', 'USB_OTG_DCTL_TCTL_2', 'USB_OTG_DCTL_SGINAK_Pos',
    'USB_OTG_DCTL_SGINAK_Msk', 'USB_OTG_DCTL_SGINAK', 'USB_OTG_DCTL_CGINAK_Pos',
    'USB_OTG_DCTL_CGINAK_Msk', 'USB_OTG_DCTL_CGINAK', 'USB_OTG_DCTL_SGONAK_Pos',
    'USB_OTG_DCTL_SGONAK_Msk', 'USB_OTG_DCTL_SGONAK', 'USB_OTG_DCTL_CGONAK_Pos',
    'USB_OTG_DCTL_CGONAK_Msk', 'USB_OTG_DCTL_CGONAK', 'USB_OTG_DCTL_POPRGDNE_Pos',
    'USB_OTG_DCTL_POPRGDNE_Msk', 'USB_OTG_DCTL_POPRGDNE', 'USB_OTG_HFIR_FRIVL_Pos',
    'USB_OTG_HFIR_FRIVL_Msk', 'USB_OTG_HFIR_FRIVL', 'USB_OTG_HFNUM_FRNUM_Pos',
    'USB_OTG_HFNUM_FRNUM_Msk', 'USB_OTG_HFNUM_FRNUM', 'USB_OTG_HFNUM_FTREM_Pos',
    'USB_OTG_HFNUM_FTREM_Msk', 'USB_OTG_HFNUM_FTREM', 'USB_OTG_DSTS_SUSPSTS_Pos',
    'USB_OTG_DSTS_SUSPSTS_Msk', 'USB_OTG_DSTS_SUSPSTS', 'USB_OTG_DSTS_ENUMSPD_Pos',
    'USB_OTG_DSTS_ENUMSPD_Msk', 'USB_OTG_DSTS_ENUMSPD', 'USB_OTG_DSTS_ENUMSPD_0',
    'USB_OTG_DSTS_ENUMSPD_1', 'USB_OTG_DSTS_EERR_Pos', 'USB_OTG_DSTS_EERR_Msk',
    'USB_OTG_DSTS_EERR', 'USB_OTG_DSTS_FNSOF_Pos', 'USB_OTG_DSTS_FNSOF_Msk',
    'USB_OTG_DSTS_FNSOF', 'USB_OTG_GAHBCFG_GINT_Pos', 'USB_OTG_GAHBCFG_GINT_Msk',
    'USB_OTG_GAHBCFG_GINT', 'USB_OTG_GAHBCFG_HBSTLEN_Pos',
    'USB_OTG_GAHBCFG_HBSTLEN_Msk', 'USB_OTG_GAHBCFG_HBSTLEN',
    'USB_OTG_GAHBCFG_HBSTLEN_0', 'USB_OTG_GAHBCFG_HBSTLEN_1',
    'USB_OTG_GAHBCFG_HBSTLEN_2', 'USB_OTG_GAHBCFG_HBSTLEN_3',
    'USB_OTG_GAHBCFG_HBSTLEN_4', 'USB_OTG_GAHBCFG_DMAEN_Pos',
    'USB_OTG_GAHBCFG_DMAEN_Msk', 'USB_OTG_GAHBCFG_DMAEN', 'USB_OTG_GAHBCFG_TXFELVL_Pos',
    'USB_OTG_GAHBCFG_TXFELVL_Msk', 'USB_OTG_GAHBCFG_TXFELVL',
    'USB_OTG_GAHBCFG_PTXFELVL_Pos', 'USB_OTG_GAHBCFG_PTXFELVL_Msk',
    'USB_OTG_GAHBCFG_PTXFELVL', 'USB_OTG_GUSBCFG_TOCAL_Pos',
    'USB_OTG_GUSBCFG_TOCAL_Msk', 'USB_OTG_GUSBCFG_TOCAL', 'USB_OTG_GUSBCFG_TOCAL_0',
    'USB_OTG_GUSBCFG_TOCAL_1', 'USB_OTG_GUSBCFG_TOCAL_2', 'USB_OTG_GUSBCFG_PHYSEL_Pos',
    'USB_OTG_GUSBCFG_PHYSEL_Msk', 'USB_OTG_GUSBCFG_PHYSEL',
    'USB_OTG_GUSBCFG_SRPCAP_Pos', 'USB_OTG_GUSBCFG_SRPCAP_Msk',
    'USB_OTG_GUSBCFG_SRPCAP', 'USB_OTG_GUSBCFG_HNPCAP_Pos',
    'USB_OTG_GUSBCFG_HNPCAP_Msk', 'USB_OTG_GUSBCFG_HNPCAP', 'USB_OTG_GUSBCFG_TRDT_Pos',
    'USB_OTG_GUSBCFG_TRDT_Msk', 'USB_OTG_GUSBCFG_TRDT', 'USB_OTG_GUSBCFG_TRDT_0',
    'USB_OTG_GUSBCFG_TRDT_1', 'USB_OTG_GUSBCFG_TRDT_2', 'USB_OTG_GUSBCFG_TRDT_3',
    'USB_OTG_GUSBCFG_PHYLPCS_Pos', 'USB_OTG_GUSBCFG_PHYLPCS_Msk',
    'USB_OTG_GUSBCFG_PHYLPCS', 'USB_OTG_GUSBCFG_ULPIFSLS_Pos',
    'USB_OTG_GUSBCFG_ULPIFSLS_Msk', 'USB_OTG_GUSBCFG_ULPIFSLS',
    'USB_OTG_GUSBCFG_ULPIAR_Pos', 'USB_OTG_GUSBCFG_ULPIAR_Msk',
    'USB_OTG_GUSBCFG_ULPIAR', 'USB_OTG_GUSBCFG_ULPICSM_Pos',
    'USB_OTG_GUSBCFG_ULPICSM_Msk', 'USB_OTG_GUSBCFG_ULPICSM',
    'USB_OTG_GUSBCFG_ULPIEVBUSD_Pos', 'USB_OTG_GUSBCFG_ULPIEVBUSD_Msk',
    'USB_OTG_GUSBCFG_ULPIEVBUSD', 'USB_OTG_GUSBCFG_ULPIEVBUSI_Pos',
    'USB_OTG_GUSBCFG_ULPIEVBUSI_Msk', 'USB_OTG_GUSBCFG_ULPIEVBUSI',
    'USB_OTG_GUSBCFG_TSDPS_Pos', 'USB_OTG_GUSBCFG_TSDPS_Msk', 'USB_OTG_GUSBCFG_TSDPS',
    'USB_OTG_GUSBCFG_PCCI_Pos', 'USB_OTG_GUSBCFG_PCCI_Msk', 'USB_OTG_GUSBCFG_PCCI',
    'USB_OTG_GUSBCFG_PTCI_Pos', 'USB_OTG_GUSBCFG_PTCI_Msk', 'USB_OTG_GUSBCFG_PTCI',
    'USB_OTG_GUSBCFG_ULPIIPD_Pos', 'USB_OTG_GUSBCFG_ULPIIPD_Msk',
    'USB_OTG_GUSBCFG_ULPIIPD', 'USB_OTG_GUSBCFG_FHMOD_Pos', 'USB_OTG_GUSBCFG_FHMOD_Msk',
    'USB_OTG_GUSBCFG_FHMOD', 'USB_OTG_GUSBCFG_FDMOD_Pos', 'USB_OTG_GUSBCFG_FDMOD_Msk',
    'USB_OTG_GUSBCFG_FDMOD', 'USB_OTG_GUSBCFG_CTXPKT_Pos', 'USB_OTG_GUSBCFG_CTXPKT_Msk',
    'USB_OTG_GUSBCFG_CTXPKT', 'USB_OTG_GRSTCTL_CSRST_Pos', 'USB_OTG_GRSTCTL_CSRST_Msk',
    'USB_OTG_GRSTCTL_CSRST', 'USB_OTG_GRSTCTL_HSRST_Pos', 'USB_OTG_GRSTCTL_HSRST_Msk',
    'USB_OTG_GRSTCTL_HSRST', 'USB_OTG_GRSTCTL_FCRST_Pos', 'USB_OTG_GRSTCTL_FCRST_Msk',
    'USB_OTG_GRSTCTL_FCRST', 'USB_OTG_GRSTCTL_RXFFLSH_Pos',
    'USB_OTG_GRSTCTL_RXFFLSH_Msk', 'USB_OTG_GRSTCTL_RXFFLSH',
    'USB_OTG_GRSTCTL_TXFFLSH_Pos', 'USB_OTG_GRSTCTL_TXFFLSH_Msk',
    'USB_OTG_GRSTCTL_TXFFLSH', 'USB_OTG_GRSTCTL_TXFNUM_Pos',
    'USB_OTG_GRSTCTL_TXFNUM_Msk', 'USB_OTG_GRSTCTL_TXFNUM', 'USB_OTG_GRSTCTL_TXFNUM_0',
    'USB_OTG_GRSTCTL_TXFNUM_1', 'USB_OTG_GRSTCTL_TXFNUM_2', 'USB_OTG_GRSTCTL_TXFNUM_3',
    'USB_OTG_GRSTCTL_TXFNUM_4', 'USB_OTG_GRSTCTL_DMAREQ_Pos',
    'USB_OTG_GRSTCTL_DMAREQ_Msk', 'USB_OTG_GRSTCTL_DMAREQ',
    'USB_OTG_GRSTCTL_AHBIDL_Pos', 'USB_OTG_GRSTCTL_AHBIDL_Msk',
    'USB_OTG_GRSTCTL_AHBIDL', 'USB_OTG_DIEPMSK_XFRCM_Pos', 'USB_OTG_DIEPMSK_XFRCM_Msk',
    'USB_OTG_DIEPMSK_XFRCM', 'USB_OTG_DIEPMSK_EPDM_Pos', 'USB_OTG_DIEPMSK_EPDM_Msk',
    'USB_OTG_DIEPMSK_EPDM', 'USB_OTG_DIEPMSK_TOM_Pos', 'USB_OTG_DIEPMSK_TOM_Msk',
    'USB_OTG_DIEPMSK_TOM', 'USB_OTG_DIEPMSK_ITTXFEMSK_Pos',
    'USB_OTG_DIEPMSK_ITTXFEMSK_Msk', 'USB_OTG_DIEPMSK_ITTXFEMSK',
    'USB_OTG_DIEPMSK_INEPNMM_Pos', 'USB_OTG_DIEPMSK_INEPNMM_Msk',
    'USB_OTG_DIEPMSK_INEPNMM', 'USB_OTG_DIEPMSK_INEPNEM_Pos',
    'USB_OTG_DIEPMSK_INEPNEM_Msk', 'USB_OTG_DIEPMSK_INEPNEM',
    'USB_OTG_DIEPMSK_TXFURM_Pos', 'USB_OTG_DIEPMSK_TXFURM_Msk',
    'USB_OTG_DIEPMSK_TXFURM', 'USB_OTG_DIEPMSK_BIM_Pos', 'USB_OTG_DIEPMSK_BIM_Msk',
    'USB_OTG_DIEPMSK_BIM', 'USB_OTG_HPTXSTS_PTXFSAVL_Pos',
    'USB_OTG_HPTXSTS_PTXFSAVL_Msk', 'USB_OTG_HPTXSTS_PTXFSAVL',
    'USB_OTG_HPTXSTS_PTXQSAV_Pos', 'USB_OTG_HPTXSTS_PTXQSAV_Msk',
    'USB_OTG_HPTXSTS_PTXQSAV', 'USB_OTG_HPTXSTS_PTXQSAV_0', 'USB_OTG_HPTXSTS_PTXQSAV_1',
    'USB_OTG_HPTXSTS_PTXQSAV_2', 'USB_OTG_HPTXSTS_PTXQSAV_3',
    'USB_OTG_HPTXSTS_PTXQSAV_4', 'USB_OTG_HPTXSTS_PTXQSAV_5',
    'USB_OTG_HPTXSTS_PTXQSAV_6', 'USB_OTG_HPTXSTS_PTXQSAV_7',
    'USB_OTG_HPTXSTS_PTXQTOP_Pos', 'USB_OTG_HPTXSTS_PTXQTOP_Msk',
    'USB_OTG_HPTXSTS_PTXQTOP', 'USB_OTG_HPTXSTS_PTXQTOP_0', 'USB_OTG_HPTXSTS_PTXQTOP_1',
    'USB_OTG_HPTXSTS_PTXQTOP_2', 'USB_OTG_HPTXSTS_PTXQTOP_3',
    'USB_OTG_HPTXSTS_PTXQTOP_4', 'USB_OTG_HPTXSTS_PTXQTOP_5',
    'USB_OTG_HPTXSTS_PTXQTOP_6', 'USB_OTG_HPTXSTS_PTXQTOP_7', 'USB_OTG_HAINT_HAINT_Pos',
    'USB_OTG_HAINT_HAINT_Msk', 'USB_OTG_HAINT_HAINT', 'USB_OTG_DOEPMSK_XFRCM_Pos',
    'USB_OTG_DOEPMSK_XFRCM_Msk', 'USB_OTG_DOEPMSK_XFRCM', 'USB_OTG_DOEPMSK_EPDM_Pos',
    'USB_OTG_DOEPMSK_EPDM_Msk', 'USB_OTG_DOEPMSK_EPDM', 'USB_OTG_DOEPMSK_AHBERRM_Pos',
    'USB_OTG_DOEPMSK_AHBERRM_Msk', 'USB_OTG_DOEPMSK_AHBERRM',
    'USB_OTG_DOEPMSK_STUPM_Pos', 'USB_OTG_DOEPMSK_STUPM_Msk', 'USB_OTG_DOEPMSK_STUPM',
    'USB_OTG_DOEPMSK_OTEPDM_Pos', 'USB_OTG_DOEPMSK_OTEPDM_Msk',
    'USB_OTG_DOEPMSK_OTEPDM', 'USB_OTG_DOEPMSK_OTEPSPRM_Pos',
    'USB_OTG_DOEPMSK_OTEPSPRM_Msk', 'USB_OTG_DOEPMSK_OTEPSPRM',
    'USB_OTG_DOEPMSK_B2BSTUP_Pos', 'USB_OTG_DOEPMSK_B2BSTUP_Msk',
    'USB_OTG_DOEPMSK_B2BSTUP', 'USB_OTG_DOEPMSK_OPEM_Pos', 'USB_OTG_DOEPMSK_OPEM_Msk',
    'USB_OTG_DOEPMSK_OPEM', 'USB_OTG_DOEPMSK_BOIM_Pos', 'USB_OTG_DOEPMSK_BOIM_Msk',
    'USB_OTG_DOEPMSK_BOIM', 'USB_OTG_DOEPMSK_BERRM_Pos', 'USB_OTG_DOEPMSK_BERRM_Msk',
    'USB_OTG_DOEPMSK_BERRM', 'USB_OTG_DOEPMSK_NAKM_Pos', 'USB_OTG_DOEPMSK_NAKM_Msk',
    'USB_OTG_DOEPMSK_NAKM', 'USB_OTG_DOEPMSK_NYETM_Pos', 'USB_OTG_DOEPMSK_NYETM_Msk',
    'USB_OTG_DOEPMSK_NYETM', 'USB_OTG_GINTSTS_CMOD_Pos', 'USB_OTG_GINTSTS_CMOD_Msk',
    'USB_OTG_GINTSTS_CMOD', 'USB_OTG_GINTSTS_MMIS_Pos', 'USB_OTG_GINTSTS_MMIS_Msk',
    'USB_OTG_GINTSTS_MMIS', 'USB_OTG_GINTSTS_OTGINT_Pos', 'USB_OTG_GINTSTS_OTGINT_Msk',
    'USB_OTG_GINTSTS_OTGINT', 'USB_OTG_GINTSTS_SOF_Pos', 'USB_OTG_GINTSTS_SOF_Msk',
    'USB_OTG_GINTSTS_SOF', 'USB_OTG_GINTSTS_RXFLVL_Pos', 'USB_OTG_GINTSTS_RXFLVL_Msk',
    'USB_OTG_GINTSTS_RXFLVL', 'USB_OTG_GINTSTS_NPTXFE_Pos',
    'USB_OTG_GINTSTS_NPTXFE_Msk', 'USB_OTG_GINTSTS_NPTXFE',
    'USB_OTG_GINTSTS_GINAKEFF_Pos', 'USB_OTG_GINTSTS_GINAKEFF_Msk',
    'USB_OTG_GINTSTS_GINAKEFF', 'USB_OTG_GINTSTS_BOUTNAKEFF_Pos',
    'USB_OTG_GINTSTS_BOUTNAKEFF_Msk', 'USB_OTG_GINTSTS_BOUTNAKEFF',
    'USB_OTG_GINTSTS_ESUSP_Pos', 'USB_OTG_GINTSTS_ESUSP_Msk', 'USB_OTG_GINTSTS_ESUSP',
    'USB_OTG_GINTSTS_USBSUSP_Pos', 'USB_OTG_GINTSTS_USBSUSP_Msk',
    'USB_OTG_GINTSTS_USBSUSP', 'USB_OTG_GINTSTS_USBRST_Pos',
    'USB_OTG_GINTSTS_USBRST_Msk', 'USB_OTG_GINTSTS_USBRST',
    'USB_OTG_GINTSTS_ENUMDNE_Pos', 'USB_OTG_GINTSTS_ENUMDNE_Msk',
    'USB_OTG_GINTSTS_ENUMDNE', 'USB_OTG_GINTSTS_ISOODRP_Pos',
    'USB_OTG_GINTSTS_ISOODRP_Msk', 'USB_OTG_GINTSTS_ISOODRP',
    'USB_OTG_GINTSTS_EOPF_Pos', 'USB_OTG_GINTSTS_EOPF_Msk', 'USB_OTG_GINTSTS_EOPF',
    'USB_OTG_GINTSTS_IEPINT_Pos', 'USB_OTG_GINTSTS_IEPINT_Msk',
    'USB_OTG_GINTSTS_IEPINT', 'USB_OTG_GINTSTS_OEPINT_Pos',
    'USB_OTG_GINTSTS_OEPINT_Msk', 'USB_OTG_GINTSTS_OEPINT',
    'USB_OTG_GINTSTS_IISOIXFR_Pos', 'USB_OTG_GINTSTS_IISOIXFR_Msk',
    'USB_OTG_GINTSTS_IISOIXFR', 'USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos',
    'USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk', 'USB_OTG_GINTSTS_PXFR_INCOMPISOOUT',
    'USB_OTG_GINTSTS_DATAFSUSP_Pos', 'USB_OTG_GINTSTS_DATAFSUSP_Msk',
    'USB_OTG_GINTSTS_DATAFSUSP', 'USB_OTG_GINTSTS_RSTDET_Pos',
    'USB_OTG_GINTSTS_RSTDET_Msk', 'USB_OTG_GINTSTS_RSTDET',
    'USB_OTG_GINTSTS_HPRTINT_Pos', 'USB_OTG_GINTSTS_HPRTINT_Msk',
    'USB_OTG_GINTSTS_HPRTINT', 'USB_OTG_GINTSTS_HCINT_Pos', 'USB_OTG_GINTSTS_HCINT_Msk',
    'USB_OTG_GINTSTS_HCINT', 'USB_OTG_GINTSTS_PTXFE_Pos', 'USB_OTG_GINTSTS_PTXFE_Msk',
    'USB_OTG_GINTSTS_PTXFE', 'USB_OTG_GINTSTS_LPMINT_Pos', 'USB_OTG_GINTSTS_LPMINT_Msk',
    'USB_OTG_GINTSTS_LPMINT', 'USB_OTG_GINTSTS_CIDSCHG_Pos',
    'USB_OTG_GINTSTS_CIDSCHG_Msk', 'USB_OTG_GINTSTS_CIDSCHG',
    'USB_OTG_GINTSTS_DISCINT_Pos', 'USB_OTG_GINTSTS_DISCINT_Msk',
    'USB_OTG_GINTSTS_DISCINT', 'USB_OTG_GINTSTS_SRQINT_Pos',
    'USB_OTG_GINTSTS_SRQINT_Msk', 'USB_OTG_GINTSTS_SRQINT',
    'USB_OTG_GINTSTS_WKUINT_Pos', 'USB_OTG_GINTSTS_WKUINT_Msk',
    'USB_OTG_GINTSTS_WKUINT', 'USB_OTG_GINTMSK_MMISM_Pos', 'USB_OTG_GINTMSK_MMISM_Msk',
    'USB_OTG_GINTMSK_MMISM', 'USB_OTG_GINTMSK_OTGINT_Pos', 'USB_OTG_GINTMSK_OTGINT_Msk',
    'USB_OTG_GINTMSK_OTGINT', 'USB_OTG_GINTMSK_SOFM_Pos', 'USB_OTG_GINTMSK_SOFM_Msk',
    'USB_OTG_GINTMSK_SOFM', 'USB_OTG_GINTMSK_RXFLVLM_Pos',
    'USB_OTG_GINTMSK_RXFLVLM_Msk', 'USB_OTG_GINTMSK_RXFLVLM',
    'USB_OTG_GINTMSK_NPTXFEM_Pos', 'USB_OTG_GINTMSK_NPTXFEM_Msk',
    'USB_OTG_GINTMSK_NPTXFEM', 'USB_OTG_GINTMSK_GINAKEFFM_Pos',
    'USB_OTG_GINTMSK_GINAKEFFM_Msk', 'USB_OTG_GINTMSK_GINAKEFFM',
    'USB_OTG_GINTMSK_GONAKEFFM_Pos', 'USB_OTG_GINTMSK_GONAKEFFM_Msk',
    'USB_OTG_GINTMSK_GONAKEFFM', 'USB_OTG_GINTMSK_ESUSPM_Pos',
    'USB_OTG_GINTMSK_ESUSPM_Msk', 'USB_OTG_GINTMSK_ESUSPM',
    'USB_OTG_GINTMSK_USBSUSPM_Pos', 'USB_OTG_GINTMSK_USBSUSPM_Msk',
    'USB_OTG_GINTMSK_USBSUSPM', 'USB_OTG_GINTMSK_USBRST_Pos',
    'USB_OTG_GINTMSK_USBRST_Msk', 'USB_OTG_GINTMSK_USBRST',
    'USB_OTG_GINTMSK_ENUMDNEM_Pos', 'USB_OTG_GINTMSK_ENUMDNEM_Msk',
    'USB_OTG_GINTMSK_ENUMDNEM', 'USB_OTG_GINTMSK_ISOODRPM_Pos',
    'USB_OTG_GINTMSK_ISOODRPM_Msk', 'USB_OTG_GINTMSK_ISOODRPM',
    'USB_OTG_GINTMSK_EOPFM_Pos', 'USB_OTG_GINTMSK_EOPFM_Msk', 'USB_OTG_GINTMSK_EOPFM',
    'USB_OTG_GINTMSK_EPMISM_Pos', 'USB_OTG_GINTMSK_EPMISM_Msk',
    'USB_OTG_GINTMSK_EPMISM', 'USB_OTG_GINTMSK_IEPINT_Pos',
    'USB_OTG_GINTMSK_IEPINT_Msk', 'USB_OTG_GINTMSK_IEPINT',
    'USB_OTG_GINTMSK_OEPINT_Pos', 'USB_OTG_GINTMSK_OEPINT_Msk',
    'USB_OTG_GINTMSK_OEPINT', 'USB_OTG_GINTMSK_IISOIXFRM_Pos',
    'USB_OTG_GINTMSK_IISOIXFRM_Msk', 'USB_OTG_GINTMSK_IISOIXFRM',
    'USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos', 'USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk',
    'USB_OTG_GINTMSK_PXFRM_IISOOXFRM', 'USB_OTG_GINTMSK_FSUSPM_Pos',
    'USB_OTG_GINTMSK_FSUSPM_Msk', 'USB_OTG_GINTMSK_FSUSPM',
    'USB_OTG_GINTMSK_RSTDEM_Pos', 'USB_OTG_GINTMSK_RSTDEM_Msk',
    'USB_OTG_GINTMSK_RSTDEM', 'USB_OTG_GINTMSK_PRTIM_Pos', 'USB_OTG_GINTMSK_PRTIM_Msk',
    'USB_OTG_GINTMSK_PRTIM', 'USB_OTG_GINTMSK_HCIM_Pos', 'USB_OTG_GINTMSK_HCIM_Msk',
    'USB_OTG_GINTMSK_HCIM', 'USB_OTG_GINTMSK_PTXFEM_Pos', 'USB_OTG_GINTMSK_PTXFEM_Msk',
    'USB_OTG_GINTMSK_PTXFEM', 'USB_OTG_GINTMSK_LPMINTM_Pos',
    'USB_OTG_GINTMSK_LPMINTM_Msk', 'USB_OTG_GINTMSK_LPMINTM',
    'USB_OTG_GINTMSK_CIDSCHGM_Pos', 'USB_OTG_GINTMSK_CIDSCHGM_Msk',
    'USB_OTG_GINTMSK_CIDSCHGM', 'USB_OTG_GINTMSK_DISCINT_Pos',
    'USB_OTG_GINTMSK_DISCINT_Msk', 'USB_OTG_GINTMSK_DISCINT',
    'USB_OTG_GINTMSK_SRQIM_Pos', 'USB_OTG_GINTMSK_SRQIM_Msk', 'USB_OTG_GINTMSK_SRQIM',
    'USB_OTG_GINTMSK_WUIM_Pos', 'USB_OTG_GINTMSK_WUIM_Msk', 'USB_OTG_GINTMSK_WUIM',
    'USB_OTG_DAINT_IEPINT_Pos', 'USB_OTG_DAINT_IEPINT_Msk', 'USB_OTG_DAINT_IEPINT',
    'USB_OTG_DAINT_OEPINT_Pos', 'USB_OTG_DAINT_OEPINT_Msk', 'USB_OTG_DAINT_OEPINT',
    'USB_OTG_HAINTMSK_HAINTM_Pos', 'USB_OTG_HAINTMSK_HAINTM_Msk',
    'USB_OTG_HAINTMSK_HAINTM', 'USB_OTG_GRXSTSP_EPNUM_Pos', 'USB_OTG_GRXSTSP_EPNUM_Msk',
    'USB_OTG_GRXSTSP_EPNUM', 'USB_OTG_GRXSTSP_BCNT_Pos', 'USB_OTG_GRXSTSP_BCNT_Msk',
    'USB_OTG_GRXSTSP_BCNT', 'USB_OTG_GRXSTSP_DPID_Pos', 'USB_OTG_GRXSTSP_DPID_Msk',
    'USB_OTG_GRXSTSP_DPID', 'USB_OTG_GRXSTSP_PKTSTS_Pos', 'USB_OTG_GRXSTSP_PKTSTS_Msk',
    'USB_OTG_GRXSTSP_PKTSTS', 'USB_OTG_DAINTMSK_IEPM_Pos', 'USB_OTG_DAINTMSK_IEPM_Msk',
    'USB_OTG_DAINTMSK_IEPM', 'USB_OTG_DAINTMSK_OEPM_Pos', 'USB_OTG_DAINTMSK_OEPM_Msk',
    'USB_OTG_DAINTMSK_OEPM', 'USB_OTG_CHNUM_Pos', 'USB_OTG_CHNUM_Msk', 'USB_OTG_CHNUM',
    'USB_OTG_CHNUM_0', 'USB_OTG_CHNUM_1', 'USB_OTG_CHNUM_2', 'USB_OTG_CHNUM_3',
    'USB_OTG_BCNT_Pos', 'USB_OTG_BCNT_Msk', 'USB_OTG_BCNT', 'USB_OTG_DPID_Pos',
    'USB_OTG_DPID_Msk', 'USB_OTG_DPID', 'USB_OTG_DPID_0', 'USB_OTG_DPID_1',
    'USB_OTG_PKTSTS_Pos', 'USB_OTG_PKTSTS_Msk', 'USB_OTG_PKTSTS', 'USB_OTG_PKTSTS_0',
    'USB_OTG_PKTSTS_1', 'USB_OTG_PKTSTS_2', 'USB_OTG_PKTSTS_3', 'USB_OTG_EPNUM_Pos',
    'USB_OTG_EPNUM_Msk', 'USB_OTG_EPNUM', 'USB_OTG_EPNUM_0', 'USB_OTG_EPNUM_1',
    'USB_OTG_EPNUM_2', 'USB_OTG_EPNUM_3', 'USB_OTG_FRMNUM_Pos', 'USB_OTG_FRMNUM_Msk',
    'USB_OTG_FRMNUM', 'USB_OTG_FRMNUM_0', 'USB_OTG_FRMNUM_1', 'USB_OTG_FRMNUM_2',
    'USB_OTG_FRMNUM_3', 'USB_OTG_GRXFSIZ_RXFD_Pos', 'USB_OTG_GRXFSIZ_RXFD_Msk',
    'USB_OTG_GRXFSIZ_RXFD', 'USB_OTG_DVBUSDIS_VBUSDT_Pos',
    'USB_OTG_DVBUSDIS_VBUSDT_Msk', 'USB_OTG_DVBUSDIS_VBUSDT', 'USB_OTG_NPTXFSA_Pos',
    'USB_OTG_NPTXFSA_Msk', 'USB_OTG_NPTXFSA', 'USB_OTG_NPTXFD_Pos',
    'USB_OTG_NPTXFD_Msk', 'USB_OTG_NPTXFD', 'USB_OTG_TX0FSA_Pos', 'USB_OTG_TX0FSA_Msk',
    'USB_OTG_TX0FSA', 'USB_OTG_TX0FD_Pos', 'USB_OTG_TX0FD_Msk', 'USB_OTG_TX0FD',
    'USB_OTG_DVBUSPULSE_DVBUSP_Pos', 'USB_OTG_DVBUSPULSE_DVBUSP_Msk',
    'USB_OTG_DVBUSPULSE_DVBUSP', 'USB_OTG_GNPTXSTS_NPTXFSAV_Pos',
    'USB_OTG_GNPTXSTS_NPTXFSAV_Msk', 'USB_OTG_GNPTXSTS_NPTXFSAV',
    'USB_OTG_GNPTXSTS_NPTQXSAV_Pos', 'USB_OTG_GNPTXSTS_NPTQXSAV_Msk',
    'USB_OTG_GNPTXSTS_NPTQXSAV', 'USB_OTG_GNPTXSTS_NPTQXSAV_0',
    'USB_OTG_GNPTXSTS_NPTQXSAV_1', 'USB_OTG_GNPTXSTS_NPTQXSAV_2',
    'USB_OTG_GNPTXSTS_NPTQXSAV_3', 'USB_OTG_GNPTXSTS_NPTQXSAV_4',
    'USB_OTG_GNPTXSTS_NPTQXSAV_5', 'USB_OTG_GNPTXSTS_NPTQXSAV_6',
    'USB_OTG_GNPTXSTS_NPTQXSAV_7', 'USB_OTG_GNPTXSTS_NPTXQTOP_Pos',
    'USB_OTG_GNPTXSTS_NPTXQTOP_Msk', 'USB_OTG_GNPTXSTS_NPTXQTOP',
    'USB_OTG_GNPTXSTS_NPTXQTOP_0', 'USB_OTG_GNPTXSTS_NPTXQTOP_1',
    'USB_OTG_GNPTXSTS_NPTXQTOP_2', 'USB_OTG_GNPTXSTS_NPTXQTOP_3',
    'USB_OTG_GNPTXSTS_NPTXQTOP_4', 'USB_OTG_GNPTXSTS_NPTXQTOP_5',
    'USB_OTG_GNPTXSTS_NPTXQTOP_6', 'USB_OTG_DTHRCTL_NONISOTHREN_Pos',
    'USB_OTG_DTHRCTL_NONISOTHREN_Msk', 'USB_OTG_DTHRCTL_NONISOTHREN',
    'USB_OTG_DTHRCTL_ISOTHREN_Pos', 'USB_OTG_DTHRCTL_ISOTHREN_Msk',
    'USB_OTG_DTHRCTL_ISOTHREN', 'USB_OTG_DTHRCTL_TXTHRLEN_Pos',
    'USB_OTG_DTHRCTL_TXTHRLEN_Msk', 'USB_OTG_DTHRCTL_TXTHRLEN',
    'USB_OTG_DTHRCTL_TXTHRLEN_0', 'USB_OTG_DTHRCTL_TXTHRLEN_1',
    'USB_OTG_DTHRCTL_TXTHRLEN_2', 'USB_OTG_DTHRCTL_TXTHRLEN_3',
    'USB_OTG_DTHRCTL_TXTHRLEN_4', 'USB_OTG_DTHRCTL_TXTHRLEN_5',
    'USB_OTG_DTHRCTL_TXTHRLEN_6', 'USB_OTG_DTHRCTL_TXTHRLEN_7',
    'USB_OTG_DTHRCTL_TXTHRLEN_8', 'USB_OTG_DTHRCTL_RXTHREN_Pos',
    'USB_OTG_DTHRCTL_RXTHREN_Msk', 'USB_OTG_DTHRCTL_RXTHREN',
    'USB_OTG_DTHRCTL_RXTHRLEN_Pos', 'USB_OTG_DTHRCTL_RXTHRLEN_Msk',
    'USB_OTG_DTHRCTL_RXTHRLEN', 'USB_OTG_DTHRCTL_RXTHRLEN_0',
    'USB_OTG_DTHRCTL_RXTHRLEN_1', 'USB_OTG_DTHRCTL_RXTHRLEN_2',
    'USB_OTG_DTHRCTL_RXTHRLEN_3', 'USB_OTG_DTHRCTL_RXTHRLEN_4',
    'USB_OTG_DTHRCTL_RXTHRLEN_5', 'USB_OTG_DTHRCTL_RXTHRLEN_6',
    'USB_OTG_DTHRCTL_RXTHRLEN_7', 'USB_OTG_DTHRCTL_RXTHRLEN_8',
    'USB_OTG_DTHRCTL_ARPEN_Pos', 'USB_OTG_DTHRCTL_ARPEN_Msk', 'USB_OTG_DTHRCTL_ARPEN',
    'USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos', 'USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk',
    'USB_OTG_DIEPEMPMSK_INEPTXFEM', 'USB_OTG_DEACHINT_IEP1INT_Pos',
    'USB_OTG_DEACHINT_IEP1INT_Msk', 'USB_OTG_DEACHINT_IEP1INT',
    'USB_OTG_DEACHINT_OEP1INT_Pos', 'USB_OTG_DEACHINT_OEP1INT_Msk',
    'USB_OTG_DEACHINT_OEP1INT', 'USB_OTG_GCCFG_DCDET_Pos', 'USB_OTG_GCCFG_DCDET_Msk',
    'USB_OTG_GCCFG_DCDET', 'USB_OTG_GCCFG_PDET_Pos', 'USB_OTG_GCCFG_PDET_Msk',
    'USB_OTG_GCCFG_PDET', 'USB_OTG_GCCFG_SDET_Pos', 'USB_OTG_GCCFG_SDET_Msk',
    'USB_OTG_GCCFG_SDET', 'USB_OTG_GCCFG_PS2DET_Pos', 'USB_OTG_GCCFG_PS2DET_Msk',
    'USB_OTG_GCCFG_PS2DET', 'USB_OTG_GCCFG_PWRDWN_Pos', 'USB_OTG_GCCFG_PWRDWN_Msk',
    'USB_OTG_GCCFG_PWRDWN', 'USB_OTG_GCCFG_BCDEN_Pos', 'USB_OTG_GCCFG_BCDEN_Msk',
    'USB_OTG_GCCFG_BCDEN', 'USB_OTG_GCCFG_DCDEN_Pos', 'USB_OTG_GCCFG_DCDEN_Msk',
    'USB_OTG_GCCFG_DCDEN', 'USB_OTG_GCCFG_PDEN_Pos', 'USB_OTG_GCCFG_PDEN_Msk',
    'USB_OTG_GCCFG_PDEN', 'USB_OTG_GCCFG_SDEN_Pos', 'USB_OTG_GCCFG_SDEN_Msk',
    'USB_OTG_GCCFG_SDEN', 'USB_OTG_GCCFG_VBDEN_Pos', 'USB_OTG_GCCFG_VBDEN_Msk',
    'USB_OTG_GCCFG_VBDEN', 'USB_OTG_GPWRDN_ADPMEN_Pos', 'USB_OTG_GPWRDN_ADPMEN_Msk',
    'USB_OTG_GPWRDN_ADPMEN', 'USB_OTG_GPWRDN_ADPIF_Pos', 'USB_OTG_GPWRDN_ADPIF_Msk',
    'USB_OTG_GPWRDN_ADPIF', 'USB_OTG_DEACHINTMSK_IEP1INTM_Pos',
    'USB_OTG_DEACHINTMSK_IEP1INTM_Msk', 'USB_OTG_DEACHINTMSK_IEP1INTM',
    'USB_OTG_DEACHINTMSK_OEP1INTM_Pos', 'USB_OTG_DEACHINTMSK_OEP1INTM_Msk',
    'USB_OTG_DEACHINTMSK_OEP1INTM', 'USB_OTG_CID_PRODUCT_ID_Pos',
    'USB_OTG_CID_PRODUCT_ID_Msk', 'USB_OTG_CID_PRODUCT_ID', 'USB_OTG_GLPMCFG_LPMEN_Pos',
    'USB_OTG_GLPMCFG_LPMEN_Msk', 'USB_OTG_GLPMCFG_LPMEN', 'USB_OTG_GLPMCFG_LPMACK_Pos',
    'USB_OTG_GLPMCFG_LPMACK_Msk', 'USB_OTG_GLPMCFG_LPMACK', 'USB_OTG_GLPMCFG_BESL_Pos',
    'USB_OTG_GLPMCFG_BESL_Msk', 'USB_OTG_GLPMCFG_BESL', 'USB_OTG_GLPMCFG_REMWAKE_Pos',
    'USB_OTG_GLPMCFG_REMWAKE_Msk', 'USB_OTG_GLPMCFG_REMWAKE',
    'USB_OTG_GLPMCFG_L1SSEN_Pos', 'USB_OTG_GLPMCFG_L1SSEN_Msk',
    'USB_OTG_GLPMCFG_L1SSEN', 'USB_OTG_GLPMCFG_BESLTHRS_Pos',
    'USB_OTG_GLPMCFG_BESLTHRS_Msk', 'USB_OTG_GLPMCFG_BESLTHRS',
    'USB_OTG_GLPMCFG_L1DSEN_Pos', 'USB_OTG_GLPMCFG_L1DSEN_Msk',
    'USB_OTG_GLPMCFG_L1DSEN', 'USB_OTG_GLPMCFG_LPMRSP_Pos',
    'USB_OTG_GLPMCFG_LPMRSP_Msk', 'USB_OTG_GLPMCFG_LPMRSP',
    'USB_OTG_GLPMCFG_SLPSTS_Pos', 'USB_OTG_GLPMCFG_SLPSTS_Msk',
    'USB_OTG_GLPMCFG_SLPSTS', 'USB_OTG_GLPMCFG_L1RSMOK_Pos',
    'USB_OTG_GLPMCFG_L1RSMOK_Msk', 'USB_OTG_GLPMCFG_L1RSMOK',
    'USB_OTG_GLPMCFG_LPMCHIDX_Pos', 'USB_OTG_GLPMCFG_LPMCHIDX_Msk',
    'USB_OTG_GLPMCFG_LPMCHIDX', 'USB_OTG_GLPMCFG_LPMRCNT_Pos',
    'USB_OTG_GLPMCFG_LPMRCNT_Msk', 'USB_OTG_GLPMCFG_LPMRCNT',
    'USB_OTG_GLPMCFG_SNDLPM_Pos', 'USB_OTG_GLPMCFG_SNDLPM_Msk',
    'USB_OTG_GLPMCFG_SNDLPM', 'USB_OTG_GLPMCFG_LPMRCNTSTS_Pos',
    'USB_OTG_GLPMCFG_LPMRCNTSTS_Msk', 'USB_OTG_GLPMCFG_LPMRCNTSTS',
    'USB_OTG_GLPMCFG_ENBESL_Pos', 'USB_OTG_GLPMCFG_ENBESL_Msk',
    'USB_OTG_GLPMCFG_ENBESL', 'USB_OTG_DIEPEACHMSK1_XFRCM_Pos',
    'USB_OTG_DIEPEACHMSK1_XFRCM_Msk', 'USB_OTG_DIEPEACHMSK1_XFRCM',
    'USB_OTG_DIEPEACHMSK1_EPDM_Pos', 'USB_OTG_DIEPEACHMSK1_EPDM_Msk',
    'USB_OTG_DIEPEACHMSK1_EPDM', 'USB_OTG_DIEPEACHMSK1_TOM_Pos',
    'USB_OTG_DIEPEACHMSK1_TOM_Msk', 'USB_OTG_DIEPEACHMSK1_TOM',
    'USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos', 'USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk',
    'USB_OTG_DIEPEACHMSK1_ITTXFEMSK', 'USB_OTG_DIEPEACHMSK1_INEPNMM_Pos',
    'USB_OTG_DIEPEACHMSK1_INEPNMM_Msk', 'USB_OTG_DIEPEACHMSK1_INEPNMM',
    'USB_OTG_DIEPEACHMSK1_INEPNEM_Pos', 'USB_OTG_DIEPEACHMSK1_INEPNEM_Msk',
    'USB_OTG_DIEPEACHMSK1_INEPNEM', 'USB_OTG_DIEPEACHMSK1_TXFURM_Pos',
    'USB_OTG_DIEPEACHMSK1_TXFURM_Msk', 'USB_OTG_DIEPEACHMSK1_TXFURM',
    'USB_OTG_DIEPEACHMSK1_BIM_Pos', 'USB_OTG_DIEPEACHMSK1_BIM_Msk',
    'USB_OTG_DIEPEACHMSK1_BIM', 'USB_OTG_DIEPEACHMSK1_NAKM_Pos',
    'USB_OTG_DIEPEACHMSK1_NAKM_Msk', 'USB_OTG_DIEPEACHMSK1_NAKM',
    'USB_OTG_HPRT_PCSTS_Pos', 'USB_OTG_HPRT_PCSTS_Msk', 'USB_OTG_HPRT_PCSTS',
    'USB_OTG_HPRT_PCDET_Pos', 'USB_OTG_HPRT_PCDET_Msk', 'USB_OTG_HPRT_PCDET',
    'USB_OTG_HPRT_PENA_Pos', 'USB_OTG_HPRT_PENA_Msk', 'USB_OTG_HPRT_PENA',
    'USB_OTG_HPRT_PENCHNG_Pos', 'USB_OTG_HPRT_PENCHNG_Msk', 'USB_OTG_HPRT_PENCHNG',
    'USB_OTG_HPRT_POCA_Pos', 'USB_OTG_HPRT_POCA_Msk', 'USB_OTG_HPRT_POCA',
    'USB_OTG_HPRT_POCCHNG_Pos', 'USB_OTG_HPRT_POCCHNG_Msk', 'USB_OTG_HPRT_POCCHNG',
    'USB_OTG_HPRT_PRES_Pos', 'USB_OTG_HPRT_PRES_Msk', 'USB_OTG_HPRT_PRES',
    'USB_OTG_HPRT_PSUSP_Pos', 'USB_OTG_HPRT_PSUSP_Msk', 'USB_OTG_HPRT_PSUSP',
    'USB_OTG_HPRT_PRST_Pos', 'USB_OTG_HPRT_PRST_Msk', 'USB_OTG_HPRT_PRST',
    'USB_OTG_HPRT_PLSTS_Pos', 'USB_OTG_HPRT_PLSTS_Msk', 'USB_OTG_HPRT_PLSTS',
    'USB_OTG_HPRT_PLSTS_0', 'USB_OTG_HPRT_PLSTS_1', 'USB_OTG_HPRT_PPWR_Pos',
    'USB_OTG_HPRT_PPWR_Msk', 'USB_OTG_HPRT_PPWR', 'USB_OTG_HPRT_PTCTL_Pos',
    'USB_OTG_HPRT_PTCTL_Msk', 'USB_OTG_HPRT_PTCTL', 'USB_OTG_HPRT_PTCTL_0',
    'USB_OTG_HPRT_PTCTL_1', 'USB_OTG_HPRT_PTCTL_2', 'USB_OTG_HPRT_PTCTL_3',
    'USB_OTG_HPRT_PSPD_Pos', 'USB_OTG_HPRT_PSPD_Msk', 'USB_OTG_HPRT_PSPD',
    'USB_OTG_HPRT_PSPD_0', 'USB_OTG_HPRT_PSPD_1', 'USB_OTG_DOEPEACHMSK1_XFRCM_Pos',
    'USB_OTG_DOEPEACHMSK1_XFRCM_Msk', 'USB_OTG_DOEPEACHMSK1_XFRCM',
    'USB_OTG_DOEPEACHMSK1_EPDM_Pos', 'USB_OTG_DOEPEACHMSK1_EPDM_Msk',
    'USB_OTG_DOEPEACHMSK1_EPDM', 'USB_OTG_DOEPEACHMSK1_TOM_Pos',
    'USB_OTG_DOEPEACHMSK1_TOM_Msk', 'USB_OTG_DOEPEACHMSK1_TOM',
    'USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos', 'USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk',
    'USB_OTG_DOEPEACHMSK1_ITTXFEMSK', 'USB_OTG_DOEPEACHMSK1_INEPNMM_Pos',
    'USB_OTG_DOEPEACHMSK1_INEPNMM_Msk', 'USB_OTG_DOEPEACHMSK1_INEPNMM',
    'USB_OTG_DOEPEACHMSK1_INEPNEM_Pos', 'USB_OTG_DOEPEACHMSK1_INEPNEM_Msk',
    'USB_OTG_DOEPEACHMSK1_INEPNEM', 'USB_OTG_DOEPEACHMSK1_TXFURM_Pos',
    'USB_OTG_DOEPEACHMSK1_TXFURM_Msk', 'USB_OTG_DOEPEACHMSK1_TXFURM',
    'USB_OTG_DOEPEACHMSK1_BIM_Pos', 'USB_OTG_DOEPEACHMSK1_BIM_Msk',
    'USB_OTG_DOEPEACHMSK1_BIM', 'USB_OTG_DOEPEACHMSK1_BERRM_Pos',
    'USB_OTG_DOEPEACHMSK1_BERRM_Msk', 'USB_OTG_DOEPEACHMSK1_BERRM',
    'USB_OTG_DOEPEACHMSK1_NAKM_Pos', 'USB_OTG_DOEPEACHMSK1_NAKM_Msk',
    'USB_OTG_DOEPEACHMSK1_NAKM', 'USB_OTG_DOEPEACHMSK1_NYETM_Pos',
    'USB_OTG_DOEPEACHMSK1_NYETM_Msk', 'USB_OTG_DOEPEACHMSK1_NYETM',
    'USB_OTG_HPTXFSIZ_PTXSA_Pos', 'USB_OTG_HPTXFSIZ_PTXSA_Msk',
    'USB_OTG_HPTXFSIZ_PTXSA', 'USB_OTG_HPTXFSIZ_PTXFD_Pos',
    'USB_OTG_HPTXFSIZ_PTXFD_Msk', 'USB_OTG_HPTXFSIZ_PTXFD', 'USB_OTG_DIEPCTL_MPSIZ_Pos',
    'USB_OTG_DIEPCTL_MPSIZ_Msk', 'USB_OTG_DIEPCTL_MPSIZ', 'USB_OTG_DIEPCTL_USBAEP_Pos',
    'USB_OTG_DIEPCTL_USBAEP_Msk', 'USB_OTG_DIEPCTL_USBAEP',
    'USB_OTG_DIEPCTL_EONUM_DPID_Pos', 'USB_OTG_DIEPCTL_EONUM_DPID_Msk',
    'USB_OTG_DIEPCTL_EONUM_DPID', 'USB_OTG_DIEPCTL_NAKSTS_Pos',
    'USB_OTG_DIEPCTL_NAKSTS_Msk', 'USB_OTG_DIEPCTL_NAKSTS', 'USB_OTG_DIEPCTL_EPTYP_Pos',
    'USB_OTG_DIEPCTL_EPTYP_Msk', 'USB_OTG_DIEPCTL_EPTYP', 'USB_OTG_DIEPCTL_EPTYP_0',
    'USB_OTG_DIEPCTL_EPTYP_1', 'USB_OTG_DIEPCTL_STALL_Pos', 'USB_OTG_DIEPCTL_STALL_Msk',
    'USB_OTG_DIEPCTL_STALL', 'USB_OTG_DIEPCTL_TXFNUM_Pos', 'USB_OTG_DIEPCTL_TXFNUM_Msk',
    'USB_OTG_DIEPCTL_TXFNUM', 'USB_OTG_DIEPCTL_TXFNUM_0', 'USB_OTG_DIEPCTL_TXFNUM_1',
    'USB_OTG_DIEPCTL_TXFNUM_2', 'USB_OTG_DIEPCTL_TXFNUM_3', 'USB_OTG_DIEPCTL_CNAK_Pos',
    'USB_OTG_DIEPCTL_CNAK_Msk', 'USB_OTG_DIEPCTL_CNAK', 'USB_OTG_DIEPCTL_SNAK_Pos',
    'USB_OTG_DIEPCTL_SNAK_Msk', 'USB_OTG_DIEPCTL_SNAK',
    'USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos', 'USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk',
    'USB_OTG_DIEPCTL_SD0PID_SEVNFRM', 'USB_OTG_DIEPCTL_SODDFRM_Pos',
    'USB_OTG_DIEPCTL_SODDFRM_Msk', 'USB_OTG_DIEPCTL_SODDFRM',
    'USB_OTG_DIEPCTL_EPDIS_Pos', 'USB_OTG_DIEPCTL_EPDIS_Msk', 'USB_OTG_DIEPCTL_EPDIS',
    'USB_OTG_DIEPCTL_EPENA_Pos', 'USB_OTG_DIEPCTL_EPENA_Msk', 'USB_OTG_DIEPCTL_EPENA',
    'USB_OTG_HCCHAR_MPSIZ_Pos', 'USB_OTG_HCCHAR_MPSIZ_Msk', 'USB_OTG_HCCHAR_MPSIZ',
    'USB_OTG_HCCHAR_EPNUM_Pos', 'USB_OTG_HCCHAR_EPNUM_Msk', 'USB_OTG_HCCHAR_EPNUM',
    'USB_OTG_HCCHAR_EPNUM_0', 'USB_OTG_HCCHAR_EPNUM_1', 'USB_OTG_HCCHAR_EPNUM_2',
    'USB_OTG_HCCHAR_EPNUM_3', 'USB_OTG_HCCHAR_EPDIR_Pos', 'USB_OTG_HCCHAR_EPDIR_Msk',
    'USB_OTG_HCCHAR_EPDIR', 'USB_OTG_HCCHAR_LSDEV_Pos', 'USB_OTG_HCCHAR_LSDEV_Msk',
    'USB_OTG_HCCHAR_LSDEV', 'USB_OTG_HCCHAR_EPTYP_Pos', 'USB_OTG_HCCHAR_EPTYP_Msk',
    'USB_OTG_HCCHAR_EPTYP', 'USB_OTG_HCCHAR_EPTYP_0', 'USB_OTG_HCCHAR_EPTYP_1',
    'USB_OTG_HCCHAR_MC_Pos', 'USB_OTG_HCCHAR_MC_Msk', 'USB_OTG_HCCHAR_MC',
    'USB_OTG_HCCHAR_MC_0', 'USB_OTG_HCCHAR_MC_1', 'USB_OTG_HCCHAR_DAD_Pos',
    'USB_OTG_HCCHAR_DAD_Msk', 'USB_OTG_HCCHAR_DAD', 'USB_OTG_HCCHAR_DAD_0',
    'USB_OTG_HCCHAR_DAD_1', 'USB_OTG_HCCHAR_DAD_2', 'USB_OTG_HCCHAR_DAD_3',
    'USB_OTG_HCCHAR_DAD_4', 'USB_OTG_HCCHAR_DAD_5', 'USB_OTG_HCCHAR_DAD_6',
    'USB_OTG_HCCHAR_ODDFRM_Pos', 'USB_OTG_HCCHAR_ODDFRM_Msk', 'USB_OTG_HCCHAR_ODDFRM',
    'USB_OTG_HCCHAR_CHDIS_Pos', 'USB_OTG_HCCHAR_CHDIS_Msk', 'USB_OTG_HCCHAR_CHDIS',
    'USB_OTG_HCCHAR_CHENA_Pos', 'USB_OTG_HCCHAR_CHENA_Msk', 'USB_OTG_HCCHAR_CHENA',
    'USB_OTG_HCSPLT_PRTADDR_Pos', 'USB_OTG_HCSPLT_PRTADDR_Msk',
    'USB_OTG_HCSPLT_PRTADDR', 'USB_OTG_HCSPLT_PRTADDR_0', 'USB_OTG_HCSPLT_PRTADDR_1',
    'USB_OTG_HCSPLT_PRTADDR_2', 'USB_OTG_HCSPLT_PRTADDR_3', 'USB_OTG_HCSPLT_PRTADDR_4',
    'USB_OTG_HCSPLT_PRTADDR_5', 'USB_OTG_HCSPLT_PRTADDR_6',
    'USB_OTG_HCSPLT_HUBADDR_Pos', 'USB_OTG_HCSPLT_HUBADDR_Msk',
    'USB_OTG_HCSPLT_HUBADDR', 'USB_OTG_HCSPLT_HUBADDR_0', 'USB_OTG_HCSPLT_HUBADDR_1',
    'USB_OTG_HCSPLT_HUBADDR_2', 'USB_OTG_HCSPLT_HUBADDR_3', 'USB_OTG_HCSPLT_HUBADDR_4',
    'USB_OTG_HCSPLT_HUBADDR_5', 'USB_OTG_HCSPLT_HUBADDR_6',
    'USB_OTG_HCSPLT_XACTPOS_Pos', 'USB_OTG_HCSPLT_XACTPOS_Msk',
    'USB_OTG_HCSPLT_XACTPOS', 'USB_OTG_HCSPLT_XACTPOS_0', 'USB_OTG_HCSPLT_XACTPOS_1',
    'USB_OTG_HCSPLT_COMPLSPLT_Pos', 'USB_OTG_HCSPLT_COMPLSPLT_Msk',
    'USB_OTG_HCSPLT_COMPLSPLT', 'USB_OTG_HCSPLT_SPLITEN_Pos',
    'USB_OTG_HCSPLT_SPLITEN_Msk', 'USB_OTG_HCSPLT_SPLITEN', 'USB_OTG_HCINT_XFRC_Pos',
    'USB_OTG_HCINT_XFRC_Msk', 'USB_OTG_HCINT_XFRC', 'USB_OTG_HCINT_CHH_Pos',
    'USB_OTG_HCINT_CHH_Msk', 'USB_OTG_HCINT_CHH', 'USB_OTG_HCINT_AHBERR_Pos',
    'USB_OTG_HCINT_AHBERR_Msk', 'USB_OTG_HCINT_AHBERR', 'USB_OTG_HCINT_STALL_Pos',
    'USB_OTG_HCINT_STALL_Msk', 'USB_OTG_HCINT_STALL', 'USB_OTG_HCINT_NAK_Pos',
    'USB_OTG_HCINT_NAK_Msk', 'USB_OTG_HCINT_NAK', 'USB_OTG_HCINT_ACK_Pos',
    'USB_OTG_HCINT_ACK_Msk', 'USB_OTG_HCINT_ACK', 'USB_OTG_HCINT_NYET_Pos',
    'USB_OTG_HCINT_NYET_Msk', 'USB_OTG_HCINT_NYET', 'USB_OTG_HCINT_TXERR_Pos',
    'USB_OTG_HCINT_TXERR_Msk', 'USB_OTG_HCINT_TXERR', 'USB_OTG_HCINT_BBERR_Pos',
    'USB_OTG_HCINT_BBERR_Msk', 'USB_OTG_HCINT_BBERR', 'USB_OTG_HCINT_FRMOR_Pos',
    'USB_OTG_HCINT_FRMOR_Msk', 'USB_OTG_HCINT_FRMOR', 'USB_OTG_HCINT_DTERR_Pos',
    'USB_OTG_HCINT_DTERR_Msk', 'USB_OTG_HCINT_DTERR', 'USB_OTG_DIEPINT_XFRC_Pos',
    'USB_OTG_DIEPINT_XFRC_Msk', 'USB_OTG_DIEPINT_XFRC', 'USB_OTG_DIEPINT_EPDISD_Pos',
    'USB_OTG_DIEPINT_EPDISD_Msk', 'USB_OTG_DIEPINT_EPDISD',
    'USB_OTG_DIEPINT_AHBERR_Pos', 'USB_OTG_DIEPINT_AHBERR_Msk',
    'USB_OTG_DIEPINT_AHBERR', 'USB_OTG_DIEPINT_TOC_Pos', 'USB_OTG_DIEPINT_TOC_Msk',
    'USB_OTG_DIEPINT_TOC', 'USB_OTG_DIEPINT_ITTXFE_Pos', 'USB_OTG_DIEPINT_ITTXFE_Msk',
    'USB_OTG_DIEPINT_ITTXFE', 'USB_OTG_DIEPINT_INEPNM_Pos',
    'USB_OTG_DIEPINT_INEPNM_Msk', 'USB_OTG_DIEPINT_INEPNM',
    'USB_OTG_DIEPINT_INEPNE_Pos', 'USB_OTG_DIEPINT_INEPNE_Msk',
    'USB_OTG_DIEPINT_INEPNE', 'USB_OTG_DIEPINT_TXFE_Pos', 'USB_OTG_DIEPINT_TXFE_Msk',
    'USB_OTG_DIEPINT_TXFE', 'USB_OTG_DIEPINT_TXFIFOUDRN_Pos',
    'USB_OTG_DIEPINT_TXFIFOUDRN_Msk', 'USB_OTG_DIEPINT_TXFIFOUDRN',
    'USB_OTG_DIEPINT_BNA_Pos', 'USB_OTG_DIEPINT_BNA_Msk', 'USB_OTG_DIEPINT_BNA',
    'USB_OTG_DIEPINT_PKTDRPSTS_Pos', 'USB_OTG_DIEPINT_PKTDRPSTS_Msk',
    'USB_OTG_DIEPINT_PKTDRPSTS', 'USB_OTG_DIEPINT_BERR_Pos', 'USB_OTG_DIEPINT_BERR_Msk',
    'USB_OTG_DIEPINT_BERR', 'USB_OTG_DIEPINT_NAK_Pos', 'USB_OTG_DIEPINT_NAK_Msk',
    'USB_OTG_DIEPINT_NAK', 'USB_OTG_HCINTMSK_XFRCM_Pos', 'USB_OTG_HCINTMSK_XFRCM_Msk',
    'USB_OTG_HCINTMSK_XFRCM', 'USB_OTG_HCINTMSK_CHHM_Pos', 'USB_OTG_HCINTMSK_CHHM_Msk',
    'USB_OTG_HCINTMSK_CHHM', 'USB_OTG_HCINTMSK_AHBERR_Pos',
    'USB_OTG_HCINTMSK_AHBERR_Msk', 'USB_OTG_HCINTMSK_AHBERR',
    'USB_OTG_HCINTMSK_STALLM_Pos', 'USB_OTG_HCINTMSK_STALLM_Msk',
    'USB_OTG_HCINTMSK_STALLM', 'USB_OTG_HCINTMSK_NAKM_Pos', 'USB_OTG_HCINTMSK_NAKM_Msk',
    'USB_OTG_HCINTMSK_NAKM', 'USB_OTG_HCINTMSK_ACKM_Pos', 'USB_OTG_HCINTMSK_ACKM_Msk',
    'USB_OTG_HCINTMSK_ACKM', 'USB_OTG_HCINTMSK_NYET_Pos', 'USB_OTG_HCINTMSK_NYET_Msk',
    'USB_OTG_HCINTMSK_NYET', 'USB_OTG_HCINTMSK_TXERRM_Pos',
    'USB_OTG_HCINTMSK_TXERRM_Msk', 'USB_OTG_HCINTMSK_TXERRM',
    'USB_OTG_HCINTMSK_BBERRM_Pos', 'USB_OTG_HCINTMSK_BBERRM_Msk',
    'USB_OTG_HCINTMSK_BBERRM', 'USB_OTG_HCINTMSK_FRMORM_Pos',
    'USB_OTG_HCINTMSK_FRMORM_Msk', 'USB_OTG_HCINTMSK_FRMORM',
    'USB_OTG_HCINTMSK_DTERRM_Pos', 'USB_OTG_HCINTMSK_DTERRM_Msk',
    'USB_OTG_HCINTMSK_DTERRM', 'USB_OTG_DIEPTSIZ_XFRSIZ_Pos',
    'USB_OTG_DIEPTSIZ_XFRSIZ_Msk', 'USB_OTG_DIEPTSIZ_XFRSIZ',
    'USB_OTG_DIEPTSIZ_PKTCNT_Pos', 'USB_OTG_DIEPTSIZ_PKTCNT_Msk',
    'USB_OTG_DIEPTSIZ_PKTCNT', 'USB_OTG_DIEPTSIZ_MULCNT_Pos',
    'USB_OTG_DIEPTSIZ_MULCNT_Msk', 'USB_OTG_DIEPTSIZ_MULCNT',
    'USB_OTG_HCTSIZ_XFRSIZ_Pos', 'USB_OTG_HCTSIZ_XFRSIZ_Msk', 'USB_OTG_HCTSIZ_XFRSIZ',
    'USB_OTG_HCTSIZ_PKTCNT_Pos', 'USB_OTG_HCTSIZ_PKTCNT_Msk', 'USB_OTG_HCTSIZ_PKTCNT',
    'USB_OTG_HCTSIZ_DOPING_Pos', 'USB_OTG_HCTSIZ_DOPING_Msk', 'USB_OTG_HCTSIZ_DOPING',
    'USB_OTG_HCTSIZ_DPID_Pos', 'USB_OTG_HCTSIZ_DPID_Msk', 'USB_OTG_HCTSIZ_DPID',
    'USB_OTG_HCTSIZ_DPID_0', 'USB_OTG_HCTSIZ_DPID_1', 'USB_OTG_DIEPDMA_DMAADDR_Pos',
    'USB_OTG_DIEPDMA_DMAADDR_Msk', 'USB_OTG_DIEPDMA_DMAADDR',
    'USB_OTG_HCDMA_DMAADDR_Pos', 'USB_OTG_HCDMA_DMAADDR_Msk', 'USB_OTG_HCDMA_DMAADDR',
    'USB_OTG_DTXFSTS_INEPTFSAV_Pos', 'USB_OTG_DTXFSTS_INEPTFSAV_Msk',
    'USB_OTG_DTXFSTS_INEPTFSAV', 'USB_OTG_DIEPTXF_INEPTXSA_Pos',
    'USB_OTG_DIEPTXF_INEPTXSA_Msk', 'USB_OTG_DIEPTXF_INEPTXSA',
    'USB_OTG_DIEPTXF_INEPTXFD_Pos', 'USB_OTG_DIEPTXF_INEPTXFD_Msk',
    'USB_OTG_DIEPTXF_INEPTXFD', 'USB_OTG_DOEPCTL_MPSIZ_Pos',
    'USB_OTG_DOEPCTL_MPSIZ_Msk', 'USB_OTG_DOEPCTL_MPSIZ', 'USB_OTG_DOEPCTL_USBAEP_Pos',
    'USB_OTG_DOEPCTL_USBAEP_Msk', 'USB_OTG_DOEPCTL_USBAEP',
    'USB_OTG_DOEPCTL_NAKSTS_Pos', 'USB_OTG_DOEPCTL_NAKSTS_Msk',
    'USB_OTG_DOEPCTL_NAKSTS', 'USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos',
    'USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk', 'USB_OTG_DOEPCTL_SD0PID_SEVNFRM',
    'USB_OTG_DOEPCTL_SODDFRM_Pos', 'USB_OTG_DOEPCTL_SODDFRM_Msk',
    'USB_OTG_DOEPCTL_SODDFRM', 'USB_OTG_DOEPCTL_EPTYP_Pos', 'USB_OTG_DOEPCTL_EPTYP_Msk',
    'USB_OTG_DOEPCTL_EPTYP', 'USB_OTG_DOEPCTL_EPTYP_0', 'USB_OTG_DOEPCTL_EPTYP_1',
    'USB_OTG_DOEPCTL_SNPM_Pos', 'USB_OTG_DOEPCTL_SNPM_Msk', 'USB_OTG_DOEPCTL_SNPM',
    'USB_OTG_DOEPCTL_STALL_Pos', 'USB_OTG_DOEPCTL_STALL_Msk', 'USB_OTG_DOEPCTL_STALL',
    'USB_OTG_DOEPCTL_CNAK_Pos', 'USB_OTG_DOEPCTL_CNAK_Msk', 'USB_OTG_DOEPCTL_CNAK',
    'USB_OTG_DOEPCTL_SNAK_Pos', 'USB_OTG_DOEPCTL_SNAK_Msk', 'USB_OTG_DOEPCTL_SNAK',
    'USB_OTG_DOEPCTL_EPDIS_Pos', 'USB_OTG_DOEPCTL_EPDIS_Msk', 'USB_OTG_DOEPCTL_EPDIS',
    'USB_OTG_DOEPCTL_EPENA_Pos', 'USB_OTG_DOEPCTL_EPENA_Msk', 'USB_OTG_DOEPCTL_EPENA',
    'USB_OTG_DOEPINT_XFRC_Pos', 'USB_OTG_DOEPINT_XFRC_Msk', 'USB_OTG_DOEPINT_XFRC',
    'USB_OTG_DOEPINT_EPDISD_Pos', 'USB_OTG_DOEPINT_EPDISD_Msk',
    'USB_OTG_DOEPINT_EPDISD', 'USB_OTG_DOEPINT_AHBERR_Pos',
    'USB_OTG_DOEPINT_AHBERR_Msk', 'USB_OTG_DOEPINT_AHBERR', 'USB_OTG_DOEPINT_STUP_Pos',
    'USB_OTG_DOEPINT_STUP_Msk', 'USB_OTG_DOEPINT_STUP', 'USB_OTG_DOEPINT_OTEPDIS_Pos',
    'USB_OTG_DOEPINT_OTEPDIS_Msk', 'USB_OTG_DOEPINT_OTEPDIS',
    'USB_OTG_DOEPINT_OTEPSPR_Pos', 'USB_OTG_DOEPINT_OTEPSPR_Msk',
    'USB_OTG_DOEPINT_OTEPSPR', 'USB_OTG_DOEPINT_B2BSTUP_Pos',
    'USB_OTG_DOEPINT_B2BSTUP_Msk', 'USB_OTG_DOEPINT_B2BSTUP',
    'USB_OTG_DOEPINT_OUTPKTERR_Pos', 'USB_OTG_DOEPINT_OUTPKTERR_Msk',
    'USB_OTG_DOEPINT_OUTPKTERR', 'USB_OTG_DOEPINT_BERR_Pos', 'USB_OTG_DOEPINT_BERR_Msk',
    'USB_OTG_DOEPINT_BERR', 'USB_OTG_DOEPINT_NAK_Pos', 'USB_OTG_DOEPINT_NAK_Msk',
    'USB_OTG_DOEPINT_NAK', 'USB_OTG_DOEPINT_NYET_Pos', 'USB_OTG_DOEPINT_NYET_Msk',
    'USB_OTG_DOEPINT_NYET', 'USB_OTG_DOEPINT_STPKTRX_Pos',
    'USB_OTG_DOEPINT_STPKTRX_Msk', 'USB_OTG_DOEPINT_STPKTRX',
    'USB_OTG_DOEPTSIZ_XFRSIZ_Pos', 'USB_OTG_DOEPTSIZ_XFRSIZ_Msk',
    'USB_OTG_DOEPTSIZ_XFRSIZ', 'USB_OTG_DOEPTSIZ_PKTCNT_Pos',
    'USB_OTG_DOEPTSIZ_PKTCNT_Msk', 'USB_OTG_DOEPTSIZ_PKTCNT',
    'USB_OTG_DOEPTSIZ_STUPCNT_Pos', 'USB_OTG_DOEPTSIZ_STUPCNT_Msk',
    'USB_OTG_DOEPTSIZ_STUPCNT', 'USB_OTG_DOEPTSIZ_STUPCNT_0',
    'USB_OTG_DOEPTSIZ_STUPCNT_1', 'USB_OTG_PCGCCTL_STOPCLK_Pos',
    'USB_OTG_PCGCCTL_STOPCLK_Msk', 'USB_OTG_PCGCCTL_STOPCLK',
    'USB_OTG_PCGCCTL_GATECLK_Pos', 'USB_OTG_PCGCCTL_GATECLK_Msk',
    'USB_OTG_PCGCCTL_GATECLK', 'USB_OTG_PCGCCTL_PHYSUSP_Pos',
    'USB_OTG_PCGCCTL_PHYSUSP_Msk', 'USB_OTG_PCGCCTL_PHYSUSP', 'HSEM_CPU1_COREID',
    'HSEM_CR_COREID_CPU1', 'HSEM_CR_COREID_CURRENT', 'HSEM_SEMID_MIN', 'HSEM_SEMID_MAX',
    'HSEM_PROCESSID_MIN', 'HSEM_PROCESSID_MAX', 'HSEM_CLEAR_KEY_MIN',
    'HSEM_CLEAR_KEY_MAX', 'HASH_RNG_IRQn', 'TIM1_BRK_TIM9_IRQn', 'TIM1_UP_TIM10_IRQn',
    'TIM1_TRG_COM_TIM11_IRQn', 'PVD_IRQn', 'ADC_TypeDef', 'ADC_Common_TypeDef',
    'VREFBUF_TypeDef', 'FDCAN_GlobalTypeDef', 'TTCAN_TypeDef',
    'FDCAN_ClockCalibrationUnit_TypeDef', 'CEC_TypeDef', 'CRC_TypeDef', 'CRS_TypeDef',
    'DAC_TypeDef', 'DFSDM_Filter_TypeDef', 'DFSDM_Channel_TypeDef', 'DBGMCU_TypeDef',
    'DCMI_TypeDef', 'DMA_Stream_TypeDef', 'DMA_TypeDef', 'BDMA_Channel_TypeDef',
    'BDMA_TypeDef', 'DMAMUX_Channel_TypeDef', 'DMAMUX_ChannelStatus_TypeDef',
    'DMAMUX_RequestGen_TypeDef', 'DMAMUX_RequestGenStatus_TypeDef', 'MDMA_TypeDef',
    'MDMA_Channel_TypeDef', 'DMA2D_TypeDef', 'ETH_TypeDef', 'EXTI_TypeDef',
    'EXTI_Core_TypeDef', 'FLASH_TypeDef', 'FMC_Bank1_TypeDef', 'FMC_Bank1E_TypeDef',
    'FMC_Bank2_TypeDef', 'FMC_Bank3_TypeDef', 'FMC_Bank5_6_TypeDef', 'GPIO_TypeDef',
    'OPAMP_TypeDef', 'SYSCFG_TypeDef', 'I2C_TypeDef', 'IWDG_TypeDef', 'PWR_TypeDef',
    'RCC_TypeDef', 'RTC_TypeDef', 'SAI_TypeDef', 'SAI_Block_TypeDef', 'SPDIFRX_TypeDef',
    'SDMMC_TypeDef', 'DLYB_TypeDef', 'HSEM_TypeDef', 'HSEM_Common_TypeDef',
    'SPI_TypeDef', 'QUADSPI_TypeDef', 'TIM_TypeDef', 'LPTIM_TypeDef', 'COMPOPT_TypeDef',
    'COMP_TypeDef', 'COMP_Common_TypeDef', 'USART_TypeDef', 'SWPMI_TypeDef',
    'WWDG_TypeDef', 'RAMECC_MonitorTypeDef', 'RAMECC_TypeDef', 'HRTIM_Master_TypeDef',
    'HRTIM_Timerx_TypeDef', 'HRTIM_Common_TypeDef', 'RNG_TypeDef', 'MDIOS_TypeDef',
    'USB_OTG_GlobalTypeDef', 'USB_OTG_DeviceTypeDef', 'USB_OTG_INEndpointTypeDef',
    'USB_OTG_OUTEndpointTypeDef', 'USB_OTG_HostTypeDef', 'USB_OTG_HostChannelTypeDef',
    'ADC_CALIB_FACTOR_OFFSET_REGOFFSET', 'ADC_CALIB_FACTOR_LINEARITY_REGOFFSET',
    'ADC_CALIB_FACTOR_REGOFFSET_MASK', 'ADC_CALIB_MODE_MASK',
    'ADC_CALIB_MODE_BINARY_MASK', 'ADC_SQR1_REGOFFSET', 'ADC_SQR2_REGOFFSET',
    'ADC_SQR3_REGOFFSET', 'ADC_SQR4_REGOFFSET', 'ADC_REG_SQRX_REGOFFSET_MASK',
    'ADC_SQRX_REGOFFSET_POS', 'ADC_REG_RANK_ID_SQRX_MASK',
    'ADC_REG_RANK_1_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_2_SQRX_BITOFFSET_POS',
    'ADC_REG_RANK_3_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_4_SQRX_BITOFFSET_POS',
    'ADC_REG_RANK_5_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_6_SQRX_BITOFFSET_POS',
    'ADC_REG_RANK_7_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_8_SQRX_BITOFFSET_POS',
    'ADC_REG_RANK_9_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_10_SQRX_BITOFFSET_POS',
    'ADC_REG_RANK_11_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_12_SQRX_BITOFFSET_POS',
    'ADC_REG_RANK_13_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_14_SQRX_BITOFFSET_POS',
    'ADC_REG_RANK_15_SQRX_BITOFFSET_POS', 'ADC_REG_RANK_16_SQRX_BITOFFSET_POS',
    'ADC_JDR1_REGOFFSET', 'ADC_JDR2_REGOFFSET', 'ADC_JDR3_REGOFFSET',
    'ADC_JDR4_REGOFFSET', 'ADC_INJ_JDRX_REGOFFSET_MASK', 'ADC_INJ_RANK_ID_JSQR_MASK',
    'ADC_JDRX_REGOFFSET_POS', 'ADC_INJ_RANK_1_JSQR_BITOFFSET_POS',
    'ADC_INJ_RANK_2_JSQR_BITOFFSET_POS', 'ADC_INJ_RANK_3_JSQR_BITOFFSET_POS',
    'ADC_INJ_RANK_4_JSQR_BITOFFSET_POS', 'ADC_REG_TRIG_EXT_EDGE_DEFAULT',
    'ADC_REG_TRIG_SOURCE_MASK', 'ADC_REG_TRIG_EDGE_MASK',
    'ADC_REG_TRIG_EXTSEL_BITOFFSET_POS', 'ADC_REG_TRIG_EXTEN_BITOFFSET_POS',
    'ADC_INJ_TRIG_EXT_EDGE_DEFAULT', 'ADC_INJ_TRIG_SOURCE_MASK',
    'ADC_INJ_TRIG_EDGE_MASK', 'ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS',
    'ADC_INJ_TRIG_EXTEN_BITOFFSET_POS', 'ADC_CHANNEL_ID_NUMBER_MASK',
    'ADC_CHANNEL_ID_BITFIELD_MASK', 'ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS',
    'ADC_CHANNEL_ID_MASK', 'ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0',
    'ADC_CHANNEL_ID_INTERNAL_CH', 'ADC_CHANNEL_ID_INTERNAL_CH_MASK',
    'ADC_SMPR1_REGOFFSET', 'ADC_SMPR2_REGOFFSET', 'ADC_CHANNEL_SMPRX_REGOFFSET_MASK',
    'ADC_SMPRX_REGOFFSET_POS', 'ADC_CHANNEL_SMPx_BITOFFSET_MASK',
    'ADC_CHANNEL_SMPx_BITOFFSET_POS', 'ADC_CHANNEL_0_NUMBER', 'ADC_CHANNEL_1_NUMBER',
    'ADC_CHANNEL_2_NUMBER', 'ADC_CHANNEL_3_NUMBER', 'ADC_CHANNEL_4_NUMBER',
    'ADC_CHANNEL_5_NUMBER', 'ADC_CHANNEL_6_NUMBER', 'ADC_CHANNEL_7_NUMBER',
    'ADC_CHANNEL_8_NUMBER', 'ADC_CHANNEL_9_NUMBER', 'ADC_CHANNEL_10_NUMBER',
    'ADC_CHANNEL_11_NUMBER', 'ADC_CHANNEL_12_NUMBER', 'ADC_CHANNEL_13_NUMBER',
    'ADC_CHANNEL_14_NUMBER', 'ADC_CHANNEL_15_NUMBER', 'ADC_CHANNEL_16_NUMBER',
    'ADC_CHANNEL_17_NUMBER', 'ADC_CHANNEL_18_NUMBER', 'ADC_CHANNEL_19_NUMBER',
    'ADC_CHANNEL_0_BITFIELD', 'ADC_CHANNEL_1_BITFIELD', 'ADC_CHANNEL_2_BITFIELD',
    'ADC_CHANNEL_3_BITFIELD', 'ADC_CHANNEL_4_BITFIELD', 'ADC_CHANNEL_5_BITFIELD',
    'ADC_CHANNEL_6_BITFIELD', 'ADC_CHANNEL_7_BITFIELD', 'ADC_CHANNEL_8_BITFIELD',
    'ADC_CHANNEL_9_BITFIELD', 'ADC_CHANNEL_10_BITFIELD', 'ADC_CHANNEL_11_BITFIELD',
    'ADC_CHANNEL_12_BITFIELD', 'ADC_CHANNEL_13_BITFIELD', 'ADC_CHANNEL_14_BITFIELD',
    'ADC_CHANNEL_15_BITFIELD', 'ADC_CHANNEL_16_BITFIELD', 'ADC_CHANNEL_17_BITFIELD',
    'ADC_CHANNEL_18_BITFIELD', 'ADC_CHANNEL_19_BITFIELD', 'ADC_CHANNEL_0_SMP',
    'ADC_CHANNEL_1_SMP', 'ADC_CHANNEL_2_SMP', 'ADC_CHANNEL_3_SMP', 'ADC_CHANNEL_4_SMP',
    'ADC_CHANNEL_5_SMP', 'ADC_CHANNEL_6_SMP', 'ADC_CHANNEL_7_SMP', 'ADC_CHANNEL_8_SMP',
    'ADC_CHANNEL_9_SMP', 'ADC_CHANNEL_10_SMP', 'ADC_CHANNEL_11_SMP',
    'ADC_CHANNEL_12_SMP', 'ADC_CHANNEL_13_SMP', 'ADC_CHANNEL_14_SMP',
    'ADC_CHANNEL_15_SMP', 'ADC_CHANNEL_16_SMP', 'ADC_CHANNEL_17_SMP',
    'ADC_CHANNEL_18_SMP', 'ADC_CHANNEL_19_SMP', 'ADC_SINGLEDIFF_CALIB_START_MASK',
    'ADC_SINGLEDIFF_CALIB_FACTOR_MASK', 'ADC_SINGLEDIFF_CHANNEL_MASK',
    'ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK', 'ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK',
    'ADC_SINGLEDIFF_CALIB_F_BIT_D_POS', 'ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4',
    'ADC_AWD_CR1_REGOFFSET', 'ADC_AWD_CR2_REGOFFSET', 'ADC_AWD_CR3_REGOFFSET',
    'ADC_AWD_CR12_REGOFFSETGAP_MASK', 'ADC_AWD_CR12_REGOFFSETGAP_VAL',
    'ADC_AWD_CRX_REGOFFSET_MASK', 'ADC_AWD_CR1_CHANNEL_MASK',
    'ADC_AWD_CR23_CHANNEL_MASK', 'ADC_AWD_CR_ALL_CHANNEL_MASK',
    'ADC_AWD_CRX_REGOFFSET_POS', 'ADC_AWD_TR1_REGOFFSET', 'ADC_AWD_TR2_REGOFFSET',
    'ADC_AWD_TR3_REGOFFSET', 'ADC_AWD_TRX_REGOFFSET_MASK', 'ADC_AWD_TRX_REGOFFSET_POS',
    'ADC_AWD_TR12_REGOFFSETGAP_MASK', 'ADC_AWD_TR12_REGOFFSETGAP_VAL', 'LL_ADC_AWD1_TR',
    'LL_ADC_AWD2_TR', 'LL_ADC_AWD3_TR', 'ADC_OFR1_REGOFFSET', 'ADC_OFR2_REGOFFSET',
    'ADC_OFR3_REGOFFSET', 'ADC_OFR4_REGOFFSET', 'ADC_OFRx_REGOFFSET_MASK',
    'ADC_CFGR_RES_BITOFFSET_POS', 'ADC_CFGR_AWD1SGL_BITOFFSET_POS',
    'ADC_CFGR_AWD1EN_BITOFFSET_POS', 'ADC_CFGR_JAWD1EN_BITOFFSET_POS',
    'ADC_CR_BITS_PROPERTY_RS', 'VREFINT_CAL_ADDR', 'VREFINT_CAL_VREF',
    'TEMPSENSOR_CAL1_ADDR', 'TEMPSENSOR_CAL2_ADDR', 'TEMPSENSOR_CAL1_TEMP',
    'TEMPSENSOR_CAL2_TEMP', 'TEMPSENSOR_CAL_VREFANALOG', 'ADC_LINEAR_CALIB_REG_1_ADDR',
    'ADC_LINEAR_CALIB_REG_2_ADDR', 'ADC_LINEAR_CALIB_REG_3_ADDR',
    'ADC_LINEAR_CALIB_REG_4_ADDR', 'ADC_LINEAR_CALIB_REG_5_ADDR',
    'ADC_LINEAR_CALIB_REG_6_ADDR', 'ADC_LINEAR_CALIB_REG_COUNT', 'LL_ADC_FLAG_ADRDY',
    'LL_ADC_FLAG_EOC', 'LL_ADC_FLAG_EOS', 'LL_ADC_FLAG_OVR', 'LL_ADC_FLAG_EOSMP',
    'LL_ADC_FLAG_JEOC', 'LL_ADC_FLAG_JEOS', 'LL_ADC_FLAG_JQOVF', 'LL_ADC_FLAG_AWD1',
    'LL_ADC_FLAG_AWD2', 'LL_ADC_FLAG_AWD3', 'LL_ADC_FLAG_ADRDY_MST',
    'LL_ADC_FLAG_ADRDY_SLV', 'LL_ADC_FLAG_EOC_MST', 'LL_ADC_FLAG_EOC_SLV',
    'LL_ADC_FLAG_EOS_MST', 'LL_ADC_FLAG_EOS_SLV', 'LL_ADC_FLAG_OVR_MST',
    'LL_ADC_FLAG_OVR_SLV', 'LL_ADC_FLAG_EOSMP_MST', 'LL_ADC_FLAG_EOSMP_SLV',
    'LL_ADC_FLAG_JEOC_MST', 'LL_ADC_FLAG_JEOC_SLV', 'LL_ADC_FLAG_JEOS_MST',
    'LL_ADC_FLAG_JEOS_SLV', 'LL_ADC_FLAG_JQOVF_MST', 'LL_ADC_FLAG_JQOVF_SLV',
    'LL_ADC_FLAG_AWD1_MST', 'LL_ADC_FLAG_AWD1_SLV', 'LL_ADC_FLAG_AWD2_MST',
    'LL_ADC_FLAG_AWD2_SLV', 'LL_ADC_FLAG_AWD3_MST', 'LL_ADC_FLAG_AWD3_SLV',
    'LL_ADC_IT_ADRDY', 'LL_ADC_IT_EOC', 'LL_ADC_IT_EOS', 'LL_ADC_IT_OVR',
    'LL_ADC_IT_EOSMP', 'LL_ADC_IT_JEOC', 'LL_ADC_IT_JEOS', 'LL_ADC_IT_JQOVF',
    'LL_ADC_IT_AWD1', 'LL_ADC_IT_AWD2', 'LL_ADC_IT_AWD3', 'LL_ADC_DMA_REG_REGULAR_DATA',
    'LL_ADC_DMA_REG_REGULAR_DATA_MULTI', 'LL_ADC_CLOCK_SYNC_PCLK_DIV1',
    'LL_ADC_CLOCK_SYNC_PCLK_DIV2', 'LL_ADC_CLOCK_SYNC_PCLK_DIV4',
    'LL_ADC_CLOCK_ASYNC_DIV1', 'LL_ADC_CLOCK_ASYNC_DIV2', 'LL_ADC_CLOCK_ASYNC_DIV4',
    'LL_ADC_CLOCK_ASYNC_DIV6', 'LL_ADC_CLOCK_ASYNC_DIV8', 'LL_ADC_CLOCK_ASYNC_DIV10',
    'LL_ADC_CLOCK_ASYNC_DIV12', 'LL_ADC_CLOCK_ASYNC_DIV16', 'LL_ADC_CLOCK_ASYNC_DIV32',
    'LL_ADC_CLOCK_ASYNC_DIV64', 'LL_ADC_CLOCK_ASYNC_DIV128',
    'LL_ADC_CLOCK_ASYNC_DIV256', 'LL_ADC_PATH_INTERNAL_NONE',
    'LL_ADC_PATH_INTERNAL_VREFINT', 'LL_ADC_PATH_INTERNAL_TEMPSENSOR',
    'LL_ADC_PATH_INTERNAL_VBAT', 'LL_ADC_BOOST_MODE_6MHZ25', 'LL_ADC_BOOST_MODE_12MHZ5',
    'LL_ADC_BOOST_MODE_20MHZ', 'LL_ADC_BOOST_MODE_25MHZ', 'LL_ADC_BOOST_MODE_50MHZ',
    'LL_ADC_CALIB_OFFSET', 'LL_ADC_CALIB_LINEARITY', 'LL_ADC_CALIB_OFFSET_LINEARITY',
    'LL_ADC_CALIB_LINEARITY_WORD1', 'LL_ADC_CALIB_LINEARITY_WORD2',
    'LL_ADC_CALIB_LINEARITY_WORD3', 'LL_ADC_CALIB_LINEARITY_WORD4',
    'LL_ADC_CALIB_LINEARITY_WORD5', 'LL_ADC_CALIB_LINEARITY_WORD6',
    'LL_ADC_RESOLUTION_16B', 'LL_ADC_RESOLUTION_14B', 'LL_ADC_RESOLUTION_12B',
    'LL_ADC_RESOLUTION_10B', 'LL_ADC_RESOLUTION_8B', 'LL_ADC_RESOLUTION_8B',
    'LL_ADC_LEFT_BIT_SHIFT_NONE', 'LL_ADC_LEFT_BIT_SHIFT_1', 'LL_ADC_LEFT_BIT_SHIFT_2',
    'LL_ADC_LEFT_BIT_SHIFT_3', 'LL_ADC_LEFT_BIT_SHIFT_4', 'LL_ADC_LEFT_BIT_SHIFT_5',
    'LL_ADC_LEFT_BIT_SHIFT_6', 'LL_ADC_LEFT_BIT_SHIFT_7', 'LL_ADC_LEFT_BIT_SHIFT_8',
    'LL_ADC_LEFT_BIT_SHIFT_9', 'LL_ADC_LEFT_BIT_SHIFT_10', 'LL_ADC_LEFT_BIT_SHIFT_11',
    'LL_ADC_LEFT_BIT_SHIFT_12', 'LL_ADC_LEFT_BIT_SHIFT_13', 'LL_ADC_LEFT_BIT_SHIFT_14',
    'LL_ADC_LEFT_BIT_SHIFT_15', 'LL_ADC_LP_MODE_NONE', 'LL_ADC_LP_AUTOWAIT',
    'LL_ADC_OFFSET_1', 'LL_ADC_OFFSET_2', 'LL_ADC_OFFSET_3', 'LL_ADC_OFFSET_4',
    'LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE', 'LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE',
    'LL_ADC_OFFSET_RSHIFT_DISABLE', 'LL_ADC_OFFSET_RSHIFT_ENABLE',
    'LL_ADC_GROUP_REGULAR', 'LL_ADC_GROUP_INJECTED', 'LL_ADC_GROUP_REGULAR_INJECTED',
    'LL_ADC_CHANNEL_0', 'LL_ADC_CHANNEL_1', 'LL_ADC_CHANNEL_2', 'LL_ADC_CHANNEL_3',
    'LL_ADC_CHANNEL_4', 'LL_ADC_CHANNEL_5', 'LL_ADC_CHANNEL_6', 'LL_ADC_CHANNEL_7',
    'LL_ADC_CHANNEL_8', 'LL_ADC_CHANNEL_9', 'LL_ADC_CHANNEL_10', 'LL_ADC_CHANNEL_11',
    'LL_ADC_CHANNEL_12', 'LL_ADC_CHANNEL_13', 'LL_ADC_CHANNEL_14', 'LL_ADC_CHANNEL_15',
    'LL_ADC_CHANNEL_16', 'LL_ADC_CHANNEL_17', 'LL_ADC_CHANNEL_18', 'LL_ADC_CHANNEL_19',
    'LL_ADC_CHANNEL_VREFINT', 'LL_ADC_CHANNEL_TEMPSENSOR', 'LL_ADC_CHANNEL_VBAT',
    'LL_ADC_CHANNEL_VREFINT', 'LL_ADC_CHANNEL_TEMPSENSOR', 'LL_ADC_CHANNEL_VBAT',
    'LL_ADC_CHANNEL_DAC1CH1_ADC2', 'LL_ADC_CHANNEL_DAC1CH2_ADC2',
    'LL_ADC_REG_TRIG_SOFTWARE', 'LL_ADC_REG_TRIG_EXT_TIM1_CH1',
    'LL_ADC_REG_TRIG_EXT_TIM1_CH2', 'LL_ADC_REG_TRIG_EXT_TIM1_CH3',
    'LL_ADC_REG_TRIG_EXT_TIM2_CH2', 'LL_ADC_REG_TRIG_EXT_TIM3_TRGO',
    'LL_ADC_REG_TRIG_EXT_TIM4_CH4', 'LL_ADC_REG_TRIG_EXT_EXTI_LINE11',
    'LL_ADC_REG_TRIG_EXT_TIM8_TRGO', 'LL_ADC_REG_TRIG_EXT_TIM8_TRGO2',
    'LL_ADC_REG_TRIG_EXT_TIM1_TRGO', 'LL_ADC_REG_TRIG_EXT_TIM1_TRGO2',
    'LL_ADC_REG_TRIG_EXT_TIM2_TRGO', 'LL_ADC_REG_TRIG_EXT_TIM4_TRGO',
    'LL_ADC_REG_TRIG_EXT_TIM6_TRGO', 'LL_ADC_REG_TRIG_EXT_TIM15_TRGO',
    'LL_ADC_REG_TRIG_EXT_TIM3_CH4', 'LL_ADC_REG_TRIG_EXT_HRTIM_TRG1',
    'LL_ADC_REG_TRIG_EXT_HRTIM_TRG3', 'LL_ADC_REG_TRIG_EXT_LPTIM1_OUT',
    'LL_ADC_REG_TRIG_EXT_LPTIM2_OUT', 'LL_ADC_REG_TRIG_EXT_LPTIM3_OUT',
    'LL_ADC_REG_TRIG_EXT_RISING', 'LL_ADC_REG_TRIG_EXT_FALLING',
    'LL_ADC_REG_TRIG_EXT_RISINGFALLING', 'LL_ADC_REG_CONV_SINGLE',
    'LL_ADC_REG_CONV_CONTINUOUS', 'LL_ADC_REG_DR_TRANSFER',
    'LL_ADC_REG_DMA_TRANSFER_LIMITED', 'LL_ADC_REG_DMA_TRANSFER_UNLIMITED',
    'LL_ADC_REG_DFSDM_TRANSFER', 'LL_ADC_REG_OVR_DATA_PRESERVED',
    'LL_ADC_REG_OVR_DATA_OVERWRITTEN', 'LL_ADC_REG_SEQ_SCAN_DISABLE',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS', 'LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS', 'LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS', 'LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS', 'LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS', 'LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS', 'LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS', 'LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS',
    'LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS', 'LL_ADC_REG_SEQ_DISCONT_DISABLE',
    'LL_ADC_REG_SEQ_DISCONT_1RANK', 'LL_ADC_REG_SEQ_DISCONT_2RANKS',
    'LL_ADC_REG_SEQ_DISCONT_3RANKS', 'LL_ADC_REG_SEQ_DISCONT_4RANKS',
    'LL_ADC_REG_SEQ_DISCONT_5RANKS', 'LL_ADC_REG_SEQ_DISCONT_6RANKS',
    'LL_ADC_REG_SEQ_DISCONT_7RANKS', 'LL_ADC_REG_SEQ_DISCONT_8RANKS',
    'LL_ADC_REG_RANK_1', 'LL_ADC_REG_RANK_2', 'LL_ADC_REG_RANK_3', 'LL_ADC_REG_RANK_4',
    'LL_ADC_REG_RANK_5', 'LL_ADC_REG_RANK_6', 'LL_ADC_REG_RANK_7', 'LL_ADC_REG_RANK_8',
    'LL_ADC_REG_RANK_9', 'LL_ADC_REG_RANK_10', 'LL_ADC_REG_RANK_11',
    'LL_ADC_REG_RANK_12', 'LL_ADC_REG_RANK_13', 'LL_ADC_REG_RANK_14',
    'LL_ADC_REG_RANK_15', 'LL_ADC_REG_RANK_16', 'LL_ADC_INJ_TRIG_SOFTWARE',
    'LL_ADC_INJ_TRIG_EXT_TIM1_TRGO', 'LL_ADC_INJ_TRIG_EXT_TIM1_CH4',
    'LL_ADC_INJ_TRIG_EXT_TIM2_TRGO', 'LL_ADC_INJ_TRIG_EXT_TIM2_CH1',
    'LL_ADC_INJ_TRIG_EXT_TIM3_CH4', 'LL_ADC_INJ_TRIG_EXT_TIM4_TRGO',
    'LL_ADC_INJ_TRIG_EXT_EXTI_LINE15', 'LL_ADC_INJ_TRIG_EXT_TIM8_CH4',
    'LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2', 'LL_ADC_INJ_TRIG_EXT_TIM8_TRGO',
    'LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2', 'LL_ADC_INJ_TRIG_EXT_TIM3_CH3',
    'LL_ADC_INJ_TRIG_EXT_TIM3_TRGO', 'LL_ADC_INJ_TRIG_EXT_TIM3_CH1',
    'LL_ADC_INJ_TRIG_EXT_TIM6_TRGO', 'LL_ADC_INJ_TRIG_EXT_TIM15_TRGO',
    'LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2', 'LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4',
    'LL_ADC_INJ_TRIG_EXT_LPTIM1_OUT', 'LL_ADC_INJ_TRIG_EXT_LPTIM2_OUT',
    'LL_ADC_INJ_TRIG_EXT_LPTIM3_OUT', 'LL_ADC_INJ_TRIG_EXT_RISING',
    'LL_ADC_INJ_TRIG_EXT_FALLING', 'LL_ADC_INJ_TRIG_EXT_RISINGFALLING',
    'LL_ADC_INJ_TRIG_INDEPENDENT', 'LL_ADC_INJ_TRIG_FROM_GRP_REGULAR',
    'LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE', 'LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY',
    'LL_ADC_INJ_QUEUE_DISABLE', 'LL_ADC_INJ_SEQ_SCAN_DISABLE',
    'LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS', 'LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS',
    'LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS', 'LL_ADC_INJ_SEQ_DISCONT_DISABLE',
    'LL_ADC_INJ_SEQ_DISCONT_1RANK', 'LL_ADC_INJ_RANK_1', 'LL_ADC_INJ_RANK_2',
    'LL_ADC_INJ_RANK_3', 'LL_ADC_INJ_RANK_4', 'LL_ADC_SAMPLINGTIME_1CYCLE_5',
    'LL_ADC_SAMPLINGTIME_2CYCLES_5', 'LL_ADC_SAMPLINGTIME_8CYCLES_5',
    'LL_ADC_SAMPLINGTIME_16CYCLES_5', 'LL_ADC_SAMPLINGTIME_32CYCLES_5',
    'LL_ADC_SAMPLINGTIME_64CYCLES_5', 'LL_ADC_SAMPLINGTIME_387CYCLES_5',
    'LL_ADC_SAMPLINGTIME_810CYCLES_5', 'LL_ADC_SINGLE_ENDED',
    'LL_ADC_DIFFERENTIAL_ENDED', 'LL_ADC_BOTH_SINGLE_DIFF_ENDED', 'LL_ADC_AWD1',
    'LL_ADC_AWD2', 'LL_ADC_AWD3', 'LL_ADC_AWD_DISABLE', 'LL_ADC_AWD_ALL_CHANNELS_REG',
    'LL_ADC_AWD_ALL_CHANNELS_INJ', 'LL_ADC_AWD_ALL_CHANNELS_REG_INJ',
    'LL_ADC_AWD_CHANNEL_0_REG', 'LL_ADC_AWD_CHANNEL_0_INJ',
    'LL_ADC_AWD_CHANNEL_0_REG_INJ', 'LL_ADC_AWD_CHANNEL_1_REG',
    'LL_ADC_AWD_CHANNEL_1_INJ', 'LL_ADC_AWD_CHANNEL_1_REG_INJ',
    'LL_ADC_AWD_CHANNEL_2_REG', 'LL_ADC_AWD_CHANNEL_2_INJ',
    'LL_ADC_AWD_CHANNEL_2_REG_INJ', 'LL_ADC_AWD_CHANNEL_3_REG',
    'LL_ADC_AWD_CHANNEL_3_INJ', 'LL_ADC_AWD_CHANNEL_3_REG_INJ',
    'LL_ADC_AWD_CHANNEL_4_REG', 'LL_ADC_AWD_CHANNEL_4_INJ',
    'LL_ADC_AWD_CHANNEL_4_REG_INJ', 'LL_ADC_AWD_CHANNEL_5_REG',
    'LL_ADC_AWD_CHANNEL_5_INJ', 'LL_ADC_AWD_CHANNEL_5_REG_INJ',
    'LL_ADC_AWD_CHANNEL_6_REG', 'LL_ADC_AWD_CHANNEL_6_INJ',
    'LL_ADC_AWD_CHANNEL_6_REG_INJ', 'LL_ADC_AWD_CHANNEL_7_REG',
    'LL_ADC_AWD_CHANNEL_7_INJ', 'LL_ADC_AWD_CHANNEL_7_REG_INJ',
    'LL_ADC_AWD_CHANNEL_8_REG', 'LL_ADC_AWD_CHANNEL_8_INJ',
    'LL_ADC_AWD_CHANNEL_8_REG_INJ', 'LL_ADC_AWD_CHANNEL_9_REG',
    'LL_ADC_AWD_CHANNEL_9_INJ', 'LL_ADC_AWD_CHANNEL_9_REG_INJ',
    'LL_ADC_AWD_CHANNEL_10_REG', 'LL_ADC_AWD_CHANNEL_10_INJ',
    'LL_ADC_AWD_CHANNEL_10_REG_INJ', 'LL_ADC_AWD_CHANNEL_11_REG',
    'LL_ADC_AWD_CHANNEL_11_INJ', 'LL_ADC_AWD_CHANNEL_11_REG_INJ',
    'LL_ADC_AWD_CHANNEL_12_REG', 'LL_ADC_AWD_CHANNEL_12_INJ',
    'LL_ADC_AWD_CHANNEL_12_REG_INJ', 'LL_ADC_AWD_CHANNEL_13_REG',
    'LL_ADC_AWD_CHANNEL_13_INJ', 'LL_ADC_AWD_CHANNEL_13_REG_INJ',
    'LL_ADC_AWD_CHANNEL_14_REG', 'LL_ADC_AWD_CHANNEL_14_INJ',
    'LL_ADC_AWD_CHANNEL_14_REG_INJ', 'LL_ADC_AWD_CHANNEL_15_REG',
    'LL_ADC_AWD_CHANNEL_15_INJ', 'LL_ADC_AWD_CHANNEL_15_REG_INJ',
    'LL_ADC_AWD_CHANNEL_16_REG', 'LL_ADC_AWD_CHANNEL_16_INJ',
    'LL_ADC_AWD_CHANNEL_16_REG_INJ', 'LL_ADC_AWD_CHANNEL_17_REG',
    'LL_ADC_AWD_CHANNEL_17_INJ', 'LL_ADC_AWD_CHANNEL_17_REG_INJ',
    'LL_ADC_AWD_CHANNEL_18_REG', 'LL_ADC_AWD_CHANNEL_18_INJ',
    'LL_ADC_AWD_CHANNEL_18_REG_INJ', 'LL_ADC_AWD_CHANNEL_19_REG',
    'LL_ADC_AWD_CHANNEL_19_INJ', 'LL_ADC_AWD_CHANNEL_19_REG_INJ',
    'LL_ADC_AWD_CH_VREFINT_REG', 'LL_ADC_AWD_CH_VREFINT_INJ',
    'LL_ADC_AWD_CH_VREFINT_REG_INJ', 'LL_ADC_AWD_CH_TEMPSENSOR_REG',
    'LL_ADC_AWD_CH_TEMPSENSOR_INJ', 'LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ',
    'LL_ADC_AWD_CH_VBAT_REG', 'LL_ADC_AWD_CH_VBAT_INJ', 'LL_ADC_AWD_CH_VBAT_REG_INJ',
    'LL_ADC_AWD_CH_DAC1CH1_ADC2_REG', 'LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ',
    'LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ', 'LL_ADC_AWD_CH_DAC1CH2_ADC2_REG',
    'LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ', 'LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ',
    'LL_ADC_AWD_THRESHOLD_HIGH', 'LL_ADC_AWD_THRESHOLD_LOW', 'LL_ADC_OVS_DISABLE',
    'LL_ADC_OVS_GRP_REGULAR_CONTINUED', 'LL_ADC_OVS_GRP_REGULAR_RESUMED',
    'LL_ADC_OVS_GRP_INJECTED', 'LL_ADC_OVS_GRP_INJ_REG_RESUMED', 'LL_ADC_OVS_REG_CONT',
    'LL_ADC_OVS_REG_DISCONT', 'LL_ADC_OVS_SHIFT_NONE', 'LL_ADC_OVS_SHIFT_RIGHT_1',
    'LL_ADC_OVS_SHIFT_RIGHT_2', 'LL_ADC_OVS_SHIFT_RIGHT_3', 'LL_ADC_OVS_SHIFT_RIGHT_4',
    'LL_ADC_OVS_SHIFT_RIGHT_5', 'LL_ADC_OVS_SHIFT_RIGHT_6', 'LL_ADC_OVS_SHIFT_RIGHT_7',
    'LL_ADC_OVS_SHIFT_RIGHT_8', 'LL_ADC_OVS_SHIFT_RIGHT_9', 'LL_ADC_OVS_SHIFT_RIGHT_10',
    'LL_ADC_OVS_SHIFT_RIGHT_11', 'LL_ADC_MULTI_INDEPENDENT',
    'LL_ADC_MULTI_DUAL_REG_SIMULT', 'LL_ADC_MULTI_DUAL_REG_INTERL',
    'LL_ADC_MULTI_DUAL_INJ_SIMULT', 'LL_ADC_MULTI_DUAL_INJ_ALTERN',
    'LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM', 'LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT',
    'LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM', 'LL_ADC_MULTI_REG_DMA_EACH_ADC',
    'LL_ADC_MULTI_REG_DMA_RES_32_10B', 'LL_ADC_MULTI_REG_DMA_RES_8B',
    'LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE_5', 'LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES_5',
    'LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES_5', 'LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5',
    'LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES_5_8_BITS', 'LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5',
    'LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES_5_10_BITS', 'LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES',
    'LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5',
    'LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES_5_12_BITS',
    'LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES_5', 'LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES',
    'LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES', 'LL_ADC_MULTI_MASTER', 'LL_ADC_MULTI_SLAVE',
    'LL_ADC_MULTI_MASTER_SLAVE', 'LL_ADC_DELAY_INTERNAL_REGUL_STAB_US',
    'LL_ADC_DELAY_VREFINT_STAB_US', 'LL_ADC_DELAY_TEMPSENSOR_STAB_US',
    'LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES', 'ADC_LINEARITY_BIT_TOGGLE_TIMEOUT',
    'LL_ADC_CommonInitTypeDef', 'LL_ADC_InitTypeDef', 'LL_ADC_REG_InitTypeDef',
    'LL_ADC_INJ_InitTypeDef', 'LL_BDMA_IFCR_CGIF1', 'LL_BDMA_IFCR_CTCIF1',
    'LL_BDMA_IFCR_CHTIF1', 'LL_BDMA_IFCR_CTEIF1', 'LL_BDMA_IFCR_CGIF2',
    'LL_BDMA_IFCR_CTCIF2', 'LL_BDMA_IFCR_CHTIF2', 'LL_BDMA_IFCR_CTEIF2',
    'LL_BDMA_IFCR_CGIF3', 'LL_BDMA_IFCR_CTCIF3', 'LL_BDMA_IFCR_CHTIF3',
    'LL_BDMA_IFCR_CTEIF3', 'LL_BDMA_IFCR_CGIF4', 'LL_BDMA_IFCR_CTCIF4',
    'LL_BDMA_IFCR_CHTIF4', 'LL_BDMA_IFCR_CTEIF4', 'LL_BDMA_IFCR_CGIF5',
    'LL_BDMA_IFCR_CTCIF5', 'LL_BDMA_IFCR_CHTIF5', 'LL_BDMA_IFCR_CTEIF5',
    'LL_BDMA_IFCR_CGIF6', 'LL_BDMA_IFCR_CTCIF6', 'LL_BDMA_IFCR_CHTIF6',
    'LL_BDMA_IFCR_CTEIF6', 'LL_BDMA_IFCR_CGIF7', 'LL_BDMA_IFCR_CTCIF7',
    'LL_BDMA_IFCR_CHTIF7', 'LL_BDMA_IFCR_CTEIF7', 'LL_BDMA_ISR_GIF0',
    'LL_BDMA_ISR_TCIF0', 'LL_BDMA_ISR_HTIF0', 'LL_BDMA_ISR_TEIF0', 'LL_BDMA_ISR_GIF1',
    'LL_BDMA_ISR_TCIF1', 'LL_BDMA_ISR_HTIF1', 'LL_BDMA_ISR_TEIF1', 'LL_BDMA_ISR_GIF2',
    'LL_BDMA_ISR_TCIF2', 'LL_BDMA_ISR_HTIF2', 'LL_BDMA_ISR_TEIF2', 'LL_BDMA_ISR_GIF3',
    'LL_BDMA_ISR_TCIF3', 'LL_BDMA_ISR_HTIF3', 'LL_BDMA_ISR_TEIF3', 'LL_BDMA_ISR_GIF4',
    'LL_BDMA_ISR_TCIF4', 'LL_BDMA_ISR_HTIF4', 'LL_BDMA_ISR_TEIF4', 'LL_BDMA_ISR_GIF5',
    'LL_BDMA_ISR_TCIF5', 'LL_BDMA_ISR_HTIF5', 'LL_BDMA_ISR_TEIF5', 'LL_BDMA_ISR_GIF6',
    'LL_BDMA_ISR_TCIF6', 'LL_BDMA_ISR_HTIF6', 'LL_BDMA_ISR_TEIF6', 'LL_BDMA_ISR_GIF7',
    'LL_BDMA_ISR_TCIF7', 'LL_BDMA_ISR_HTIF7', 'LL_BDMA_ISR_TEIF7', 'LL_BDMA_CCR_TCIE',
    'LL_BDMA_CCR_HTIE', 'LL_BDMA_CCR_TEIE', 'LL_BDMA_CHANNEL_0', 'LL_BDMA_CHANNEL_1',
    'LL_BDMA_CHANNEL_2', 'LL_BDMA_CHANNEL_3', 'LL_BDMA_CHANNEL_4', 'LL_BDMA_CHANNEL_5',
    'LL_BDMA_CHANNEL_6', 'LL_BDMA_CHANNEL_7', 'LL_BDMA_CHANNEL_ALL',
    'LL_BDMA_DIRECTION_PERIPH_TO_MEMORY', 'LL_BDMA_DIRECTION_MEMORY_TO_PERIPH',
    'LL_BDMA_DIRECTION_MEMORY_TO_MEMORY', 'LL_BDMA_MODE_NORMAL',
    'LL_BDMA_MODE_CIRCULAR', 'LL_BDMA_DOUBLEBUFFER_MODE_DISABLE',
    'LL_BDMA_DOUBLEBUFFER_MODE_ENABLE', 'LL_BDMA_PERIPH_INCREMENT',
    'LL_BDMA_PERIPH_NOINCREMENT', 'LL_BDMA_MEMORY_INCREMENT',
    'LL_BDMA_MEMORY_NOINCREMENT', 'LL_BDMA_PDATAALIGN_BYTE',
    'LL_BDMA_PDATAALIGN_HALFWORD', 'LL_BDMA_PDATAALIGN_WORD', 'LL_BDMA_MDATAALIGN_BYTE',
    'LL_BDMA_MDATAALIGN_HALFWORD', 'LL_BDMA_MDATAALIGN_WORD', 'LL_BDMA_PRIORITY_LOW',
    'LL_BDMA_PRIORITY_MEDIUM', 'LL_BDMA_PRIORITY_HIGH', 'LL_BDMA_PRIORITY_VERYHIGH',
    'LL_BDMA_CURRENTTARGETMEM0', 'LL_BDMA_CURRENTTARGETMEM1', 'LL_BDMA_InitTypeDef',
    'LL_AHB3_GRP1_PERIPH_MDMA', 'LL_AHB3_GRP1_PERIPH_DMA2D', 'LL_AHB3_GRP1_PERIPH_FMC',
    'LL_AHB3_GRP1_PERIPH_QSPI', 'LL_AHB3_GRP1_PERIPH_SDMMC1',
    'LL_AHB3_GRP1_PERIPH_FLASH', 'LL_AHB3_GRP1_PERIPH_DTCM1',
    'LL_AHB3_GRP1_PERIPH_DTCM2', 'LL_AHB3_GRP1_PERIPH_ITCM',
    'LL_AHB3_GRP1_PERIPH_AXISRAM', 'LL_AHB3_GRP1_PERIPH_AXISRAM',
    'LL_AHB1_GRP1_PERIPH_DMA1', 'LL_AHB1_GRP1_PERIPH_DMA2', 'LL_AHB1_GRP1_PERIPH_ADC12',
    'LL_AHB1_GRP1_PERIPH_ETH1MAC', 'LL_AHB1_GRP1_PERIPH_ETH1TX',
    'LL_AHB1_GRP1_PERIPH_ETH1RX', 'LL_AHB1_GRP1_PERIPH_USB1OTGHS',
    'LL_AHB1_GRP1_PERIPH_USB1OTGHSULPI', 'LL_AHB1_GRP1_PERIPH_USB2OTGHS',
    'LL_AHB1_GRP1_PERIPH_USB2OTGHSULPI', 'LL_AHB2_GRP1_PERIPH_DCMI',
    'LL_AHB2_GRP1_PERIPH_RNG', 'LL_AHB2_GRP1_PERIPH_SDMMC2',
    'LL_AHB2_GRP1_PERIPH_D2SRAM1', 'LL_AHB2_GRP1_PERIPH_D2SRAM1',
    'LL_AHB2_GRP1_PERIPH_D2SRAM2', 'LL_AHB2_GRP1_PERIPH_D2SRAM2',
    'LL_AHB2_GRP1_PERIPH_D2SRAM3', 'LL_AHB4_GRP1_PERIPH_GPIOA',
    'LL_AHB4_GRP1_PERIPH_GPIOB', 'LL_AHB4_GRP1_PERIPH_GPIOC',
    'LL_AHB4_GRP1_PERIPH_GPIOD', 'LL_AHB4_GRP1_PERIPH_GPIOE',
    'LL_AHB4_GRP1_PERIPH_GPIOF', 'LL_AHB4_GRP1_PERIPH_GPIOG',
    'LL_AHB4_GRP1_PERIPH_GPIOH', 'LL_AHB4_GRP1_PERIPH_GPIOI',
    'LL_AHB4_GRP1_PERIPH_GPIOJ', 'LL_AHB4_GRP1_PERIPH_GPIOK', 'LL_AHB4_GRP1_PERIPH_CRC',
    'LL_AHB4_GRP1_PERIPH_BDMA', 'LL_AHB4_GRP1_PERIPH_BDMA', 'LL_AHB4_GRP1_PERIPH_ADC3',
    'LL_AHB4_GRP1_PERIPH_HSEM', 'LL_AHB4_GRP1_PERIPH_BKPRAM',
    'LL_AHB4_GRP1_PERIPH_SRAM4', 'LL_AHB4_GRP1_PERIPH_D3SRAM1',
    'LL_AHB4_GRP1_PERIPH_SRAM4', 'LL_AHB4_GRP1_PERIPH_D3SRAM1',
    'LL_APB3_GRP1_PERIPH_WWDG1', 'LL_APB1_GRP1_PERIPH_TIM2', 'LL_APB1_GRP1_PERIPH_TIM3',
    'LL_APB1_GRP1_PERIPH_TIM4', 'LL_APB1_GRP1_PERIPH_TIM5', 'LL_APB1_GRP1_PERIPH_TIM6',
    'LL_APB1_GRP1_PERIPH_TIM7', 'LL_APB1_GRP1_PERIPH_TIM12',
    'LL_APB1_GRP1_PERIPH_TIM13', 'LL_APB1_GRP1_PERIPH_TIM14',
    'LL_APB1_GRP1_PERIPH_LPTIM1', 'LL_APB1_GRP1_PERIPH_SPI2',
    'LL_APB1_GRP1_PERIPH_SPI3', 'LL_APB1_GRP1_PERIPH_SPDIFRX',
    'LL_APB1_GRP1_PERIPH_USART2', 'LL_APB1_GRP1_PERIPH_USART3',
    'LL_APB1_GRP1_PERIPH_UART4', 'LL_APB1_GRP1_PERIPH_UART5',
    'LL_APB1_GRP1_PERIPH_I2C1', 'LL_APB1_GRP1_PERIPH_I2C2', 'LL_APB1_GRP1_PERIPH_I2C3',
    'LL_APB1_GRP1_PERIPH_CEC', 'LL_APB1_GRP1_PERIPH_DAC12', 'LL_APB1_GRP1_PERIPH_UART7',
    'LL_APB1_GRP1_PERIPH_UART8', 'LL_APB1_GRP2_PERIPH_CRS',
    'LL_APB1_GRP2_PERIPH_SWPMI1', 'LL_APB1_GRP2_PERIPH_OPAMP',
    'LL_APB1_GRP2_PERIPH_MDIOS', 'LL_APB1_GRP2_PERIPH_FDCAN',
    'LL_APB2_GRP1_PERIPH_TIM1', 'LL_APB2_GRP1_PERIPH_TIM8',
    'LL_APB2_GRP1_PERIPH_USART1', 'LL_APB2_GRP1_PERIPH_USART6',
    'LL_APB2_GRP1_PERIPH_SPI1', 'LL_APB2_GRP1_PERIPH_SPI4', 'LL_APB2_GRP1_PERIPH_TIM15',
    'LL_APB2_GRP1_PERIPH_TIM16', 'LL_APB2_GRP1_PERIPH_TIM17',
    'LL_APB2_GRP1_PERIPH_SPI5', 'LL_APB2_GRP1_PERIPH_SAI1', 'LL_APB2_GRP1_PERIPH_SAI2',
    'LL_APB2_GRP1_PERIPH_SAI3', 'LL_APB2_GRP1_PERIPH_DFSDM1',
    'LL_APB2_GRP1_PERIPH_HRTIM', 'LL_APB4_GRP1_PERIPH_SYSCFG',
    'LL_APB4_GRP1_PERIPH_LPUART1', 'LL_APB4_GRP1_PERIPH_SPI6',
    'LL_APB4_GRP1_PERIPH_I2C4', 'LL_APB4_GRP1_PERIPH_LPTIM2',
    'LL_APB4_GRP1_PERIPH_LPTIM3', 'LL_APB4_GRP1_PERIPH_LPTIM4',
    'LL_APB4_GRP1_PERIPH_LPTIM5', 'LL_APB4_GRP1_PERIPH_COMP12',
    'LL_APB4_GRP1_PERIPH_VREF', 'LL_APB4_GRP1_PERIPH_RTCAPB',
    'LL_APB4_GRP1_PERIPH_SAI4', 'LL_CLKAM_PERIPH_BDMA', 'LL_CLKAM_PERIPH_BDMA',
    'LL_CLKAM_PERIPH_LPUART1', 'LL_CLKAM_PERIPH_LPUART1', 'LL_CLKAM_PERIPH_SPI6',
    'LL_CLKAM_PERIPH_SPI6', 'LL_CLKAM_PERIPH_I2C4', 'LL_CLKAM_PERIPH_I2C4',
    'LL_CLKAM_PERIPH_LPTIM2', 'LL_CLKAM_PERIPH_LPTIM2', 'LL_CLKAM_PERIPH_LPTIM3',
    'LL_CLKAM_PERIPH_LPTIM3', 'LL_CLKAM_PERIPH_LPTIM4', 'LL_CLKAM_PERIPH_LPTIM5',
    'LL_CLKAM_PERIPH_COMP12', 'LL_CLKAM_PERIPH_COMP12', 'LL_CLKAM_PERIPH_VREF',
    'LL_CLKAM_PERIPH_VREF', 'LL_CLKAM_PERIPH_RTC', 'LL_CLKAM_PERIPH_RTC',
    'LL_CLKAM_PERIPH_CRC', 'LL_CLKAM_PERIPH_SAI4', 'LL_CLKAM_PERIPH_ADC3',
    'LL_CLKAM_PERIPH_BKPRAM', 'LL_CLKAM_PERIPH_BKPRAM', 'LL_CLKAM_PERIPH_SRAM4',
    'LL_CLKAM_PERIPH_SRAM4', 'LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS',
    'LL_COMP_WINDOWMODE_DISABLE', 'LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON',
    'LL_COMP_POWERMODE_HIGHSPEED', 'LL_COMP_POWERMODE_MEDIUMSPEED',
    'LL_COMP_POWERMODE_ULTRALOWPOWER', 'LL_COMP_INPUT_PLUS_IO1',
    'LL_COMP_INPUT_PLUS_IO2', 'LL_COMP_INPUT_MINUS_1_4VREFINT',
    'LL_COMP_INPUT_MINUS_1_2VREFINT', 'LL_COMP_INPUT_MINUS_3_4VREFINT',
    'LL_COMP_INPUT_MINUS_VREFINT', 'LL_COMP_INPUT_MINUS_DAC1_CH1',
    'LL_COMP_INPUT_MINUS_DAC1_CH2', 'LL_COMP_INPUT_MINUS_IO1',
    'LL_COMP_INPUT_MINUS_IO2', 'LL_COMP_HYSTERESIS_NONE', 'LL_COMP_HYSTERESIS_LOW',
    'LL_COMP_HYSTERESIS_MEDIUM', 'LL_COMP_HYSTERESIS_HIGH',
    'LL_COMP_OUTPUTPOL_NONINVERTED', 'LL_COMP_OUTPUTPOL_INVERTED',
    'LL_COMP_BLANKINGSRC_NONE', 'LL_COMP_BLANKINGSRC_TIM1_OC5',
    'LL_COMP_BLANKINGSRC_TIM2_OC3', 'LL_COMP_BLANKINGSRC_TIM3_OC3',
    'LL_COMP_BLANKINGSRC_TIM3_OC4', 'LL_COMP_BLANKINGSRC_TIM8_OC5',
    'LL_COMP_BLANKINGSRC_TIM15_OC1', 'LL_COMP_OUTPUT_LEVEL_LOW',
    'LL_COMP_OUTPUT_LEVEL_HIGH', 'LL_COMP_AF_PA6', 'LL_COMP_AF_PA8', 'LL_COMP_AF_PB12',
    'LL_COMP_AF_PE6', 'LL_COMP_AF_PE15', 'LL_COMP_AF_PG2', 'LL_COMP_AF_PG3',
    'LL_COMP_AF_PG4', 'LL_COMP_AF_PI1', 'LL_COMP_AF_PI4', 'LL_COMP_AF_PK2',
    'LL_COMP_DELAY_STARTUP_US', 'LL_COMP_DELAY_VOLTAGE_SCALER_STAB_US',
    'LL_COMP_InitTypeDef', 'LL_CRC_POLYLENGTH_32B', 'LL_CRC_POLYLENGTH_16B',
    'LL_CRC_POLYLENGTH_8B', 'LL_CRC_POLYLENGTH_7B', 'LL_CRC_INDATA_REVERSE_NONE',
    'LL_CRC_INDATA_REVERSE_BYTE', 'LL_CRC_INDATA_REVERSE_HALFWORD',
    'LL_CRC_INDATA_REVERSE_WORD', 'LL_CRC_OUTDATA_REVERSE_NONE',
    'LL_CRC_OUTDATA_REVERSE_BIT', 'LL_CRC_DEFAULT_CRC32_POLY',
    'LL_CRC_DEFAULT_CRC_INITVALUE', 'LL_CRS_ISR_SYNCOKF', 'LL_CRS_ISR_SYNCWARNF',
    'LL_CRS_ISR_ERRF', 'LL_CRS_ISR_ESYNCF', 'LL_CRS_ISR_SYNCERR', 'LL_CRS_ISR_SYNCMISS',
    'LL_CRS_ISR_TRIMOVF', 'LL_CRS_CR_SYNCOKIE', 'LL_CRS_CR_SYNCWARNIE',
    'LL_CRS_CR_ERRIE', 'LL_CRS_CR_ESYNCIE', 'LL_CRS_SYNC_DIV_1', 'LL_CRS_SYNC_DIV_2',
    'LL_CRS_SYNC_DIV_4', 'LL_CRS_SYNC_DIV_8', 'LL_CRS_SYNC_DIV_16',
    'LL_CRS_SYNC_DIV_32', 'LL_CRS_SYNC_DIV_64', 'LL_CRS_SYNC_DIV_128',
    'LL_CRS_SYNC_SOURCE_GPIO', 'LL_CRS_SYNC_SOURCE_LSE', 'LL_CRS_SYNC_SOURCE_USB',
    'LL_CRS_SYNC_POLARITY_RISING', 'LL_CRS_SYNC_POLARITY_FALLING',
    'LL_CRS_FREQ_ERROR_DIR_UP', 'LL_CRS_FREQ_ERROR_DIR_DOWN',
    'LL_CRS_RELOADVALUE_DEFAULT', 'LL_CRS_ERRORLIMIT_DEFAULT',
    'LL_CRS_HSI48CALIBRATION_DEFAULT', 'DAC_CR_CH1_BITOFFSET', 'DAC_CR_CH2_BITOFFSET',
    'DAC_CR_CHX_BITOFFSET_MASK', 'DAC_SWTR_CH1', 'DAC_SWTR_CH2', 'DAC_SWTR_CHX_MASK',
    'DAC_REG_DHR12R1_REGOFFSET', 'DAC_REG_DHR12L1_REGOFFSET',
    'DAC_REG_DHR8R1_REGOFFSET', 'DAC_REG_DHR12R2_REGOFFSET',
    'DAC_REG_DHR12L2_REGOFFSET', 'DAC_REG_DHR8R2_REGOFFSET',
    'DAC_REG_DHR12RX_REGOFFSET_MASK', 'DAC_REG_DHR12LX_REGOFFSET_MASK',
    'DAC_REG_DHR8RX_REGOFFSET_MASK', 'DAC_REG_DHRX_REGOFFSET_MASK',
    'DAC_REG_DOR1_REGOFFSET', 'DAC_REG_DOR2_REGOFFSET', 'DAC_REG_DORX_REGOFFSET_MASK',
    'DAC_REG_SHSR1_REGOFFSET', 'DAC_REG_SHSR2_REGOFFSET',
    'DAC_REG_SHSRX_REGOFFSET_MASK', 'DAC_REG_DHR_REGOFFSET_MASK_POSBIT0',
    'DAC_REG_DORX_REGOFFSET_MASK_POSBIT0', 'DAC_REG_SHSRX_REGOFFSET_MASK_POSBIT0',
    'DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS',
    'DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS', 'DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS',
    'DAC_REG_DORX_REGOFFSET_BITOFFSET_POS', 'DAC_REG_SHSRX_REGOFFSET_BITOFFSET_POS',
    'DAC_DHR12RD_DACC2DHR_BITOFFSET_POS', 'DAC_DHR12LD_DACC2DHR_BITOFFSET_POS',
    'DAC_DHR8RD_DACC2DHR_BITOFFSET_POS', 'DAC_DIGITAL_SCALE_12BITS',
    'LL_DAC_FLAG_DMAUDR1', 'LL_DAC_FLAG_CAL1', 'LL_DAC_FLAG_BWST1',
    'LL_DAC_FLAG_DMAUDR2', 'LL_DAC_FLAG_CAL2', 'LL_DAC_FLAG_BWST2',
    'LL_DAC_IT_DMAUDRIE1', 'LL_DAC_IT_DMAUDRIE2', 'LL_DAC_CHANNEL_1',
    'LL_DAC_CHANNEL_2', 'LL_DAC_MODE_NORMAL_OPERATION', 'LL_DAC_MODE_CALIBRATION',
    'LL_DAC_TRIG_SOFTWARE', 'LL_DAC_TRIG_EXT_TIM1_TRGO', 'LL_DAC_TRIG_EXT_TIM2_TRGO',
    'LL_DAC_TRIG_EXT_TIM4_TRGO', 'LL_DAC_TRIG_EXT_TIM5_TRGO',
    'LL_DAC_TRIG_EXT_TIM6_TRGO', 'LL_DAC_TRIG_EXT_TIM7_TRGO',
    'LL_DAC_TRIG_EXT_TIM8_TRGO', 'LL_DAC_TRIG_EXT_TIM15_TRGO',
    'LL_DAC_TRIG_EXT_HRTIM_TRGO1', 'LL_DAC_TRIG_EXT_HRTIM_TRGO2',
    'LL_DAC_TRIG_EXT_LPTIM1_OUT', 'LL_DAC_TRIG_EXT_LPTIM2_OUT',
    'LL_DAC_TRIG_EXT_EXTI_LINE9', 'LL_DAC_WAVE_AUTO_GENERATION_NONE',
    'LL_DAC_WAVE_AUTO_GENERATION_NOISE', 'LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE',
    'LL_DAC_NOISE_LFSR_UNMASK_BIT0', 'LL_DAC_NOISE_LFSR_UNMASK_BITS1_0',
    'LL_DAC_NOISE_LFSR_UNMASK_BITS2_0', 'LL_DAC_NOISE_LFSR_UNMASK_BITS3_0',
    'LL_DAC_NOISE_LFSR_UNMASK_BITS4_0', 'LL_DAC_NOISE_LFSR_UNMASK_BITS5_0',
    'LL_DAC_NOISE_LFSR_UNMASK_BITS6_0', 'LL_DAC_NOISE_LFSR_UNMASK_BITS7_0',
    'LL_DAC_NOISE_LFSR_UNMASK_BITS8_0', 'LL_DAC_NOISE_LFSR_UNMASK_BITS9_0',
    'LL_DAC_NOISE_LFSR_UNMASK_BITS10_0', 'LL_DAC_NOISE_LFSR_UNMASK_BITS11_0',
    'LL_DAC_TRIANGLE_AMPLITUDE_1', 'LL_DAC_TRIANGLE_AMPLITUDE_3',
    'LL_DAC_TRIANGLE_AMPLITUDE_7', 'LL_DAC_TRIANGLE_AMPLITUDE_15',
    'LL_DAC_TRIANGLE_AMPLITUDE_31', 'LL_DAC_TRIANGLE_AMPLITUDE_63',
    'LL_DAC_TRIANGLE_AMPLITUDE_127', 'LL_DAC_TRIANGLE_AMPLITUDE_255',
    'LL_DAC_TRIANGLE_AMPLITUDE_511', 'LL_DAC_TRIANGLE_AMPLITUDE_1023',
    'LL_DAC_TRIANGLE_AMPLITUDE_2047', 'LL_DAC_TRIANGLE_AMPLITUDE_4095',
    'LL_DAC_OUTPUT_MODE_NORMAL', 'LL_DAC_OUTPUT_MODE_SAMPLE_AND_HOLD',
    'LL_DAC_OUTPUT_BUFFER_ENABLE', 'LL_DAC_OUTPUT_BUFFER_DISABLE',
    'LL_DAC_OUTPUT_CONNECT_GPIO', 'LL_DAC_OUTPUT_CONNECT_INTERNAL',
    'LL_DAC_TRIGGER_SOFTWARE', 'LL_DAC_TRIGGER_TIM2_TRGO', 'LL_DAC_TRIGGER_TIM4_TRGO',
    'LL_DAC_TRIGGER_TIM6_TRGO', 'LL_DAC_TRIGGER_TIM7_TRGO', 'LL_DAC_TRIGGER_TIM8_TRGO',
    'LL_DAC_TRIGGER_EXT_IT9', 'LL_DAC_WAVEGENERATION_NONE',
    'LL_DAC_WAVEGENERATION_NOISE', 'LL_DAC_WAVEGENERATION_TRIANGLE',
    'LL_DAC_CONNECT_GPIO', 'LL_DAC_CONNECT_INTERNAL', 'LL_DAC_RESOLUTION_12B',
    'LL_DAC_RESOLUTION_8B', 'LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED',
    'LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED',
    'LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED',
    'LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US', 'LL_DAC_DELAY_VOLTAGE_SETTLING_US',
    'LL_DAC_InitTypeDef', 'LL_DMA2D_FLAG_CEIF', 'LL_DMA2D_FLAG_CTCIF',
    'LL_DMA2D_FLAG_CAEIF', 'LL_DMA2D_FLAG_TWIF', 'LL_DMA2D_FLAG_TCIF',
    'LL_DMA2D_FLAG_TEIF', 'LL_DMA2D_IT_CEIE', 'LL_DMA2D_IT_CTCIE', 'LL_DMA2D_IT_CAEIE',
    'LL_DMA2D_IT_TWIE', 'LL_DMA2D_IT_TCIE', 'LL_DMA2D_IT_TEIE', 'LL_DMA2D_MODE_M2M',
    'LL_DMA2D_MODE_M2M_PFC', 'LL_DMA2D_MODE_M2M_BLEND', 'LL_DMA2D_MODE_R2M',
    'LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_FG', 'LL_DMA2D_MODE_M2M_BLEND_FIXED_COLOR_BG',
    'LL_DMA2D_OUTPUT_MODE_ARGB8888', 'LL_DMA2D_OUTPUT_MODE_RGB888',
    'LL_DMA2D_OUTPUT_MODE_RGB565', 'LL_DMA2D_OUTPUT_MODE_ARGB1555',
    'LL_DMA2D_OUTPUT_MODE_ARGB4444', 'LL_DMA2D_INPUT_MODE_ARGB8888',
    'LL_DMA2D_INPUT_MODE_RGB888', 'LL_DMA2D_INPUT_MODE_RGB565',
    'LL_DMA2D_INPUT_MODE_ARGB1555', 'LL_DMA2D_INPUT_MODE_ARGB4444',
    'LL_DMA2D_INPUT_MODE_L8', 'LL_DMA2D_INPUT_MODE_AL44', 'LL_DMA2D_INPUT_MODE_AL88',
    'LL_DMA2D_INPUT_MODE_L4', 'LL_DMA2D_INPUT_MODE_A8', 'LL_DMA2D_INPUT_MODE_A4',
    'LL_DMA2D_INPUT_MODE_YCBCR', 'LL_DMA2D_ALPHA_MODE_NO_MODIF',
    'LL_DMA2D_ALPHA_MODE_REPLACE', 'LL_DMA2D_ALPHA_MODE_COMBINE',
    'LL_DMA2D_SWAP_MODE_REGULAR', 'LL_DMA2D_SWAP_MODE_TWO_BY_TWO',
    'LL_DMA2D_RB_MODE_REGULAR', 'LL_DMA2D_RB_MODE_SWAP', 'LL_DMA2D_ALPHA_REGULAR',
    'LL_DMA2D_ALPHA_INVERTED', 'LL_DMA2D_LINE_OFFSET_PIXELS',
    'LL_DMA2D_LINE_OFFSET_BYTES', 'LL_DMA2D_CLUT_COLOR_MODE_ARGB8888',
    'LL_DMA2D_CLUT_COLOR_MODE_RGB888', 'LL_DMA2D_CSS_444', 'LL_DMA2D_CSS_422',
    'LL_DMA2D_CSS_420', 'LL_DMA2D_InitTypeDef', 'LL_DMA2D_LayerCfgTypeDef',
    'LL_DMA2D_ColorTypeDef', 'LL_DMA_STREAM_0', 'LL_DMA_STREAM_1', 'LL_DMA_STREAM_2',
    'LL_DMA_STREAM_3', 'LL_DMA_STREAM_4', 'LL_DMA_STREAM_5', 'LL_DMA_STREAM_6',
    'LL_DMA_STREAM_7', 'LL_DMA_STREAM_ALL', 'LL_DMA_DIRECTION_PERIPH_TO_MEMORY',
    'LL_DMA_DIRECTION_MEMORY_TO_PERIPH', 'LL_DMA_DIRECTION_MEMORY_TO_MEMORY',
    'LL_DMA_MODE_NORMAL', 'LL_DMA_MODE_CIRCULAR', 'LL_DMA_MODE_PFCTRL',
    'LL_DMA_DOUBLEBUFFER_MODE_DISABLE', 'LL_DMA_DOUBLEBUFFER_MODE_ENABLE',
    'LL_DMA_PERIPH_NOINCREMENT', 'LL_DMA_PERIPH_INCREMENT', 'LL_DMA_MEMORY_NOINCREMENT',
    'LL_DMA_MEMORY_INCREMENT', 'LL_DMA_PDATAALIGN_BYTE', 'LL_DMA_PDATAALIGN_HALFWORD',
    'LL_DMA_PDATAALIGN_WORD', 'LL_DMA_MDATAALIGN_BYTE', 'LL_DMA_MDATAALIGN_HALFWORD',
    'LL_DMA_MDATAALIGN_WORD', 'LL_DMA_OFFSETSIZE_PSIZE', 'LL_DMA_OFFSETSIZE_FIXEDTO4',
    'LL_DMA_PRIORITY_LOW', 'LL_DMA_PRIORITY_MEDIUM', 'LL_DMA_PRIORITY_HIGH',
    'LL_DMA_PRIORITY_VERYHIGH', 'LL_DMA_MBURST_SINGLE', 'LL_DMA_MBURST_INC4',
    'LL_DMA_MBURST_INC8', 'LL_DMA_MBURST_INC16', 'LL_DMA_PBURST_SINGLE',
    'LL_DMA_PBURST_INC4', 'LL_DMA_PBURST_INC8', 'LL_DMA_PBURST_INC16',
    'LL_DMA_FIFOMODE_DISABLE', 'LL_DMA_FIFOMODE_ENABLE', 'LL_DMA_FIFOSTATUS_0_25',
    'LL_DMA_FIFOSTATUS_25_50', 'LL_DMA_FIFOSTATUS_50_75', 'LL_DMA_FIFOSTATUS_75_100',
    'LL_DMA_FIFOSTATUS_EMPTY', 'LL_DMA_FIFOSTATUS_FULL', 'LL_DMA_FIFOTHRESHOLD_1_4',
    'LL_DMA_FIFOTHRESHOLD_1_2', 'LL_DMA_FIFOTHRESHOLD_3_4', 'LL_DMA_FIFOTHRESHOLD_FULL',
    'LL_DMA_CURRENTTARGETMEM0', 'LL_DMA_CURRENTTARGETMEM1', 'LL_DMA_InitTypeDef',
    'DMAMUX_CCR_SIZE', 'DMAMUX_RGCR_SIZE', 'DMAMUX_REQ_GEN_OFFSET',
    'DMAMUX_CH_STATUS_OFFSET', 'DMAMUX_REQ_GEN_STATUS_OFFSET', 'LL_DMAMUX_CFR_CSOF0',
    'LL_DMAMUX_CFR_CSOF1', 'LL_DMAMUX_CFR_CSOF2', 'LL_DMAMUX_CFR_CSOF3',
    'LL_DMAMUX_CFR_CSOF4', 'LL_DMAMUX_CFR_CSOF5', 'LL_DMAMUX_CFR_CSOF6',
    'LL_DMAMUX_CFR_CSOF7', 'LL_DMAMUX_CFR_CSOF8', 'LL_DMAMUX_CFR_CSOF9',
    'LL_DMAMUX_CFR_CSOF10', 'LL_DMAMUX_CFR_CSOF11', 'LL_DMAMUX_CFR_CSOF12',
    'LL_DMAMUX_CFR_CSOF13', 'LL_DMAMUX_CFR_CSOF14', 'LL_DMAMUX_CFR_CSOF15',
    'LL_DMAMUX_RGCFR_RGCOF0', 'LL_DMAMUX_RGCFR_RGCOF1', 'LL_DMAMUX_RGCFR_RGCOF2',
    'LL_DMAMUX_RGCFR_RGCOF3', 'LL_DMAMUX_RGCFR_RGCOF4', 'LL_DMAMUX_RGCFR_RGCOF5',
    'LL_DMAMUX_RGCFR_RGCOF6', 'LL_DMAMUX_RGCFR_RGCOF7', 'LL_DMAMUX_CSR_SOF0',
    'LL_DMAMUX_CSR_SOF1', 'LL_DMAMUX_CSR_SOF2', 'LL_DMAMUX_CSR_SOF3',
    'LL_DMAMUX_CSR_SOF4', 'LL_DMAMUX_CSR_SOF5', 'LL_DMAMUX_CSR_SOF6',
    'LL_DMAMUX_CSR_SOF7', 'LL_DMAMUX_CSR_SOF8', 'LL_DMAMUX_CSR_SOF9',
    'LL_DMAMUX_CSR_SOF10', 'LL_DMAMUX_CSR_SOF11', 'LL_DMAMUX_CSR_SOF12',
    'LL_DMAMUX_CSR_SOF13', 'LL_DMAMUX_CSR_SOF14', 'LL_DMAMUX_CSR_SOF15',
    'LL_DMAMUX_RGSR_RGOF0', 'LL_DMAMUX_RGSR_RGOF1', 'LL_DMAMUX_RGSR_RGOF2',
    'LL_DMAMUX_RGSR_RGOF3', 'LL_DMAMUX_RGSR_RGOF4', 'LL_DMAMUX_RGSR_RGOF5',
    'LL_DMAMUX_RGSR_RGOF6', 'LL_DMAMUX_RGSR_RGOF7', 'LL_DMAMUX_CCR_SOIE',
    'LL_DMAMUX_RGCR_RGOIE', 'LL_DMAMUX1_REQ_MEM2MEM', 'LL_DMAMUX1_REQ_GENERATOR0',
    'LL_DMAMUX1_REQ_GENERATOR1', 'LL_DMAMUX1_REQ_GENERATOR2',
    'LL_DMAMUX1_REQ_GENERATOR3', 'LL_DMAMUX1_REQ_GENERATOR4',
    'LL_DMAMUX1_REQ_GENERATOR5', 'LL_DMAMUX1_REQ_GENERATOR6',
    'LL_DMAMUX1_REQ_GENERATOR7', 'LL_DMAMUX1_REQ_ADC1', 'LL_DMAMUX1_REQ_ADC2',
    'LL_DMAMUX1_REQ_TIM1_CH1', 'LL_DMAMUX1_REQ_TIM1_CH2', 'LL_DMAMUX1_REQ_TIM1_CH3',
    'LL_DMAMUX1_REQ_TIM1_CH4', 'LL_DMAMUX1_REQ_TIM1_UP', 'LL_DMAMUX1_REQ_TIM1_TRIG',
    'LL_DMAMUX1_REQ_TIM1_COM', 'LL_DMAMUX1_REQ_TIM2_CH1', 'LL_DMAMUX1_REQ_TIM2_CH2',
    'LL_DMAMUX1_REQ_TIM2_CH3', 'LL_DMAMUX1_REQ_TIM2_CH4', 'LL_DMAMUX1_REQ_TIM2_UP',
    'LL_DMAMUX1_REQ_TIM3_CH1', 'LL_DMAMUX1_REQ_TIM3_CH2', 'LL_DMAMUX1_REQ_TIM3_CH3',
    'LL_DMAMUX1_REQ_TIM3_CH4', 'LL_DMAMUX1_REQ_TIM3_UP', 'LL_DMAMUX1_REQ_TIM3_TRIG',
    'LL_DMAMUX1_REQ_TIM4_CH1', 'LL_DMAMUX1_REQ_TIM4_CH2', 'LL_DMAMUX1_REQ_TIM4_CH3',
    'LL_DMAMUX1_REQ_TIM4_UP', 'LL_DMAMUX1_REQ_I2C1_RX', 'LL_DMAMUX1_REQ_I2C1_TX',
    'LL_DMAMUX1_REQ_I2C2_RX', 'LL_DMAMUX1_REQ_I2C2_TX', 'LL_DMAMUX1_REQ_SPI1_RX',
    'LL_DMAMUX1_REQ_SPI1_TX', 'LL_DMAMUX1_REQ_SPI2_RX', 'LL_DMAMUX1_REQ_SPI2_TX',
    'LL_DMAMUX1_REQ_USART1_RX', 'LL_DMAMUX1_REQ_USART1_TX', 'LL_DMAMUX1_REQ_USART2_RX',
    'LL_DMAMUX1_REQ_USART2_TX', 'LL_DMAMUX1_REQ_USART3_RX', 'LL_DMAMUX1_REQ_USART3_TX',
    'LL_DMAMUX1_REQ_TIM8_CH1', 'LL_DMAMUX1_REQ_TIM8_CH2', 'LL_DMAMUX1_REQ_TIM8_CH3',
    'LL_DMAMUX1_REQ_TIM8_CH4', 'LL_DMAMUX1_REQ_TIM8_UP', 'LL_DMAMUX1_REQ_TIM8_TRIG',
    'LL_DMAMUX1_REQ_TIM8_COM', 'LL_DMAMUX1_REQ_TIM5_CH1', 'LL_DMAMUX1_REQ_TIM5_CH2',
    'LL_DMAMUX1_REQ_TIM5_CH3', 'LL_DMAMUX1_REQ_TIM5_CH4', 'LL_DMAMUX1_REQ_TIM5_UP',
    'LL_DMAMUX1_REQ_TIM5_TRIG', 'LL_DMAMUX1_REQ_SPI3_RX', 'LL_DMAMUX1_REQ_SPI3_TX',
    'LL_DMAMUX1_REQ_UART4_RX', 'LL_DMAMUX1_REQ_UART4_TX', 'LL_DMAMUX1_REQ_UART5_RX',
    'LL_DMAMUX1_REQ_UART5_TX', 'LL_DMAMUX1_REQ_DAC1_CH1', 'LL_DMAMUX1_REQ_DAC1_CH2',
    'LL_DMAMUX1_REQ_TIM6_UP', 'LL_DMAMUX1_REQ_TIM7_UP', 'LL_DMAMUX1_REQ_USART6_RX',
    'LL_DMAMUX1_REQ_USART6_TX', 'LL_DMAMUX1_REQ_I2C3_RX', 'LL_DMAMUX1_REQ_I2C3_TX',
    'LL_DMAMUX1_REQ_DCMI', 'LL_DMAMUX1_REQ_DCMI', 'LL_DMAMUX1_REQ_CRYP_IN',
    'LL_DMAMUX1_REQ_CRYP_OUT', 'LL_DMAMUX1_REQ_HASH_IN', 'LL_DMAMUX1_REQ_UART7_RX',
    'LL_DMAMUX1_REQ_UART7_TX', 'LL_DMAMUX1_REQ_UART8_RX', 'LL_DMAMUX1_REQ_UART8_TX',
    'LL_DMAMUX1_REQ_SPI4_RX', 'LL_DMAMUX1_REQ_SPI4_TX', 'LL_DMAMUX1_REQ_SPI5_RX',
    'LL_DMAMUX1_REQ_SPI5_TX', 'LL_DMAMUX1_REQ_SAI1_A', 'LL_DMAMUX1_REQ_SAI1_B',
    'LL_DMAMUX1_REQ_SAI2_A', 'LL_DMAMUX1_REQ_SAI2_B', 'LL_DMAMUX1_REQ_SWPMI_RX',
    'LL_DMAMUX1_REQ_SWPMI_TX', 'LL_DMAMUX1_REQ_SPDIF_RX_DT',
    'LL_DMAMUX1_REQ_SPDIF_RX_CS', 'LL_DMAMUX1_REQ_HRTIM_MASTER',
    'LL_DMAMUX1_REQ_HRTIM_TIMER_A', 'LL_DMAMUX1_REQ_HRTIM_TIMER_B',
    'LL_DMAMUX1_REQ_HRTIM_TIMER_C', 'LL_DMAMUX1_REQ_HRTIM_TIMER_D',
    'LL_DMAMUX1_REQ_HRTIM_TIMER_E', 'LL_DMAMUX1_REQ_DFSDM1_FLT0',
    'LL_DMAMUX1_REQ_DFSDM1_FLT1', 'LL_DMAMUX1_REQ_DFSDM1_FLT2',
    'LL_DMAMUX1_REQ_DFSDM1_FLT3', 'LL_DMAMUX1_REQ_TIM15_CH1', 'LL_DMAMUX1_REQ_TIM15_UP',
    'LL_DMAMUX1_REQ_TIM15_TRIG', 'LL_DMAMUX1_REQ_TIM15_COM', 'LL_DMAMUX1_REQ_TIM16_CH1',
    'LL_DMAMUX1_REQ_TIM16_UP', 'LL_DMAMUX1_REQ_TIM17_CH1', 'LL_DMAMUX1_REQ_TIM17_UP',
    'LL_DMAMUX1_REQ_SAI3_A', 'LL_DMAMUX1_REQ_SAI3_B', 'LL_DMAMUX1_REQ_ADC3',
    'LL_DMAMUX2_REQ_MEM2MEM', 'LL_DMAMUX2_REQ_GENERATOR0', 'LL_DMAMUX2_REQ_GENERATOR1',
    'LL_DMAMUX2_REQ_GENERATOR2', 'LL_DMAMUX2_REQ_GENERATOR3',
    'LL_DMAMUX2_REQ_GENERATOR4', 'LL_DMAMUX2_REQ_GENERATOR5',
    'LL_DMAMUX2_REQ_GENERATOR6', 'LL_DMAMUX2_REQ_GENERATOR7',
    'LL_DMAMUX2_REQ_LPUART1_RX', 'LL_DMAMUX2_REQ_LPUART1_TX', 'LL_DMAMUX2_REQ_SPI6_RX',
    'LL_DMAMUX2_REQ_SPI6_TX', 'LL_DMAMUX2_REQ_I2C4_RX', 'LL_DMAMUX2_REQ_I2C4_TX',
    'LL_DMAMUX2_REQ_SAI4_A', 'LL_DMAMUX2_REQ_SAI4_B', 'LL_DMAMUX2_REQ_ADC3',
    'LL_DMAMUX_CHANNEL_0', 'LL_DMAMUX_CHANNEL_1', 'LL_DMAMUX_CHANNEL_2',
    'LL_DMAMUX_CHANNEL_3', 'LL_DMAMUX_CHANNEL_4', 'LL_DMAMUX_CHANNEL_5',
    'LL_DMAMUX_CHANNEL_6', 'LL_DMAMUX_CHANNEL_7', 'LL_DMAMUX_CHANNEL_8',
    'LL_DMAMUX_CHANNEL_9', 'LL_DMAMUX_CHANNEL_10', 'LL_DMAMUX_CHANNEL_11',
    'LL_DMAMUX_CHANNEL_12', 'LL_DMAMUX_CHANNEL_13', 'LL_DMAMUX_CHANNEL_14',
    'LL_DMAMUX_CHANNEL_15', 'LL_DMAMUX_SYNC_NO_EVENT', 'LL_DMAMUX_SYNC_POL_RISING',
    'LL_DMAMUX_SYNC_POL_FALLING', 'LL_DMAMUX_SYNC_POL_RISING_FALLING',
    'LL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT', 'LL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT',
    'LL_DMAMUX1_SYNC_DMAMUX1_CH2_EVT', 'LL_DMAMUX1_SYNC_LPTIM1_OUT',
    'LL_DMAMUX1_SYNC_LPTIM2_OUT', 'LL_DMAMUX1_SYNC_LPTIM3_OUT', 'LL_DMAMUX1_SYNC_EXTI0',
    'LL_DMAMUX1_SYNC_TIM12_TRGO', 'LL_DMAMUX2_SYNC_DMAMUX2_CH0_EVT',
    'LL_DMAMUX2_SYNC_DMAMUX2_CH1_EVT', 'LL_DMAMUX2_SYNC_DMAMUX2_CH2_EVT',
    'LL_DMAMUX2_SYNC_DMAMUX2_CH3_EVT', 'LL_DMAMUX2_SYNC_DMAMUX2_CH4_EVT',
    'LL_DMAMUX2_SYNC_DMAMUX2_CH5_EVT', 'LL_DMAMUX2_SYNC_LPUART1_RX_WKUP',
    'LL_DMAMUX2_SYNC_LPUART1_TX_WKUP', 'LL_DMAMUX2_SYNC_LPTIM2_OUT',
    'LL_DMAMUX2_SYNC_LPTIM3_OUT', 'LL_DMAMUX2_SYNC_I2C4_WKUP',
    'LL_DMAMUX2_SYNC_SPI6_WKUP', 'LL_DMAMUX2_SYNC_COMP1_OUT',
    'LL_DMAMUX2_SYNC_RTC_WKUP', 'LL_DMAMUX2_SYNC_EXTI0', 'LL_DMAMUX2_SYNC_EXTI2',
    'LL_DMAMUX_REQ_GEN_0', 'LL_DMAMUX_REQ_GEN_1', 'LL_DMAMUX_REQ_GEN_2',
    'LL_DMAMUX_REQ_GEN_3', 'LL_DMAMUX_REQ_GEN_4', 'LL_DMAMUX_REQ_GEN_5',
    'LL_DMAMUX_REQ_GEN_6', 'LL_DMAMUX_REQ_GEN_7', 'LL_DMAMUX_REQ_GEN_NO_EVENT',
    'LL_DMAMUX_REQ_GEN_POL_RISING', 'LL_DMAMUX_REQ_GEN_POL_FALLING',
    'LL_DMAMUX_REQ_GEN_POL_RISING_FALLING', 'LL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT',
    'LL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT', 'LL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT',
    'LL_DMAMUX1_REQ_GEN_LPTIM1_OUT', 'LL_DMAMUX1_REQ_GEN_LPTIM2_OUT',
    'LL_DMAMUX1_REQ_GEN_LPTIM3_OUT', 'LL_DMAMUX1_REQ_GEN_EXTI0',
    'LL_DMAMUX1_REQ_GEN_TIM12_TRGO', 'LL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT',
    'LL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT', 'LL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT',
    'LL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT', 'LL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT',
    'LL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT', 'LL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT',
    'LL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP', 'LL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP',
    'LL_DMAMUX2_REQ_GEN_LPTIM2_WKUP', 'LL_DMAMUX2_REQ_GEN_LPTIM2_OUT',
    'LL_DMAMUX2_REQ_GEN_LPTIM3_WKUP', 'LL_DMAMUX2_REQ_GEN_LPTIM3_OUT',
    'LL_DMAMUX2_REQ_GEN_LPTIM4_WKUP', 'LL_DMAMUX2_REQ_GEN_LPTIM5_WKUP',
    'LL_DMAMUX2_REQ_GEN_I2C4_WKUP', 'LL_DMAMUX2_REQ_GEN_SPI6_WKUP',
    'LL_DMAMUX2_REQ_GEN_COMP1_OUT', 'LL_DMAMUX2_REQ_GEN_COMP2_OUT',
    'LL_DMAMUX2_REQ_GEN_RTC_WKUP', 'LL_DMAMUX2_REQ_GEN_EXTI0',
    'LL_DMAMUX2_REQ_GEN_EXTI2', 'LL_DMAMUX2_REQ_GEN_I2C4_IT_EVT',
    'LL_DMAMUX2_REQ_GEN_SPI6_IT', 'LL_DMAMUX2_REQ_GEN_LPUART1_TX_IT',
    'LL_DMAMUX2_REQ_GEN_LPUART1_RX_IT', 'LL_DMAMUX2_REQ_GEN_ADC3_IT',
    'LL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT', 'LL_DMAMUX2_REQ_GEN_BDMA_CH0_IT',
    'LL_DMAMUX2_REQ_GEN_BDMA_CH1_IT', 'LL_EXTI_LINE_0', 'LL_EXTI_LINE_1',
    'LL_EXTI_LINE_2', 'LL_EXTI_LINE_3', 'LL_EXTI_LINE_4', 'LL_EXTI_LINE_5',
    'LL_EXTI_LINE_6', 'LL_EXTI_LINE_7', 'LL_EXTI_LINE_8', 'LL_EXTI_LINE_9',
    'LL_EXTI_LINE_10', 'LL_EXTI_LINE_11', 'LL_EXTI_LINE_12', 'LL_EXTI_LINE_13',
    'LL_EXTI_LINE_14', 'LL_EXTI_LINE_15', 'LL_EXTI_LINE_16', 'LL_EXTI_LINE_17',
    'LL_EXTI_LINE_18', 'LL_EXTI_LINE_19', 'LL_EXTI_LINE_20', 'LL_EXTI_LINE_21',
    'LL_EXTI_LINE_22', 'LL_EXTI_LINE_23', 'LL_EXTI_LINE_24', 'LL_EXTI_LINE_25',
    'LL_EXTI_LINE_26', 'LL_EXTI_LINE_27', 'LL_EXTI_LINE_28', 'LL_EXTI_LINE_29',
    'LL_EXTI_LINE_30', 'LL_EXTI_LINE_31', 'LL_EXTI_LINE_ALL_0_31', 'LL_EXTI_LINE_32',
    'LL_EXTI_LINE_33', 'LL_EXTI_LINE_34', 'LL_EXTI_LINE_35', 'LL_EXTI_LINE_36',
    'LL_EXTI_LINE_37', 'LL_EXTI_LINE_38', 'LL_EXTI_LINE_39', 'LL_EXTI_LINE_40',
    'LL_EXTI_LINE_41', 'LL_EXTI_LINE_42', 'LL_EXTI_LINE_43', 'LL_EXTI_LINE_44',
    'LL_EXTI_LINE_47', 'LL_EXTI_LINE_48', 'LL_EXTI_LINE_49', 'LL_EXTI_LINE_50',
    'LL_EXTI_LINE_51', 'LL_EXTI_LINE_52', 'LL_EXTI_LINE_53', 'LL_EXTI_LINE_54',
    'LL_EXTI_LINE_55', 'LL_EXTI_LINE_56', 'LL_EXTI_LINE_57', 'LL_EXTI_LINE_58',
    'LL_EXTI_LINE_59', 'LL_EXTI_LINE_60', 'LL_EXTI_LINE_61', 'LL_EXTI_LINE_62',
    'LL_EXTI_LINE_63', 'LL_EXTI_LINE_ALL_32_63', 'LL_EXTI_LINE_64', 'LL_EXTI_LINE_65',
    'LL_EXTI_LINE_66', 'LL_EXTI_LINE_67', 'LL_EXTI_LINE_68', 'LL_EXTI_LINE_69',
    'LL_EXTI_LINE_70', 'LL_EXTI_LINE_71', 'LL_EXTI_LINE_72', 'LL_EXTI_LINE_73',
    'LL_EXTI_LINE_74', 'LL_EXTI_LINE_75', 'LL_EXTI_LINE_76', 'LL_EXTI_LINE_85',
    'LL_EXTI_LINE_86', 'LL_EXTI_LINE_87', 'LL_EXTI_LINE_ALL_64_95', 'LL_EXTI_LINE_ALL',
    'LL_EXTI_LINE_NONE', 'LL_EXTI_MODE_IT', 'LL_EXTI_MODE_EVENT',
    'LL_EXTI_MODE_IT_EVENT', 'LL_EXTI_TRIGGER_NONE', 'LL_EXTI_TRIGGER_RISING',
    'LL_EXTI_TRIGGER_FALLING', 'LL_EXTI_TRIGGER_RISING_FALLING',
    'LL_EXTI_D3_PEND_CLR_DMACH6', 'LL_EXTI_D3_PEND_CLR_DMACH7',
    'LL_EXTI_D3_PEND_CLR_LPTIM4', 'LL_EXTI_D3_PEND_CLR_LPTIM5', 'LL_EXTI_InitTypeDef',
    'FMC_NORSRAM_InitTypeDef', 'FMC_NORSRAM_TimingTypeDef', 'FMC_NAND_InitTypeDef',
    'FMC_NAND_PCC_TimingTypeDef', 'FMC_SDRAM_InitTypeDef', 'FMC_SDRAM_TimingTypeDef',
    'FMC_SDRAM_CommandTypeDef', 'LL_GPIO_PIN_0', 'LL_GPIO_PIN_1', 'LL_GPIO_PIN_2',
    'LL_GPIO_PIN_3', 'LL_GPIO_PIN_4', 'LL_GPIO_PIN_5', 'LL_GPIO_PIN_6', 'LL_GPIO_PIN_7',
    'LL_GPIO_PIN_8', 'LL_GPIO_PIN_9', 'LL_GPIO_PIN_10', 'LL_GPIO_PIN_11',
    'LL_GPIO_PIN_12', 'LL_GPIO_PIN_13', 'LL_GPIO_PIN_14', 'LL_GPIO_PIN_15',
    'LL_GPIO_PIN_ALL', 'LL_GPIO_MODE_INPUT', 'LL_GPIO_MODE_OUTPUT',
    'LL_GPIO_MODE_ALTERNATE', 'LL_GPIO_MODE_ANALOG', 'LL_GPIO_OUTPUT_PUSHPULL',
    'LL_GPIO_OUTPUT_OPENDRAIN', 'LL_GPIO_SPEED_FREQ_LOW', 'LL_GPIO_SPEED_FREQ_MEDIUM',
    'LL_GPIO_SPEED_FREQ_HIGH', 'LL_GPIO_SPEED_FREQ_VERY_HIGH', 'LL_GPIO_SPEED_LOW',
    'LL_GPIO_SPEED_MEDIUM', 'LL_GPIO_SPEED_FAST', 'LL_GPIO_SPEED_HIGH',
    'LL_GPIO_PULL_NO', 'LL_GPIO_PULL_UP', 'LL_GPIO_PULL_DOWN', 'LL_GPIO_AF_0',
    'LL_GPIO_AF_1', 'LL_GPIO_AF_2', 'LL_GPIO_AF_3', 'LL_GPIO_AF_4', 'LL_GPIO_AF_5',
    'LL_GPIO_AF_6', 'LL_GPIO_AF_7', 'LL_GPIO_AF_8', 'LL_GPIO_AF_9', 'LL_GPIO_AF_10',
    'LL_GPIO_AF_11', 'LL_GPIO_AF_12', 'LL_GPIO_AF_13', 'LL_GPIO_AF_14', 'LL_GPIO_AF_15',
    'LL_GPIO_InitTypeDef', 'HRTIM_CR1_UDIS_MASK', 'HRTIM_CR2_SWUPD_MASK',
    'HRTIM_CR2_SWRST_MASK', 'HRTIM_OENR_OEN_MASK', 'HRTIM_OENR_ODIS_MASK',
    'HRTIM_OUT_CONFIG_MASK', 'HRTIM_EE_CONFIG_MASK', 'HRTIM_FLT_CONFIG_MASK',
    'HRTIM_BM_CONFIG_MASK', 'LL_HRTIM_ISR_FLT1', 'LL_HRTIM_ISR_FLT2',
    'LL_HRTIM_ISR_FLT3', 'LL_HRTIM_ISR_FLT4', 'LL_HRTIM_ISR_FLT5',
    'LL_HRTIM_ISR_SYSFLT', 'LL_HRTIM_ISR_BMPER', 'LL_HRTIM_MISR_MCMP1',
    'LL_HRTIM_MISR_MCMP2', 'LL_HRTIM_MISR_MCMP3', 'LL_HRTIM_MISR_MCMP4',
    'LL_HRTIM_MISR_MREP', 'LL_HRTIM_MISR_SYNC', 'LL_HRTIM_MISR_MUPD',
    'LL_HRTIM_TIMISR_CMP1', 'LL_HRTIM_TIMISR_CMP2', 'LL_HRTIM_TIMISR_CMP3',
    'LL_HRTIM_TIMISR_CMP4', 'LL_HRTIM_TIMISR_REP', 'LL_HRTIM_TIMISR_UPD',
    'LL_HRTIM_TIMISR_CPT1', 'LL_HRTIM_TIMISR_CPT2', 'LL_HRTIM_TIMISR_SET1',
    'LL_HRTIM_TIMISR_RST1', 'LL_HRTIM_TIMISR_SET2', 'LL_HRTIM_TIMISR_RST2',
    'LL_HRTIM_TIMISR_RST', 'LL_HRTIM_TIMISR_DLYPRT', 'LL_HRTIM_MDIER_MCMP1IE',
    'LL_HRTIM_MDIER_MCMP2IE', 'LL_HRTIM_MDIER_MCMP3IE', 'LL_HRTIM_MDIER_MCMP4IE',
    'LL_HRTIM_MDIER_MREPIE', 'LL_HRTIM_MDIER_SYNCIE', 'LL_HRTIM_MDIER_MUPDIE',
    'LL_HRTIM_TIMDIER_CMP1IE', 'LL_HRTIM_TIMDIER_CMP2IE', 'LL_HRTIM_TIMDIER_CMP3IE',
    'LL_HRTIM_TIMDIER_CMP4IE', 'LL_HRTIM_TIMDIER_REPIE', 'LL_HRTIM_TIMDIER_UPDIE',
    'LL_HRTIM_TIMDIER_CPT1IE', 'LL_HRTIM_TIMDIER_CPT2IE', 'LL_HRTIM_TIMDIER_SET1IE',
    'LL_HRTIM_TIMDIER_RST1IE', 'LL_HRTIM_TIMDIER_SET2IE', 'LL_HRTIM_TIMDIER_RST2IE',
    'LL_HRTIM_TIMDIER_RSTIE', 'LL_HRTIM_TIMDIER_DLYPRTIE', 'LL_HRTIM_SYNCIN_SRC_NONE',
    'LL_HRTIM_SYNCIN_SRC_TIM_EVENT', 'LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT',
    'LL_HRTIM_SYNCOUT_SRC_MASTER_START', 'LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1',
    'LL_HRTIM_SYNCOUT_SRC_TIMA_START', 'LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1',
    'LL_HRTIM_SYNCOUT_DISABLED', 'LL_HRTIM_SYNCOUT_POSITIVE_PULSE',
    'LL_HRTIM_SYNCOUT_NEGATIVE_PULSE', 'LL_HRTIM_TIMER_NONE', 'LL_HRTIM_TIMER_MASTER',
    'LL_HRTIM_TIMER_A', 'LL_HRTIM_TIMER_B', 'LL_HRTIM_TIMER_C', 'LL_HRTIM_TIMER_D',
    'LL_HRTIM_TIMER_E', 'LL_HRTIM_TIMER_X', 'LL_HRTIM_TIMER_ALL', 'LL_HRTIM_OUTPUT_TA1',
    'LL_HRTIM_OUTPUT_TA2', 'LL_HRTIM_OUTPUT_TB1', 'LL_HRTIM_OUTPUT_TB2',
    'LL_HRTIM_OUTPUT_TC1', 'LL_HRTIM_OUTPUT_TC2', 'LL_HRTIM_OUTPUT_TD1',
    'LL_HRTIM_OUTPUT_TD2', 'LL_HRTIM_OUTPUT_TE1', 'LL_HRTIM_OUTPUT_TE2',
    'LL_HRTIM_COMPAREUNIT_2', 'LL_HRTIM_COMPAREUNIT_4', 'LL_HRTIM_CAPTUREUNIT_1',
    'LL_HRTIM_CAPTUREUNIT_2', 'LL_HRTIM_FAULT_1', 'LL_HRTIM_FAULT_2',
    'LL_HRTIM_FAULT_3', 'LL_HRTIM_FAULT_4', 'LL_HRTIM_FAULT_5', 'LL_HRTIM_EVENT_1',
    'LL_HRTIM_EVENT_2', 'LL_HRTIM_EVENT_3', 'LL_HRTIM_EVENT_4', 'LL_HRTIM_EVENT_5',
    'LL_HRTIM_EVENT_6', 'LL_HRTIM_EVENT_7', 'LL_HRTIM_EVENT_8', 'LL_HRTIM_EVENT_9',
    'LL_HRTIM_EVENT_10', 'LL_HRTIM_OUTPUTSTATE_IDLE', 'LL_HRTIM_OUTPUTSTATE_RUN',
    'LL_HRTIM_OUTPUTSTATE_FAULT', 'LL_HRTIM_ADCTRIG_1', 'LL_HRTIM_ADCTRIG_2',
    'LL_HRTIM_ADCTRIG_3', 'LL_HRTIM_ADCTRIG_4', 'LL_HRTIM_ADCTRIG_UPDATE_MASTER',
    'LL_HRTIM_ADCTRIG_UPDATE_TIMER_A', 'LL_HRTIM_ADCTRIG_UPDATE_TIMER_B',
    'LL_HRTIM_ADCTRIG_UPDATE_TIMER_C', 'LL_HRTIM_ADCTRIG_UPDATE_TIMER_D',
    'LL_HRTIM_ADCTRIG_UPDATE_TIMER_E', 'LL_HRTIM_ADCTRIG_SRC13_NONE',
    'LL_HRTIM_ADCTRIG_SRC13_MCMP1', 'LL_HRTIM_ADCTRIG_SRC13_MCMP2',
    'LL_HRTIM_ADCTRIG_SRC13_MCMP3', 'LL_HRTIM_ADCTRIG_SRC13_MCMP4',
    'LL_HRTIM_ADCTRIG_SRC13_MPER', 'LL_HRTIM_ADCTRIG_SRC13_EEV1',
    'LL_HRTIM_ADCTRIG_SRC13_EEV2', 'LL_HRTIM_ADCTRIG_SRC13_EEV3',
    'LL_HRTIM_ADCTRIG_SRC13_EEV4', 'LL_HRTIM_ADCTRIG_SRC13_EEV5',
    'LL_HRTIM_ADCTRIG_SRC13_TIMACMP2', 'LL_HRTIM_ADCTRIG_SRC13_TIMACMP3',
    'LL_HRTIM_ADCTRIG_SRC13_TIMACMP4', 'LL_HRTIM_ADCTRIG_SRC13_TIMAPER',
    'LL_HRTIM_ADCTRIG_SRC13_TIMARST', 'LL_HRTIM_ADCTRIG_SRC13_TIMBCMP2',
    'LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3', 'LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4',
    'LL_HRTIM_ADCTRIG_SRC13_TIMBPER', 'LL_HRTIM_ADCTRIG_SRC13_TIMBRST',
    'LL_HRTIM_ADCTRIG_SRC13_TIMCCMP2', 'LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3',
    'LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4', 'LL_HRTIM_ADCTRIG_SRC13_TIMCPER',
    'LL_HRTIM_ADCTRIG_SRC13_TIMDCMP2', 'LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3',
    'LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4', 'LL_HRTIM_ADCTRIG_SRC13_TIMDPER',
    'LL_HRTIM_ADCTRIG_SRC13_TIMECMP2', 'LL_HRTIM_ADCTRIG_SRC13_TIMECMP3',
    'LL_HRTIM_ADCTRIG_SRC13_TIMECMP4', 'LL_HRTIM_ADCTRIG_SRC13_TIMEPER',
    'LL_HRTIM_ADCTRIG_SRC24_NONE', 'LL_HRTIM_ADCTRIG_SRC24_MCMP1',
    'LL_HRTIM_ADCTRIG_SRC24_MCMP2', 'LL_HRTIM_ADCTRIG_SRC24_MCMP3',
    'LL_HRTIM_ADCTRIG_SRC24_MCMP4', 'LL_HRTIM_ADCTRIG_SRC24_MPER',
    'LL_HRTIM_ADCTRIG_SRC24_EEV6', 'LL_HRTIM_ADCTRIG_SRC24_EEV7',
    'LL_HRTIM_ADCTRIG_SRC24_EEV8', 'LL_HRTIM_ADCTRIG_SRC24_EEV9',
    'LL_HRTIM_ADCTRIG_SRC24_EEV10', 'LL_HRTIM_ADCTRIG_SRC24_TIMACMP2',
    'LL_HRTIM_ADCTRIG_SRC24_TIMACMP3', 'LL_HRTIM_ADCTRIG_SRC24_TIMACMP4',
    'LL_HRTIM_ADCTRIG_SRC24_TIMAPER', 'LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2',
    'LL_HRTIM_ADCTRIG_SRC24_TIMBCMP3', 'LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4',
    'LL_HRTIM_ADCTRIG_SRC24_TIMBPER', 'LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2',
    'LL_HRTIM_ADCTRIG_SRC24_TIMCCMP3', 'LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4',
    'LL_HRTIM_ADCTRIG_SRC24_TIMCPER', 'LL_HRTIM_ADCTRIG_SRC24_TIMCRST',
    'LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2', 'LL_HRTIM_ADCTRIG_SRC24_TIMDCMP3',
    'LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4', 'LL_HRTIM_ADCTRIG_SRC24_TIMDPER',
    'LL_HRTIM_ADCTRIG_SRC24_TIMDRST', 'LL_HRTIM_ADCTRIG_SRC24_TIMECMP2',
    'LL_HRTIM_ADCTRIG_SRC24_TIMECMP3', 'LL_HRTIM_ADCTRIG_SRC24_TIMECMP4',
    'LL_HRTIM_ADCTRIG_SRC24_TIMERST', 'LL_HRTIM_PRESCALERRATIO_DIV1',
    'LL_HRTIM_PRESCALERRATIO_DIV2', 'LL_HRTIM_PRESCALERRATIO_DIV4',
    'LL_HRTIM_MODE_CONTINUOUS', 'LL_HRTIM_MODE_SINGLESHOT',
    'LL_HRTIM_MODE_RETRIGGERABLE', 'LL_HRTIM_DACTRIG_NONE',
    'LL_HRTIM_DACTRIG_DACTRIGOUT_1', 'LL_HRTIM_DACTRIG_DACTRIGOUT_2',
    'LL_HRTIM_DACTRIG_DACTRIGOUT_3', 'LL_HRTIM_UPDATETRIG_NONE',
    'LL_HRTIM_UPDATETRIG_MASTER', 'LL_HRTIM_UPDATETRIG_TIMER_A',
    'LL_HRTIM_UPDATETRIG_TIMER_B', 'LL_HRTIM_UPDATETRIG_TIMER_C',
    'LL_HRTIM_UPDATETRIG_TIMER_D', 'LL_HRTIM_UPDATETRIG_TIMER_E',
    'LL_HRTIM_UPDATETRIG_REPETITION', 'LL_HRTIM_UPDATETRIG_RESET',
    'LL_HRTIM_UPDATEGATING_INDEPENDENT', 'LL_HRTIM_UPDATEGATING_DMABURST',
    'LL_HRTIM_UPDATEGATING_DMABURST_UPDATE', 'LL_HRTIM_UPDATEGATING_UPDEN1',
    'LL_HRTIM_UPDATEGATING_UPDEN2', 'LL_HRTIM_UPDATEGATING_UPDEN3',
    'LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE', 'LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE',
    'LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE', 'LL_HRTIM_COMPAREMODE_REGULAR',
    'LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT', 'LL_HRTIM_COMPAREMODE_DELAY_CMP1',
    'LL_HRTIM_COMPAREMODE_DELAY_CMP3', 'LL_HRTIM_RESETTRIG_NONE',
    'LL_HRTIM_RESETTRIG_UPDATE', 'LL_HRTIM_RESETTRIG_CMP2', 'LL_HRTIM_RESETTRIG_CMP4',
    'LL_HRTIM_RESETTRIG_MASTER_PER', 'LL_HRTIM_RESETTRIG_MASTER_CMP1',
    'LL_HRTIM_RESETTRIG_MASTER_CMP2', 'LL_HRTIM_RESETTRIG_MASTER_CMP3',
    'LL_HRTIM_RESETTRIG_MASTER_CMP4', 'LL_HRTIM_RESETTRIG_EEV_1',
    'LL_HRTIM_RESETTRIG_EEV_2', 'LL_HRTIM_RESETTRIG_EEV_3', 'LL_HRTIM_RESETTRIG_EEV_4',
    'LL_HRTIM_RESETTRIG_EEV_5', 'LL_HRTIM_RESETTRIG_EEV_6', 'LL_HRTIM_RESETTRIG_EEV_7',
    'LL_HRTIM_RESETTRIG_EEV_8', 'LL_HRTIM_RESETTRIG_EEV_9', 'LL_HRTIM_RESETTRIG_EEV_10',
    'LL_HRTIM_RESETTRIG_OTHER1_CMP1', 'LL_HRTIM_RESETTRIG_OTHER1_CMP2',
    'LL_HRTIM_RESETTRIG_OTHER1_CMP4', 'LL_HRTIM_RESETTRIG_OTHER2_CMP1',
    'LL_HRTIM_RESETTRIG_OTHER2_CMP2', 'LL_HRTIM_RESETTRIG_OTHER2_CMP4',
    'LL_HRTIM_RESETTRIG_OTHER3_CMP1', 'LL_HRTIM_RESETTRIG_OTHER3_CMP2',
    'LL_HRTIM_RESETTRIG_OTHER3_CMP4', 'LL_HRTIM_RESETTRIG_OTHER4_CMP1',
    'LL_HRTIM_RESETTRIG_OTHER4_CMP2', 'LL_HRTIM_RESETTRIG_OTHER4_CMP4',
    'LL_HRTIM_CAPTURETRIG_NONE', 'LL_HRTIM_CAPTURETRIG_UPDATE',
    'LL_HRTIM_CAPTURETRIG_EEV_1', 'LL_HRTIM_CAPTURETRIG_EEV_2',
    'LL_HRTIM_CAPTURETRIG_EEV_3', 'LL_HRTIM_CAPTURETRIG_EEV_4',
    'LL_HRTIM_CAPTURETRIG_EEV_5', 'LL_HRTIM_CAPTURETRIG_EEV_6',
    'LL_HRTIM_CAPTURETRIG_EEV_7', 'LL_HRTIM_CAPTURETRIG_EEV_8',
    'LL_HRTIM_CAPTURETRIG_EEV_9', 'LL_HRTIM_CAPTURETRIG_EEV_10',
    'LL_HRTIM_CAPTURETRIG_TA1_SET', 'LL_HRTIM_CAPTURETRIG_TA1_RESET',
    'LL_HRTIM_CAPTURETRIG_TIMA_CMP1', 'LL_HRTIM_CAPTURETRIG_TIMA_CMP2',
    'LL_HRTIM_CAPTURETRIG_TB1_SET', 'LL_HRTIM_CAPTURETRIG_TB1_RESET',
    'LL_HRTIM_CAPTURETRIG_TIMB_CMP1', 'LL_HRTIM_CAPTURETRIG_TIMB_CMP2',
    'LL_HRTIM_CAPTURETRIG_TC1_SET', 'LL_HRTIM_CAPTURETRIG_TC1_RESET',
    'LL_HRTIM_CAPTURETRIG_TIMC_CMP1', 'LL_HRTIM_CAPTURETRIG_TIMC_CMP2',
    'LL_HRTIM_CAPTURETRIG_TD1_SET', 'LL_HRTIM_CAPTURETRIG_TD1_RESET',
    'LL_HRTIM_CAPTURETRIG_TIMD_CMP1', 'LL_HRTIM_CAPTURETRIG_TIMD_CMP2',
    'LL_HRTIM_CAPTURETRIG_TE1_SET', 'LL_HRTIM_CAPTURETRIG_TE1_RESET',
    'LL_HRTIM_CAPTURETRIG_TIME_CMP1', 'LL_HRTIM_CAPTURETRIG_TIME_CMP2',
    'LL_HRTIM_DLYPRT_DELAYOUT1_EEV6', 'LL_HRTIM_DLYPRT_DELAYOUT2_EEV6',
    'LL_HRTIM_DLYPRT_DELAYBOTH_EEV6', 'LL_HRTIM_DLYPRT_BALANCED_EEV6',
    'LL_HRTIM_DLYPRT_DELAYOUT1_EEV7', 'LL_HRTIM_DLYPRT_DELAYOUT2_EEV7',
    'LL_HRTIM_DLYPRT_DELAYBOTH_EEV7', 'LL_HRTIM_DLYPRT_BALANCED_EEV7',
    'LL_HRTIM_DLYPRT_DELAYOUT1_EEV8', 'LL_HRTIM_DLYPRT_DELAYOUT2_EEV8',
    'LL_HRTIM_DLYPRT_DELAYBOTH_EEV8', 'LL_HRTIM_DLYPRT_BALANCED_EEV8',
    'LL_HRTIM_DLYPRT_DELAYOUT1_EEV9', 'LL_HRTIM_DLYPRT_DELAYOUT2_EEV9',
    'LL_HRTIM_DLYPRT_DELAYBOTH_EEV9', 'LL_HRTIM_DLYPRT_BALANCED_EEV9',
    'LL_HRTIM_BURSTMODE_MAINTAINCLOCK', 'LL_HRTIM_BURSTMODE_RESETCOUNTER',
    'LL_HRTIM_BURSTDMA_NONE', 'LL_HRTIM_BURSTDMA_MCR', 'LL_HRTIM_BURSTDMA_MICR',
    'LL_HRTIM_BURSTDMA_MDIER', 'LL_HRTIM_BURSTDMA_MCNT', 'LL_HRTIM_BURSTDMA_MPER',
    'LL_HRTIM_BURSTDMA_MREP', 'LL_HRTIM_BURSTDMA_MCMP1', 'LL_HRTIM_BURSTDMA_MCMP2',
    'LL_HRTIM_BURSTDMA_MCMP3', 'LL_HRTIM_BURSTDMA_MCMP4', 'LL_HRTIM_BURSTDMA_TIMMCR',
    'LL_HRTIM_BURSTDMA_TIMICR', 'LL_HRTIM_BURSTDMA_TIMDIER', 'LL_HRTIM_BURSTDMA_TIMCNT',
    'LL_HRTIM_BURSTDMA_TIMPER', 'LL_HRTIM_BURSTDMA_TIMREP', 'LL_HRTIM_BURSTDMA_TIMCMP1',
    'LL_HRTIM_BURSTDMA_TIMCMP2', 'LL_HRTIM_BURSTDMA_TIMCMP3',
    'LL_HRTIM_BURSTDMA_TIMCMP4', 'LL_HRTIM_BURSTDMA_TIMDTR',
    'LL_HRTIM_BURSTDMA_TIMSET1R', 'LL_HRTIM_BURSTDMA_TIMRST1R',
    'LL_HRTIM_BURSTDMA_TIMSET2R', 'LL_HRTIM_BURSTDMA_TIMRST2R',
    'LL_HRTIM_BURSTDMA_TIMEEFR1', 'LL_HRTIM_BURSTDMA_TIMEEFR2',
    'LL_HRTIM_BURSTDMA_TIMRSTR', 'LL_HRTIM_BURSTDMA_TIMCHPR',
    'LL_HRTIM_BURSTDMA_TIMOUTR', 'LL_HRTIM_BURSTDMA_TIMFLTR',
    'LL_HRTIM_CPPSTAT_OUTPUT1', 'LL_HRTIM_CPPSTAT_OUTPUT2', 'LL_HRTIM_IPPSTAT_OUTPUT1',
    'LL_HRTIM_IPPSTAT_OUTPUT2', 'LL_HRTIM_EEFLTR_NONE', 'LL_HRTIM_EEFLTR_BLANKINGCMP1',
    'LL_HRTIM_EEFLTR_BLANKINGCMP2', 'LL_HRTIM_EEFLTR_BLANKINGCMP3',
    'LL_HRTIM_EEFLTR_BLANKINGCMP4', 'LL_HRTIM_EEFLTR_BLANKINGFLTR1',
    'LL_HRTIM_EEFLTR_BLANKINGFLTR2', 'LL_HRTIM_EEFLTR_BLANKINGFLTR3',
    'LL_HRTIM_EEFLTR_BLANKINGFLTR4', 'LL_HRTIM_EEFLTR_BLANKINGFLTR5',
    'LL_HRTIM_EEFLTR_BLANKINGFLTR6', 'LL_HRTIM_EEFLTR_BLANKINGFLTR7',
    'LL_HRTIM_EEFLTR_BLANKINGFLTR8', 'LL_HRTIM_EEFLTR_WINDOWINGCMP2',
    'LL_HRTIM_EEFLTR_WINDOWINGCMP3', 'LL_HRTIM_EEFLTR_WINDOWINGTIM',
    'LL_HRTIM_EELATCH_DISABLED', 'LL_HRTIM_EELATCH_ENABLED',
    'LL_HRTIM_DT_PRESCALER_MUL8', 'LL_HRTIM_DT_PRESCALER_MUL4',
    'LL_HRTIM_DT_PRESCALER_MUL2', 'LL_HRTIM_DT_PRESCALER_DIV1',
    'LL_HRTIM_DT_PRESCALER_DIV2', 'LL_HRTIM_DT_PRESCALER_DIV4',
    'LL_HRTIM_DT_PRESCALER_DIV8', 'LL_HRTIM_DT_PRESCALER_DIV16',
    'LL_HRTIM_DT_RISING_POSITIVE', 'LL_HRTIM_DT_RISING_NEGATIVE',
    'LL_HRTIM_DT_FALLING_POSITIVE', 'LL_HRTIM_DT_FALLING_NEGATIVE',
    'LL_HRTIM_CHP_PRESCALER_DIV16', 'LL_HRTIM_CHP_PRESCALER_DIV32',
    'LL_HRTIM_CHP_PRESCALER_DIV48', 'LL_HRTIM_CHP_PRESCALER_DIV64',
    'LL_HRTIM_CHP_PRESCALER_DIV80', 'LL_HRTIM_CHP_PRESCALER_DIV96',
    'LL_HRTIM_CHP_PRESCALER_DIV112', 'LL_HRTIM_CHP_PRESCALER_DIV128',
    'LL_HRTIM_CHP_PRESCALER_DIV144', 'LL_HRTIM_CHP_PRESCALER_DIV160',
    'LL_HRTIM_CHP_PRESCALER_DIV176', 'LL_HRTIM_CHP_PRESCALER_DIV192',
    'LL_HRTIM_CHP_PRESCALER_DIV208', 'LL_HRTIM_CHP_PRESCALER_DIV224',
    'LL_HRTIM_CHP_PRESCALER_DIV240', 'LL_HRTIM_CHP_PRESCALER_DIV256',
    'LL_HRTIM_CHP_DUTYCYCLE_0', 'LL_HRTIM_CHP_DUTYCYCLE_125',
    'LL_HRTIM_CHP_DUTYCYCLE_250', 'LL_HRTIM_CHP_DUTYCYCLE_375',
    'LL_HRTIM_CHP_DUTYCYCLE_500', 'LL_HRTIM_CHP_DUTYCYCLE_625',
    'LL_HRTIM_CHP_DUTYCYCLE_750', 'LL_HRTIM_CHP_DUTYCYCLE_875',
    'LL_HRTIM_CHP_PULSEWIDTH_16', 'LL_HRTIM_CHP_PULSEWIDTH_32',
    'LL_HRTIM_CHP_PULSEWIDTH_48', 'LL_HRTIM_CHP_PULSEWIDTH_64',
    'LL_HRTIM_CHP_PULSEWIDTH_80', 'LL_HRTIM_CHP_PULSEWIDTH_96',
    'LL_HRTIM_CHP_PULSEWIDTH_112', 'LL_HRTIM_CHP_PULSEWIDTH_128',
    'LL_HRTIM_CHP_PULSEWIDTH_144', 'LL_HRTIM_CHP_PULSEWIDTH_160',
    'LL_HRTIM_CHP_PULSEWIDTH_176', 'LL_HRTIM_CHP_PULSEWIDTH_192',
    'LL_HRTIM_CHP_PULSEWIDTH_208', 'LL_HRTIM_CHP_PULSEWIDTH_224',
    'LL_HRTIM_CHP_PULSEWIDTH_240', 'LL_HRTIM_CHP_PULSEWIDTH_256',
    'LL_HRTIM_CROSSBAR_NONE', 'LL_HRTIM_CROSSBAR_RESYNC', 'LL_HRTIM_CROSSBAR_TIMPER',
    'LL_HRTIM_CROSSBAR_TIMCMP1', 'LL_HRTIM_CROSSBAR_TIMCMP2',
    'LL_HRTIM_CROSSBAR_TIMCMP3', 'LL_HRTIM_CROSSBAR_TIMCMP4',
    'LL_HRTIM_CROSSBAR_MASTERPER', 'LL_HRTIM_CROSSBAR_MASTERCMP1',
    'LL_HRTIM_CROSSBAR_MASTERCMP2', 'LL_HRTIM_CROSSBAR_MASTERCMP3',
    'LL_HRTIM_CROSSBAR_MASTERCMP4', 'LL_HRTIM_CROSSBAR_TIMEV_1',
    'LL_HRTIM_CROSSBAR_TIMEV_2', 'LL_HRTIM_CROSSBAR_TIMEV_3',
    'LL_HRTIM_CROSSBAR_TIMEV_4', 'LL_HRTIM_CROSSBAR_TIMEV_5',
    'LL_HRTIM_CROSSBAR_TIMEV_6', 'LL_HRTIM_CROSSBAR_TIMEV_7',
    'LL_HRTIM_CROSSBAR_TIMEV_8', 'LL_HRTIM_CROSSBAR_TIMEV_9', 'LL_HRTIM_CROSSBAR_EEV_1',
    'LL_HRTIM_CROSSBAR_EEV_2', 'LL_HRTIM_CROSSBAR_EEV_3', 'LL_HRTIM_CROSSBAR_EEV_4',
    'LL_HRTIM_CROSSBAR_EEV_5', 'LL_HRTIM_CROSSBAR_EEV_6', 'LL_HRTIM_CROSSBAR_EEV_7',
    'LL_HRTIM_CROSSBAR_EEV_8', 'LL_HRTIM_CROSSBAR_EEV_9', 'LL_HRTIM_CROSSBAR_EEV_10',
    'LL_HRTIM_CROSSBAR_UPDATE', 'LL_HRTIM_OUT_POSITIVE_POLARITY',
    'LL_HRTIM_OUT_NEGATIVE_POLARITY', 'LL_HRTIM_OUT_NO_IDLE',
    'LL_HRTIM_OUT_IDLE_WHEN_BURST', 'LL_HRTIM_HALF_MODE_DISABLED',
    'LL_HRTIM_HALF_MODE_ENABLE', 'LL_HRTIM_OUT_IDLELEVEL_INACTIVE',
    'LL_HRTIM_OUT_IDLELEVEL_ACTIVE', 'LL_HRTIM_OUT_FAULTSTATE_NO_ACTION',
    'LL_HRTIM_OUT_FAULTSTATE_ACTIVE', 'LL_HRTIM_OUT_FAULTSTATE_INACTIVE',
    'LL_HRTIM_OUT_FAULTSTATE_HIGHZ', 'LL_HRTIM_OUT_CHOPPERMODE_DISABLED',
    'LL_HRTIM_OUT_CHOPPERMODE_ENABLED', 'LL_HRTIM_OUT_BM_ENTRYMODE_REGULAR',
    'LL_HRTIM_OUT_BM_ENTRYMODE_DELAYED', 'LL_HRTIM_OUT_LEVEL_INACTIVE',
    'LL_HRTIM_OUT_LEVEL_ACTIVE', 'LL_HRTIM_EE_SRC_1', 'LL_HRTIM_EE_SRC_2',
    'LL_HRTIM_EE_SRC_3', 'LL_HRTIM_EE_SRC_4', 'LL_HRTIM_EE_POLARITY_HIGH',
    'LL_HRTIM_EE_POLARITY_LOW', 'LL_HRTIM_EE_SENSITIVITY_LEVEL',
    'LL_HRTIM_EE_SENSITIVITY_RISINGEDGE', 'LL_HRTIM_EE_SENSITIVITY_FALLINGEDGE',
    'LL_HRTIM_EE_SENSITIVITY_BOTHEDGES', 'LL_HRTIM_EE_FASTMODE_DISABLE',
    'LL_HRTIM_EE_FASTMODE_ENABLE', 'LL_HRTIM_EE_FILTER_NONE', 'LL_HRTIM_EE_FILTER_1',
    'LL_HRTIM_EE_FILTER_2', 'LL_HRTIM_EE_FILTER_3', 'LL_HRTIM_EE_FILTER_4',
    'LL_HRTIM_EE_FILTER_5', 'LL_HRTIM_EE_FILTER_6', 'LL_HRTIM_EE_FILTER_7',
    'LL_HRTIM_EE_FILTER_8', 'LL_HRTIM_EE_FILTER_9', 'LL_HRTIM_EE_FILTER_10',
    'LL_HRTIM_EE_FILTER_11', 'LL_HRTIM_EE_FILTER_12', 'LL_HRTIM_EE_FILTER_13',
    'LL_HRTIM_EE_FILTER_14', 'LL_HRTIM_EE_FILTER_15', 'LL_HRTIM_EE_PRESCALER_DIV1',
    'LL_HRTIM_EE_PRESCALER_DIV2', 'LL_HRTIM_EE_PRESCALER_DIV4',
    'LL_HRTIM_EE_PRESCALER_DIV8', 'LL_HRTIM_FLT_SRC_DIGITALINPUT',
    'LL_HRTIM_FLT_SRC_INTERNAL', 'LL_HRTIM_FLT_POLARITY_LOW',
    'LL_HRTIM_FLT_POLARITY_HIGH', 'LL_HRTIM_FLT_FILTER_NONE', 'LL_HRTIM_FLT_FILTER_1',
    'LL_HRTIM_FLT_FILTER_2', 'LL_HRTIM_FLT_FILTER_3', 'LL_HRTIM_FLT_FILTER_4',
    'LL_HRTIM_FLT_FILTER_5', 'LL_HRTIM_FLT_FILTER_6', 'LL_HRTIM_FLT_FILTER_7',
    'LL_HRTIM_FLT_FILTER_8', 'LL_HRTIM_FLT_FILTER_9', 'LL_HRTIM_FLT_FILTER_10',
    'LL_HRTIM_FLT_FILTER_11', 'LL_HRTIM_FLT_FILTER_12', 'LL_HRTIM_FLT_FILTER_13',
    'LL_HRTIM_FLT_FILTER_14', 'LL_HRTIM_FLT_FILTER_15', 'LL_HRTIM_FLT_PRESCALER_DIV1',
    'LL_HRTIM_FLT_PRESCALER_DIV2', 'LL_HRTIM_FLT_PRESCALER_DIV4',
    'LL_HRTIM_FLT_PRESCALER_DIV8', 'LL_HRTIM_BM_MODE_SINGLESHOT',
    'LL_HRTIM_BM_MODE_CONTINOUS', 'LL_HRTIM_BM_CLKSRC_MASTER',
    'LL_HRTIM_BM_CLKSRC_TIMER_A', 'LL_HRTIM_BM_CLKSRC_TIMER_B',
    'LL_HRTIM_BM_CLKSRC_TIMER_C', 'LL_HRTIM_BM_CLKSRC_TIMER_D',
    'LL_HRTIM_BM_CLKSRC_TIMER_E', 'LL_HRTIM_BM_CLKSRC_TIM16_OC',
    'LL_HRTIM_BM_CLKSRC_TIM17_OC', 'LL_HRTIM_BM_CLKSRC_TIM7_TRGO',
    'LL_HRTIM_BM_CLKSRC_FHRTIM', 'LL_HRTIM_BM_PRESCALER_DIV1',
    'LL_HRTIM_BM_PRESCALER_DIV2', 'LL_HRTIM_BM_PRESCALER_DIV4',
    'LL_HRTIM_BM_PRESCALER_DIV8', 'LL_HRTIM_BM_PRESCALER_DIV16',
    'LL_HRTIM_BM_PRESCALER_DIV32', 'LL_HRTIM_BM_PRESCALER_DIV64',
    'LL_HRTIM_BM_PRESCALER_DIV128', 'LL_HRTIM_BM_PRESCALER_DIV256',
    'LL_HRTIM_BM_PRESCALER_DIV512', 'LL_HRTIM_BM_PRESCALER_DIV1024',
    'LL_HRTIM_BM_PRESCALER_DIV2048', 'LL_HRTIM_BM_PRESCALER_DIV4096',
    'LL_HRTIM_BM_PRESCALER_DIV8192', 'LL_HRTIM_BM_PRESCALER_DIV16384',
    'LL_HRTIM_BM_PRESCALER_DIV32768', 'LL_HRTIM_BM_TRIG_NONE',
    'LL_HRTIM_BM_TRIG_MASTER_RESET', 'LL_HRTIM_BM_TRIG_MASTER_REPETITION',
    'LL_HRTIM_BM_TRIG_MASTER_CMP1', 'LL_HRTIM_BM_TRIG_MASTER_CMP2',
    'LL_HRTIM_BM_TRIG_MASTER_CMP3', 'LL_HRTIM_BM_TRIG_MASTER_CMP4',
    'LL_HRTIM_BM_TRIG_TIMA_RESET', 'LL_HRTIM_BM_TRIG_TIMA_REPETITION',
    'LL_HRTIM_BM_TRIG_TIMA_CMP1', 'LL_HRTIM_BM_TRIG_TIMA_CMP2',
    'LL_HRTIM_BM_TRIG_TIMB_RESET', 'LL_HRTIM_BM_TRIG_TIMB_REPETITION',
    'LL_HRTIM_BM_TRIG_TIMB_CMP1', 'LL_HRTIM_BM_TRIG_TIMB_CMP2',
    'LL_HRTIM_BM_TRIG_TIMC_RESET', 'LL_HRTIM_BM_TRIG_TIMC_REPETITION',
    'LL_HRTIM_BM_TRIG_TIMC_CMP1', 'LL_HRTIM_BM_TRIG_TIMC_CMP2',
    'LL_HRTIM_BM_TRIG_TIMD_RESET', 'LL_HRTIM_BM_TRIG_TIMD_REPETITION',
    'LL_HRTIM_BM_TRIG_TIMD_CMP1', 'LL_HRTIM_BM_TRIG_TIMD_CMP2',
    'LL_HRTIM_BM_TRIG_TIME_RESET', 'LL_HRTIM_BM_TRIG_TIME_REPETITION',
    'LL_HRTIM_BM_TRIG_TIME_CMP1', 'LL_HRTIM_BM_TRIG_TIME_CMP2',
    'LL_HRTIM_BM_TRIG_TIMA_EVENT7', 'LL_HRTIM_BM_TRIG_TIMD_EVENT8',
    'LL_HRTIM_BM_TRIG_EVENT_7', 'LL_HRTIM_BM_TRIG_EVENT_8',
    'LL_HRTIM_BM_TRIG_EVENT_ONCHIP', 'LL_HRTIM_BM_STATUS_NORMAL',
    'LL_HRTIM_BM_STATUS_BURST_ONGOING', 'LL_HSEM_COREID_NONE', 'LL_HSEM_COREID_CPU1',
    'LL_HSEM_COREID', 'LL_HSEM_SEMAPHORE_0', 'LL_HSEM_SEMAPHORE_1',
    'LL_HSEM_SEMAPHORE_2', 'LL_HSEM_SEMAPHORE_3', 'LL_HSEM_SEMAPHORE_4',
    'LL_HSEM_SEMAPHORE_5', 'LL_HSEM_SEMAPHORE_6', 'LL_HSEM_SEMAPHORE_7',
    'LL_HSEM_SEMAPHORE_8', 'LL_HSEM_SEMAPHORE_9', 'LL_HSEM_SEMAPHORE_10',
    'LL_HSEM_SEMAPHORE_11', 'LL_HSEM_SEMAPHORE_12', 'LL_HSEM_SEMAPHORE_13',
    'LL_HSEM_SEMAPHORE_14', 'LL_HSEM_SEMAPHORE_15', 'LL_HSEM_SEMAPHORE_ALL',
    'LL_HSEM_SEMAPHORE_16', 'LL_HSEM_SEMAPHORE_17', 'LL_HSEM_SEMAPHORE_18',
    'LL_HSEM_SEMAPHORE_19', 'LL_HSEM_SEMAPHORE_20', 'LL_HSEM_SEMAPHORE_21',
    'LL_HSEM_SEMAPHORE_22', 'LL_HSEM_SEMAPHORE_23', 'LL_HSEM_SEMAPHORE_24',
    'LL_HSEM_SEMAPHORE_25', 'LL_HSEM_SEMAPHORE_26', 'LL_HSEM_SEMAPHORE_27',
    'LL_HSEM_SEMAPHORE_28', 'LL_HSEM_SEMAPHORE_29', 'LL_HSEM_SEMAPHORE_30',
    'LL_HSEM_SEMAPHORE_31', 'LL_HSEM_SEMAPHORE_ALL', 'LL_I2C_ICR_ADDRCF',
    'LL_I2C_ICR_NACKCF', 'LL_I2C_ICR_STOPCF', 'LL_I2C_ICR_BERRCF', 'LL_I2C_ICR_ARLOCF',
    'LL_I2C_ICR_OVRCF', 'LL_I2C_ICR_PECCF', 'LL_I2C_ICR_TIMOUTCF', 'LL_I2C_ICR_ALERTCF',
    'LL_I2C_ISR_TXE', 'LL_I2C_ISR_TXIS', 'LL_I2C_ISR_RXNE', 'LL_I2C_ISR_ADDR',
    'LL_I2C_ISR_NACKF', 'LL_I2C_ISR_STOPF', 'LL_I2C_ISR_TC', 'LL_I2C_ISR_TCR',
    'LL_I2C_ISR_BERR', 'LL_I2C_ISR_ARLO', 'LL_I2C_ISR_OVR', 'LL_I2C_ISR_PECERR',
    'LL_I2C_ISR_TIMEOUT', 'LL_I2C_ISR_ALERT', 'LL_I2C_ISR_BUSY', 'LL_I2C_CR1_TXIE',
    'LL_I2C_CR1_RXIE', 'LL_I2C_CR1_ADDRIE', 'LL_I2C_CR1_NACKIE', 'LL_I2C_CR1_STOPIE',
    'LL_I2C_CR1_TCIE', 'LL_I2C_CR1_ERRIE', 'LL_I2C_MODE_I2C', 'LL_I2C_MODE_SMBUS_HOST',
    'LL_I2C_MODE_SMBUS_DEVICE', 'LL_I2C_MODE_SMBUS_DEVICE_ARP',
    'LL_I2C_ANALOGFILTER_ENABLE', 'LL_I2C_ANALOGFILTER_DISABLE',
    'LL_I2C_ADDRESSING_MODE_7BIT', 'LL_I2C_ADDRESSING_MODE_10BIT',
    'LL_I2C_OWNADDRESS1_7BIT', 'LL_I2C_OWNADDRESS1_10BIT', 'LL_I2C_OWNADDRESS2_NOMASK',
    'LL_I2C_OWNADDRESS2_MASK01', 'LL_I2C_OWNADDRESS2_MASK02',
    'LL_I2C_OWNADDRESS2_MASK03', 'LL_I2C_OWNADDRESS2_MASK04',
    'LL_I2C_OWNADDRESS2_MASK05', 'LL_I2C_OWNADDRESS2_MASK06',
    'LL_I2C_OWNADDRESS2_MASK07', 'LL_I2C_ACK', 'LL_I2C_NACK', 'LL_I2C_ADDRSLAVE_7BIT',
    'LL_I2C_ADDRSLAVE_10BIT', 'LL_I2C_REQUEST_WRITE', 'LL_I2C_REQUEST_READ',
    'LL_I2C_MODE_RELOAD', 'LL_I2C_MODE_AUTOEND', 'LL_I2C_MODE_SOFTEND',
    'LL_I2C_MODE_SMBUS_RELOAD', 'LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC',
    'LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC', 'LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC',
    'LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC', 'LL_I2C_GENERATE_NOSTARTSTOP',
    'LL_I2C_GENERATE_STOP', 'LL_I2C_GENERATE_START_READ', 'LL_I2C_GENERATE_START_WRITE',
    'LL_I2C_GENERATE_RESTART_7BIT_READ', 'LL_I2C_GENERATE_RESTART_7BIT_WRITE',
    'LL_I2C_GENERATE_RESTART_10BIT_READ', 'LL_I2C_GENERATE_RESTART_10BIT_WRITE',
    'LL_I2C_DIRECTION_WRITE', 'LL_I2C_DIRECTION_READ', 'LL_I2C_DMA_REG_DATA_TRANSMIT',
    'LL_I2C_DMA_REG_DATA_RECEIVE', 'LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW',
    'LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH', 'LL_I2C_SMBUS_TIMEOUTA',
    'LL_I2C_SMBUS_TIMEOUTB', 'LL_I2C_SMBUS_ALL_TIMEOUT', 'LL_I2C_InitTypeDef',
    'LL_IWDG_KEY_RELOAD', 'LL_IWDG_KEY_ENABLE', 'LL_IWDG_KEY_WR_ACCESS_ENABLE',
    'LL_IWDG_KEY_WR_ACCESS_DISABLE', 'LL_IWDG_SR_PVU', 'LL_IWDG_SR_RVU',
    'LL_IWDG_SR_WVU', 'LL_IWDG_PRESCALER_4', 'LL_IWDG_PRESCALER_8',
    'LL_IWDG_PRESCALER_16', 'LL_IWDG_PRESCALER_32', 'LL_IWDG_PRESCALER_64',
    'LL_IWDG_PRESCALER_128', 'LL_IWDG_PRESCALER_256', 'LL_LPTIM_ISR_CMPM',
    'LL_LPTIM_ISR_ARRM', 'LL_LPTIM_ISR_EXTTRIG', 'LL_LPTIM_ISR_CMPOK',
    'LL_LPTIM_ISR_ARROK', 'LL_LPTIM_ISR_UP', 'LL_LPTIM_ISR_DOWN', 'LL_LPTIM_IER_CMPMIE',
    'LL_LPTIM_IER_ARRMIE', 'LL_LPTIM_IER_EXTTRIGIE', 'LL_LPTIM_IER_CMPOKIE',
    'LL_LPTIM_IER_ARROKIE', 'LL_LPTIM_IER_UPIE', 'LL_LPTIM_IER_DOWNIE',
    'LL_LPTIM_OPERATING_MODE_CONTINUOUS', 'LL_LPTIM_OPERATING_MODE_ONESHOT',
    'LL_LPTIM_UPDATE_MODE_IMMEDIATE', 'LL_LPTIM_UPDATE_MODE_ENDOFPERIOD',
    'LL_LPTIM_COUNTER_MODE_INTERNAL', 'LL_LPTIM_COUNTER_MODE_EXTERNAL',
    'LL_LPTIM_OUTPUT_WAVEFORM_PWM', 'LL_LPTIM_OUTPUT_WAVEFORM_SETONCE',
    'LL_LPTIM_OUTPUT_POLARITY_REGULAR', 'LL_LPTIM_OUTPUT_POLARITY_INVERSE',
    'LL_LPTIM_PRESCALER_DIV1', 'LL_LPTIM_PRESCALER_DIV2', 'LL_LPTIM_PRESCALER_DIV4',
    'LL_LPTIM_PRESCALER_DIV8', 'LL_LPTIM_PRESCALER_DIV16', 'LL_LPTIM_PRESCALER_DIV32',
    'LL_LPTIM_PRESCALER_DIV64', 'LL_LPTIM_PRESCALER_DIV128',
    'LL_LPTIM_TRIG_SOURCE_GPIO', 'LL_LPTIM_TRIG_SOURCE_RTCALARMA',
    'LL_LPTIM_TRIG_SOURCE_RTCALARMB', 'LL_LPTIM_TRIG_SOURCE_RTCTAMP1',
    'LL_LPTIM_TRIG_SOURCE_RTCTAMP2', 'LL_LPTIM_TRIG_SOURCE_RTCTAMP3',
    'LL_LPTIM_TRIG_SOURCE_COMP1', 'LL_LPTIM_TRIG_SOURCE_COMP2',
    'LL_LPTIM_TRIG_SOURCE_LPTIM2', 'LL_LPTIM_TRIG_SOURCE_LPTIM3',
    'LL_LPTIM_TRIG_SOURCE_LPTIM4', 'LL_LPTIM_TRIG_SOURCE_LPTIM5',
    'LL_LPTIM_TRIG_SOURCE_SAI1_FS_A', 'LL_LPTIM_TRIG_SOURCE_SAI1_FS_B',
    'LL_LPTIM_TRIG_SOURCE_SAI2_FS_A', 'LL_LPTIM_TRIG_SOURCE_SAI2_FS_B',
    'LL_LPTIM_TRIG_SOURCE_SAI4_FS_A', 'LL_LPTIM_TRIG_SOURCE_SAI4_FS_B',
    'LL_LPTIM_TRIG_SOURCE_DFSDM2_BRK', 'LL_LPTIM_TRIG_FILTER_NONE',
    'LL_LPTIM_TRIG_FILTER_2', 'LL_LPTIM_TRIG_FILTER_4', 'LL_LPTIM_TRIG_FILTER_8',
    'LL_LPTIM_TRIG_POLARITY_RISING', 'LL_LPTIM_TRIG_POLARITY_FALLING',
    'LL_LPTIM_TRIG_POLARITY_RISING_FALLING', 'LL_LPTIM_CLK_SOURCE_INTERNAL',
    'LL_LPTIM_CLK_SOURCE_EXTERNAL', 'LL_LPTIM_CLK_FILTER_NONE', 'LL_LPTIM_CLK_FILTER_2',
    'LL_LPTIM_CLK_FILTER_4', 'LL_LPTIM_CLK_FILTER_8', 'LL_LPTIM_CLK_POLARITY_RISING',
    'LL_LPTIM_CLK_POLARITY_FALLING', 'LL_LPTIM_CLK_POLARITY_RISING_FALLING',
    'LL_LPTIM_ENCODER_MODE_RISING', 'LL_LPTIM_ENCODER_MODE_FALLING',
    'LL_LPTIM_ENCODER_MODE_RISING_FALLING', 'LL_LPTIM_INPUT1_SRC_GPIO',
    'LL_LPTIM_INPUT1_SRC_COMP1', 'LL_LPTIM_INPUT1_SRC_COMP2',
    'LL_LPTIM_INPUT1_SRC_COMP1_COMP2', 'LL_LPTIM_INPUT1_SRC_SAI4_FS_A',
    'LL_LPTIM_INPUT1_SRC_SAI4_FS_B', 'LL_LPTIM_INPUT2_SRC_GPIO',
    'LL_LPTIM_INPUT2_SRC_COMP2', 'LL_LPTIM_InitTypeDef', 'LPUART_LPUARTDIV_FREQ_MUL',
    'LPUART_BRR_MASK', 'LPUART_BRR_MIN_VALUE', 'LL_LPUART_ICR_PECF',
    'LL_LPUART_ICR_FECF', 'LL_LPUART_ICR_NCF', 'LL_LPUART_ICR_ORECF',
    'LL_LPUART_ICR_IDLECF', 'LL_LPUART_ICR_TXFECF', 'LL_LPUART_ICR_TCCF',
    'LL_LPUART_ICR_CTSCF', 'LL_LPUART_ICR_CMCF', 'LL_LPUART_ICR_WUCF',
    'LL_LPUART_ISR_PE', 'LL_LPUART_ISR_FE', 'LL_LPUART_ISR_NE', 'LL_LPUART_ISR_ORE',
    'LL_LPUART_ISR_IDLE', 'LL_LPUART_ISR_RXNE_RXFNE', 'LL_LPUART_ISR_TC',
    'LL_LPUART_ISR_TXE_TXFNF', 'LL_LPUART_ISR_CTSIF', 'LL_LPUART_ISR_CTS',
    'LL_LPUART_ISR_BUSY', 'LL_LPUART_ISR_CMF', 'LL_LPUART_ISR_SBKF',
    'LL_LPUART_ISR_RWU', 'LL_LPUART_ISR_WUF', 'LL_LPUART_ISR_TEACK',
    'LL_LPUART_ISR_REACK', 'LL_LPUART_ISR_TXFE', 'LL_LPUART_ISR_RXFF',
    'LL_LPUART_ISR_RXFT', 'LL_LPUART_ISR_TXFT', 'LL_LPUART_CR1_IDLEIE',
    'LL_LPUART_CR1_RXNEIE_RXFNEIE', 'LL_LPUART_CR1_TCIE', 'LL_LPUART_CR1_TXEIE_TXFNFIE',
    'LL_LPUART_CR1_PEIE', 'LL_LPUART_CR1_CMIE', 'LL_LPUART_CR1_TXFEIE',
    'LL_LPUART_CR1_RXFFIE', 'LL_LPUART_CR3_EIE', 'LL_LPUART_CR3_CTSIE',
    'LL_LPUART_CR3_WUFIE', 'LL_LPUART_CR3_TXFTIE', 'LL_LPUART_CR3_RXFTIE',
    'LL_LPUART_FIFOTHRESHOLD_1_8', 'LL_LPUART_FIFOTHRESHOLD_1_4',
    'LL_LPUART_FIFOTHRESHOLD_1_2', 'LL_LPUART_FIFOTHRESHOLD_3_4',
    'LL_LPUART_FIFOTHRESHOLD_7_8', 'LL_LPUART_FIFOTHRESHOLD_8_8',
    'LL_LPUART_DIRECTION_NONE', 'LL_LPUART_DIRECTION_RX', 'LL_LPUART_DIRECTION_TX',
    'LL_LPUART_DIRECTION_TX_RX', 'LL_LPUART_PARITY_NONE', 'LL_LPUART_PARITY_EVEN',
    'LL_LPUART_PARITY_ODD', 'LL_LPUART_WAKEUP_IDLELINE', 'LL_LPUART_WAKEUP_ADDRESSMARK',
    'LL_LPUART_DATAWIDTH_7B', 'LL_LPUART_DATAWIDTH_8B', 'LL_LPUART_DATAWIDTH_9B',
    'LL_LPUART_PRESCALER_DIV1', 'LL_LPUART_PRESCALER_DIV2', 'LL_LPUART_PRESCALER_DIV4',
    'LL_LPUART_PRESCALER_DIV6', 'LL_LPUART_PRESCALER_DIV8', 'LL_LPUART_PRESCALER_DIV10',
    'LL_LPUART_PRESCALER_DIV12', 'LL_LPUART_PRESCALER_DIV16',
    'LL_LPUART_PRESCALER_DIV32', 'LL_LPUART_PRESCALER_DIV64',
    'LL_LPUART_PRESCALER_DIV128', 'LL_LPUART_PRESCALER_DIV256', 'LL_LPUART_STOPBITS_1',
    'LL_LPUART_STOPBITS_2', 'LL_LPUART_TXRX_STANDARD', 'LL_LPUART_TXRX_SWAPPED',
    'LL_LPUART_RXPIN_LEVEL_STANDARD', 'LL_LPUART_RXPIN_LEVEL_INVERTED',
    'LL_LPUART_TXPIN_LEVEL_STANDARD', 'LL_LPUART_TXPIN_LEVEL_INVERTED',
    'LL_LPUART_BINARY_LOGIC_POSITIVE', 'LL_LPUART_BINARY_LOGIC_NEGATIVE',
    'LL_LPUART_BITORDER_LSBFIRST', 'LL_LPUART_BITORDER_MSBFIRST',
    'LL_LPUART_ADDRESS_DETECT_4B', 'LL_LPUART_ADDRESS_DETECT_7B',
    'LL_LPUART_HWCONTROL_NONE', 'LL_LPUART_HWCONTROL_RTS', 'LL_LPUART_HWCONTROL_CTS',
    'LL_LPUART_HWCONTROL_RTS_CTS', 'LL_LPUART_WAKEUP_ON_ADDRESS',
    'LL_LPUART_WAKEUP_ON_STARTBIT', 'LL_LPUART_WAKEUP_ON_RXNE',
    'LL_LPUART_DE_POLARITY_HIGH', 'LL_LPUART_DE_POLARITY_LOW',
    'LL_LPUART_DMA_REG_DATA_TRANSMIT', 'LL_LPUART_DMA_REG_DATA_RECEIVE',
    'LL_LPUART_InitTypeDef', 'LL_MDMA_CHANNEL_0', 'LL_MDMA_CHANNEL_1',
    'LL_MDMA_CHANNEL_2', 'LL_MDMA_CHANNEL_3', 'LL_MDMA_CHANNEL_4', 'LL_MDMA_CHANNEL_5',
    'LL_MDMA_CHANNEL_6', 'LL_MDMA_CHANNEL_7', 'LL_MDMA_CHANNEL_8', 'LL_MDMA_CHANNEL_9',
    'LL_MDMA_CHANNEL_10', 'LL_MDMA_CHANNEL_11', 'LL_MDMA_CHANNEL_12',
    'LL_MDMA_CHANNEL_13', 'LL_MDMA_CHANNEL_14', 'LL_MDMA_CHANNEL_15',
    'LL_MDMA_CHANNEL_ALL', 'LL_MDMA_WORD_ENDIANNESS_PRESERVE',
    'LL_MDMA_WORD_ENDIANNESS_EXCHANGE', 'LL_MDMA_HALFWORD_ENDIANNESS_PRESERVE',
    'LL_MDMA_HALFWORD_ENDIANNESS_EXCHANGE', 'LL_MDMA_BYTE_ENDIANNESS_PRESERVE',
    'LL_MDMA_BYTE_ENDIANNESS_EXCHANGE', 'LL_MDMA_PRIORITY_LOW',
    'LL_MDMA_PRIORITY_MEDIUM', 'LL_MDMA_PRIORITY_HIGH', 'LL_MDMA_PRIORITY_VERYHIGH',
    'LL_MDMA_BUFF_WRITE_DISABLE', 'LL_MDMA_BUFF_WRITE_ENABLE',
    'LL_MDMA_REQUEST_MODE_HW', 'LL_MDMA_REQUEST_MODE_SW', 'LL_MDMA_BUFFER_TRANSFER',
    'LL_MDMA_BLOCK_TRANSFER', 'LL_MDMA_REPEAT_BLOCK_TRANSFER', 'LL_MDMA_FULL_TRANSFER',
    'LL_MDMA_DATAALIGN_RIGHT', 'LL_MDMA_DATAALIGN_RIGHT_SIGNED',
    'LL_MDMA_DATAALIGN_LEFT', 'LL_MDMA_PACK_DISABLE', 'LL_MDMA_PACK_ENABLE',
    'LL_MDMA_DEST_BURST_SINGLE', 'LL_MDMA_DEST_BURST_2BEATS',
    'LL_MDMA_DEST_BURST_4BEATS', 'LL_MDMA_DEST_BURST_8BEATS',
    'LL_MDMA_DEST_BURST_16BEATS', 'LL_MDMA_DEST_BURST_32BEATS',
    'LL_MDMA_DEST_BURST_64BEATS', 'LL_MDMA_DEST_BURST_128BEATS',
    'LL_MDMA_SRC_BURST_SINGLE', 'LL_MDMA_SRC_BURST_2BEATS', 'LL_MDMA_SRC_BURST_4BEATS',
    'LL_MDMA_SRC_BURST_8BEATS', 'LL_MDMA_SRC_BURST_16BEATS',
    'LL_MDMA_SRC_BURST_32BEATS', 'LL_MDMA_SRC_BURST_64BEATS',
    'LL_MDMA_SRC_BURST_128BEATS', 'LL_MDMA_DEST_INC_OFFSET_BYTE',
    'LL_MDMA_DEST_INC_OFFSET_HALFWORD', 'LL_MDMA_DEST_INC_OFFSET_WORD',
    'LL_MDMA_DEST_INC_OFFSET_DOUBLEWORD', 'LL_MDMA_SRC_INC_OFFSET_BYTE',
    'LL_MDMA_SRC_INC_OFFSET_HALFWORD', 'LL_MDMA_SRC_INC_OFFSET_WORD',
    'LL_MDMA_SRC_INC_OFFSET_DOUBLEWORD', 'LL_MDMA_DEST_DATA_SIZE_BYTE',
    'LL_MDMA_DEST_DATA_SIZE_HALFWORD', 'LL_MDMA_DEST_DATA_SIZE_WORD',
    'LL_MDMA_DEST_DATA_SIZE_DOUBLEWORD', 'LL_MDMA_SRC_DATA_SIZE_BYTE',
    'LL_MDMA_SRC_DATA_SIZE_HALFWORD', 'LL_MDMA_SRC_DATA_SIZE_WORD',
    'LL_MDMA_SRC_DATA_SIZE_DOUBLEWORD', 'LL_MDMA_DEST_FIXED', 'LL_MDMA_DEST_INCREMENT',
    'LL_MDMA_DEST_DECREMENT', 'LL_MDMA_SRC_FIXED', 'LL_MDMA_SRC_INCREMENT',
    'LL_MDMA_SRC_DECREMENT', 'LL_MDMA_BLK_RPT_DEST_ADDR_INCREMENT',
    'LL_MDMA_BLK_RPT_DEST_ADDR_DECREMENT', 'LL_MDMA_BLK_RPT_SRC_ADDR_INCREMENT',
    'LL_MDMA_BLK_RPT_SRC_ADDR_DECREMENT', 'LL_MDMA_DEST_BUS_SYSTEM_AXI',
    'LL_MDMA_DEST_BUS_AHB_TCM', 'LL_MDMA_SRC_BUS_SYSTEM_AXI', 'LL_MDMA_SRC_BUS_AHB_TCM',
    'LL_MDMA_REQ_DMA1_STREAM0_TC', 'LL_MDMA_REQ_DMA1_STREAM1_TC',
    'LL_MDMA_REQ_DMA1_STREAM2_TC', 'LL_MDMA_REQ_DMA1_STREAM3_TC',
    'LL_MDMA_REQ_DMA1_STREAM4_TC', 'LL_MDMA_REQ_DMA1_STREAM5_TC',
    'LL_MDMA_REQ_DMA1_STREAM6_TC', 'LL_MDMA_REQ_DMA1_STREAM7_TC',
    'LL_MDMA_REQ_DMA2_STREAM0_TC', 'LL_MDMA_REQ_DMA2_STREAM1_TC',
    'LL_MDMA_REQ_DMA2_STREAM2_TC', 'LL_MDMA_REQ_DMA2_STREAM3_TC',
    'LL_MDMA_REQ_DMA2_STREAM4_TC', 'LL_MDMA_REQ_DMA2_STREAM5_TC',
    'LL_MDMA_REQ_DMA2_STREAM6_TC', 'LL_MDMA_REQ_DMA2_STREAM7_TC',
    'LL_MDMA_REQ_QUADSPI_FIFO_TH', 'LL_MDMA_REQ_QUADSPI_TC',
    'LL_MDMA_REQ_DMA2D_CLUT_TC', 'LL_MDMA_REQ_DMA2D_TC', 'LL_MDMA_REQ_DMA2D_TW',
    'LL_MDMA_REQ_SDMMC1_END_DATA', 'LL_MDMA_REQ_SDMMC1_DMA_ENDBUFFER',
    'LL_MDMA_REQ_SDMMC1_COMMAND_END', 'LL_MDMA_READ_ERROR', 'LL_MDMA_WRITE_ERROR',
    'LL_MDMA_InitTypeDef', 'LL_MDMA_LinkNodeTypeDef', 'OPAMP_POWERMODE_OTR_REGOFFSET',
    'OPAMP_POWERMODE_HSOTR_REGOFFSET', 'OPAMP_POWERMODE_OTR_REGOFFSET_MASK',
    'OPAMP_POWERMODE_CSR_BIT_MASK', 'OPAMP_TRIMMING_SELECT_MASK',
    'OPAMP_TRIMMING_VALUE_MASK', 'LL_OPAMP_MODE_FUNCTIONAL',
    'LL_OPAMP_MODE_CALIBRATION', 'LL_OPAMP_MODE_STANDALONE', 'LL_OPAMP_MODE_FOLLOWER',
    'LL_OPAMP_MODE_PGA', 'LL_OPAMP_MODE_PGA_IO0', 'LL_OPAMP_MODE_PGA_IO0_BIAS',
    'LL_OPAMP_MODE_PGA_IO0_IO1_BIAS', 'LL_OPAMP_PGA_GAIN_2_OR_MINUS_1',
    'LL_OPAMP_PGA_GAIN_4_OR_MINUS_3', 'LL_OPAMP_PGA_GAIN_8_OR_MINUS_7',
    'LL_OPAMP_PGA_GAIN_16_OR_MINUS_15', 'LL_OPAMP_INPUT_NONINVERT_IO0',
    'LL_OPAMP_INPUT_NONINVERT_DAC', 'LL_OPAMP_INPUT_INVERT_IO0',
    'LL_OPAMP_INPUT_INVERT_IO1', 'LL_OPAMP_INPUT_INVERT_CONNECT_NO',
    'LL_OPAMP_POWERMODE_NORMAL', 'LL_OPAMP_POWERMODE_HIGHSPEED',
    'LL_OPAMP_TRIMMING_FACTORY', 'LL_OPAMP_TRIMMING_USER',
    'LL_OPAMP_TRIMMING_NMOS_VREF_90PC_VDDA', 'LL_OPAMP_TRIMMING_NMOS_VREF_50PC_VDDA',
    'LL_OPAMP_TRIMMING_PMOS_VREF_10PC_VDDA', 'LL_OPAMP_TRIMMING_PMOS_VREF_3_3PC_VDDA',
    'LL_OPAMP_TRIMMING_NMOS', 'LL_OPAMP_TRIMMING_PMOS', 'LL_OPAMP_DELAY_STARTUP_US',
    'LL_OPAMP_InitTypeDef', 'D1CCIP', 'D2CCIP1', 'D2CCIP2', 'D3CCIP',
    'LL_RCC_REG_SHIFT', 'LL_RCC_POS_SHIFT', 'LL_RCC_CONFIG_SHIFT', 'LL_RCC_MASK_SHIFT',
    'HSE_VALUE', 'HSE_VALUE', 'HSI_VALUE', 'CSI_VALUE', 'LSE_VALUE', 'LSI_VALUE',
    'EXTERNAL_CLOCK_VALUE', 'HSI48_VALUE', 'LL_RCC_HSI_DIV1', 'LL_RCC_HSI_DIV2',
    'LL_RCC_HSI_DIV4', 'LL_RCC_HSI_DIV8', 'LL_RCC_LSEDRIVE_LOW',
    'LL_RCC_LSEDRIVE_MEDIUMLOW', 'LL_RCC_LSEDRIVE_MEDIUMHIGH', 'LL_RCC_LSEDRIVE_HIGH',
    'LL_RCC_SYS_CLKSOURCE_HSI', 'LL_RCC_SYS_CLKSOURCE_CSI', 'LL_RCC_SYS_CLKSOURCE_HSE',
    'LL_RCC_SYS_CLKSOURCE_PLL1', 'LL_RCC_SYS_CLKSOURCE_STATUS_HSI',
    'LL_RCC_SYS_CLKSOURCE_STATUS_CSI', 'LL_RCC_SYS_CLKSOURCE_STATUS_HSE',
    'LL_RCC_SYS_CLKSOURCE_STATUS_PLL1', 'LL_RCC_SYSWAKEUP_CLKSOURCE_HSI',
    'LL_RCC_SYSWAKEUP_CLKSOURCE_CSI', 'LL_RCC_KERWAKEUP_CLKSOURCE_HSI',
    'LL_RCC_KERWAKEUP_CLKSOURCE_CSI', 'LL_RCC_SYSCLK_DIV_1', 'LL_RCC_SYSCLK_DIV_2',
    'LL_RCC_SYSCLK_DIV_4', 'LL_RCC_SYSCLK_DIV_8', 'LL_RCC_SYSCLK_DIV_16',
    'LL_RCC_SYSCLK_DIV_64', 'LL_RCC_SYSCLK_DIV_128', 'LL_RCC_SYSCLK_DIV_256',
    'LL_RCC_SYSCLK_DIV_512', 'LL_RCC_SYSCLK_DIV_1', 'LL_RCC_SYSCLK_DIV_2',
    'LL_RCC_SYSCLK_DIV_4', 'LL_RCC_SYSCLK_DIV_8', 'LL_RCC_SYSCLK_DIV_16',
    'LL_RCC_SYSCLK_DIV_64', 'LL_RCC_SYSCLK_DIV_128', 'LL_RCC_SYSCLK_DIV_256',
    'LL_RCC_SYSCLK_DIV_512', 'LL_RCC_AHB_DIV_1', 'LL_RCC_AHB_DIV_2', 'LL_RCC_AHB_DIV_4',
    'LL_RCC_AHB_DIV_8', 'LL_RCC_AHB_DIV_16', 'LL_RCC_AHB_DIV_64', 'LL_RCC_AHB_DIV_128',
    'LL_RCC_AHB_DIV_256', 'LL_RCC_AHB_DIV_512', 'LL_RCC_AHB_DIV_1', 'LL_RCC_AHB_DIV_2',
    'LL_RCC_AHB_DIV_4', 'LL_RCC_AHB_DIV_8', 'LL_RCC_AHB_DIV_16', 'LL_RCC_AHB_DIV_64',
    'LL_RCC_AHB_DIV_128', 'LL_RCC_AHB_DIV_256', 'LL_RCC_AHB_DIV_512',
    'LL_RCC_APB1_DIV_1', 'LL_RCC_APB1_DIV_2', 'LL_RCC_APB1_DIV_4', 'LL_RCC_APB1_DIV_8',
    'LL_RCC_APB1_DIV_16', 'LL_RCC_APB1_DIV_1', 'LL_RCC_APB1_DIV_2', 'LL_RCC_APB1_DIV_4',
    'LL_RCC_APB1_DIV_8', 'LL_RCC_APB1_DIV_16', 'LL_RCC_APB2_DIV_1', 'LL_RCC_APB2_DIV_2',
    'LL_RCC_APB2_DIV_4', 'LL_RCC_APB2_DIV_8', 'LL_RCC_APB2_DIV_16', 'LL_RCC_APB2_DIV_1',
    'LL_RCC_APB2_DIV_2', 'LL_RCC_APB2_DIV_4', 'LL_RCC_APB2_DIV_8', 'LL_RCC_APB2_DIV_16',
    'LL_RCC_APB3_DIV_1', 'LL_RCC_APB3_DIV_2', 'LL_RCC_APB3_DIV_4', 'LL_RCC_APB3_DIV_8',
    'LL_RCC_APB3_DIV_16', 'LL_RCC_APB3_DIV_1', 'LL_RCC_APB3_DIV_2', 'LL_RCC_APB3_DIV_4',
    'LL_RCC_APB3_DIV_8', 'LL_RCC_APB3_DIV_16', 'LL_RCC_APB4_DIV_1', 'LL_RCC_APB4_DIV_2',
    'LL_RCC_APB4_DIV_4', 'LL_RCC_APB4_DIV_8', 'LL_RCC_APB4_DIV_16', 'LL_RCC_APB4_DIV_1',
    'LL_RCC_APB4_DIV_2', 'LL_RCC_APB4_DIV_4', 'LL_RCC_APB4_DIV_8', 'LL_RCC_APB4_DIV_16',
    'LL_RCC_MCO1SOURCE_HSI', 'LL_RCC_MCO1SOURCE_LSE', 'LL_RCC_MCO1SOURCE_HSE',
    'LL_RCC_MCO1SOURCE_PLL1QCLK', 'LL_RCC_MCO1SOURCE_HSI48', 'LL_RCC_MCO2SOURCE_SYSCLK',
    'LL_RCC_MCO2SOURCE_PLL2PCLK', 'LL_RCC_MCO2SOURCE_HSE', 'LL_RCC_MCO2SOURCE_PLL1PCLK',
    'LL_RCC_MCO2SOURCE_CSI', 'LL_RCC_MCO2SOURCE_LSI', 'LL_RCC_MCO1_DIV_1',
    'LL_RCC_MCO1_DIV_2', 'LL_RCC_MCO1_DIV_3', 'LL_RCC_MCO1_DIV_4', 'LL_RCC_MCO1_DIV_5',
    'LL_RCC_MCO1_DIV_6', 'LL_RCC_MCO1_DIV_7', 'LL_RCC_MCO1_DIV_8', 'LL_RCC_MCO1_DIV_9',
    'LL_RCC_MCO1_DIV_10', 'LL_RCC_MCO1_DIV_11', 'LL_RCC_MCO1_DIV_12',
    'LL_RCC_MCO1_DIV_13', 'LL_RCC_MCO1_DIV_14', 'LL_RCC_MCO1_DIV_15',
    'LL_RCC_MCO2_DIV_1', 'LL_RCC_MCO2_DIV_2', 'LL_RCC_MCO2_DIV_3', 'LL_RCC_MCO2_DIV_4',
    'LL_RCC_MCO2_DIV_5', 'LL_RCC_MCO2_DIV_6', 'LL_RCC_MCO2_DIV_7', 'LL_RCC_MCO2_DIV_8',
    'LL_RCC_MCO2_DIV_9', 'LL_RCC_MCO2_DIV_10', 'LL_RCC_MCO2_DIV_11',
    'LL_RCC_MCO2_DIV_12', 'LL_RCC_MCO2_DIV_13', 'LL_RCC_MCO2_DIV_14',
    'LL_RCC_MCO2_DIV_15', 'LL_RCC_RTC_NOCLOCK', 'LL_RCC_RTC_HSE_DIV_2',
    'LL_RCC_RTC_HSE_DIV_3', 'LL_RCC_RTC_HSE_DIV_4', 'LL_RCC_RTC_HSE_DIV_5',
    'LL_RCC_RTC_HSE_DIV_6', 'LL_RCC_RTC_HSE_DIV_7', 'LL_RCC_RTC_HSE_DIV_8',
    'LL_RCC_RTC_HSE_DIV_9', 'LL_RCC_RTC_HSE_DIV_10', 'LL_RCC_RTC_HSE_DIV_11',
    'LL_RCC_RTC_HSE_DIV_12', 'LL_RCC_RTC_HSE_DIV_13', 'LL_RCC_RTC_HSE_DIV_14',
    'LL_RCC_RTC_HSE_DIV_15', 'LL_RCC_RTC_HSE_DIV_16', 'LL_RCC_RTC_HSE_DIV_17',
    'LL_RCC_RTC_HSE_DIV_18', 'LL_RCC_RTC_HSE_DIV_19', 'LL_RCC_RTC_HSE_DIV_20',
    'LL_RCC_RTC_HSE_DIV_21', 'LL_RCC_RTC_HSE_DIV_22', 'LL_RCC_RTC_HSE_DIV_23',
    'LL_RCC_RTC_HSE_DIV_24', 'LL_RCC_RTC_HSE_DIV_25', 'LL_RCC_RTC_HSE_DIV_26',
    'LL_RCC_RTC_HSE_DIV_27', 'LL_RCC_RTC_HSE_DIV_28', 'LL_RCC_RTC_HSE_DIV_29',
    'LL_RCC_RTC_HSE_DIV_30', 'LL_RCC_RTC_HSE_DIV_31', 'LL_RCC_RTC_HSE_DIV_32',
    'LL_RCC_RTC_HSE_DIV_33', 'LL_RCC_RTC_HSE_DIV_34', 'LL_RCC_RTC_HSE_DIV_35',
    'LL_RCC_RTC_HSE_DIV_36', 'LL_RCC_RTC_HSE_DIV_37', 'LL_RCC_RTC_HSE_DIV_38',
    'LL_RCC_RTC_HSE_DIV_39', 'LL_RCC_RTC_HSE_DIV_40', 'LL_RCC_RTC_HSE_DIV_41',
    'LL_RCC_RTC_HSE_DIV_42', 'LL_RCC_RTC_HSE_DIV_43', 'LL_RCC_RTC_HSE_DIV_44',
    'LL_RCC_RTC_HSE_DIV_45', 'LL_RCC_RTC_HSE_DIV_46', 'LL_RCC_RTC_HSE_DIV_47',
    'LL_RCC_RTC_HSE_DIV_48', 'LL_RCC_RTC_HSE_DIV_49', 'LL_RCC_RTC_HSE_DIV_50',
    'LL_RCC_RTC_HSE_DIV_51', 'LL_RCC_RTC_HSE_DIV_52', 'LL_RCC_RTC_HSE_DIV_53',
    'LL_RCC_RTC_HSE_DIV_54', 'LL_RCC_RTC_HSE_DIV_55', 'LL_RCC_RTC_HSE_DIV_56',
    'LL_RCC_RTC_HSE_DIV_57', 'LL_RCC_RTC_HSE_DIV_58', 'LL_RCC_RTC_HSE_DIV_59',
    'LL_RCC_RTC_HSE_DIV_60', 'LL_RCC_RTC_HSE_DIV_61', 'LL_RCC_RTC_HSE_DIV_62',
    'LL_RCC_RTC_HSE_DIV_63', 'LL_RCC_USART16_CLKSOURCE_PCLK2',
    'LL_RCC_USART16_CLKSOURCE_PLL2Q', 'LL_RCC_USART16_CLKSOURCE_PLL3Q',
    'LL_RCC_USART16_CLKSOURCE_HSI', 'LL_RCC_USART16_CLKSOURCE_CSI',
    'LL_RCC_USART16_CLKSOURCE_LSE', 'LL_RCC_USART16_CLKSOURCE_PCLK2',
    'LL_RCC_USART16_CLKSOURCE_PLL2Q', 'LL_RCC_USART16_CLKSOURCE_PLL3Q',
    'LL_RCC_USART16_CLKSOURCE_HSI', 'LL_RCC_USART16_CLKSOURCE_CSI',
    'LL_RCC_USART16_CLKSOURCE_LSE', 'LL_RCC_USART234578_CLKSOURCE_PCLK1',
    'LL_RCC_USART234578_CLKSOURCE_PLL2Q', 'LL_RCC_USART234578_CLKSOURCE_PLL3Q',
    'LL_RCC_USART234578_CLKSOURCE_HSI', 'LL_RCC_USART234578_CLKSOURCE_CSI',
    'LL_RCC_USART234578_CLKSOURCE_LSE', 'LL_RCC_USART234578_CLKSOURCE_PCLK1',
    'LL_RCC_USART234578_CLKSOURCE_PLL2Q', 'LL_RCC_USART234578_CLKSOURCE_PLL3Q',
    'LL_RCC_USART234578_CLKSOURCE_HSI', 'LL_RCC_USART234578_CLKSOURCE_CSI',
    'LL_RCC_USART234578_CLKSOURCE_LSE', 'LL_RCC_LPUART1_CLKSOURCE_PCLK4',
    'LL_RCC_LPUART1_CLKSOURCE_PLL2Q', 'LL_RCC_LPUART1_CLKSOURCE_PLL3Q',
    'LL_RCC_LPUART1_CLKSOURCE_HSI', 'LL_RCC_LPUART1_CLKSOURCE_CSI',
    'LL_RCC_LPUART1_CLKSOURCE_LSE', 'LL_RCC_LPUART1_CLKSOURCE_PCLK4',
    'LL_RCC_LPUART1_CLKSOURCE_PLL2Q', 'LL_RCC_LPUART1_CLKSOURCE_PLL3Q',
    'LL_RCC_LPUART1_CLKSOURCE_HSI', 'LL_RCC_LPUART1_CLKSOURCE_CSI',
    'LL_RCC_LPUART1_CLKSOURCE_LSE', 'LL_RCC_I2C123_CLKSOURCE_PCLK1',
    'LL_RCC_I2C123_CLKSOURCE_PLL3R', 'LL_RCC_I2C123_CLKSOURCE_HSI',
    'LL_RCC_I2C123_CLKSOURCE_CSI', 'LL_RCC_I2C123_CLKSOURCE_PCLK1',
    'LL_RCC_I2C123_CLKSOURCE_PLL3R', 'LL_RCC_I2C123_CLKSOURCE_HSI',
    'LL_RCC_I2C123_CLKSOURCE_CSI', 'LL_RCC_I2C4_CLKSOURCE_PCLK4',
    'LL_RCC_I2C4_CLKSOURCE_PLL3R', 'LL_RCC_I2C4_CLKSOURCE_HSI',
    'LL_RCC_I2C4_CLKSOURCE_CSI', 'LL_RCC_I2C4_CLKSOURCE_PCLK4',
    'LL_RCC_I2C4_CLKSOURCE_PLL3R', 'LL_RCC_I2C4_CLKSOURCE_HSI',
    'LL_RCC_I2C4_CLKSOURCE_CSI', 'LL_RCC_LPTIM1_CLKSOURCE_PCLK1',
    'LL_RCC_LPTIM1_CLKSOURCE_PLL2P', 'LL_RCC_LPTIM1_CLKSOURCE_PLL3R',
    'LL_RCC_LPTIM1_CLKSOURCE_LSE', 'LL_RCC_LPTIM1_CLKSOURCE_LSI',
    'LL_RCC_LPTIM1_CLKSOURCE_CLKP', 'LL_RCC_LPTIM1_CLKSOURCE_PCLK1',
    'LL_RCC_LPTIM1_CLKSOURCE_PLL2P', 'LL_RCC_LPTIM1_CLKSOURCE_PLL3R',
    'LL_RCC_LPTIM1_CLKSOURCE_LSE', 'LL_RCC_LPTIM1_CLKSOURCE_LSI',
    'LL_RCC_LPTIM1_CLKSOURCE_CLKP', 'LL_RCC_LPTIM2_CLKSOURCE_PCLK4',
    'LL_RCC_LPTIM2_CLKSOURCE_PLL2P', 'LL_RCC_LPTIM2_CLKSOURCE_PLL3R',
    'LL_RCC_LPTIM2_CLKSOURCE_LSE', 'LL_RCC_LPTIM2_CLKSOURCE_LSI',
    'LL_RCC_LPTIM2_CLKSOURCE_CLKP', 'LL_RCC_LPTIM2_CLKSOURCE_PCLK4',
    'LL_RCC_LPTIM2_CLKSOURCE_PLL2P', 'LL_RCC_LPTIM2_CLKSOURCE_PLL3R',
    'LL_RCC_LPTIM2_CLKSOURCE_LSE', 'LL_RCC_LPTIM2_CLKSOURCE_LSI',
    'LL_RCC_LPTIM2_CLKSOURCE_CLKP', 'LL_RCC_LPTIM345_CLKSOURCE_PCLK4',
    'LL_RCC_LPTIM345_CLKSOURCE_PLL2P', 'LL_RCC_LPTIM345_CLKSOURCE_PLL3R',
    'LL_RCC_LPTIM345_CLKSOURCE_LSE', 'LL_RCC_LPTIM345_CLKSOURCE_LSI',
    'LL_RCC_LPTIM345_CLKSOURCE_CLKP', 'LL_RCC_LPTIM345_CLKSOURCE_PCLK4',
    'LL_RCC_LPTIM345_CLKSOURCE_PLL2P', 'LL_RCC_LPTIM345_CLKSOURCE_PLL3R',
    'LL_RCC_LPTIM345_CLKSOURCE_LSE', 'LL_RCC_LPTIM345_CLKSOURCE_LSI',
    'LL_RCC_LPTIM345_CLKSOURCE_CLKP', 'LL_RCC_SAI1_CLKSOURCE_PLL1Q',
    'LL_RCC_SAI1_CLKSOURCE_PLL2P', 'LL_RCC_SAI1_CLKSOURCE_PLL3P',
    'LL_RCC_SAI1_CLKSOURCE_I2S_CKIN', 'LL_RCC_SAI1_CLKSOURCE_CLKP',
    'LL_RCC_SAI1_CLKSOURCE_PLL1Q', 'LL_RCC_SAI1_CLKSOURCE_PLL2P',
    'LL_RCC_SAI1_CLKSOURCE_PLL3P', 'LL_RCC_SAI1_CLKSOURCE_I2S_CKIN',
    'LL_RCC_SAI1_CLKSOURCE_CLKP', 'LL_RCC_SAI23_CLKSOURCE_PLL1Q',
    'LL_RCC_SAI23_CLKSOURCE_PLL2P', 'LL_RCC_SAI23_CLKSOURCE_PLL3P',
    'LL_RCC_SAI23_CLKSOURCE_I2S_CKIN', 'LL_RCC_SAI23_CLKSOURCE_CLKP',
    'LL_RCC_SAI4A_CLKSOURCE_PLL1Q', 'LL_RCC_SAI4A_CLKSOURCE_PLL2P',
    'LL_RCC_SAI4A_CLKSOURCE_PLL3P', 'LL_RCC_SAI4A_CLKSOURCE_I2S_CKIN',
    'LL_RCC_SAI4A_CLKSOURCE_CLKP', 'LL_RCC_SAI4B_CLKSOURCE_PLL1Q',
    'LL_RCC_SAI4B_CLKSOURCE_PLL2P', 'LL_RCC_SAI4B_CLKSOURCE_PLL3P',
    'LL_RCC_SAI4B_CLKSOURCE_I2S_CKIN', 'LL_RCC_SAI4B_CLKSOURCE_CLKP',
    'LL_RCC_SDMMC_CLKSOURCE_PLL1Q', 'LL_RCC_SDMMC_CLKSOURCE_PLL2R',
    'LL_RCC_SDMMC_CLKSOURCE_PLL1Q', 'LL_RCC_SDMMC_CLKSOURCE_PLL2R',
    'LL_RCC_RNG_CLKSOURCE_HSI48', 'LL_RCC_RNG_CLKSOURCE_PLL1Q',
    'LL_RCC_RNG_CLKSOURCE_LSE', 'LL_RCC_RNG_CLKSOURCE_LSI',
    'LL_RCC_RNG_CLKSOURCE_HSI48', 'LL_RCC_RNG_CLKSOURCE_PLL1Q',
    'LL_RCC_RNG_CLKSOURCE_LSE', 'LL_RCC_RNG_CLKSOURCE_LSI',
    'LL_RCC_USB_CLKSOURCE_DISABLE', 'LL_RCC_USB_CLKSOURCE_PLL1Q',
    'LL_RCC_USB_CLKSOURCE_PLL3Q', 'LL_RCC_USB_CLKSOURCE_HSI48',
    'LL_RCC_USB_CLKSOURCE_DISABLE', 'LL_RCC_USB_CLKSOURCE_PLL1Q',
    'LL_RCC_USB_CLKSOURCE_PLL3Q', 'LL_RCC_USB_CLKSOURCE_HSI48',
    'LL_RCC_CEC_CLKSOURCE_LSE', 'LL_RCC_CEC_CLKSOURCE_LSI',
    'LL_RCC_CEC_CLKSOURCE_CSI_DIV122', 'LL_RCC_CEC_CLKSOURCE_LSE',
    'LL_RCC_CEC_CLKSOURCE_LSI', 'LL_RCC_CEC_CLKSOURCE_CSI_DIV122',
    'LL_RCC_DFSDM1_CLKSOURCE_PCLK2', 'LL_RCC_DFSDM1_CLKSOURCE_SYSCLK',
    'LL_RCC_DFSDM1_CLKSOURCE_PCLK2', 'LL_RCC_DFSDM1_CLKSOURCE_SYSCLK',
    'LL_RCC_FMC_CLKSOURCE_HCLK', 'LL_RCC_FMC_CLKSOURCE_PLL1Q',
    'LL_RCC_FMC_CLKSOURCE_PLL2R', 'LL_RCC_FMC_CLKSOURCE_CLKP',
    'LL_RCC_FMC_CLKSOURCE_HCLK', 'LL_RCC_FMC_CLKSOURCE_PLL1Q',
    'LL_RCC_FMC_CLKSOURCE_PLL2R', 'LL_RCC_FMC_CLKSOURCE_CLKP',
    'LL_RCC_QSPI_CLKSOURCE_HCLK', 'LL_RCC_QSPI_CLKSOURCE_PLL1Q',
    'LL_RCC_QSPI_CLKSOURCE_PLL2R', 'LL_RCC_QSPI_CLKSOURCE_CLKP',
    'LL_RCC_CLKP_CLKSOURCE_HSI', 'LL_RCC_CLKP_CLKSOURCE_CSI',
    'LL_RCC_CLKP_CLKSOURCE_HSE', 'LL_RCC_CLKP_CLKSOURCE_HSI',
    'LL_RCC_CLKP_CLKSOURCE_CSI', 'LL_RCC_CLKP_CLKSOURCE_HSE',
    'LL_RCC_SPI123_CLKSOURCE_PLL1Q', 'LL_RCC_SPI123_CLKSOURCE_PLL2P',
    'LL_RCC_SPI123_CLKSOURCE_PLL3P', 'LL_RCC_SPI123_CLKSOURCE_I2S_CKIN',
    'LL_RCC_SPI123_CLKSOURCE_CLKP', 'LL_RCC_SPI123_CLKSOURCE_PLL1Q',
    'LL_RCC_SPI123_CLKSOURCE_PLL2P', 'LL_RCC_SPI123_CLKSOURCE_PLL3P',
    'LL_RCC_SPI123_CLKSOURCE_I2S_CKIN', 'LL_RCC_SPI123_CLKSOURCE_CLKP',
    'LL_RCC_SPI45_CLKSOURCE_PCLK2', 'LL_RCC_SPI45_CLKSOURCE_PLL2Q',
    'LL_RCC_SPI45_CLKSOURCE_PLL3Q', 'LL_RCC_SPI45_CLKSOURCE_HSI',
    'LL_RCC_SPI45_CLKSOURCE_CSI', 'LL_RCC_SPI45_CLKSOURCE_HSE',
    'LL_RCC_SPI45_CLKSOURCE_PCLK2', 'LL_RCC_SPI45_CLKSOURCE_PLL2Q',
    'LL_RCC_SPI45_CLKSOURCE_PLL3Q', 'LL_RCC_SPI45_CLKSOURCE_HSI',
    'LL_RCC_SPI45_CLKSOURCE_CSI', 'LL_RCC_SPI45_CLKSOURCE_HSE',
    'LL_RCC_SPI6_CLKSOURCE_PCLK4', 'LL_RCC_SPI6_CLKSOURCE_PLL2Q',
    'LL_RCC_SPI6_CLKSOURCE_PLL3Q', 'LL_RCC_SPI6_CLKSOURCE_HSI',
    'LL_RCC_SPI6_CLKSOURCE_CSI', 'LL_RCC_SPI6_CLKSOURCE_HSE',
    'LL_RCC_SPI6_CLKSOURCE_PCLK4', 'LL_RCC_SPI6_CLKSOURCE_PLL2Q',
    'LL_RCC_SPI6_CLKSOURCE_PLL3Q', 'LL_RCC_SPI6_CLKSOURCE_HSI',
    'LL_RCC_SPI6_CLKSOURCE_CSI', 'LL_RCC_SPI6_CLKSOURCE_HSE',
    'LL_RCC_SPDIF_CLKSOURCE_PLL1Q', 'LL_RCC_SPDIF_CLKSOURCE_PLL2R',
    'LL_RCC_SPDIF_CLKSOURCE_PLL3R', 'LL_RCC_SPDIF_CLKSOURCE_HSI',
    'LL_RCC_SPDIF_CLKSOURCE_PLL1Q', 'LL_RCC_SPDIF_CLKSOURCE_PLL2R',
    'LL_RCC_SPDIF_CLKSOURCE_PLL3R', 'LL_RCC_SPDIF_CLKSOURCE_HSI',
    'LL_RCC_FDCAN_CLKSOURCE_HSE', 'LL_RCC_FDCAN_CLKSOURCE_PLL1Q',
    'LL_RCC_FDCAN_CLKSOURCE_PLL2Q', 'LL_RCC_FDCAN_CLKSOURCE_HSE',
    'LL_RCC_FDCAN_CLKSOURCE_PLL1Q', 'LL_RCC_FDCAN_CLKSOURCE_PLL2Q',
    'LL_RCC_SWP_CLKSOURCE_PCLK1', 'LL_RCC_SWP_CLKSOURCE_HSI',
    'LL_RCC_SWP_CLKSOURCE_PCLK1', 'LL_RCC_SWP_CLKSOURCE_HSI',
    'LL_RCC_ADC_CLKSOURCE_PLL2P', 'LL_RCC_ADC_CLKSOURCE_PLL3R',
    'LL_RCC_ADC_CLKSOURCE_CLKP', 'LL_RCC_ADC_CLKSOURCE_PLL2P',
    'LL_RCC_ADC_CLKSOURCE_PLL3R', 'LL_RCC_ADC_CLKSOURCE_CLKP',
    'LL_RCC_USART16_CLKSOURCE', 'LL_RCC_USART16_CLKSOURCE',
    'LL_RCC_USART234578_CLKSOURCE', 'LL_RCC_USART234578_CLKSOURCE',
    'LL_RCC_LPUART1_CLKSOURCE', 'LL_RCC_LPUART1_CLKSOURCE', 'LL_RCC_I2C123_CLKSOURCE',
    'LL_RCC_I2C123_CLKSOURCE', 'LL_RCC_I2C4_CLKSOURCE', 'LL_RCC_I2C4_CLKSOURCE',
    'LL_RCC_LPTIM1_CLKSOURCE', 'LL_RCC_LPTIM1_CLKSOURCE', 'LL_RCC_LPTIM2_CLKSOURCE',
    'LL_RCC_LPTIM2_CLKSOURCE', 'LL_RCC_LPTIM345_CLKSOURCE', 'LL_RCC_LPTIM345_CLKSOURCE',
    'LL_RCC_SAI1_CLKSOURCE', 'LL_RCC_SAI1_CLKSOURCE', 'LL_RCC_SAI23_CLKSOURCE',
    'LL_RCC_SAI4A_CLKSOURCE', 'LL_RCC_SAI4B_CLKSOURCE', 'LL_RCC_SDMMC_CLKSOURCE',
    'LL_RCC_SDMMC_CLKSOURCE', 'LL_RCC_RNG_CLKSOURCE', 'LL_RCC_RNG_CLKSOURCE',
    'LL_RCC_USB_CLKSOURCE', 'LL_RCC_USB_CLKSOURCE', 'LL_RCC_CEC_CLKSOURCE',
    'LL_RCC_CEC_CLKSOURCE', 'LL_RCC_DFSDM1_CLKSOURCE', 'LL_RCC_DFSDM1_CLKSOURCE',
    'LL_RCC_FMC_CLKSOURCE', 'LL_RCC_FMC_CLKSOURCE', 'LL_RCC_QSPI_CLKSOURCE',
    'LL_RCC_CLKP_CLKSOURCE', 'LL_RCC_CLKP_CLKSOURCE', 'LL_RCC_SPI123_CLKSOURCE',
    'LL_RCC_SPI123_CLKSOURCE', 'LL_RCC_SPI45_CLKSOURCE', 'LL_RCC_SPI45_CLKSOURCE',
    'LL_RCC_SPI6_CLKSOURCE', 'LL_RCC_SPI6_CLKSOURCE', 'LL_RCC_SPDIF_CLKSOURCE',
    'LL_RCC_SPDIF_CLKSOURCE', 'LL_RCC_FDCAN_CLKSOURCE', 'LL_RCC_FDCAN_CLKSOURCE',
    'LL_RCC_SWP_CLKSOURCE', 'LL_RCC_SWP_CLKSOURCE', 'LL_RCC_ADC_CLKSOURCE',
    'LL_RCC_ADC_CLKSOURCE', 'LL_RCC_RTC_CLKSOURCE_NONE', 'LL_RCC_RTC_CLKSOURCE_LSE',
    'LL_RCC_RTC_CLKSOURCE_LSI', 'LL_RCC_RTC_CLKSOURCE_HSE',
    'LL_RCC_TIM_PRESCALER_TWICE', 'LL_RCC_TIM_PRESCALER_FOUR_TIMES',
    'LL_RCC_HRTIM_CLKSOURCE_TIM', 'LL_RCC_HRTIM_CLKSOURCE_CPU', 'LL_RCC_PLLSOURCE_HSI',
    'LL_RCC_PLLSOURCE_CSI', 'LL_RCC_PLLSOURCE_HSE', 'LL_RCC_PLLSOURCE_NONE',
    'LL_RCC_PLLINPUTRANGE_1_2', 'LL_RCC_PLLINPUTRANGE_2_4', 'LL_RCC_PLLINPUTRANGE_4_8',
    'LL_RCC_PLLINPUTRANGE_8_16', 'LL_RCC_PLLVCORANGE_WIDE', 'LL_RCC_PLLVCORANGE_MEDIUM',
    'LL_RCC_PERIPH_FREQUENCY_NO', 'LL_RCC_PERIPH_FREQUENCY_NA', 'LL_RCC_ClocksTypeDef',
    'LL_PLL_ClocksTypeDef', 'LL_RNG_CED_ENABLE', 'LL_RNG_CED_DISABLE', 'LL_RNG_SR_DRDY',
    'LL_RNG_SR_CECS', 'LL_RNG_SR_SECS', 'LL_RNG_SR_CEIS', 'LL_RNG_SR_SEIS',
    'LL_RNG_CR_IE', 'LL_RNG_InitTypeDef', 'RTC_LL_INIT_MASK', 'RTC_LL_RSF_MASK',
    'RTC_WRITE_PROTECTION_DISABLE', 'RTC_WRITE_PROTECTION_ENABLE_1',
    'RTC_WRITE_PROTECTION_ENABLE_2', 'RTC_OFFSET_WEEKDAY', 'RTC_OFFSET_DAY',
    'RTC_OFFSET_MONTH', 'RTC_OFFSET_HOUR', 'RTC_OFFSET_MINUTE', 'LL_RTC_FORMAT_BIN',
    'LL_RTC_FORMAT_BCD', 'LL_RTC_ALMA_DATEWEEKDAYSEL_DATE',
    'LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY', 'LL_RTC_ALMB_DATEWEEKDAYSEL_DATE',
    'LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY', 'LL_RTC_ISR_ITSF', 'LL_RTC_ISR_RECALPF',
    'LL_RTC_ISR_TAMP3F', 'LL_RTC_ISR_TAMP2F', 'LL_RTC_ISR_TAMP1F', 'LL_RTC_ISR_TSOVF',
    'LL_RTC_ISR_TSF', 'LL_RTC_ISR_WUTF', 'LL_RTC_ISR_ALRBF', 'LL_RTC_ISR_ALRAF',
    'LL_RTC_ISR_INITF', 'LL_RTC_ISR_RSF', 'LL_RTC_ISR_INITS', 'LL_RTC_ISR_SHPF',
    'LL_RTC_ISR_WUTWF', 'LL_RTC_ISR_ALRBWF', 'LL_RTC_ISR_ALRAWF', 'LL_RTC_CR_TSIE',
    'LL_RTC_CR_WUTIE', 'LL_RTC_CR_ALRBIE', 'LL_RTC_CR_ALRAIE', 'LL_RTC_TAMPCR_TAMP3IE',
    'LL_RTC_TAMPCR_TAMP2IE', 'LL_RTC_TAMPCR_TAMP1IE', 'LL_RTC_TAMPCR_TAMPIE',
    'LL_RTC_WEEKDAY_MONDAY', 'LL_RTC_WEEKDAY_TUESDAY', 'LL_RTC_WEEKDAY_WEDNESDAY',
    'LL_RTC_WEEKDAY_THURSDAY', 'LL_RTC_WEEKDAY_FRIDAY', 'LL_RTC_WEEKDAY_SATURDAY',
    'LL_RTC_WEEKDAY_SUNDAY', 'LL_RTC_MONTH_JANUARY', 'LL_RTC_MONTH_FEBRUARY',
    'LL_RTC_MONTH_MARCH', 'LL_RTC_MONTH_APRIL', 'LL_RTC_MONTH_MAY', 'LL_RTC_MONTH_JUNE',
    'LL_RTC_MONTH_JULY', 'LL_RTC_MONTH_AUGUST', 'LL_RTC_MONTH_SEPTEMBER',
    'LL_RTC_MONTH_OCTOBER', 'LL_RTC_MONTH_NOVEMBER', 'LL_RTC_MONTH_DECEMBER',
    'LL_RTC_HOURFORMAT_24HOUR', 'LL_RTC_HOURFORMAT_AMPM', 'LL_RTC_ALARMOUT_DISABLE',
    'LL_RTC_ALARMOUT_ALMA', 'LL_RTC_ALARMOUT_ALMB', 'LL_RTC_ALARMOUT_WAKEUP',
    'LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN', 'LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL',
    'LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN', 'LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL',
    'LL_RTC_OUTPUTPOLARITY_PIN_HIGH', 'LL_RTC_OUTPUTPOLARITY_PIN_LOW',
    'LL_RTC_TIME_FORMAT_AM_OR_24', 'LL_RTC_TIME_FORMAT_PM', 'LL_RTC_SHIFT_SECOND_DELAY',
    'LL_RTC_SHIFT_SECOND_ADVANCE', 'LL_RTC_ALMA_MASK_NONE',
    'LL_RTC_ALMA_MASK_DATEWEEKDAY', 'LL_RTC_ALMA_MASK_HOURS',
    'LL_RTC_ALMA_MASK_MINUTES', 'LL_RTC_ALMA_MASK_SECONDS', 'LL_RTC_ALMA_MASK_ALL',
    'LL_RTC_ALMA_TIME_FORMAT_AM', 'LL_RTC_ALMA_TIME_FORMAT_PM', 'LL_RTC_ALMB_MASK_NONE',
    'LL_RTC_ALMB_MASK_DATEWEEKDAY', 'LL_RTC_ALMB_MASK_HOURS',
    'LL_RTC_ALMB_MASK_MINUTES', 'LL_RTC_ALMB_MASK_SECONDS', 'LL_RTC_ALMB_MASK_ALL',
    'LL_RTC_ALMB_TIME_FORMAT_AM', 'LL_RTC_ALMB_TIME_FORMAT_PM',
    'LL_RTC_TIMESTAMP_EDGE_RISING', 'LL_RTC_TIMESTAMP_EDGE_FALLING',
    'LL_RTC_TS_TIME_FORMAT_AM', 'LL_RTC_TS_TIME_FORMAT_PM', 'LL_RTC_TAMPER_1',
    'LL_RTC_TAMPER_2', 'LL_RTC_TAMPER_3', 'LL_RTC_TAMPER_MASK_TAMPER1',
    'LL_RTC_TAMPER_MASK_TAMPER2', 'LL_RTC_TAMPER_MASK_TAMPER3',
    'LL_RTC_TAMPER_NOERASE_TAMPER1', 'LL_RTC_TAMPER_NOERASE_TAMPER2',
    'LL_RTC_TAMPER_NOERASE_TAMPER3', 'LL_RTC_TAMPER_DURATION_1RTCCLK',
    'LL_RTC_TAMPER_DURATION_2RTCCLK', 'LL_RTC_TAMPER_DURATION_4RTCCLK',
    'LL_RTC_TAMPER_DURATION_8RTCCLK', 'LL_RTC_TAMPER_FILTER_DISABLE',
    'LL_RTC_TAMPER_FILTER_2SAMPLE', 'LL_RTC_TAMPER_FILTER_4SAMPLE',
    'LL_RTC_TAMPER_FILTER_8SAMPLE', 'LL_RTC_TAMPER_SAMPLFREQDIV_32768',
    'LL_RTC_TAMPER_SAMPLFREQDIV_16384', 'LL_RTC_TAMPER_SAMPLFREQDIV_8192',
    'LL_RTC_TAMPER_SAMPLFREQDIV_4096', 'LL_RTC_TAMPER_SAMPLFREQDIV_2048',
    'LL_RTC_TAMPER_SAMPLFREQDIV_1024', 'LL_RTC_TAMPER_SAMPLFREQDIV_512',
    'LL_RTC_TAMPER_SAMPLFREQDIV_256', 'LL_RTC_TAMPER_ACTIVELEVEL_TAMP1',
    'LL_RTC_TAMPER_ACTIVELEVEL_TAMP2', 'LL_RTC_TAMPER_ACTIVELEVEL_TAMP3',
    'LL_RTC_TAMPER_1', 'LL_RTC_TAMPER_2', 'LL_RTC_TAMPER_3',
    'LL_RTC_TAMPER_MASK_TAMPER1', 'LL_RTC_TAMPER_MASK_TAMPER2',
    'LL_RTC_TAMPER_MASK_TAMPER3', 'LL_RTC_TAMPER_NOERASE_TAMPER1',
    'LL_RTC_TAMPER_NOERASE_TAMPER2', 'LL_RTC_TAMPER_NOERASE_TAMPER3',
    'LL_RTC_TAMPER_DURATION_1RTCCLK', 'LL_RTC_TAMPER_DURATION_2RTCCLK',
    'LL_RTC_TAMPER_DURATION_4RTCCLK', 'LL_RTC_TAMPER_DURATION_8RTCCLK',
    'LL_RTC_TAMPER_FILTER_DISABLE', 'LL_RTC_TAMPER_FILTER_2SAMPLE',
    'LL_RTC_TAMPER_FILTER_4SAMPLE', 'LL_RTC_TAMPER_FILTER_8SAMPLE',
    'LL_RTC_TAMPER_SAMPLFREQDIV_32768', 'LL_RTC_TAMPER_SAMPLFREQDIV_16384',
    'LL_RTC_TAMPER_SAMPLFREQDIV_8192', 'LL_RTC_TAMPER_SAMPLFREQDIV_4096',
    'LL_RTC_TAMPER_SAMPLFREQDIV_2048', 'LL_RTC_TAMPER_SAMPLFREQDIV_1024',
    'LL_RTC_TAMPER_SAMPLFREQDIV_512', 'LL_RTC_TAMPER_SAMPLFREQDIV_256',
    'LL_RTC_TAMPER_ACTIVELEVEL_TAMP1', 'LL_RTC_TAMPER_ACTIVELEVEL_TAMP2',
    'LL_RTC_TAMPER_ACTIVELEVEL_TAMP3', 'LL_RTC_WAKEUPCLOCK_DIV_16',
    'LL_RTC_WAKEUPCLOCK_DIV_8', 'LL_RTC_WAKEUPCLOCK_DIV_4', 'LL_RTC_WAKEUPCLOCK_DIV_2',
    'LL_RTC_WAKEUPCLOCK_CKSPRE', 'LL_RTC_WAKEUPCLOCK_CKSPRE_WUT', 'LL_RTC_BKP_DR0',
    'LL_RTC_BKP_DR1', 'LL_RTC_BKP_DR2', 'LL_RTC_BKP_DR3', 'LL_RTC_BKP_DR4',
    'LL_RTC_BKP_DR5', 'LL_RTC_BKP_DR6', 'LL_RTC_BKP_DR7', 'LL_RTC_BKP_DR8',
    'LL_RTC_BKP_DR9', 'LL_RTC_BKP_DR10', 'LL_RTC_BKP_DR11', 'LL_RTC_BKP_DR12',
    'LL_RTC_BKP_DR13', 'LL_RTC_BKP_DR14', 'LL_RTC_BKP_DR15', 'LL_RTC_BKP_DR16',
    'LL_RTC_BKP_DR17', 'LL_RTC_BKP_DR18', 'LL_RTC_BKP_DR19', 'LL_RTC_BKP_DR20',
    'LL_RTC_BKP_DR21', 'LL_RTC_BKP_DR22', 'LL_RTC_BKP_DR23', 'LL_RTC_BKP_DR24',
    'LL_RTC_BKP_DR25', 'LL_RTC_BKP_DR26', 'LL_RTC_BKP_DR27', 'LL_RTC_BKP_DR28',
    'LL_RTC_BKP_DR29', 'LL_RTC_BKP_DR30', 'LL_RTC_BKP_DR31', 'LL_RTC_CALIB_OUTPUT_NONE',
    'LL_RTC_CALIB_OUTPUT_1HZ', 'LL_RTC_CALIB_OUTPUT_512HZ',
    'LL_RTC_CALIB_INSERTPULSE_NONE', 'LL_RTC_CALIB_INSERTPULSE_SET',
    'LL_RTC_CALIB_PERIOD_32SEC', 'LL_RTC_CALIB_PERIOD_16SEC',
    'LL_RTC_CALIB_PERIOD_8SEC', 'LL_RTC_InitTypeDef', 'LL_RTC_TimeTypeDef',
    'LL_RTC_DateTypeDef', 'SDMMC_InitTypeDef', 'SDMMC_CmdInitTypeDef',
    'SDMMC_DataInitTypeDef', 'LL_SPI_SR_RXP', 'LL_SPI_SR_TXP', 'LL_SPI_SR_DXP',
    'LL_SPI_SR_EOT', 'LL_SPI_SR_TXTF', 'LL_SPI_SR_UDR', 'LL_SPI_SR_CRCE',
    'LL_SPI_SR_MODF', 'LL_SPI_SR_OVR', 'LL_SPI_SR_TIFRE', 'LL_SPI_SR_TSERF',
    'LL_SPI_SR_SUSP', 'LL_SPI_SR_TXC', 'LL_SPI_SR_RXWNE', 'LL_SPI_IER_RXPIE',
    'LL_SPI_IER_TXPIE', 'LL_SPI_IER_DXPIE', 'LL_SPI_IER_EOTIE', 'LL_SPI_IER_TXTFIE',
    'LL_SPI_IER_UDRIE', 'LL_SPI_IER_OVRIE', 'LL_SPI_IER_CRCEIE', 'LL_SPI_IER_TIFREIE',
    'LL_SPI_IER_MODFIE', 'LL_SPI_IER_TSERFIE', 'LL_SPI_MODE_MASTER',
    'LL_SPI_MODE_SLAVE', 'LL_SPI_SS_LEVEL_HIGH', 'LL_SPI_SS_LEVEL_LOW',
    'LL_SPI_SS_IDLENESS_00CYCLE', 'LL_SPI_SS_IDLENESS_01CYCLE',
    'LL_SPI_SS_IDLENESS_02CYCLE', 'LL_SPI_SS_IDLENESS_03CYCLE',
    'LL_SPI_SS_IDLENESS_04CYCLE', 'LL_SPI_SS_IDLENESS_05CYCLE',
    'LL_SPI_SS_IDLENESS_06CYCLE', 'LL_SPI_SS_IDLENESS_07CYCLE',
    'LL_SPI_SS_IDLENESS_08CYCLE', 'LL_SPI_SS_IDLENESS_09CYCLE',
    'LL_SPI_SS_IDLENESS_10CYCLE', 'LL_SPI_SS_IDLENESS_11CYCLE',
    'LL_SPI_SS_IDLENESS_12CYCLE', 'LL_SPI_SS_IDLENESS_13CYCLE',
    'LL_SPI_SS_IDLENESS_14CYCLE', 'LL_SPI_SS_IDLENESS_15CYCLE',
    'LL_SPI_ID_IDLENESS_00CYCLE', 'LL_SPI_ID_IDLENESS_01CYCLE',
    'LL_SPI_ID_IDLENESS_02CYCLE', 'LL_SPI_ID_IDLENESS_03CYCLE',
    'LL_SPI_ID_IDLENESS_04CYCLE', 'LL_SPI_ID_IDLENESS_05CYCLE',
    'LL_SPI_ID_IDLENESS_06CYCLE', 'LL_SPI_ID_IDLENESS_07CYCLE',
    'LL_SPI_ID_IDLENESS_08CYCLE', 'LL_SPI_ID_IDLENESS_09CYCLE',
    'LL_SPI_ID_IDLENESS_10CYCLE', 'LL_SPI_ID_IDLENESS_11CYCLE',
    'LL_SPI_ID_IDLENESS_12CYCLE', 'LL_SPI_ID_IDLENESS_13CYCLE',
    'LL_SPI_ID_IDLENESS_14CYCLE', 'LL_SPI_ID_IDLENESS_15CYCLE',
    'LL_SPI_TXCRCINIT_ALL_ZERO_PATTERN', 'LL_SPI_TXCRCINIT_ALL_ONES_PATTERN',
    'LL_SPI_RXCRCINIT_ALL_ZERO_PATTERN', 'LL_SPI_RXCRCINIT_ALL_ONES_PATTERN',
    'LL_SPI_UDR_CONFIG_REGISTER_PATTERN', 'LL_SPI_UDR_CONFIG_LAST_RECEIVED',
    'LL_SPI_UDR_CONFIG_LAST_TRANSMITTED', 'LL_SPI_UDR_DETECT_BEGIN_DATA_FRAME',
    'LL_SPI_UDR_DETECT_END_DATA_FRAME', 'LL_SPI_UDR_DETECT_BEGIN_ACTIVE_NSS',
    'LL_SPI_PROTOCOL_MOTOROLA', 'LL_SPI_PROTOCOL_TI', 'LL_SPI_PHASE_1EDGE',
    'LL_SPI_PHASE_2EDGE', 'LL_SPI_POLARITY_LOW', 'LL_SPI_POLARITY_HIGH',
    'LL_SPI_NSS_POLARITY_LOW', 'LL_SPI_NSS_POLARITY_HIGH',
    'LL_SPI_BAUDRATEPRESCALER_DIV2', 'LL_SPI_BAUDRATEPRESCALER_DIV4',
    'LL_SPI_BAUDRATEPRESCALER_DIV8', 'LL_SPI_BAUDRATEPRESCALER_DIV16',
    'LL_SPI_BAUDRATEPRESCALER_DIV32', 'LL_SPI_BAUDRATEPRESCALER_DIV64',
    'LL_SPI_BAUDRATEPRESCALER_DIV128', 'LL_SPI_BAUDRATEPRESCALER_DIV256',
    'LL_SPI_LSB_FIRST', 'LL_SPI_MSB_FIRST', 'LL_SPI_FULL_DUPLEX', 'LL_SPI_SIMPLEX_TX',
    'LL_SPI_SIMPLEX_RX', 'LL_SPI_HALF_DUPLEX_RX', 'LL_SPI_HALF_DUPLEX_TX',
    'LL_SPI_DATAWIDTH_4BIT', 'LL_SPI_DATAWIDTH_5BIT', 'LL_SPI_DATAWIDTH_6BIT',
    'LL_SPI_DATAWIDTH_7BIT', 'LL_SPI_DATAWIDTH_8BIT', 'LL_SPI_DATAWIDTH_9BIT',
    'LL_SPI_DATAWIDTH_10BIT', 'LL_SPI_DATAWIDTH_11BIT', 'LL_SPI_DATAWIDTH_12BIT',
    'LL_SPI_DATAWIDTH_13BIT', 'LL_SPI_DATAWIDTH_14BIT', 'LL_SPI_DATAWIDTH_15BIT',
    'LL_SPI_DATAWIDTH_16BIT', 'LL_SPI_DATAWIDTH_17BIT', 'LL_SPI_DATAWIDTH_18BIT',
    'LL_SPI_DATAWIDTH_19BIT', 'LL_SPI_DATAWIDTH_20BIT', 'LL_SPI_DATAWIDTH_21BIT',
    'LL_SPI_DATAWIDTH_22BIT', 'LL_SPI_DATAWIDTH_23BIT', 'LL_SPI_DATAWIDTH_24BIT',
    'LL_SPI_DATAWIDTH_25BIT', 'LL_SPI_DATAWIDTH_26BIT', 'LL_SPI_DATAWIDTH_27BIT',
    'LL_SPI_DATAWIDTH_28BIT', 'LL_SPI_DATAWIDTH_29BIT', 'LL_SPI_DATAWIDTH_30BIT',
    'LL_SPI_DATAWIDTH_31BIT', 'LL_SPI_DATAWIDTH_32BIT', 'LL_SPI_FIFO_TH_01DATA',
    'LL_SPI_FIFO_TH_02DATA', 'LL_SPI_FIFO_TH_03DATA', 'LL_SPI_FIFO_TH_04DATA',
    'LL_SPI_FIFO_TH_05DATA', 'LL_SPI_FIFO_TH_06DATA', 'LL_SPI_FIFO_TH_07DATA',
    'LL_SPI_FIFO_TH_08DATA', 'LL_SPI_FIFO_TH_09DATA', 'LL_SPI_FIFO_TH_10DATA',
    'LL_SPI_FIFO_TH_11DATA', 'LL_SPI_FIFO_TH_12DATA', 'LL_SPI_FIFO_TH_13DATA',
    'LL_SPI_FIFO_TH_14DATA', 'LL_SPI_FIFO_TH_15DATA', 'LL_SPI_FIFO_TH_16DATA',
    'LL_SPI_CRCCALCULATION_DISABLE', 'LL_SPI_CRCCALCULATION_ENABLE', 'LL_SPI_CRC_4BIT',
    'LL_SPI_CRC_5BIT', 'LL_SPI_CRC_6BIT', 'LL_SPI_CRC_7BIT', 'LL_SPI_CRC_8BIT',
    'LL_SPI_CRC_9BIT', 'LL_SPI_CRC_10BIT', 'LL_SPI_CRC_11BIT', 'LL_SPI_CRC_12BIT',
    'LL_SPI_CRC_13BIT', 'LL_SPI_CRC_14BIT', 'LL_SPI_CRC_15BIT', 'LL_SPI_CRC_16BIT',
    'LL_SPI_CRC_17BIT', 'LL_SPI_CRC_18BIT', 'LL_SPI_CRC_19BIT', 'LL_SPI_CRC_20BIT',
    'LL_SPI_CRC_21BIT', 'LL_SPI_CRC_22BIT', 'LL_SPI_CRC_23BIT', 'LL_SPI_CRC_24BIT',
    'LL_SPI_CRC_25BIT', 'LL_SPI_CRC_26BIT', 'LL_SPI_CRC_27BIT', 'LL_SPI_CRC_28BIT',
    'LL_SPI_CRC_29BIT', 'LL_SPI_CRC_30BIT', 'LL_SPI_CRC_31BIT', 'LL_SPI_CRC_32BIT',
    'LL_SPI_NSS_SOFT', 'LL_SPI_NSS_HARD_INPUT', 'LL_SPI_NSS_HARD_OUTPUT',
    'LL_SPI_RX_FIFO_0PACKET', 'LL_SPI_RX_FIFO_1PACKET', 'LL_SPI_RX_FIFO_2PACKET',
    'LL_SPI_RX_FIFO_3PACKET', 'LL_I2S_DATAFORMAT_16B', 'LL_I2S_DATAFORMAT_16B_EXTENDED',
    'LL_I2S_DATAFORMAT_24B', 'LL_I2S_DATAFORMAT_24B_LEFT_ALIGNED',
    'LL_I2S_DATAFORMAT_32B', 'LL_I2S_SLAVE_VARIABLE_CH_LENGTH',
    'LL_I2S_SLAVE_FIXED_CH_LENGTH', 'LL_I2S_POLARITY_LOW', 'LL_I2S_POLARITY_HIGH',
    'LL_I2S_STANDARD_PHILIPS', 'LL_I2S_STANDARD_MSB', 'LL_I2S_STANDARD_LSB',
    'LL_I2S_STANDARD_PCM_SHORT', 'LL_I2S_STANDARD_PCM_LONG', 'LL_I2S_MODE_SLAVE_TX',
    'LL_I2S_MODE_SLAVE_RX', 'LL_I2S_MODE_SLAVE_FULL_DUPLEX', 'LL_I2S_MODE_MASTER_TX',
    'LL_I2S_MODE_MASTER_RX', 'LL_I2S_MODE_MASTER_FULL_DUPLEX',
    'LL_I2S_PRESCALER_PARITY_EVEN', 'LL_I2S_PRESCALER_PARITY_ODD',
    'LL_I2S_FIFO_TH_01DATA', 'LL_I2S_FIFO_TH_02DATA', 'LL_I2S_FIFO_TH_03DATA',
    'LL_I2S_FIFO_TH_04DATA', 'LL_I2S_FIFO_TH_05DATA', 'LL_I2S_FIFO_TH_06DATA',
    'LL_I2S_FIFO_TH_07DATA', 'LL_I2S_FIFO_TH_08DATA', 'LL_I2S_LSB_FIRST',
    'LL_I2S_MSB_FIRST', 'LL_I2S_MCLK_OUTPUT_DISABLE', 'LL_I2S_MCLK_OUTPUT_ENABLE',
    'LL_I2S_AUDIOFREQ_192K', 'LL_I2S_AUDIOFREQ_96K', 'LL_I2S_AUDIOFREQ_48K',
    'LL_I2S_AUDIOFREQ_44K', 'LL_I2S_AUDIOFREQ_32K', 'LL_I2S_AUDIOFREQ_22K',
    'LL_I2S_AUDIOFREQ_16K', 'LL_I2S_AUDIOFREQ_11K', 'LL_I2S_AUDIOFREQ_8K',
    'LL_I2S_AUDIOFREQ_DEFAULT', 'LL_SPI_InitTypeDef', 'LL_I2S_InitTypeDef',
    'LL_SWPMI_ICR_CRXBFF', 'LL_SWPMI_ICR_CTXBEF', 'LL_SWPMI_ICR_CRXBERF',
    'LL_SWPMI_ICR_CRXOVRF', 'LL_SWPMI_ICR_CTXUNRF', 'LL_SWPMI_ICR_CTCF',
    'LL_SWPMI_ICR_CSRF', 'LL_SWPMI_ISR_RXBFF', 'LL_SWPMI_ISR_TXBEF',
    'LL_SWPMI_ISR_RXBERF', 'LL_SWPMI_ISR_RXOVRF', 'LL_SWPMI_ISR_TXUNRF',
    'LL_SWPMI_ISR_RXNE', 'LL_SWPMI_ISR_TXE', 'LL_SWPMI_ISR_TCF', 'LL_SWPMI_ISR_SRF',
    'LL_SWPMI_ISR_SUSP', 'LL_SWPMI_ISR_DEACTF', 'LL_SWPMI_IER_SRIE',
    'LL_SWPMI_IER_TCIE', 'LL_SWPMI_IER_TIE', 'LL_SWPMI_IER_RIE', 'LL_SWPMI_IER_TXUNRIE',
    'LL_SWPMI_IER_RXOVRIE', 'LL_SWPMI_IER_RXBERIE', 'LL_SWPMI_IER_TXBEIE',
    'LL_SWPMI_IER_RXBFIE', 'LL_SWPMI_SW_BUFFER_RX_SINGLE',
    'LL_SWPMI_SW_BUFFER_RX_MULTI', 'LL_SWPMI_SW_BUFFER_TX_SINGLE',
    'LL_SWPMI_SW_BUFFER_TX_MULTI', 'LL_SWPMI_VOLTAGE_CLASS_C',
    'LL_SWPMI_VOLTAGE_CLASS_B', 'LL_SWPMI_DMA_REG_DATA_TRANSMIT',
    'LL_SWPMI_DMA_REG_DATA_RECEIVE', 'LL_SWPMI_InitTypeDef',
    'LL_SYSCFG_FLASH_B1_SECTOR0_STATUS_BIT', 'LL_SYSCFG_FLASH_B1_SECTOR1_STATUS_BIT',
    'LL_SYSCFG_FLASH_B1_SECTOR2_STATUS_BIT', 'LL_SYSCFG_FLASH_B1_SECTOR3_STATUS_BIT',
    'LL_SYSCFG_FLASH_B1_SECTOR4_STATUS_BIT', 'LL_SYSCFG_FLASH_B1_SECTOR5_STATUS_BIT',
    'LL_SYSCFG_FLASH_B1_SECTOR6_STATUS_BIT', 'LL_SYSCFG_FLASH_B1_SECTOR7_STATUS_BIT',
    'LL_SYSCFG_FLASH_B2_SECTOR0_STATUS_BIT', 'LL_SYSCFG_FLASH_B2_SECTOR1_STATUS_BIT',
    'LL_SYSCFG_FLASH_B2_SECTOR2_STATUS_BIT', 'LL_SYSCFG_FLASH_B2_SECTOR3_STATUS_BIT',
    'LL_SYSCFG_FLASH_B2_SECTOR4_STATUS_BIT', 'LL_SYSCFG_FLASH_B2_SECTOR5_STATUS_BIT',
    'LL_SYSCFG_FLASH_B2_SECTOR6_STATUS_BIT', 'LL_SYSCFG_FLASH_B2_SECTOR7_STATUS_BIT',
    'LL_SYSCFG_I2C_FASTMODEPLUS_I2C1', 'LL_SYSCFG_I2C_FASTMODEPLUS_I2C2',
    'LL_SYSCFG_I2C_FASTMODEPLUS_I2C3', 'LL_SYSCFG_I2C_FASTMODEPLUS_I2C4',
    'LL_SYSCFG_I2C_FASTMODEPLUS_PB6', 'LL_SYSCFG_I2C_FASTMODEPLUS_PB7',
    'LL_SYSCFG_I2C_FASTMODEPLUS_PB8', 'LL_SYSCFG_I2C_FASTMODEPLUS_PB9',
    'LL_SYSCFG_ANALOG_SWITCH_BOOSTEN', 'LL_SYSCFG_ANALOG_SWITCH_PA0',
    'LL_SYSCFG_ANALOG_SWITCH_PA1', 'LL_SYSCFG_ANALOG_SWITCH_PC2',
    'LL_SYSCFG_ANALOG_SWITCH_PC3', 'LL_SYSCFG_ETH_MII', 'LL_SYSCFG_ETH_RMII',
    'LL_SYSCFG_EXTI_PORTA', 'LL_SYSCFG_EXTI_PORTB', 'LL_SYSCFG_EXTI_PORTC',
    'LL_SYSCFG_EXTI_PORTD', 'LL_SYSCFG_EXTI_PORTE', 'LL_SYSCFG_EXTI_PORTF',
    'LL_SYSCFG_EXTI_PORTG', 'LL_SYSCFG_EXTI_PORTH', 'LL_SYSCFG_EXTI_PORTI',
    'LL_SYSCFG_EXTI_PORTJ', 'LL_SYSCFG_EXTI_PORTK', 'LL_SYSCFG_EXTI_LINE0',
    'LL_SYSCFG_EXTI_LINE1', 'LL_SYSCFG_EXTI_LINE2', 'LL_SYSCFG_EXTI_LINE3',
    'LL_SYSCFG_EXTI_LINE4', 'LL_SYSCFG_EXTI_LINE5', 'LL_SYSCFG_EXTI_LINE6',
    'LL_SYSCFG_EXTI_LINE7', 'LL_SYSCFG_EXTI_LINE8', 'LL_SYSCFG_EXTI_LINE9',
    'LL_SYSCFG_EXTI_LINE10', 'LL_SYSCFG_EXTI_LINE11', 'LL_SYSCFG_EXTI_LINE12',
    'LL_SYSCFG_EXTI_LINE13', 'LL_SYSCFG_EXTI_LINE14', 'LL_SYSCFG_EXTI_LINE15',
    'LL_SYSCFG_TIMBREAK_AXISRAM_DBL_ECC', 'LL_SYSCFG_TIMBREAK_ITCM_DBL_ECC',
    'LL_SYSCFG_TIMBREAK_DTCM_DBL_ECC', 'LL_SYSCFG_TIMBREAK_SRAM1_DBL_ECC',
    'LL_SYSCFG_TIMBREAK_SRAM2_DBL_ECC', 'LL_SYSCFG_TIMBREAK_SRAM3_DBL_ECC',
    'LL_SYSCFG_TIMBREAK_SRAM4_DBL_ECC', 'LL_SYSCFG_TIMBREAK_BKRAM_DBL_ECC',
    'LL_SYSCFG_TIMBREAK_CM7_LOCKUP', 'LL_SYSCFG_TIMBREAK_FLASH_DBL_ECC',
    'LL_SYSCFG_TIMBREAK_PVD', 'LL_SYSCFG_CELL_CODE', 'LL_SYSCFG_REGISTER_CODE',
    'LL_SYSCFG_IWDG1_SW_CONTROL_MODE', 'LL_SYSCFG_IWDG1_HW_CONTROL_MODE',
    'LL_SYSCFG_DTCM_RAM_SIZE_2KB', 'LL_SYSCFG_DTCM_RAM_SIZE_4KB',
    'LL_SYSCFG_DTCM_RAM_SIZE_8KB', 'LL_SYSCFG_DTCM_RAM_SIZE_16KB',
    'LL_SYSCFG_LQFP100_PACKAGE', 'LL_SYSCFG_TQFP144_PACKAGE',
    'LL_SYSCFG_TQFP176_UFBGA176_PACKAGE', 'LL_SYSCFG_LQFP208_TFBGA240_PACKAGE',
    'LL_SYSCFG_BOR_OFF_RESET_LEVEL', 'LL_SYSCFG_BOR_LOW_RESET_LEVEL',
    'LL_SYSCFG_BOR_MEDIUM_RESET_LEVEL', 'LL_SYSCFG_BOR_HIGH_RESET_LEVEL',
    'LL_DBGMCU_TRACE_NONE', 'LL_DBGMCU_APB1_GRP1_TIM2_STOP',
    'LL_DBGMCU_APB1_GRP1_TIM3_STOP', 'LL_DBGMCU_APB1_GRP1_TIM4_STOP',
    'LL_DBGMCU_APB1_GRP1_TIM5_STOP', 'LL_DBGMCU_APB1_GRP1_TIM6_STOP',
    'LL_DBGMCU_APB1_GRP1_TIM7_STOP', 'LL_DBGMCU_APB1_GRP1_TIM12_STOP',
    'LL_DBGMCU_APB1_GRP1_TIM13_STOP', 'LL_DBGMCU_APB1_GRP1_TIM14_STOP',
    'LL_DBGMCU_APB1_GRP1_LPTIM1_STOP', 'LL_DBGMCU_APB1_GRP1_I2C1_STOP',
    'LL_DBGMCU_APB1_GRP1_I2C2_STOP', 'LL_DBGMCU_APB1_GRP1_I2C3_STOP',
    'LL_DBGMCU_APB1_GRP2_FDCAN_STOP', 'LL_DBGMCU_APB2_GRP1_TIM1_STOP',
    'LL_DBGMCU_APB2_GRP1_TIM8_STOP', 'LL_DBGMCU_APB2_GRP1_TIM15_STOP',
    'LL_DBGMCU_APB2_GRP1_TIM16_STOP', 'LL_DBGMCU_APB2_GRP1_TIM17_STOP',
    'LL_DBGMCU_APB2_GRP1_HRTIM_STOP', 'LL_DBGMCU_APB3_GRP1_WWDG1_STOP',
    'LL_DBGMCU_APB4_GRP1_I2C4_STOP', 'LL_DBGMCU_APB4_GRP1_LPTIM2_STOP',
    'LL_DBGMCU_APB4_GRP1_LPTIM3_STOP', 'LL_DBGMCU_APB4_GRP1_LPTIM4_STOP',
    'LL_DBGMCU_APB4_GRP1_LPTIM5_STOP', 'LL_DBGMCU_APB4_GRP1_RTC_STOP',
    'LL_DBGMCU_APB4_GRP1_IWDG1_STOP', 'LL_FLASH_LATENCY_0', 'LL_FLASH_LATENCY_1',
    'LL_FLASH_LATENCY_2', 'LL_FLASH_LATENCY_3', 'LL_FLASH_LATENCY_4',
    'LL_FLASH_LATENCY_5', 'LL_FLASH_LATENCY_6', 'LL_FLASH_LATENCY_7',
    'LL_DBGMCU_TRGIO_INPUT_DIRECTION', 'LL_DBGMCU_TRGIO_OUTPUT_DIRECTION',
    'TIMx_AF1_BKINP', 'TIMx_AF1_ETRSEL', 'DT_DELAY_1', 'DT_DELAY_2', 'DT_DELAY_3',
    'DT_DELAY_4', 'DT_RANGE_1', 'DT_RANGE_2', 'DT_RANGE_3', 'DT_RANGE_4',
    'LL_TIM_SR_UIF', 'LL_TIM_SR_CC1IF', 'LL_TIM_SR_CC2IF', 'LL_TIM_SR_CC3IF',
    'LL_TIM_SR_CC4IF', 'LL_TIM_SR_CC5IF', 'LL_TIM_SR_CC6IF', 'LL_TIM_SR_COMIF',
    'LL_TIM_SR_TIF', 'LL_TIM_SR_BIF', 'LL_TIM_SR_B2IF', 'LL_TIM_SR_CC1OF',
    'LL_TIM_SR_CC2OF', 'LL_TIM_SR_CC3OF', 'LL_TIM_SR_CC4OF', 'LL_TIM_SR_SBIF',
    'LL_TIM_BREAK_DISABLE', 'LL_TIM_BREAK_ENABLE', 'LL_TIM_BREAK2_DISABLE',
    'LL_TIM_BREAK2_ENABLE', 'LL_TIM_AUTOMATICOUTPUT_DISABLE',
    'LL_TIM_AUTOMATICOUTPUT_ENABLE', 'LL_TIM_DIER_UIE', 'LL_TIM_DIER_CC1IE',
    'LL_TIM_DIER_CC2IE', 'LL_TIM_DIER_CC3IE', 'LL_TIM_DIER_CC4IE', 'LL_TIM_DIER_COMIE',
    'LL_TIM_DIER_TIE', 'LL_TIM_DIER_BIE', 'LL_TIM_UPDATESOURCE_REGULAR',
    'LL_TIM_UPDATESOURCE_COUNTER', 'LL_TIM_ONEPULSEMODE_SINGLE',
    'LL_TIM_ONEPULSEMODE_REPETITIVE', 'LL_TIM_COUNTERMODE_UP',
    'LL_TIM_COUNTERMODE_DOWN', 'LL_TIM_COUNTERMODE_CENTER_UP',
    'LL_TIM_COUNTERMODE_CENTER_DOWN', 'LL_TIM_COUNTERMODE_CENTER_UP_DOWN',
    'LL_TIM_CLOCKDIVISION_DIV1', 'LL_TIM_CLOCKDIVISION_DIV2',
    'LL_TIM_CLOCKDIVISION_DIV4', 'LL_TIM_COUNTERDIRECTION_UP',
    'LL_TIM_COUNTERDIRECTION_DOWN', 'LL_TIM_CCUPDATESOURCE_COMG_ONLY',
    'LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI', 'LL_TIM_CCDMAREQUEST_CC',
    'LL_TIM_CCDMAREQUEST_UPDATE', 'LL_TIM_LOCKLEVEL_OFF', 'LL_TIM_LOCKLEVEL_1',
    'LL_TIM_LOCKLEVEL_2', 'LL_TIM_LOCKLEVEL_3', 'LL_TIM_CHANNEL_CH1',
    'LL_TIM_CHANNEL_CH1N', 'LL_TIM_CHANNEL_CH2', 'LL_TIM_CHANNEL_CH2N',
    'LL_TIM_CHANNEL_CH3', 'LL_TIM_CHANNEL_CH3N', 'LL_TIM_CHANNEL_CH4',
    'LL_TIM_CHANNEL_CH5', 'LL_TIM_CHANNEL_CH6', 'LL_TIM_OCSTATE_DISABLE',
    'LL_TIM_OCSTATE_ENABLE', 'LL_TIM_OCMODE_FROZEN', 'LL_TIM_OCMODE_ACTIVE',
    'LL_TIM_OCMODE_INACTIVE', 'LL_TIM_OCMODE_TOGGLE', 'LL_TIM_OCMODE_FORCED_INACTIVE',
    'LL_TIM_OCMODE_FORCED_ACTIVE', 'LL_TIM_OCMODE_PWM1', 'LL_TIM_OCMODE_PWM2',
    'LL_TIM_OCMODE_RETRIG_OPM1', 'LL_TIM_OCMODE_RETRIG_OPM2',
    'LL_TIM_OCMODE_COMBINED_PWM1', 'LL_TIM_OCMODE_COMBINED_PWM2',
    'LL_TIM_OCMODE_ASSYMETRIC_PWM1', 'LL_TIM_OCMODE_ASSYMETRIC_PWM2',
    'LL_TIM_OCPOLARITY_HIGH', 'LL_TIM_OCPOLARITY_LOW', 'LL_TIM_OCIDLESTATE_LOW',
    'LL_TIM_OCIDLESTATE_HIGH', 'LL_TIM_GROUPCH5_NONE', 'LL_TIM_GROUPCH5_OC1REFC',
    'LL_TIM_GROUPCH5_OC2REFC', 'LL_TIM_GROUPCH5_OC3REFC', 'LL_TIM_ACTIVEINPUT_DIRECTTI',
    'LL_TIM_ACTIVEINPUT_INDIRECTTI', 'LL_TIM_ACTIVEINPUT_TRC', 'LL_TIM_ICPSC_DIV1',
    'LL_TIM_ICPSC_DIV2', 'LL_TIM_ICPSC_DIV4', 'LL_TIM_ICPSC_DIV8',
    'LL_TIM_IC_FILTER_FDIV1', 'LL_TIM_IC_FILTER_FDIV1_N2', 'LL_TIM_IC_FILTER_FDIV1_N4',
    'LL_TIM_IC_FILTER_FDIV1_N8', 'LL_TIM_IC_FILTER_FDIV2_N6',
    'LL_TIM_IC_FILTER_FDIV2_N8', 'LL_TIM_IC_FILTER_FDIV4_N6',
    'LL_TIM_IC_FILTER_FDIV4_N8', 'LL_TIM_IC_FILTER_FDIV8_N6',
    'LL_TIM_IC_FILTER_FDIV8_N8', 'LL_TIM_IC_FILTER_FDIV16_N5',
    'LL_TIM_IC_FILTER_FDIV16_N6', 'LL_TIM_IC_FILTER_FDIV16_N8',
    'LL_TIM_IC_FILTER_FDIV32_N5', 'LL_TIM_IC_FILTER_FDIV32_N6',
    'LL_TIM_IC_FILTER_FDIV32_N8', 'LL_TIM_IC_POLARITY_RISING',
    'LL_TIM_IC_POLARITY_FALLING', 'LL_TIM_IC_POLARITY_BOTHEDGE',
    'LL_TIM_CLOCKSOURCE_INTERNAL', 'LL_TIM_CLOCKSOURCE_EXT_MODE1',
    'LL_TIM_CLOCKSOURCE_EXT_MODE2', 'LL_TIM_ENCODERMODE_X2_TI1',
    'LL_TIM_ENCODERMODE_X2_TI2', 'LL_TIM_ENCODERMODE_X4_TI12', 'LL_TIM_TRGO_RESET',
    'LL_TIM_TRGO_ENABLE', 'LL_TIM_TRGO_UPDATE', 'LL_TIM_TRGO_CC1IF',
    'LL_TIM_TRGO_OC1REF', 'LL_TIM_TRGO_OC2REF', 'LL_TIM_TRGO_OC3REF',
    'LL_TIM_TRGO_OC4REF', 'LL_TIM_TRGO2_RESET', 'LL_TIM_TRGO2_ENABLE',
    'LL_TIM_TRGO2_UPDATE', 'LL_TIM_TRGO2_CC1F', 'LL_TIM_TRGO2_OC1', 'LL_TIM_TRGO2_OC2',
    'LL_TIM_TRGO2_OC3', 'LL_TIM_TRGO2_OC4', 'LL_TIM_TRGO2_OC5', 'LL_TIM_TRGO2_OC6',
    'LL_TIM_TRGO2_OC4_RISINGFALLING', 'LL_TIM_TRGO2_OC6_RISINGFALLING',
    'LL_TIM_TRGO2_OC4_RISING_OC6_RISING', 'LL_TIM_TRGO2_OC4_RISING_OC6_FALLING',
    'LL_TIM_TRGO2_OC5_RISING_OC6_RISING', 'LL_TIM_TRGO2_OC5_RISING_OC6_FALLING',
    'LL_TIM_SLAVEMODE_DISABLED', 'LL_TIM_SLAVEMODE_RESET', 'LL_TIM_SLAVEMODE_GATED',
    'LL_TIM_SLAVEMODE_TRIGGER', 'LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER',
    'LL_TIM_TS_ITR0', 'LL_TIM_TS_ITR1', 'LL_TIM_TS_ITR2', 'LL_TIM_TS_ITR3',
    'LL_TIM_TS_TI1F_ED', 'LL_TIM_TS_TI1FP1', 'LL_TIM_TS_TI2FP2', 'LL_TIM_TS_ETRF',
    'LL_TIM_TS_ITR4', 'LL_TIM_TS_ITR5', 'LL_TIM_TS_ITR6', 'LL_TIM_TS_ITR7',
    'LL_TIM_TS_ITR8', 'LL_TIM_TS_ITR9', 'LL_TIM_TS_ITR10', 'LL_TIM_TS_ITR11',
    'LL_TIM_TS_ITR12', 'LL_TIM_TS_ITR13', 'LL_TIM_ETR_POLARITY_NONINVERTED',
    'LL_TIM_ETR_POLARITY_INVERTED', 'LL_TIM_ETR_PRESCALER_DIV1',
    'LL_TIM_ETR_PRESCALER_DIV2', 'LL_TIM_ETR_PRESCALER_DIV4',
    'LL_TIM_ETR_PRESCALER_DIV8', 'LL_TIM_ETR_FILTER_FDIV1',
    'LL_TIM_ETR_FILTER_FDIV1_N2', 'LL_TIM_ETR_FILTER_FDIV1_N4',
    'LL_TIM_ETR_FILTER_FDIV1_N8', 'LL_TIM_ETR_FILTER_FDIV2_N6',
    'LL_TIM_ETR_FILTER_FDIV2_N8', 'LL_TIM_ETR_FILTER_FDIV4_N6',
    'LL_TIM_ETR_FILTER_FDIV4_N8', 'LL_TIM_ETR_FILTER_FDIV8_N6',
    'LL_TIM_ETR_FILTER_FDIV8_N8', 'LL_TIM_ETR_FILTER_FDIV16_N5',
    'LL_TIM_ETR_FILTER_FDIV16_N6', 'LL_TIM_ETR_FILTER_FDIV16_N8',
    'LL_TIM_ETR_FILTER_FDIV32_N5', 'LL_TIM_ETR_FILTER_FDIV32_N6',
    'LL_TIM_ETR_FILTER_FDIV32_N8', 'LL_TIM_TIM1_ETRSOURCE_GPIO',
    'LL_TIM_TIM1_ETRSOURCE_COMP1', 'LL_TIM_TIM1_ETRSOURCE_COMP2',
    'LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1', 'LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2',
    'LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3', 'LL_TIM_TIM1_ETRSOURCE_ADC3_AWD1',
    'LL_TIM_TIM1_ETRSOURCE_ADC3_AWD2', 'LL_TIM_TIM1_ETRSOURCE_ADC3_AWD3',
    'LL_TIM_TIM8_ETRSOURCE_GPIO', 'LL_TIM_TIM8_ETRSOURCE_COMP1',
    'LL_TIM_TIM8_ETRSOURCE_COMP2', 'LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1',
    'LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2', 'LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3',
    'LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1', 'LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2',
    'LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3', 'LL_TIM_TIM2_ETRSOURCE_GPIO',
    'LL_TIM_TIM2_ETRSOURCE_COMP1', 'LL_TIM_TIM2_ETRSOURCE_COMP2',
    'LL_TIM_TIM2_ETRSOURCE_RCC_LSE', 'LL_TIM_TIM2_ETRSOURCE_SAI1_FSA',
    'LL_TIM_TIM2_ETRSOURCE_SAI1_FSB', 'LL_TIM_TIM3_ETRSOURCE_GPIO',
    'LL_TIM_TIM3_ETRSOURCE_COMP1', 'LL_TIM_TIM5_ETRSOURCE_GPIO',
    'LL_TIM_TIM5_ETRSOURCE_SAI2_FSA', 'LL_TIM_TIM5_ETRSOURCE_SAI2_FSB',
    'LL_TIM_TIM5_ETRSOURCE_SAI4_FSA', 'LL_TIM_TIM5_ETRSOURCE_SAI4_FSB',
    'LL_TIM_TIM23_ETRSOURCE_GPIO', 'LL_TIM_TIM23_ETRSOURCE_COMP1',
    'LL_TIM_TIM23_ETRSOURCE_COMP2', 'LL_TIM_TIM24_ETRSOURCE_GPIO',
    'LL_TIM_TIM24_ETRSOURCE_SAI4_FSA', 'LL_TIM_TIM24_ETRSOURCE_SAI4_FSB',
    'LL_TIM_TIM24_ETRSOURCE_SAI1_FSA', 'LL_TIM_TIM24_ETRSOURCE_SAI1_FSB',
    'LL_TIM_BREAK_POLARITY_LOW', 'LL_TIM_BREAK_POLARITY_HIGH',
    'LL_TIM_BREAK_FILTER_FDIV1', 'LL_TIM_BREAK_FILTER_FDIV1_N2',
    'LL_TIM_BREAK_FILTER_FDIV1_N4', 'LL_TIM_BREAK_FILTER_FDIV1_N8',
    'LL_TIM_BREAK_FILTER_FDIV2_N6', 'LL_TIM_BREAK_FILTER_FDIV2_N8',
    'LL_TIM_BREAK_FILTER_FDIV4_N6', 'LL_TIM_BREAK_FILTER_FDIV4_N8',
    'LL_TIM_BREAK_FILTER_FDIV8_N6', 'LL_TIM_BREAK_FILTER_FDIV8_N8',
    'LL_TIM_BREAK_FILTER_FDIV16_N5', 'LL_TIM_BREAK_FILTER_FDIV16_N6',
    'LL_TIM_BREAK_FILTER_FDIV16_N8', 'LL_TIM_BREAK_FILTER_FDIV32_N5',
    'LL_TIM_BREAK_FILTER_FDIV32_N6', 'LL_TIM_BREAK_FILTER_FDIV32_N8',
    'LL_TIM_BREAK2_POLARITY_LOW', 'LL_TIM_BREAK2_POLARITY_HIGH',
    'LL_TIM_BREAK2_FILTER_FDIV1', 'LL_TIM_BREAK2_FILTER_FDIV1_N2',
    'LL_TIM_BREAK2_FILTER_FDIV1_N4', 'LL_TIM_BREAK2_FILTER_FDIV1_N8',
    'LL_TIM_BREAK2_FILTER_FDIV2_N6', 'LL_TIM_BREAK2_FILTER_FDIV2_N8',
    'LL_TIM_BREAK2_FILTER_FDIV4_N6', 'LL_TIM_BREAK2_FILTER_FDIV4_N8',
    'LL_TIM_BREAK2_FILTER_FDIV8_N6', 'LL_TIM_BREAK2_FILTER_FDIV8_N8',
    'LL_TIM_BREAK2_FILTER_FDIV16_N5', 'LL_TIM_BREAK2_FILTER_FDIV16_N6',
    'LL_TIM_BREAK2_FILTER_FDIV16_N8', 'LL_TIM_BREAK2_FILTER_FDIV32_N5',
    'LL_TIM_BREAK2_FILTER_FDIV32_N6', 'LL_TIM_BREAK2_FILTER_FDIV32_N8',
    'LL_TIM_OSSI_DISABLE', 'LL_TIM_OSSI_ENABLE', 'LL_TIM_OSSR_DISABLE',
    'LL_TIM_OSSR_ENABLE', 'LL_TIM_BREAK_INPUT_BKIN', 'LL_TIM_BREAK_INPUT_BKIN2',
    'LL_TIM_BKIN_SOURCE_BKIN', 'LL_TIM_BKIN_SOURCE_BKCOMP1',
    'LL_TIM_BKIN_SOURCE_BKCOMP2', 'LL_TIM_BKIN_SOURCE_DF1BK',
    'LL_TIM_BKIN_POLARITY_LOW', 'LL_TIM_BKIN_POLARITY_HIGH',
    'LL_TIM_DMABURST_BASEADDR_CR1', 'LL_TIM_DMABURST_BASEADDR_CR2',
    'LL_TIM_DMABURST_BASEADDR_SMCR', 'LL_TIM_DMABURST_BASEADDR_DIER',
    'LL_TIM_DMABURST_BASEADDR_SR', 'LL_TIM_DMABURST_BASEADDR_EGR',
    'LL_TIM_DMABURST_BASEADDR_CCMR1', 'LL_TIM_DMABURST_BASEADDR_CCMR2',
    'LL_TIM_DMABURST_BASEADDR_CCER', 'LL_TIM_DMABURST_BASEADDR_CNT',
    'LL_TIM_DMABURST_BASEADDR_PSC', 'LL_TIM_DMABURST_BASEADDR_ARR',
    'LL_TIM_DMABURST_BASEADDR_RCR', 'LL_TIM_DMABURST_BASEADDR_CCR1',
    'LL_TIM_DMABURST_BASEADDR_CCR2', 'LL_TIM_DMABURST_BASEADDR_CCR3',
    'LL_TIM_DMABURST_BASEADDR_CCR4', 'LL_TIM_DMABURST_BASEADDR_BDTR',
    'LL_TIM_DMABURST_BASEADDR_CCMR3', 'LL_TIM_DMABURST_BASEADDR_CCR5',
    'LL_TIM_DMABURST_BASEADDR_CCR6', 'LL_TIM_DMABURST_BASEADDR_TISEL',
    'LL_TIM_DMABURST_LENGTH_1TRANSFER', 'LL_TIM_DMABURST_LENGTH_2TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_3TRANSFERS', 'LL_TIM_DMABURST_LENGTH_4TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_5TRANSFERS', 'LL_TIM_DMABURST_LENGTH_6TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_7TRANSFERS', 'LL_TIM_DMABURST_LENGTH_8TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_9TRANSFERS', 'LL_TIM_DMABURST_LENGTH_10TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_11TRANSFERS', 'LL_TIM_DMABURST_LENGTH_12TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_13TRANSFERS', 'LL_TIM_DMABURST_LENGTH_14TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_15TRANSFERS', 'LL_TIM_DMABURST_LENGTH_16TRANSFERS',
    'LL_TIM_DMABURST_LENGTH_17TRANSFERS', 'LL_TIM_DMABURST_LENGTH_18TRANSFERS',
    'LL_TIM_TIM1_TI1_RMP_GPIO', 'LL_TIM_TIM1_TI1_RMP_COMP1', 'LL_TIM_TIM8_TI1_RMP_GPIO',
    'LL_TIM_TIM8_TI1_RMP_COMP2', 'LL_TIM_TIM2_TI4_RMP_GPIO',
    'LL_TIM_TIM2_TI4_RMP_COMP1', 'LL_TIM_TIM2_TI4_RMP_COMP2',
    'LL_TIM_TIM2_TI4_RMP_COMP1_COMP2', 'LL_TIM_TIM3_TI1_RMP_GPIO',
    'LL_TIM_TIM3_TI1_RMP_COMP1', 'LL_TIM_TIM3_TI1_RMP_COMP2',
    'LL_TIM_TIM3_TI1_RMP_COMP1_COMP2', 'LL_TIM_TIM5_TI1_RMP_GPIO',
    'LL_TIM_TIM5_TI1_RMP_CAN_TMP', 'LL_TIM_TIM5_TI1_RMP_CAN_RTP',
    'LL_TIM_TIM12_TI1_RMP_GPIO', 'LL_TIM_TIM12_TI1_RMP_SPDIF_FS',
    'LL_TIM_TIM15_TI1_RMP_GPIO', 'LL_TIM_TIM15_TI1_RMP_TIM2_CH1',
    'LL_TIM_TIM15_TI1_RMP_TIM3_CH1', 'LL_TIM_TIM15_TI1_RMP_TIM4_CH1',
    'LL_TIM_TIM15_TI1_RMP_RCC_LSE', 'LL_TIM_TIM15_TI1_RMP_RCC_CSI',
    'LL_TIM_TIM15_TI1_RMP_RCC_MCO2', 'LL_TIM_TIM15_TI2_RMP_GPIO',
    'LL_TIM_TIM15_TI2_RMP_TIM2_CH2', 'LL_TIM_TIM15_TI2_RMP_TIM3_CH2',
    'LL_TIM_TIM15_TI2_RMP_TIM4_CH2', 'LL_TIM_TIM16_TI1_RMP_GPIO',
    'LL_TIM_TIM16_TI1_RMP_RCC_LSI', 'LL_TIM_TIM16_TI1_RMP_RCC_LSE',
    'LL_TIM_TIM16_TI1_RMP_WKUP_IT', 'LL_TIM_TIM17_TI1_RMP_GPIO',
    'LL_TIM_TIM17_TI1_RMP_SPDIF_FS', 'LL_TIM_TIM17_TI1_RMP_RCC_HSE1MHZ',
    'LL_TIM_TIM17_TI1_RMP_RCC_MCO1', 'LL_TIM_TIM23_TI4_RMP_GPIO',
    'LL_TIM_TIM23_TI4_RMP_COMP1', 'LL_TIM_TIM23_TI4_RMP_COMP2',
    'LL_TIM_TIM23_TI4_RMP_COMP1_COMP2', 'LL_TIM_TIM24_TI1_RMP_GPIO',
    'LL_TIM_TIM24_TI1_RMP_CAN_TMP', 'LL_TIM_TIM24_TI1_RMP_CAN_RTP',
    'LL_TIM_TIM24_TI1_RMP_CAN_SOC', 'LL_TIM_BKIN_SOURCE_DFBK', 'LL_TIM_InitTypeDef',
    'LL_TIM_OC_InitTypeDef', 'LL_TIM_IC_InitTypeDef', 'LL_TIM_ENCODER_InitTypeDef',
    'LL_TIM_HALLSENSOR_InitTypeDef', 'LL_TIM_BDTR_InitTypeDef', 'LL_USART_ICR_PECF',
    'LL_USART_ICR_FECF', 'LL_USART_ICR_NECF', 'LL_USART_ICR_ORECF',
    'LL_USART_ICR_IDLECF', 'LL_USART_ICR_TXFECF', 'LL_USART_ICR_TCCF',
    'LL_USART_ICR_TCBGTCF', 'LL_USART_ICR_LBDCF', 'LL_USART_ICR_CTSCF',
    'LL_USART_ICR_RTOCF', 'LL_USART_ICR_EOBCF', 'LL_USART_ICR_UDRCF',
    'LL_USART_ICR_CMCF', 'LL_USART_ICR_WUCF', 'LL_USART_ISR_PE', 'LL_USART_ISR_FE',
    'LL_USART_ISR_NE', 'LL_USART_ISR_ORE', 'LL_USART_ISR_IDLE',
    'LL_USART_ISR_RXNE_RXFNE', 'LL_USART_ISR_TC', 'LL_USART_ISR_TXE_TXFNF',
    'LL_USART_ISR_LBDF', 'LL_USART_ISR_CTSIF', 'LL_USART_ISR_CTS', 'LL_USART_ISR_RTOF',
    'LL_USART_ISR_EOBF', 'LL_USART_ISR_UDR', 'LL_USART_ISR_ABRE', 'LL_USART_ISR_ABRF',
    'LL_USART_ISR_BUSY', 'LL_USART_ISR_CMF', 'LL_USART_ISR_SBKF', 'LL_USART_ISR_RWU',
    'LL_USART_ISR_WUF', 'LL_USART_ISR_TEACK', 'LL_USART_ISR_REACK', 'LL_USART_ISR_TXFE',
    'LL_USART_ISR_RXFF', 'LL_USART_ISR_TCBGT', 'LL_USART_ISR_RXFT', 'LL_USART_ISR_TXFT',
    'LL_USART_CR1_IDLEIE', 'LL_USART_CR1_RXNEIE_RXFNEIE', 'LL_USART_CR1_TCIE',
    'LL_USART_CR1_TXEIE_TXFNFIE', 'LL_USART_CR1_PEIE', 'LL_USART_CR1_CMIE',
    'LL_USART_CR1_RTOIE', 'LL_USART_CR1_EOBIE', 'LL_USART_CR1_TXFEIE',
    'LL_USART_CR1_RXFFIE', 'LL_USART_CR2_LBDIE', 'LL_USART_CR3_EIE',
    'LL_USART_CR3_CTSIE', 'LL_USART_CR3_WUFIE', 'LL_USART_CR3_TXFTIE',
    'LL_USART_CR3_TCBGTIE', 'LL_USART_CR3_RXFTIE', 'LL_USART_FIFOTHRESHOLD_1_8',
    'LL_USART_FIFOTHRESHOLD_1_4', 'LL_USART_FIFOTHRESHOLD_1_2',
    'LL_USART_FIFOTHRESHOLD_3_4', 'LL_USART_FIFOTHRESHOLD_7_8',
    'LL_USART_FIFOTHRESHOLD_8_8', 'LL_USART_DIRECTION_NONE', 'LL_USART_DIRECTION_RX',
    'LL_USART_DIRECTION_TX', 'LL_USART_DIRECTION_TX_RX', 'LL_USART_PARITY_NONE',
    'LL_USART_PARITY_EVEN', 'LL_USART_PARITY_ODD', 'LL_USART_WAKEUP_IDLELINE',
    'LL_USART_WAKEUP_ADDRESSMARK', 'LL_USART_DATAWIDTH_7B', 'LL_USART_DATAWIDTH_8B',
    'LL_USART_DATAWIDTH_9B', 'LL_USART_OVERSAMPLING_16', 'LL_USART_OVERSAMPLING_8',
    'LL_USART_CLOCK_DISABLE', 'LL_USART_CLOCK_ENABLE',
    'LL_USART_LASTCLKPULSE_NO_OUTPUT', 'LL_USART_LASTCLKPULSE_OUTPUT',
    'LL_USART_PHASE_1EDGE', 'LL_USART_PHASE_2EDGE', 'LL_USART_POLARITY_LOW',
    'LL_USART_POLARITY_HIGH', 'LL_USART_PRESCALER_DIV1', 'LL_USART_PRESCALER_DIV2',
    'LL_USART_PRESCALER_DIV4', 'LL_USART_PRESCALER_DIV6', 'LL_USART_PRESCALER_DIV8',
    'LL_USART_PRESCALER_DIV10', 'LL_USART_PRESCALER_DIV12', 'LL_USART_PRESCALER_DIV16',
    'LL_USART_PRESCALER_DIV32', 'LL_USART_PRESCALER_DIV64', 'LL_USART_PRESCALER_DIV128',
    'LL_USART_PRESCALER_DIV256', 'LL_USART_STOPBITS_0_5', 'LL_USART_STOPBITS_1',
    'LL_USART_STOPBITS_1_5', 'LL_USART_STOPBITS_2', 'LL_USART_TXRX_STANDARD',
    'LL_USART_TXRX_SWAPPED', 'LL_USART_RXPIN_LEVEL_STANDARD',
    'LL_USART_RXPIN_LEVEL_INVERTED', 'LL_USART_TXPIN_LEVEL_STANDARD',
    'LL_USART_TXPIN_LEVEL_INVERTED', 'LL_USART_BINARY_LOGIC_POSITIVE',
    'LL_USART_BINARY_LOGIC_NEGATIVE', 'LL_USART_BITORDER_LSBFIRST',
    'LL_USART_BITORDER_MSBFIRST', 'LL_USART_AUTOBAUD_DETECT_ON_STARTBIT',
    'LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE', 'LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME',
    'LL_USART_AUTOBAUD_DETECT_ON_55_FRAME', 'LL_USART_ADDRESS_DETECT_4B',
    'LL_USART_ADDRESS_DETECT_7B', 'LL_USART_HWCONTROL_NONE', 'LL_USART_HWCONTROL_RTS',
    'LL_USART_HWCONTROL_CTS', 'LL_USART_HWCONTROL_RTS_CTS',
    'LL_USART_WAKEUP_ON_ADDRESS', 'LL_USART_WAKEUP_ON_STARTBIT',
    'LL_USART_WAKEUP_ON_RXNE', 'LL_USART_IRDA_POWER_NORMAL', 'LL_USART_IRDA_POWER_LOW',
    'LL_USART_LINBREAK_DETECT_10B', 'LL_USART_LINBREAK_DETECT_11B',
    'LL_USART_DE_POLARITY_HIGH', 'LL_USART_DE_POLARITY_LOW',
    'LL_USART_DMA_REG_DATA_TRANSMIT', 'LL_USART_DMA_REG_DATA_RECEIVE',
    'LL_USART_InitTypeDef', 'LL_USART_ClockInitTypeDef', 'LL_MAX_DELAY',
    'UID_BASE_ADDRESS', 'FLASHSIZE_BASE_ADDRESS', 'LL_UTILS_HSEBYPASS_OFF',
    'LL_UTILS_HSEBYPASS_ON', 'LL_UTILS_PACKAGETYPE_LQFP100',
    'LL_UTILS_PACKAGETYPE_TQFP144', 'LL_UTILS_PACKAGETYPE_TQFP176_UFBGA176',
    'LL_UTILS_PACKAGETYPE_LQFP208_TFBGA240', 'LL_UTILS_PLLInitTypeDef',
    'LL_UTILS_ClkInitTypeDef', 'LL_WWDG_CFR_EWI', 'LL_WWDG_PRESCALER_1',
    'LL_WWDG_PRESCALER_2', 'LL_WWDG_PRESCALER_4', 'LL_WWDG_PRESCALER_8',
    'LL_WWDG_PRESCALER_16', 'LL_WWDG_PRESCALER_32', 'LL_WWDG_PRESCALER_64',
    'LL_WWDG_PRESCALER_128']
