Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 29 11:26:23 2025
| Host         : DESKTOP-1C6V4N9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_RegisterFile_control_sets_placed.rpt
| Design       : ALU_RegisterFile
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           52 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1024 |          485 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+------------------------------+------------------+----------------+--------------+
|    Clock Signal    |         Enable Signal         |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_25M_IBUF_BUFG |                               |                              |                1 |              3 |         3.00 |
|  clk_25M_IBUF_BUFG |                               | uu2/uu1/E[0]                 |                4 |             16 |         4.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[11][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |                8 |             32 |         4.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[26][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               15 |             32 |         2.13 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[29][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[28][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[27][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               12 |             32 |         2.67 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[5][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               17 |             32 |         1.88 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[4][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               17 |             32 |         1.88 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[6][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               22 |             32 |         1.45 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[31][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               20 |             32 |         1.60 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[2][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               18 |             32 |         1.78 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[3][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               10 |             32 |         3.20 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[30][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[9][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               15 |             32 |         2.13 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[8][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               21 |             32 |         1.52 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[7][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               23 |             32 |         1.39 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[13][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[19][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               11 |             32 |         2.91 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[15][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[0][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               11 |             32 |         2.91 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[12][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               17 |             32 |         1.88 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[16][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[14][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               15 |             32 |         2.13 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[10][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |                9 |             32 |         3.56 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[18][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               12 |             32 |         2.67 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[17][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               17 |             32 |         1.88 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[21][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               18 |             32 |         1.78 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[1][31]_i_1_n_0  | uu1/REG_Files[0][31]_i_3_n_0 |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[20][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               13 |             32 |         2.46 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[22][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               16 |             32 |         2.00 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[23][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               17 |             32 |         1.88 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[24][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               15 |             32 |         2.13 |
|  clk_WB_IBUF_BUFG  | uu1/REG_Files[25][31]_i_1_n_0 | uu1/REG_Files[0][31]_i_3_n_0 |               10 |             32 |         3.20 |
|  clk_F_IBUF_BUFG   |                               |                              |               26 |             35 |         1.35 |
|  clk_RR_IBUF_BUFG  |                               |                              |               25 |             64 |         2.56 |
+--------------------+-------------------------------+------------------------------+------------------+----------------+--------------+


